Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 11 13:12:42 2024
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_TDC_ZED_BOARD_timing_summary_routed.rpt -pb top_TDC_ZED_BOARD_timing_summary_routed.pb -rpx top_TDC_ZED_BOARD_timing_summary_routed.rpx -warn_on_violation
| Design       : top_TDC_ZED_BOARD
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-16  Warning   Large setup violation           46          
TIMING-18  Warning   Missing input or output delay   10          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -31.312    -4419.906                    401                 3746       -0.313       -1.692                      8                 3746        2.166        0.000                       0                  1381  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
clk           {0.000 4.167}        8.333           120.005         
  CLKFBOut    {0.000 4.167}        8.333           120.005         
  clkOutBuf   {0.000 4.167}        8.333           120.005         
    CLKFBOUT  {0.000 4.167}        8.333           120.005         
    clk_out0  {0.000 4.167}        8.333           120.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             2.167        0.000                       0                     1  
  CLKFBOut                                                                                                                                                      6.178        0.000                       0                     3  
  clkOutBuf       -24.241    -2078.828                    241                 3586       -0.313       -1.692                      8                 3586        2.166        0.000                       0                  1373  
    CLKFBOUT                                                                                                                                                    7.084        0.000                       0                     2  
    clk_out0                                                                                                                                                    6.178        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out0      clkOutBuf         -31.312    -2341.078                    160                  160        0.592        0.000                      0                  160  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBOUT                    
(none)        CLKFBOut                    
(none)        clkOutBuf                   
(none)                      clkOutBuf     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.333       44.300     PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.167       2.167      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOut
  To Clock:  CLKFBOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOut
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { cf/PLLE2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   cf/BUFG_inst2/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.333       44.300     PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.333       151.667    PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkOutBuf
  To Clock:  clkOutBuf

Setup :          241  Failing Endpoints,  Worst Slack      -24.241ns,  Total Violation    -2078.828ns
Hold  :            8  Failing Endpoints,  Worst Slack       -0.313ns,  Total Violation       -1.692ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.241ns  (required time - arrival time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[159].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        31.492ns  (logic 23.616ns (74.990%)  route 7.876ns (25.011%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    -3.711ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:              -0.146ns
    Computed max time borrow:         4.021ns
    Time borrowed from endpoint:      4.020ns
    Open edge uncertainty:           -0.073ns
    Time given to startpoint:         3.947ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.852     0.124                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.719 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     0.719                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.314 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.314                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.909 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.909                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.504 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     2.504                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.099 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.920     4.019                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.614 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.614                         tp/co1[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.209 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.209                         tp/co1[27]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.804 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.825     6.629                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.209 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.209                         tp/co1[35]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.789 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.789                         tp/co1[39]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.369 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.369                         tp/co1[43]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.949 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.949                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.529 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.529                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.109 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.109                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.689 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.689                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.269 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.269                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.849 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.849                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.429 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.429                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.009 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.009                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.589 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    13.598                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.178 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.178                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.758 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.758                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.338 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.338                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.918 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.927    16.845                         tp/co1[95]
    SLICE_X42Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.440 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.440                         tp/co1[99]
    SLICE_X42Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.035 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.035                         tp/co1[103]
    SLICE_X42Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.630 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.630                         tp/co1[107]
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.225 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.225                         tp/co1[111]
    SLICE_X42Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.820 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.820                         tp/co1[115]
    SLICE_X42Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.415 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.415                         tp/co1[119]
    SLICE_X42Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.010 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.010                         tp/co1[123]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.605 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.605                         tp/co1[127]
    SLICE_X42Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.200 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.200                         tp/co1[131]
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.795 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.429                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.009 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.009                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.589 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.589                         tp/co1[143]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.169 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.828    25.996                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.591 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.591                         tp/co1[151]
    SLICE_X42Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.186 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.186                         tp/co1[155]
    SLICE_X42Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.781 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[3]
                         net (fo=1, routed)           0.000    27.781                         tp/co1[159]
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[159].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp/clk_out
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[159].LDPE_insti/G
                         clock pessimism             -0.317    -0.408                           
                         clock uncertainty           -0.073    -0.481                           
                         time borrowed                4.020     3.540                           
  -------------------------------------------------------------------
                         required time                          3.540                           
                         arrival time                         -27.781                           
  -------------------------------------------------------------------
                         slack                                -24.241                           

Slack (VIOLATED) :        -24.065ns  (required time - arrival time)
  Source:                 tdc1_decode/tdc_input_buf_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tdc1_decode/dec_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clkOutBuf rise@8.333ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        32.347ns  (logic 5.106ns (15.785%)  route 27.241ns (84.215%))
  Logic Levels:           37  (LUT5=3 LUT6=34)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.011ns = ( 8.322 - 8.333 ) 
    Source Clock Delay      (SCD):    0.017ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.744     0.017    tdc1_decode/clk_out
    SLICE_X30Y5          FDSE                                         r  tdc1_decode/tdc_input_buf_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDSE (Prop_fdse_C_Q)         0.518     0.535 r  tdc1_decode/tdc_input_buf_reg_reg[1]/Q
                         net (fo=8, routed)           0.863     1.398    tdc1_decode/tdc_input_buf_reg[1]
    SLICE_X29Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.522 r  tdc1_decode/dec_reg[7]_i_1195__0/O
                         net (fo=4, routed)           0.469     1.990    tdc1_decode/dec_reg[7]_i_1195__0_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.124     2.114 r  tdc1_decode/dec_reg[7]_i_1187__0/O
                         net (fo=5, routed)           0.650     2.764    tdc1_decode/dec_reg[7]_i_1187__0_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.888 r  tdc1_decode/dec_reg[7]_i_1180__0/O
                         net (fo=6, routed)           0.983     3.872    tdc1_decode/dec_reg[7]_i_1180__0_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I2_O)        0.124     3.996 r  tdc1_decode/dec_reg[7]_i_1163__0/O
                         net (fo=2, routed)           0.652     4.648    tdc1_decode/dec_reg[7]_i_1163__0_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.772 r  tdc1_decode/dec_reg[7]_i_1142__0/O
                         net (fo=4, routed)           0.670     5.442    tdc1_decode/dec_reg[7]_i_1142__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I2_O)        0.124     5.566 r  tdc1_decode/dec_reg[7]_i_1117__0/O
                         net (fo=4, routed)           0.435     6.000    tdc1_decode/dec_reg[7]_i_1117__0_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.124 r  tdc1_decode/dec_reg[7]_i_1088__0/O
                         net (fo=6, routed)           0.509     6.633    tdc1_decode/dec_reg[7]_i_1088__0_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.757 r  tdc1_decode/dec_reg[7]_i_1070__0/O
                         net (fo=1, routed)           0.577     7.334    tdc1_decode/dec_reg[7]_i_1070__0_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.124     7.458 r  tdc1_decode/dec_reg[7]_i_1044__0/O
                         net (fo=4, routed)           0.524     7.982    tdc1_decode/dec_reg[7]_i_1044__0_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  tdc1_decode/dec_reg[7]_i_1016__0/O
                         net (fo=8, routed)           0.383     8.489    tdc1_decode/dec_reg[7]_i_1016__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.613 r  tdc1_decode/dec_reg[7]_i_981__0/O
                         net (fo=14, routed)          0.857     9.469    tdc1_decode/dec_reg[7]_i_981__0_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  tdc1_decode/dec_reg[7]_i_941__0/O
                         net (fo=10, routed)          0.425    10.019    tdc1_decode/dec_reg[7]_i_941__0_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.143 r  tdc1_decode/dec_reg[7]_i_891__0/O
                         net (fo=12, routed)          0.982    11.124    tdc1_decode/dec_reg[7]_i_891__0_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.248 r  tdc1_decode/dec_reg[7]_i_866__0/O
                         net (fo=9, routed)           0.954    12.202    tdc1_decode/dec_reg[7]_i_866__0_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.326 r  tdc1_decode/dec_reg[7]_i_815__0/O
                         net (fo=4, routed)           0.834    13.160    tdc1_decode/dec_reg[7]_i_815__0_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.284 r  tdc1_decode/dec_reg[7]_i_787__0/O
                         net (fo=3, routed)           1.119    14.403    tdc1_decode/dec_reg[7]_i_787__0_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.124    14.527 r  tdc1_decode/dec_reg[7]_i_745__0/O
                         net (fo=6, routed)           0.775    15.302    tdc1_decode/dec_reg[7]_i_745__0_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.124    15.426 r  tdc1_decode/dec_reg[7]_i_699__0/O
                         net (fo=4, routed)           1.015    16.441    tdc1_decode/dec_reg[7]_i_699__0_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.565 r  tdc1_decode/dec_reg[7]_i_654__0/O
                         net (fo=4, routed)           0.879    17.444    tdc1_decode/dec_reg[7]_i_654__0_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  tdc1_decode/dec_reg[7]_i_632__0/O
                         net (fo=3, routed)           0.824    18.392    tdc1_decode/dec_reg[7]_i_632__0_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tdc1_decode/dec_reg[7]_i_606__0/O
                         net (fo=3, routed)           1.160    19.676    tdc1_decode/dec_reg[7]_i_606__0_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  tdc1_decode/dec_reg[7]_i_573__0/O
                         net (fo=2, routed)           0.678    20.478    tdc1_decode/dec_reg[7]_i_573__0_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    20.602 r  tdc1_decode/dec_reg[7]_i_495__0/O
                         net (fo=2, routed)           0.988    21.590    tdc1_decode/dec_reg[7]_i_495__0_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.714 r  tdc1_decode/dec_reg[7]_i_524__0/O
                         net (fo=2, routed)           0.592    22.306    tdc1_decode/dec_reg[7]_i_524__0_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124    22.430 r  tdc1_decode/dec_reg[7]_i_461__0/O
                         net (fo=1, routed)           0.635    23.065    tdc1_decode/dec_reg[7]_i_461__0_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I2_O)        0.124    23.189 r  tdc1_decode/dec_reg[7]_i_408__0/O
                         net (fo=2, routed)           0.775    23.964    tdc1_decode/dec_reg[7]_i_408__0_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124    24.088 r  tdc1_decode/dec_reg[7]_i_356__0/O
                         net (fo=1, routed)           0.665    24.753    tdc1_decode/dec_reg[7]_i_356__0_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124    24.877 r  tdc1_decode/dec_reg[7]_i_302__0/O
                         net (fo=3, routed)           0.616    25.493    tdc1_decode/dec_reg[7]_i_302__0_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.617 r  tdc1_decode/dec_reg[7]_i_251__0/O
                         net (fo=3, routed)           0.576    26.193    tdc1_decode/dec_reg[7]_i_251__0_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124    26.317 r  tdc1_decode/dec_reg[7]_i_210__0/O
                         net (fo=2, routed)           0.953    27.271    tdc1_decode/dec_reg[7]_i_210__0_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.395 r  tdc1_decode/dec_reg[7]_i_154__0/O
                         net (fo=2, routed)           0.964    28.358    tdc1_decode/dec_reg[7]_i_154__0_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.482 r  tdc1_decode/dec_reg[7]_i_89__0/O
                         net (fo=1, routed)           0.530    29.012    tdc1_decode/dec_reg[7]_i_89__0_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.136 r  tdc1_decode/dec_reg[7]_i_48__0/O
                         net (fo=3, routed)           0.966    30.102    tdc1_decode/dec_reg[7]_i_48__0_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I0_O)        0.124    30.226 r  tdc1_decode/dec_reg[7]_i_35__0/O
                         net (fo=1, routed)           0.417    30.643    tdc1_decode/dec_reg[7]_i_35__0_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.767 r  tdc1_decode/dec_reg[7]_i_12__0/O
                         net (fo=2, routed)           0.558    31.325    tdc1_decode/dec_reg[7]_i_12__0_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I5_O)        0.124    31.449 f  tdc1_decode/dec_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.790    32.240    tdc1_decode/dec_reg[7]_i_2__0_n_0
    SLICE_X20Y37         LUT5 (Prop_lut5_I0_O)        0.124    32.364 r  tdc1_decode/dec_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000    32.364    tdc1_decode/one_sum[7]
    SLICE_X20Y37         FDSE                                         r  tdc1_decode/dec_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      8.333     8.333 r  
    W12                                               0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     9.932 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052    12.984    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045     4.939 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720     6.659    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.750 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.572     8.322    tdc1_decode/clk_out
    SLICE_X20Y37         FDSE                                         r  tdc1_decode/dec_reg_reg[7]/C
                         clock pessimism             -0.030     8.293    
                         clock uncertainty           -0.073     8.220    
    SLICE_X20Y37         FDSE (Setup_fdse_C_D)        0.079     8.299    tdc1_decode/dec_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.299    
                         arrival time                         -32.364    
  -------------------------------------------------------------------
                         slack                                -24.065    

Slack (VIOLATED) :        -24.010ns  (required time - arrival time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[158].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        31.505ns  (logic 23.629ns (75.000%)  route 7.876ns (25.000%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    -3.711ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.073ns
    Time given to startpoint:         4.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.852     0.124                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.719 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     0.719                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.314 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.314                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.909 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.909                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.504 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     2.504                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.099 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.920     4.019                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.614 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.614                         tp/co1[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.209 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.209                         tp/co1[27]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.804 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.825     6.629                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.209 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.209                         tp/co1[35]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.789 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.789                         tp/co1[39]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.369 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.369                         tp/co1[43]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.949 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.949                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.529 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.529                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.109 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.109                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.689 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.689                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.269 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.269                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.849 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.849                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.429 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.429                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.009 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.009                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.589 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    13.598                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.178 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.178                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.758 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.758                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.338 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.338                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.918 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.927    16.845                         tp/co1[95]
    SLICE_X42Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.440 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.440                         tp/co1[99]
    SLICE_X42Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.035 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.035                         tp/co1[103]
    SLICE_X42Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.630 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.630                         tp/co1[107]
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.225 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.225                         tp/co1[111]
    SLICE_X42Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.820 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.820                         tp/co1[115]
    SLICE_X42Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.415 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.415                         tp/co1[119]
    SLICE_X42Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.010 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.010                         tp/co1[123]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.605 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.605                         tp/co1[127]
    SLICE_X42Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.200 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.200                         tp/co1[131]
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.795 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.429                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.009 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.009                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.589 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.589                         tp/co1[143]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.169 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.828    25.996                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.591 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.591                         tp/co1[151]
    SLICE_X42Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.186 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.186                         tp/co1[155]
    SLICE_X42Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    27.794 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    27.794                         tp/co1[158]
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[158].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp/clk_out
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[158].LDPE_insti/G
                         clock pessimism             -0.317    -0.408                           
                         clock uncertainty           -0.073    -0.481                           
                         time borrowed                4.264     3.784                           
  -------------------------------------------------------------------
                         required time                          3.784                           
                         arrival time                         -27.794                           
  -------------------------------------------------------------------
                         slack                                -24.010                           

Slack (VIOLATED) :        -24.007ns  (required time - arrival time)
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tdc_decode/dec_reg_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clkOutBuf rise@8.333ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        32.238ns  (logic 4.920ns (15.262%)  route 27.318ns (84.738%))
  Logic Levels:           36  (LUT5=2 LUT6=34)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.093ns = ( 8.240 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.062ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.665    -0.062    tdc_decode/clk_out
    SLICE_X40Y5          FDSE                                         r  tdc_decode/tdc_input_buf_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDSE (Prop_fdse_C_Q)         0.456     0.394 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           1.022     1.415    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.539 r  tdc_decode/dec_reg[7]_i_1192/O
                         net (fo=10, routed)          0.706     2.245    tdc_decode/dec_reg[7]_i_1192_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.369 r  tdc_decode/dec_reg[7]_i_1152/O
                         net (fo=4, routed)           0.813     3.183    tdc_decode/dec_reg[7]_i_1152_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.124     3.307 r  tdc_decode/dec_reg[7]_i_1225/O
                         net (fo=2, routed)           0.600     3.907    tdc_decode/dec_reg[7]_i_1225_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.124     4.031 r  tdc_decode/dec_reg[7]_i_1194/O
                         net (fo=15, routed)          1.096     5.127    tdc_decode/dec_reg[7]_i_1194_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  tdc_decode/dec_reg[7]_i_1184/O
                         net (fo=7, routed)           0.885     6.136    tdc_decode/dec_reg[7]_i_1184_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.260 r  tdc_decode/dec_reg[7]_i_1198/O
                         net (fo=1, routed)           0.808     7.068    tdc_decode/dec_reg[7]_i_1198_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.192 r  tdc_decode/dec_reg[7]_i_1161/O
                         net (fo=1, routed)           0.715     7.907    tdc_decode/dec_reg[7]_i_1161_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.031 r  tdc_decode/dec_reg[7]_i_1119/O
                         net (fo=2, routed)           0.809     8.840    tdc_decode/dec_reg[7]_i_1119_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  tdc_decode/dec_reg[7]_i_1074/O
                         net (fo=3, routed)           1.127    10.091    tdc_decode/dec_reg[7]_i_1074_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.215 r  tdc_decode/dec_reg[7]_i_1029/O
                         net (fo=2, routed)           0.424    10.639    tdc_decode/dec_reg[7]_i_1029_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.763 r  tdc_decode/dec_reg[7]_i_982/O
                         net (fo=1, routed)           0.802    11.566    tdc_decode/dec_reg[7]_i_982_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.690 r  tdc_decode/dec_reg[7]_i_937/O
                         net (fo=3, routed)           0.831    12.521    tdc_decode/dec_reg[7]_i_937_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  tdc_decode/dec_reg[7]_i_898/O
                         net (fo=1, routed)           0.559    13.204    tdc_decode/dec_reg[7]_i_898_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.328 r  tdc_decode/dec_reg[7]_i_848/O
                         net (fo=6, routed)           0.606    13.934    tdc_decode/dec_reg[7]_i_848_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.058 r  tdc_decode/dec_reg[7]_i_799/O
                         net (fo=10, routed)          0.532    14.590    tdc_decode/dec_reg[7]_i_799_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.714 r  tdc_decode/dec_reg[7]_i_765/O
                         net (fo=12, routed)          0.996    15.710    tdc_decode/dec_reg[7]_i_765_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.834 r  tdc_decode/dec_reg[7]_i_732/O
                         net (fo=5, routed)           0.837    16.671    tdc_decode/dec_reg[7]_i_732_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  tdc_decode/dec_reg[7]_i_698/O
                         net (fo=2, routed)           0.945    17.740    tdc_decode/dec_reg[7]_i_698_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  tdc_decode/dec_reg[7]_i_651/O
                         net (fo=6, routed)           1.079    18.943    tdc_decode/dec_reg[7]_i_651_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I3_O)        0.124    19.067 r  tdc_decode/dec_reg[7]_i_600/O
                         net (fo=4, routed)           0.607    19.674    tdc_decode/dec_reg[7]_i_600_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    19.798 r  tdc_decode/dec_reg[7]_i_550/O
                         net (fo=9, routed)           0.440    20.238    tdc_decode/dec_reg[7]_i_550_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.362 r  tdc_decode/dec_reg[7]_i_495/O
                         net (fo=3, routed)           0.806    21.168    tdc_decode/dec_reg[7]_i_495_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124    21.292 r  tdc_decode/dec_reg[7]_i_443/O
                         net (fo=2, routed)           0.303    21.594    tdc_decode/dec_reg[7]_i_443_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124    21.718 r  tdc_decode/dec_reg[7]_i_394/O
                         net (fo=6, routed)           0.917    22.635    tdc_decode/dec_reg[7]_i_394_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.759 r  tdc_decode/dec_reg[7]_i_348/O
                         net (fo=6, routed)           0.680    23.439    tdc_decode/dec_reg[7]_i_348_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.563 r  tdc_decode/dec_reg[7]_i_297/O
                         net (fo=8, routed)           0.745    24.308    tdc_decode/dec_reg[7]_i_297_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124    24.432 r  tdc_decode/dec_reg[7]_i_244/O
                         net (fo=8, routed)           0.651    25.083    tdc_decode/dec_reg[7]_i_244_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.124    25.207 r  tdc_decode/dec_reg[7]_i_157/O
                         net (fo=2, routed)           1.082    26.289    tdc_decode/dec_reg[7]_i_157_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.413 r  tdc_decode/dec_reg[7]_i_163/O
                         net (fo=4, routed)           0.811    27.224    tdc_decode/dec_reg[7]_i_163_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    27.348 r  tdc_decode/dec_reg[7]_i_124/O
                         net (fo=3, routed)           0.677    28.025    tdc_decode/dec_reg[7]_i_124_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.149 r  tdc_decode/dec_reg[7]_i_43/O
                         net (fo=5, routed)           0.848    28.997    tdc_decode/dec_reg[7]_i_43_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    29.121 r  tdc_decode/dec_reg[7]_i_78/O
                         net (fo=4, routed)           0.606    29.726    tdc_decode/dec_reg[7]_i_78_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    29.850 r  tdc_decode/dec_reg[7]_i_57/O
                         net (fo=3, routed)           0.482    30.332    tdc_decode/dec_reg[7]_i_57_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    30.456 r  tdc_decode/dec_reg[7]_i_16/O
                         net (fo=3, routed)           0.818    31.274    tdc_decode/dec_reg[7]_i_16_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.398 f  tdc_decode/dec_reg[7]_i_5/O
                         net (fo=2, routed)           0.653    32.052    tdc_decode/dec_reg[7]_i_5_n_0
    SLICE_X48Y45         LUT6 (Prop_lut6_I3_O)        0.124    32.176 r  tdc_decode/dec_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    32.176    tdc_decode/one_sum[7]
    SLICE_X48Y45         FDSE                                         r  tdc_decode/dec_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      8.333     8.333 r  
    W12                                               0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     9.932 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052    12.984    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045     4.939 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720     6.659    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.750 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.490     8.240    tdc_decode/clk_out
    SLICE_X48Y45         FDSE                                         r  tdc_decode/dec_reg_reg[7]/C
                         clock pessimism             -0.030     8.211    
                         clock uncertainty           -0.073     8.138    
    SLICE_X48Y45         FDSE (Setup_fdse_C_D)        0.031     8.169    tdc_decode/dec_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                         -32.176    
  -------------------------------------------------------------------
                         slack                                -24.007    

Slack (VIOLATED) :        -23.999ns  (required time - arrival time)
  Source:                 tdc1_decode/tdc_input_buf_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tdc1_decode/dec_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clkOutBuf rise@8.333ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        32.226ns  (logic 5.106ns (15.844%)  route 27.120ns (84.156%))
  Logic Levels:           37  (LUT5=2 LUT6=35)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.018ns = ( 8.315 - 8.333 ) 
    Source Clock Delay      (SCD):    0.017ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.744     0.017    tdc1_decode/clk_out
    SLICE_X30Y5          FDSE                                         r  tdc1_decode/tdc_input_buf_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDSE (Prop_fdse_C_Q)         0.518     0.535 r  tdc1_decode/tdc_input_buf_reg_reg[1]/Q
                         net (fo=8, routed)           0.863     1.398    tdc1_decode/tdc_input_buf_reg[1]
    SLICE_X29Y5          LUT6 (Prop_lut6_I2_O)        0.124     1.522 r  tdc1_decode/dec_reg[7]_i_1195__0/O
                         net (fo=4, routed)           0.469     1.990    tdc1_decode/dec_reg[7]_i_1195__0_n_0
    SLICE_X28Y6          LUT6 (Prop_lut6_I5_O)        0.124     2.114 r  tdc1_decode/dec_reg[7]_i_1187__0/O
                         net (fo=5, routed)           0.650     2.764    tdc1_decode/dec_reg[7]_i_1187__0_n_0
    SLICE_X29Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.888 r  tdc1_decode/dec_reg[7]_i_1180__0/O
                         net (fo=6, routed)           0.983     3.872    tdc1_decode/dec_reg[7]_i_1180__0_n_0
    SLICE_X30Y6          LUT6 (Prop_lut6_I2_O)        0.124     3.996 r  tdc1_decode/dec_reg[7]_i_1163__0/O
                         net (fo=2, routed)           0.652     4.648    tdc1_decode/dec_reg[7]_i_1163__0_n_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I3_O)        0.124     4.772 r  tdc1_decode/dec_reg[7]_i_1142__0/O
                         net (fo=4, routed)           0.670     5.442    tdc1_decode/dec_reg[7]_i_1142__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I2_O)        0.124     5.566 r  tdc1_decode/dec_reg[7]_i_1117__0/O
                         net (fo=4, routed)           0.435     6.000    tdc1_decode/dec_reg[7]_i_1117__0_n_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I1_O)        0.124     6.124 r  tdc1_decode/dec_reg[7]_i_1088__0/O
                         net (fo=6, routed)           0.509     6.633    tdc1_decode/dec_reg[7]_i_1088__0_n_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124     6.757 r  tdc1_decode/dec_reg[7]_i_1070__0/O
                         net (fo=1, routed)           0.577     7.334    tdc1_decode/dec_reg[7]_i_1070__0_n_0
    SLICE_X28Y12         LUT5 (Prop_lut5_I2_O)        0.124     7.458 r  tdc1_decode/dec_reg[7]_i_1044__0/O
                         net (fo=4, routed)           0.524     7.982    tdc1_decode/dec_reg[7]_i_1044__0_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.106 r  tdc1_decode/dec_reg[7]_i_1016__0/O
                         net (fo=8, routed)           0.383     8.489    tdc1_decode/dec_reg[7]_i_1016__0_n_0
    SLICE_X29Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.613 r  tdc1_decode/dec_reg[7]_i_981__0/O
                         net (fo=14, routed)          0.857     9.469    tdc1_decode/dec_reg[7]_i_981__0_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124     9.593 r  tdc1_decode/dec_reg[7]_i_941__0/O
                         net (fo=10, routed)          0.425    10.019    tdc1_decode/dec_reg[7]_i_941__0_n_0
    SLICE_X27Y19         LUT6 (Prop_lut6_I4_O)        0.124    10.143 r  tdc1_decode/dec_reg[7]_i_891__0/O
                         net (fo=12, routed)          0.982    11.124    tdc1_decode/dec_reg[7]_i_891__0_n_0
    SLICE_X31Y16         LUT5 (Prop_lut5_I2_O)        0.124    11.248 r  tdc1_decode/dec_reg[7]_i_866__0/O
                         net (fo=9, routed)           0.954    12.202    tdc1_decode/dec_reg[7]_i_866__0_n_0
    SLICE_X32Y16         LUT6 (Prop_lut6_I2_O)        0.124    12.326 r  tdc1_decode/dec_reg[7]_i_815__0/O
                         net (fo=4, routed)           0.834    13.160    tdc1_decode/dec_reg[7]_i_815__0_n_0
    SLICE_X32Y17         LUT6 (Prop_lut6_I2_O)        0.124    13.284 r  tdc1_decode/dec_reg[7]_i_787__0/O
                         net (fo=3, routed)           1.119    14.403    tdc1_decode/dec_reg[7]_i_787__0_n_0
    SLICE_X34Y18         LUT6 (Prop_lut6_I0_O)        0.124    14.527 r  tdc1_decode/dec_reg[7]_i_745__0/O
                         net (fo=6, routed)           0.775    15.302    tdc1_decode/dec_reg[7]_i_745__0_n_0
    SLICE_X35Y22         LUT6 (Prop_lut6_I4_O)        0.124    15.426 r  tdc1_decode/dec_reg[7]_i_699__0/O
                         net (fo=4, routed)           1.015    16.441    tdc1_decode/dec_reg[7]_i_699__0_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I3_O)        0.124    16.565 r  tdc1_decode/dec_reg[7]_i_654__0/O
                         net (fo=4, routed)           0.879    17.444    tdc1_decode/dec_reg[7]_i_654__0_n_0
    SLICE_X26Y22         LUT6 (Prop_lut6_I2_O)        0.124    17.568 r  tdc1_decode/dec_reg[7]_i_632__0/O
                         net (fo=3, routed)           0.824    18.392    tdc1_decode/dec_reg[7]_i_632__0_n_0
    SLICE_X25Y22         LUT6 (Prop_lut6_I0_O)        0.124    18.516 r  tdc1_decode/dec_reg[7]_i_606__0/O
                         net (fo=3, routed)           1.160    19.676    tdc1_decode/dec_reg[7]_i_606__0_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I3_O)        0.124    19.800 r  tdc1_decode/dec_reg[7]_i_573__0/O
                         net (fo=2, routed)           0.678    20.478    tdc1_decode/dec_reg[7]_i_573__0_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    20.602 r  tdc1_decode/dec_reg[7]_i_495__0/O
                         net (fo=2, routed)           0.988    21.590    tdc1_decode/dec_reg[7]_i_495__0_n_0
    SLICE_X27Y27         LUT6 (Prop_lut6_I0_O)        0.124    21.714 r  tdc1_decode/dec_reg[7]_i_524__0/O
                         net (fo=2, routed)           0.592    22.306    tdc1_decode/dec_reg[7]_i_524__0_n_0
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.124    22.430 r  tdc1_decode/dec_reg[7]_i_461__0/O
                         net (fo=1, routed)           0.635    23.065    tdc1_decode/dec_reg[7]_i_461__0_n_0
    SLICE_X29Y29         LUT6 (Prop_lut6_I2_O)        0.124    23.189 r  tdc1_decode/dec_reg[7]_i_408__0/O
                         net (fo=2, routed)           0.775    23.964    tdc1_decode/dec_reg[7]_i_408__0_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124    24.088 r  tdc1_decode/dec_reg[7]_i_356__0/O
                         net (fo=1, routed)           0.665    24.753    tdc1_decode/dec_reg[7]_i_356__0_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I3_O)        0.124    24.877 r  tdc1_decode/dec_reg[7]_i_302__0/O
                         net (fo=3, routed)           0.616    25.493    tdc1_decode/dec_reg[7]_i_302__0_n_0
    SLICE_X25Y33         LUT6 (Prop_lut6_I2_O)        0.124    25.617 r  tdc1_decode/dec_reg[7]_i_251__0/O
                         net (fo=3, routed)           0.576    26.193    tdc1_decode/dec_reg[7]_i_251__0_n_0
    SLICE_X35Y33         LUT6 (Prop_lut6_I1_O)        0.124    26.317 r  tdc1_decode/dec_reg[7]_i_210__0/O
                         net (fo=2, routed)           0.953    27.271    tdc1_decode/dec_reg[7]_i_210__0_n_0
    SLICE_X32Y34         LUT6 (Prop_lut6_I1_O)        0.124    27.395 r  tdc1_decode/dec_reg[7]_i_154__0/O
                         net (fo=2, routed)           0.964    28.358    tdc1_decode/dec_reg[7]_i_154__0_n_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I1_O)        0.124    28.482 r  tdc1_decode/dec_reg[7]_i_89__0/O
                         net (fo=1, routed)           0.530    29.012    tdc1_decode/dec_reg[7]_i_89__0_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I0_O)        0.124    29.136 r  tdc1_decode/dec_reg[7]_i_48__0/O
                         net (fo=3, routed)           0.966    30.102    tdc1_decode/dec_reg[7]_i_48__0_n_0
    SLICE_X24Y35         LUT6 (Prop_lut6_I0_O)        0.124    30.226 r  tdc1_decode/dec_reg[7]_i_35__0/O
                         net (fo=1, routed)           0.417    30.643    tdc1_decode/dec_reg[7]_i_35__0_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I0_O)        0.124    30.767 r  tdc1_decode/dec_reg[7]_i_12__0/O
                         net (fo=2, routed)           0.558    31.325    tdc1_decode/dec_reg[7]_i_12__0_n_0
    SLICE_X20Y37         LUT6 (Prop_lut6_I5_O)        0.124    31.449 r  tdc1_decode/dec_reg[7]_i_2__0/O
                         net (fo=2, routed)           0.670    32.119    tdc1_decode/dec_reg[7]_i_2__0_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I2_O)        0.124    32.243 r  tdc1_decode/dec_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    32.243    tdc1_decode/one_sum[6]
    SLICE_X24Y37         FDSE                                         r  tdc1_decode/dec_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      8.333     8.333 r  
    W12                                               0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     9.932 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052    12.984    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045     4.939 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720     6.659    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.750 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.565     8.315    tdc1_decode/clk_out
    SLICE_X24Y37         FDSE                                         r  tdc1_decode/dec_reg_reg[6]/C
                         clock pessimism             -0.030     8.286    
                         clock uncertainty           -0.073     8.213    
    SLICE_X24Y37         FDSE (Setup_fdse_C_D)        0.031     8.244    tdc1_decode/dec_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                         -32.243    
  -------------------------------------------------------------------
                         slack                                -23.999    

Slack (VIOLATED) :        -23.963ns  (required time - arrival time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[156].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        31.458ns  (logic 23.582ns (74.962%)  route 7.876ns (25.038%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    -3.711ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.073ns
    Time given to startpoint:         4.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.852     0.124                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.719 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     0.719                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.314 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.314                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.909 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.909                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.504 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     2.504                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.099 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.920     4.019                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.614 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.614                         tp/co1[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.209 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.209                         tp/co1[27]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.804 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.825     6.629                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.209 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.209                         tp/co1[35]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.789 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.789                         tp/co1[39]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.369 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.369                         tp/co1[43]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.949 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.949                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.529 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.529                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.109 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.109                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.689 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.689                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.269 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.269                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.849 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.849                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.429 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.429                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.009 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.009                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.589 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    13.598                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.178 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.178                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.758 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.758                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.338 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.338                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.918 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.927    16.845                         tp/co1[95]
    SLICE_X42Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.440 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.440                         tp/co1[99]
    SLICE_X42Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.035 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.035                         tp/co1[103]
    SLICE_X42Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.630 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.630                         tp/co1[107]
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.225 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.225                         tp/co1[111]
    SLICE_X42Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.820 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.820                         tp/co1[115]
    SLICE_X42Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.415 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.415                         tp/co1[119]
    SLICE_X42Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.010 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.010                         tp/co1[123]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.605 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.605                         tp/co1[127]
    SLICE_X42Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.200 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.200                         tp/co1[131]
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.795 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.429                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.009 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.009                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.589 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.589                         tp/co1[143]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.169 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.828    25.996                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.591 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.591                         tp/co1[151]
    SLICE_X42Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.186 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.186                         tp/co1[155]
    SLICE_X42Y44         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561    27.747 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    27.747                         tp/co1[156]
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[156].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp/clk_out
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[156].LDPE_insti/G
                         clock pessimism             -0.317    -0.408                           
                         clock uncertainty           -0.073    -0.481                           
                         time borrowed                4.264     3.784                           
  -------------------------------------------------------------------
                         required time                          3.784                           
                         arrival time                         -27.747                           
  -------------------------------------------------------------------
                         slack                                -23.963                           

Slack (VIOLATED) :        -23.943ns  (required time - arrival time)
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tdc_decode/dec_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clkOutBuf rise@8.333ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        32.174ns  (logic 4.920ns (15.292%)  route 27.254ns (84.708%))
  Logic Levels:           36  (LUT5=2 LUT6=34)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 8.242 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.062ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.665    -0.062    tdc_decode/clk_out
    SLICE_X40Y5          FDSE                                         r  tdc_decode/tdc_input_buf_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDSE (Prop_fdse_C_Q)         0.456     0.394 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           1.022     1.415    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.539 r  tdc_decode/dec_reg[7]_i_1192/O
                         net (fo=10, routed)          0.706     2.245    tdc_decode/dec_reg[7]_i_1192_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.369 r  tdc_decode/dec_reg[7]_i_1152/O
                         net (fo=4, routed)           0.813     3.183    tdc_decode/dec_reg[7]_i_1152_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.124     3.307 r  tdc_decode/dec_reg[7]_i_1225/O
                         net (fo=2, routed)           0.600     3.907    tdc_decode/dec_reg[7]_i_1225_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.124     4.031 r  tdc_decode/dec_reg[7]_i_1194/O
                         net (fo=15, routed)          1.096     5.127    tdc_decode/dec_reg[7]_i_1194_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  tdc_decode/dec_reg[7]_i_1184/O
                         net (fo=7, routed)           0.885     6.136    tdc_decode/dec_reg[7]_i_1184_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.260 r  tdc_decode/dec_reg[7]_i_1198/O
                         net (fo=1, routed)           0.808     7.068    tdc_decode/dec_reg[7]_i_1198_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.192 r  tdc_decode/dec_reg[7]_i_1161/O
                         net (fo=1, routed)           0.715     7.907    tdc_decode/dec_reg[7]_i_1161_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.031 r  tdc_decode/dec_reg[7]_i_1119/O
                         net (fo=2, routed)           0.809     8.840    tdc_decode/dec_reg[7]_i_1119_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  tdc_decode/dec_reg[7]_i_1074/O
                         net (fo=3, routed)           1.127    10.091    tdc_decode/dec_reg[7]_i_1074_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.215 r  tdc_decode/dec_reg[7]_i_1029/O
                         net (fo=2, routed)           0.424    10.639    tdc_decode/dec_reg[7]_i_1029_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.763 r  tdc_decode/dec_reg[7]_i_982/O
                         net (fo=1, routed)           0.802    11.566    tdc_decode/dec_reg[7]_i_982_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.690 r  tdc_decode/dec_reg[7]_i_937/O
                         net (fo=3, routed)           0.831    12.521    tdc_decode/dec_reg[7]_i_937_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  tdc_decode/dec_reg[7]_i_898/O
                         net (fo=1, routed)           0.559    13.204    tdc_decode/dec_reg[7]_i_898_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.328 r  tdc_decode/dec_reg[7]_i_848/O
                         net (fo=6, routed)           0.606    13.934    tdc_decode/dec_reg[7]_i_848_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.058 r  tdc_decode/dec_reg[7]_i_799/O
                         net (fo=10, routed)          0.532    14.590    tdc_decode/dec_reg[7]_i_799_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.714 r  tdc_decode/dec_reg[7]_i_765/O
                         net (fo=12, routed)          0.996    15.710    tdc_decode/dec_reg[7]_i_765_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.834 r  tdc_decode/dec_reg[7]_i_732/O
                         net (fo=5, routed)           0.837    16.671    tdc_decode/dec_reg[7]_i_732_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  tdc_decode/dec_reg[7]_i_698/O
                         net (fo=2, routed)           0.945    17.740    tdc_decode/dec_reg[7]_i_698_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  tdc_decode/dec_reg[7]_i_651/O
                         net (fo=6, routed)           1.079    18.943    tdc_decode/dec_reg[7]_i_651_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I3_O)        0.124    19.067 r  tdc_decode/dec_reg[7]_i_600/O
                         net (fo=4, routed)           0.607    19.674    tdc_decode/dec_reg[7]_i_600_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    19.798 r  tdc_decode/dec_reg[7]_i_550/O
                         net (fo=9, routed)           0.440    20.238    tdc_decode/dec_reg[7]_i_550_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.362 r  tdc_decode/dec_reg[7]_i_495/O
                         net (fo=3, routed)           0.806    21.168    tdc_decode/dec_reg[7]_i_495_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124    21.292 r  tdc_decode/dec_reg[7]_i_443/O
                         net (fo=2, routed)           0.303    21.594    tdc_decode/dec_reg[7]_i_443_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124    21.718 r  tdc_decode/dec_reg[7]_i_394/O
                         net (fo=6, routed)           0.917    22.635    tdc_decode/dec_reg[7]_i_394_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.759 r  tdc_decode/dec_reg[7]_i_348/O
                         net (fo=6, routed)           0.680    23.439    tdc_decode/dec_reg[7]_i_348_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.563 r  tdc_decode/dec_reg[7]_i_297/O
                         net (fo=8, routed)           0.745    24.308    tdc_decode/dec_reg[7]_i_297_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124    24.432 r  tdc_decode/dec_reg[7]_i_244/O
                         net (fo=8, routed)           0.651    25.083    tdc_decode/dec_reg[7]_i_244_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.124    25.207 r  tdc_decode/dec_reg[7]_i_157/O
                         net (fo=2, routed)           1.082    26.289    tdc_decode/dec_reg[7]_i_157_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.413 r  tdc_decode/dec_reg[7]_i_163/O
                         net (fo=4, routed)           0.811    27.224    tdc_decode/dec_reg[7]_i_163_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    27.348 r  tdc_decode/dec_reg[7]_i_124/O
                         net (fo=3, routed)           0.677    28.025    tdc_decode/dec_reg[7]_i_124_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.149 r  tdc_decode/dec_reg[7]_i_43/O
                         net (fo=5, routed)           0.848    28.997    tdc_decode/dec_reg[7]_i_43_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    29.121 r  tdc_decode/dec_reg[7]_i_78/O
                         net (fo=4, routed)           0.606    29.726    tdc_decode/dec_reg[7]_i_78_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    29.850 r  tdc_decode/dec_reg[7]_i_57/O
                         net (fo=3, routed)           0.482    30.332    tdc_decode/dec_reg[7]_i_57_n_0
    SLICE_X48Y43         LUT6 (Prop_lut6_I2_O)        0.124    30.456 r  tdc_decode/dec_reg[7]_i_16/O
                         net (fo=3, routed)           0.818    31.274    tdc_decode/dec_reg[7]_i_16_n_0
    SLICE_X49Y45         LUT6 (Prop_lut6_I4_O)        0.124    31.398 r  tdc_decode/dec_reg[7]_i_5/O
                         net (fo=2, routed)           0.590    31.988    tdc_decode/dec_reg[7]_i_5_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I2_O)        0.124    32.112 r  tdc_decode/dec_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    32.112    tdc_decode/one_sum[6]
    SLICE_X43Y46         FDSE                                         r  tdc_decode/dec_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      8.333     8.333 r  
    W12                                               0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     9.932 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052    12.984    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045     4.939 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720     6.659    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.750 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492     8.242    tdc_decode/clk_out
    SLICE_X43Y46         FDSE                                         r  tdc_decode/dec_reg_reg[6]/C
                         clock pessimism             -0.030     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X43Y46         FDSE (Setup_fdse_C_D)        0.029     8.169    tdc_decode/dec_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          8.169    
                         arrival time                         -32.112    
  -------------------------------------------------------------------
                         slack                                -23.943    

Slack (VIOLATED) :        -23.913ns  (required time - arrival time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[157].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        31.408ns  (logic 23.532ns (74.923%)  route 7.876ns (25.077%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    -3.711ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.073ns
    Time given to startpoint:         4.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.852     0.124                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.719 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     0.719                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.314 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.314                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.909 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.909                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.504 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     2.504                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.099 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.920     4.019                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.614 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.614                         tp/co1[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.209 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.209                         tp/co1[27]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.804 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.825     6.629                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.209 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.209                         tp/co1[35]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.789 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.789                         tp/co1[39]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.369 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.369                         tp/co1[43]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.949 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.949                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.529 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.529                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.109 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.109                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.689 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.689                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.269 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.269                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.849 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.849                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.429 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.429                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.009 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.009                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.589 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    13.598                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.178 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.178                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.758 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.758                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.338 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.338                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.918 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.927    16.845                         tp/co1[95]
    SLICE_X42Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.440 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.440                         tp/co1[99]
    SLICE_X42Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.035 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.035                         tp/co1[103]
    SLICE_X42Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.630 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.630                         tp/co1[107]
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.225 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.225                         tp/co1[111]
    SLICE_X42Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.820 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.820                         tp/co1[115]
    SLICE_X42Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.415 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.415                         tp/co1[119]
    SLICE_X42Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.010 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.010                         tp/co1[123]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.605 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.605                         tp/co1[127]
    SLICE_X42Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.200 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.200                         tp/co1[131]
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.795 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.429                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.009 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.009                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.589 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.589                         tp/co1[143]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.169 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.828    25.996                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.591 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.591                         tp/co1[151]
    SLICE_X42Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    27.186 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.186                         tp/co1[155]
    SLICE_X42Y44         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.511    27.697 r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label1[39].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    27.697                         tp/co1[157]
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[157].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp/clk_out
    SLICE_X42Y44         LDPE                                         r  pblock_tp_2[39].CARRY4_insti
                                                                                              tp/gen_code_label2[157].LDPE_insti/G
                         clock pessimism             -0.317    -0.408                           
                         clock uncertainty           -0.073    -0.481                           
                         time borrowed                4.264     3.784                           
  -------------------------------------------------------------------
                         required time                          3.784                           
                         arrival time                         -27.697                           
  -------------------------------------------------------------------
                         slack                                -23.913                           

Slack (VIOLATED) :        -23.641ns  (required time - arrival time)
  Source:                 tdc_decode/tdc_input_buf_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tdc_decode/dec_reg_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clkOutBuf rise@8.333ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        31.919ns  (logic 5.044ns (15.802%)  route 26.875ns (84.198%))
  Logic Levels:           37  (LUT2=1 LUT5=2 LUT6=34)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns = ( 8.242 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.062ns
    Clock Pessimism Removal (CPR):    -0.030ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.665    -0.062    tdc_decode/clk_out
    SLICE_X40Y5          FDSE                                         r  tdc_decode/tdc_input_buf_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDSE (Prop_fdse_C_Q)         0.456     0.394 r  tdc_decode/tdc_input_buf_reg_reg[0]/Q
                         net (fo=8, routed)           1.022     1.415    tdc_decode/tdc_input_buf_reg[0]
    SLICE_X40Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.539 r  tdc_decode/dec_reg[7]_i_1192/O
                         net (fo=10, routed)          0.706     2.245    tdc_decode/dec_reg[7]_i_1192_n_0
    SLICE_X39Y6          LUT6 (Prop_lut6_I1_O)        0.124     2.369 r  tdc_decode/dec_reg[7]_i_1152/O
                         net (fo=4, routed)           0.813     3.183    tdc_decode/dec_reg[7]_i_1152_n_0
    SLICE_X38Y5          LUT6 (Prop_lut6_I2_O)        0.124     3.307 r  tdc_decode/dec_reg[7]_i_1225/O
                         net (fo=2, routed)           0.600     3.907    tdc_decode/dec_reg[7]_i_1225_n_0
    SLICE_X38Y6          LUT5 (Prop_lut5_I2_O)        0.124     4.031 r  tdc_decode/dec_reg[7]_i_1194/O
                         net (fo=15, routed)          1.096     5.127    tdc_decode/dec_reg[7]_i_1194_n_0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124     5.251 r  tdc_decode/dec_reg[7]_i_1184/O
                         net (fo=7, routed)           0.885     6.136    tdc_decode/dec_reg[7]_i_1184_n_0
    SLICE_X40Y8          LUT6 (Prop_lut6_I4_O)        0.124     6.260 r  tdc_decode/dec_reg[7]_i_1198/O
                         net (fo=1, routed)           0.808     7.068    tdc_decode/dec_reg[7]_i_1198_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.192 r  tdc_decode/dec_reg[7]_i_1161/O
                         net (fo=1, routed)           0.715     7.907    tdc_decode/dec_reg[7]_i_1161_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I3_O)        0.124     8.031 r  tdc_decode/dec_reg[7]_i_1119/O
                         net (fo=2, routed)           0.809     8.840    tdc_decode/dec_reg[7]_i_1119_n_0
    SLICE_X47Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.964 r  tdc_decode/dec_reg[7]_i_1074/O
                         net (fo=3, routed)           1.127    10.091    tdc_decode/dec_reg[7]_i_1074_n_0
    SLICE_X42Y13         LUT6 (Prop_lut6_I3_O)        0.124    10.215 r  tdc_decode/dec_reg[7]_i_1029/O
                         net (fo=2, routed)           0.424    10.639    tdc_decode/dec_reg[7]_i_1029_n_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I4_O)        0.124    10.763 r  tdc_decode/dec_reg[7]_i_982/O
                         net (fo=1, routed)           0.802    11.566    tdc_decode/dec_reg[7]_i_982_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.690 r  tdc_decode/dec_reg[7]_i_937/O
                         net (fo=3, routed)           0.831    12.521    tdc_decode/dec_reg[7]_i_937_n_0
    SLICE_X40Y17         LUT6 (Prop_lut6_I2_O)        0.124    12.645 r  tdc_decode/dec_reg[7]_i_898/O
                         net (fo=1, routed)           0.559    13.204    tdc_decode/dec_reg[7]_i_898_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I2_O)        0.124    13.328 r  tdc_decode/dec_reg[7]_i_848/O
                         net (fo=6, routed)           0.606    13.934    tdc_decode/dec_reg[7]_i_848_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.058 r  tdc_decode/dec_reg[7]_i_799/O
                         net (fo=10, routed)          0.532    14.590    tdc_decode/dec_reg[7]_i_799_n_0
    SLICE_X40Y19         LUT6 (Prop_lut6_I3_O)        0.124    14.714 r  tdc_decode/dec_reg[7]_i_765/O
                         net (fo=12, routed)          0.996    15.710    tdc_decode/dec_reg[7]_i_765_n_0
    SLICE_X48Y23         LUT6 (Prop_lut6_I3_O)        0.124    15.834 r  tdc_decode/dec_reg[7]_i_732/O
                         net (fo=5, routed)           0.837    16.671    tdc_decode/dec_reg[7]_i_732_n_0
    SLICE_X49Y23         LUT6 (Prop_lut6_I0_O)        0.124    16.795 r  tdc_decode/dec_reg[7]_i_698/O
                         net (fo=2, routed)           0.945    17.740    tdc_decode/dec_reg[7]_i_698_n_0
    SLICE_X49Y24         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  tdc_decode/dec_reg[7]_i_651/O
                         net (fo=6, routed)           1.079    18.943    tdc_decode/dec_reg[7]_i_651_n_0
    SLICE_X47Y25         LUT6 (Prop_lut6_I3_O)        0.124    19.067 r  tdc_decode/dec_reg[7]_i_600/O
                         net (fo=4, routed)           0.607    19.674    tdc_decode/dec_reg[7]_i_600_n_0
    SLICE_X44Y25         LUT6 (Prop_lut6_I3_O)        0.124    19.798 r  tdc_decode/dec_reg[7]_i_550/O
                         net (fo=9, routed)           0.440    20.238    tdc_decode/dec_reg[7]_i_550_n_0
    SLICE_X44Y27         LUT6 (Prop_lut6_I4_O)        0.124    20.362 r  tdc_decode/dec_reg[7]_i_495/O
                         net (fo=3, routed)           0.806    21.168    tdc_decode/dec_reg[7]_i_495_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I1_O)        0.124    21.292 r  tdc_decode/dec_reg[7]_i_443/O
                         net (fo=2, routed)           0.303    21.594    tdc_decode/dec_reg[7]_i_443_n_0
    SLICE_X49Y28         LUT6 (Prop_lut6_I3_O)        0.124    21.718 r  tdc_decode/dec_reg[7]_i_394/O
                         net (fo=6, routed)           0.917    22.635    tdc_decode/dec_reg[7]_i_394_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.759 r  tdc_decode/dec_reg[7]_i_348/O
                         net (fo=6, routed)           0.680    23.439    tdc_decode/dec_reg[7]_i_348_n_0
    SLICE_X51Y32         LUT6 (Prop_lut6_I1_O)        0.124    23.563 r  tdc_decode/dec_reg[7]_i_297/O
                         net (fo=8, routed)           0.745    24.308    tdc_decode/dec_reg[7]_i_297_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I2_O)        0.124    24.432 r  tdc_decode/dec_reg[7]_i_244/O
                         net (fo=8, routed)           0.651    25.083    tdc_decode/dec_reg[7]_i_244_n_0
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.124    25.207 r  tdc_decode/dec_reg[7]_i_157/O
                         net (fo=2, routed)           1.082    26.289    tdc_decode/dec_reg[7]_i_157_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I1_O)        0.124    26.413 r  tdc_decode/dec_reg[7]_i_163/O
                         net (fo=4, routed)           0.811    27.224    tdc_decode/dec_reg[7]_i_163_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    27.348 r  tdc_decode/dec_reg[7]_i_124/O
                         net (fo=3, routed)           0.677    28.025    tdc_decode/dec_reg[7]_i_124_n_0
    SLICE_X51Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.149 r  tdc_decode/dec_reg[7]_i_43/O
                         net (fo=5, routed)           0.848    28.997    tdc_decode/dec_reg[7]_i_43_n_0
    SLICE_X49Y43         LUT6 (Prop_lut6_I3_O)        0.124    29.121 r  tdc_decode/dec_reg[7]_i_78/O
                         net (fo=4, routed)           0.606    29.726    tdc_decode/dec_reg[7]_i_78_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I1_O)        0.124    29.850 r  tdc_decode/dec_reg[7]_i_57/O
                         net (fo=3, routed)           0.176    30.026    tdc_decode/dec_reg[7]_i_57_n_0
    SLICE_X49Y41         LUT6 (Prop_lut6_I2_O)        0.124    30.150 r  tdc_decode/dec_reg[6]_i_15/O
                         net (fo=2, routed)           0.581    30.732    tdc_decode/dec_reg[6]_i_15_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.124    30.856 r  tdc_decode/dec_reg[6]_i_5/O
                         net (fo=2, routed)           0.161    31.017    tdc_decode/dec_reg[6]_i_5_n_0
    SLICE_X47Y44         LUT6 (Prop_lut6_I2_O)        0.124    31.141 r  tdc_decode/dec_reg[5]_i_2/O
                         net (fo=1, routed)           0.593    31.733    tdc_decode/dec_reg[5]_i_2_n_0
    SLICE_X46Y49         LUT2 (Prop_lut2_I1_O)        0.124    31.857 r  tdc_decode/dec_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    31.857    tdc_decode/one_sum[5]
    SLICE_X46Y49         FDSE                                         r  tdc_decode/dec_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      8.333     8.333 r  
    W12                                               0.000     8.333 r  clk (IN)
                         net (fo=0)                   0.000     8.333    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     9.932 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052    12.984    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045     4.939 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720     6.659    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.750 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492     8.242    tdc_decode/clk_out
    SLICE_X46Y49         FDSE                                         r  tdc_decode/dec_reg_reg[5]/C
                         clock pessimism             -0.030     8.213    
                         clock uncertainty           -0.073     8.140    
    SLICE_X46Y49         FDSE (Setup_fdse_C_D)        0.077     8.217    tdc_decode/dec_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.217    
                         arrival time                         -31.857    
  -------------------------------------------------------------------
                         slack                                -23.641    

Slack (VIOLATED) :        -23.415ns  (required time - arrival time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[154].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clkOutBuf rise@0.000ns)
  Data Path Delay:        30.910ns  (logic 23.034ns (74.519%)  route 7.876ns (25.481%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        3.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    -3.711ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.073ns
    Time given to startpoint:         4.191ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.852     0.124                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.719 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     0.719                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.314 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.314                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     1.909 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     1.909                         tp/co1[11]
    SLICE_X42Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     2.504 r  pblock_tp_2[3].CARRY4_insti
                                                                                              tp/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     2.504                         tp/co1[15]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.099 r  pblock_tp_2[4].CARRY4_insti
                                                                                              tp/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.920     4.019                         tp/co1[19]
    SLICE_X42Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.614 r  pblock_tp_2[5].CARRY4_insti
                                                                                              tp/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.614                         tp/co1[23]
    SLICE_X42Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.209 r  pblock_tp_2[6].CARRY4_insti
                                                                                              tp/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.209                         tp/co1[27]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.804 r  pblock_tp_2[7].CARRY4_insti
                                                                                              tp/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.825     6.629                         tp/co1[31]
    SLICE_X43Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.209 r  pblock_tp_2[8].CARRY4_insti
                                                                                              tp/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.209                         tp/co1[35]
    SLICE_X43Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.789 r  pblock_tp_2[9].CARRY4_insti
                                                                                              tp/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.789                         tp/co1[39]
    SLICE_X43Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.369 r  pblock_tp_2[10].CARRY4_insti
                                                                                              tp/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.369                         tp/co1[43]
    SLICE_X43Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.949 r  pblock_tp_2[11].CARRY4_insti
                                                                                              tp/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.949                         tp/co1[47]
    SLICE_X43Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.529 r  pblock_tp_2[12].CARRY4_insti
                                                                                              tp/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     9.529                         tp/co1[51]
    SLICE_X43Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.109 r  pblock_tp_2[13].CARRY4_insti
                                                                                              tp/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.109                         tp/co1[55]
    SLICE_X43Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    10.689 r  pblock_tp_2[14].CARRY4_insti
                                                                                              tp/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    10.689                         tp/co1[59]
    SLICE_X43Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.269 r  pblock_tp_2[15].CARRY4_insti
                                                                                              tp/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.269                         tp/co1[63]
    SLICE_X43Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.849 r  pblock_tp_2[16].CARRY4_insti
                                                                                              tp/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    11.849                         tp/co1[67]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.429 r  pblock_tp_2[17].CARRY4_insti
                                                                                              tp/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.429                         tp/co1[71]
    SLICE_X43Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.009 r  pblock_tp_2[18].CARRY4_insti
                                                                                              tp/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.009                         tp/co1[75]
    SLICE_X43Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.589 r  pblock_tp_2[19].CARRY4_insti
                                                                                              tp/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    13.598                         tp/co1[79]
    SLICE_X43Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.178 r  pblock_tp_2[20].CARRY4_insti
                                                                                              tp/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.178                         tp/co1[83]
    SLICE_X43Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.758 r  pblock_tp_2[21].CARRY4_insti
                                                                                              tp/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.758                         tp/co1[87]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.338 r  pblock_tp_2[22].CARRY4_insti
                                                                                              tp/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.338                         tp/co1[91]
    SLICE_X43Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.918 r  pblock_tp_2[23].CARRY4_insti
                                                                                              tp/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.927    16.845                         tp/co1[95]
    SLICE_X42Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    17.440 r  pblock_tp_2[24].CARRY4_insti
                                                                                              tp/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    17.440                         tp/co1[99]
    SLICE_X42Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.035 r  pblock_tp_2[25].CARRY4_insti
                                                                                              tp/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.035                         tp/co1[103]
    SLICE_X42Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    18.630 r  pblock_tp_2[26].CARRY4_insti
                                                                                              tp/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.630                         tp/co1[107]
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.225 r  pblock_tp_2[27].CARRY4_insti
                                                                                              tp/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.225                         tp/co1[111]
    SLICE_X42Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    19.820 r  pblock_tp_2[28].CARRY4_insti
                                                                                              tp/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.820                         tp/co1[115]
    SLICE_X42Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    20.415 r  pblock_tp_2[29].CARRY4_insti
                                                                                              tp/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    20.415                         tp/co1[119]
    SLICE_X42Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.010 r  pblock_tp_2[30].CARRY4_insti
                                                                                              tp/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.010                         tp/co1[123]
    SLICE_X42Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.605 r  pblock_tp_2[31].CARRY4_insti
                                                                                              tp/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.605                         tp/co1[127]
    SLICE_X42Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.200 r  pblock_tp_2[32].CARRY4_insti
                                                                                              tp/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    22.200                         tp/co1[131]
    SLICE_X42Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.795 r  pblock_tp_2[33].CARRY4_insti
                                                                                              tp/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.429                         tp/co1[135]
    SLICE_X43Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.009 r  pblock_tp_2[34].CARRY4_insti
                                                                                              tp/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.009                         tp/co1[139]
    SLICE_X43Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.589 r  pblock_tp_2[35].CARRY4_insti
                                                                                              tp/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.589                         tp/co1[143]
    SLICE_X43Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.169 r  pblock_tp_2[36].CARRY4_insti
                                                                                              tp/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.828    25.996                         tp/co1[147]
    SLICE_X42Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    26.591 r  pblock_tp_2[37].CARRY4_insti
                                                                                              tp/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.591                         tp/co1[151]
    SLICE_X42Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    27.199 r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label1[38].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    27.199                         tp/co1[154]
    SLICE_X42Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[154].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp/clk_out
    SLICE_X42Y43         LDPE                                         r  pblock_tp_2[38].CARRY4_insti
                                                                                              tp/gen_code_label2[154].LDPE_insti/G
                         clock pessimism             -0.317    -0.408                           
                         clock uncertainty           -0.073    -0.481                           
                         time borrowed                4.264     3.784                           
  -------------------------------------------------------------------
                         required time                          3.784                           
                         arrival time                         -27.199                           
  -------------------------------------------------------------------
                         slack                                -23.415                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.313ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[3].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.367ns  (logic 0.205ns (14.996%)  route 1.162ns (85.004%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.122 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.122                         tp/co1[3]
    SLICE_X42Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[3].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[3].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y5          LDPE (Hold_ldpe_G_D)         0.159     5.435    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[3].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.435                           
                         arrival time                           5.122                           
  -------------------------------------------------------------------
                         slack                                 -0.313                           

Slack (VIOLATED) :        -0.312ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[1].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.338ns  (logic 0.176ns (13.154%)  route 1.162ns (86.846%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     5.093 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     5.093                         tp/co1[1]
    SLICE_X42Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[1].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[1].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y5          LDPE (Hold_ldpe_G_D)         0.129     5.405    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[1].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.405                           
                         arrival time                           5.093                           
  -------------------------------------------------------------------
                         slack                                 -0.312                           

Slack (VIOLATED) :        -0.290ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[0].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.360ns  (logic 0.198ns (14.558%)  route 1.162ns (85.442%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.172     5.115 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     5.115                         tp/co1[0]
    SLICE_X42Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[0].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[0].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y5          LDPE (Hold_ldpe_G_D)         0.129     5.405    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[0].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.405                           
                         arrival time                           5.115                           
  -------------------------------------------------------------------
                         slack                                 -0.290                           

Slack (VIOLATED) :        -0.289ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[2].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.361ns  (logic 0.199ns (14.621%)  route 1.162ns (85.379%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.173     5.116 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     5.116                         tp/co1[2]
    SLICE_X42Y5          LDPE                                         r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[2].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y5          LDPE                                         f  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label2[2].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y5          LDPE (Hold_ldpe_G_D)         0.129     5.405    pblock_tp_2[0].CARRY4_insti
                                                                                                tp/gen_code_label2[2].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.405                           
                         arrival time                           5.116                           
  -------------------------------------------------------------------
                         slack                                 -0.289                           

Slack (VIOLATED) :        -0.134ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[7].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.546ns  (logic 0.384ns (24.838%)  route 1.162ns (75.162%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.122 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.122                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.301 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.301                         tp/co1[7]
    SLICE_X42Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[7].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[7].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y6          LDPE (Hold_ldpe_G_D)         0.159     5.435    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[7].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.435                           
                         arrival time                           5.301                           
  -------------------------------------------------------------------
                         slack                                 -0.134                           

Slack (VIOLATED) :        -0.133ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[5].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.517ns  (logic 0.355ns (23.401%)  route 1.162ns (76.599%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.122 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.122                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     5.272 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     5.272                         tp/co1[5]
    SLICE_X42Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[5].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[5].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y6          LDPE (Hold_ldpe_G_D)         0.129     5.405    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[5].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.405                           
                         arrival time                           5.272                           
  -------------------------------------------------------------------
                         slack                                 -0.133                           

Slack (VIOLATED) :        -0.111ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[4].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.539ns  (logic 0.377ns (24.496%)  route 1.162ns (75.504%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.122 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.122                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.172     5.294 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     5.294                         tp/co1[4]
    SLICE_X42Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[4].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[4].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y6          LDPE (Hold_ldpe_G_D)         0.129     5.405    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[4].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.405                           
                         arrival time                           5.294                           
  -------------------------------------------------------------------
                         slack                                 -0.111                           

Slack (VIOLATED) :        -0.110ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[6].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.540ns  (logic 0.378ns (24.545%)  route 1.162ns (75.455%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.122 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.122                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.173     5.295 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     5.295                         tp/co1[6]
    SLICE_X42Y6          LDPE                                         r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[6].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp/clk_out
    SLICE_X42Y6          LDPE                                         f  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label2[6].LDPE_insti/G
                         clock pessimism             -0.104     5.203                           
                         clock uncertainty            0.073     5.276                           
    SLICE_X42Y6          LDPE (Hold_ldpe_G_D)         0.129     5.405    pblock_tp_2[1].CARRY4_insti
                                                                                                tp/gen_code_label2[6].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.405                           
                         arrival time                           5.295                           
  -------------------------------------------------------------------
                         slack                                 -0.110                           

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[11].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.725ns  (logic 0.563ns (32.637%)  route 1.162ns (67.363%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 5.306 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.122 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.122                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.301 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.301                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.480 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.480                         tp/co1[11]
    SLICE_X42Y7          LDPE                                         r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[11].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.826     5.306                         tp/clk_out
    SLICE_X42Y7          LDPE                                         f  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[11].LDPE_insti/G
                         clock pessimism             -0.104     5.202                           
                         clock uncertainty            0.073     5.275                           
    SLICE_X42Y7          LDPE (Hold_ldpe_G_D)         0.159     5.434    pblock_tp_2[2].CARRY4_insti
                                                                                                tp/gen_code_label2[11].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.434                           
                         arrival time                           5.480                           
  -------------------------------------------------------------------
                         slack                                  0.046                           

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp/gen_code_label2[9].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clkOutBuf fall@4.167ns)
  Data Path Delay:        1.696ns  (logic 0.534ns (31.485%)  route 1.162ns (68.515%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 5.306 - 4.167 ) 
    Source Clock Delay      (SCD):    -0.412ns = ( 3.755 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.618     4.943                         tp/clk_out
    SLICE_X42Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.122 r  pblock_tp_2[0].CARRY4_insti
                                                                                              tp/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.122                         tp/co1[3]
    SLICE_X42Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     5.301 r  pblock_tp_2[1].CARRY4_insti
                                                                                              tp/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.301                         tp/co1[7]
    SLICE_X42Y7          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     5.451 r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label1[2].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     5.451                         tp/co1[9]
    SLICE_X42Y7          LDPE                                         r  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[9].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.826     5.306                         tp/clk_out
    SLICE_X42Y7          LDPE                                         f  pblock_tp_2[2].CARRY4_insti
                                                                                              tp/gen_code_label2[9].LDPE_insti/G
                         clock pessimism             -0.104     5.202                           
                         clock uncertainty            0.073     5.275                           
    SLICE_X42Y7          LDPE (Hold_ldpe_G_D)         0.129     5.404    pblock_tp_2[2].CARRY4_insti
                                                                                                tp/gen_code_label2[9].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.404                           
                         arrival time                           5.451                           
  -------------------------------------------------------------------
                         slack                                  0.047                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkOutBuf
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { cf/PLLE2_ADV_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y0   cf/BUFG_inst0/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKOUT0
Min Period        n/a     PLLE2_ADV/CLKIN1   n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         8.333       7.333      SLICE_X29Y49    SEN_FSM_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.333       7.333      SLICE_X29Y49    SEN_FSM_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.333       7.333      SLICE_X29Y49    SEN_FSM_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.333       7.333      SLICE_X29Y49    SEN_FSM_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.333       7.333      SLICE_X28Y46    TDC1_delay_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.333       7.333      SLICE_X28Y46    TDC1_delay_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.333       7.333      SLICE_X28Y46    TDC1_delay_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKIN1   n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.333       151.667    PLLE2_ADV_X1Y0  cf/PLLE2_ADV_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1   n/a            2.000         4.167       2.167      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1   n/a            2.000         4.166       2.166      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.166       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.166       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.166       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK        n/a            1.250         4.167       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK        n/a            1.250         4.166       2.916      SLICE_X26Y46    tdc_data1_reg_0_63_0_2/RAMD/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { pll_inst/PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.333       44.300     PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0
  To Clock:  clk_out0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { pll_inst/PLLE2_BASE_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y2   pll_inst/clk0t_BUFG_inst/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  pll_inst/PLLE2_BASE_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out0
  To Clock:  clkOutBuf

Setup :          160  Failing Endpoints,  Worst Slack      -31.312ns,  Total Violation    -2341.078ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -31.312ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[159].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.499ns  (logic 23.511ns (68.149%)  route 10.988ns (31.851%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:              -0.187ns
    Computed max time borrow:         3.980ns
    Time borrowed from endpoint:      3.979ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.567ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.431 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    34.064                         tp1/co1[155]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    34.644 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[3]
                         net (fo=1, routed)           0.000    34.644                         tp1/co1[159]
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[159].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[159].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                3.979     3.333                           
  -------------------------------------------------------------------
                         required time                          3.333                           
                         arrival time                         -34.644                           
  -------------------------------------------------------------------
                         slack                                -31.312                           

Slack (VIOLATED) :        -31.080ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[158].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.511ns  (logic 23.523ns (68.160%)  route 10.988ns (31.840%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.811ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.431 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    34.064                         tp1/co1[155]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    34.656 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    34.656                         tp1/co1[158]
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[158].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[158].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                4.224     3.577                           
  -------------------------------------------------------------------
                         required time                          3.577                           
                         arrival time                         -34.656                           
  -------------------------------------------------------------------
                         slack                                -31.080                           

Slack (VIOLATED) :        -31.024ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[156].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.455ns  (logic 23.467ns (68.108%)  route 10.988ns (31.892%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.811ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.431 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    34.064                         tp1/co1[155]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.536    34.600 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    34.600                         tp1/co1[156]
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[156].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[156].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                4.224     3.577                           
  -------------------------------------------------------------------
                         required time                          3.577                           
                         arrival time                         -34.600                           
  -------------------------------------------------------------------
                         slack                                -31.024                           

Slack (VIOLATED) :        -30.982ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[157].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        34.413ns  (logic 23.425ns (68.069%)  route 10.988ns (31.931%))
  Logic Levels:           41  (BUFG=1 CARRY4=40)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.057ns
    Computed max time borrow:         4.224ns
    Time borrowed from endpoint:      4.224ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.811ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.431 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    34.064                         tp1/co1[155]
    SLICE_X33Y44         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.494    34.558 r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label1[39].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    34.558                         tp1/co1[157]
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[157].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X33Y44         LDPE                                         r  pblock_tp_1[39].CARRY4_insti
                                                                                              tp1/gen_code_label2[157].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                4.224     3.577                           
  -------------------------------------------------------------------
                         required time                          3.577                           
                         arrival time                         -34.558                           
  -------------------------------------------------------------------
                         slack                                -30.982                           

Slack (VIOLATED) :        -29.826ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[154].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        33.299ns  (logic 22.944ns (68.904%)  route 10.355ns (31.096%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.852ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    33.444 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    33.444                         tp1/co1[154]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[154].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[154].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                4.264     3.618                           
  -------------------------------------------------------------------
                         required time                          3.618                           
                         arrival time                         -33.444                           
  -------------------------------------------------------------------
                         slack                                -29.826                           

Slack (VIOLATED) :        -29.779ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[152].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        33.252ns  (logic 22.897ns (68.860%)  route 10.355ns (31.140%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.852ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561    33.397 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    33.397                         tp1/co1[152]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[152].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[152].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                4.264     3.618                           
  -------------------------------------------------------------------
                         required time                          3.618                           
                         arrival time                         -33.397                           
  -------------------------------------------------------------------
                         slack                                -29.779                           

Slack (VIOLATED) :        -29.729ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[153].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        33.202ns  (logic 22.847ns (68.813%)  route 10.355ns (31.187%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.852ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.511    33.347 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000    33.347                         tp1/co1[153]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[153].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[153].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                4.264     3.618                           
  -------------------------------------------------------------------
                         required time                          3.618                           
                         arrival time                         -33.347                           
  -------------------------------------------------------------------
                         slack                                -29.729                           

Slack (VIOLATED) :        -29.721ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[155].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        33.286ns  (logic 22.931ns (68.891%)  route 10.355ns (31.109%))
  Logic Levels:           40  (BUFG=1 CARRY4=39)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.190ns
    Computed max time borrow:         4.357ns
    Time borrowed from endpoint:      4.357ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.944ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    32.017 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    32.836                         tp1/co1[151]
    SLICE_X32Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    33.431 r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label1[38].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    33.431                         tp1/co1[155]
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[155].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091                         tp1/clk_out
    SLICE_X32Y43         LDPE                                         r  pblock_tp_1[38].CARRY4_insti
                                                                                              tp1/gen_code_label2[155].LDPE_insti/G
                         clock pessimism             -0.144    -0.235                           
                         clock uncertainty           -0.412    -0.647                           
                         time borrowed                4.357     3.710                           
  -------------------------------------------------------------------
                         required time                          3.710                           
                         arrival time                         -33.431                           
  -------------------------------------------------------------------
                         slack                                -29.721                           

Slack (VIOLATED) :        -28.414ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[150].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        31.886ns  (logic 22.349ns (70.091%)  route 9.537ns (29.909%))
  Logic Levels:           39  (BUFG=1 CARRY4=38)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.852ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.608    32.030 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000    32.030                         tp1/co1[150]
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[150].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.491    -0.092                         tp1/clk_out
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[150].LDPE_insti/G
                         clock pessimism             -0.144    -0.236                           
                         clock uncertainty           -0.412    -0.648                           
                         time borrowed                4.264     3.617                           
  -------------------------------------------------------------------
                         required time                          3.617                           
                         arrival time                         -32.030                           
  -------------------------------------------------------------------
                         slack                                -28.414                           

Slack (VIOLATED) :        -28.367ns  (required time - arrival time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[148].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.000ns  (clkOutBuf rise@0.000ns - clk_out0 rise@0.000ns)
  Data Path Delay:        31.839ns  (logic 22.302ns (70.047%)  route 9.537ns (29.953%))
  Logic Levels:           39  (BUFG=1 CARRY4=38)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns
    Source Clock Delay      (SCD):    0.145ns
    Clock Pessimism Removal (CPR):    -0.144ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns
  Time Borrowing:         
    Nominal pulse width:              4.167ns
    Library setup time:               0.098ns
    Computed max time borrow:         4.265ns
    Time borrowed from endpoint:      4.264ns
    Open edge uncertainty:           -0.412ns
    Time given to startpoint:         3.852ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.784     0.057                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     0.145 r                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.849     1.994                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.095 r                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           1.853     3.947                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     4.542 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     4.542                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.137 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.137                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     5.732 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     5.732                         tp1/co1[11]
    SLICE_X32Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.327 r  pblock_tp_1[3].CARRY4_insti
                                                                                              tp1/gen_code_label1[3].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.327                         tp1/co1[15]
    SLICE_X32Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  pblock_tp_1[4].CARRY4_insti
                                                                                              tp1/gen_code_label1[4].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.922                         tp1/co1[19]
    SLICE_X32Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.517 r  pblock_tp_1[5].CARRY4_insti
                                                                                              tp1/gen_code_label1[5].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     7.517                         tp1/co1[23]
    SLICE_X32Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.112 r  pblock_tp_1[6].CARRY4_insti
                                                                                              tp1/gen_code_label1[6].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     8.112                         tp1/co1[27]
    SLICE_X32Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.707 r  pblock_tp_1[7].CARRY4_insti
                                                                                              tp1/gen_code_label1[7].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634     9.341                         tp1/co1[31]
    SLICE_X33Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     9.921 r  pblock_tp_1[8].CARRY4_insti
                                                                                              tp1/gen_code_label1[8].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    10.559                         tp1/co1[35]
    SLICE_X33Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.139 r  pblock_tp_1[9].CARRY4_insti
                                                                                              tp1/gen_code_label1[9].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.638    11.778                         tp1/co1[39]
    SLICE_X33Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.358 r  pblock_tp_1[10].CARRY4_insti
                                                                                              tp1/gen_code_label1[10].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.358                         tp1/co1[43]
    SLICE_X33Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.938 r  pblock_tp_1[11].CARRY4_insti
                                                                                              tp1/gen_code_label1[11].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    12.938                         tp1/co1[47]
    SLICE_X33Y17         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    13.518 r  pblock_tp_1[12].CARRY4_insti
                                                                                              tp1/gen_code_label1[12].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    13.518                         tp1/co1[51]
    SLICE_X33Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.098 r  pblock_tp_1[13].CARRY4_insti
                                                                                              tp1/gen_code_label1[13].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.098                         tp1/co1[55]
    SLICE_X33Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    14.678 r  pblock_tp_1[14].CARRY4_insti
                                                                                              tp1/gen_code_label1[14].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    14.678                         tp1/co1[59]
    SLICE_X33Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.258 r  pblock_tp_1[15].CARRY4_insti
                                                                                              tp1/gen_code_label1[15].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.258                         tp1/co1[63]
    SLICE_X33Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    15.838 r  pblock_tp_1[16].CARRY4_insti
                                                                                              tp1/gen_code_label1[16].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    15.838                         tp1/co1[67]
    SLICE_X33Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.418 r  pblock_tp_1[17].CARRY4_insti
                                                                                              tp1/gen_code_label1[17].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.418                         tp1/co1[71]
    SLICE_X33Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    16.998 r  pblock_tp_1[18].CARRY4_insti
                                                                                              tp1/gen_code_label1[18].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    16.998                         tp1/co1[75]
    SLICE_X33Y24         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    17.578 r  pblock_tp_1[19].CARRY4_insti
                                                                                              tp1/gen_code_label1[19].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.009    17.587                         tp1/co1[79]
    SLICE_X33Y25         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.167 r  pblock_tp_1[20].CARRY4_insti
                                                                                              tp1/gen_code_label1[20].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.167                         tp1/co1[83]
    SLICE_X33Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    18.747 r  pblock_tp_1[21].CARRY4_insti
                                                                                              tp1/gen_code_label1[21].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    18.747                         tp1/co1[87]
    SLICE_X33Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.327 r  pblock_tp_1[22].CARRY4_insti
                                                                                              tp1/gen_code_label1[22].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.327                         tp1/co1[91]
    SLICE_X33Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    19.907 r  pblock_tp_1[23].CARRY4_insti
                                                                                              tp1/gen_code_label1[23].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    19.907                         tp1/co1[95]
    SLICE_X33Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    20.487 r  pblock_tp_1[24].CARRY4_insti
                                                                                              tp1/gen_code_label1[24].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    21.310                         tp1/co1[99]
    SLICE_X32Y30         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    21.905 r  pblock_tp_1[25].CARRY4_insti
                                                                                              tp1/gen_code_label1[25].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    21.905                         tp1/co1[103]
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    22.500 r  pblock_tp_1[26].CARRY4_insti
                                                                                              tp1/gen_code_label1[26].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.634    23.133                         tp1/co1[107]
    SLICE_X33Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    23.713 r  pblock_tp_1[27].CARRY4_insti
                                                                                              tp1/gen_code_label1[27].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    23.713                         tp1/co1[111]
    SLICE_X33Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.293 r  pblock_tp_1[28].CARRY4_insti
                                                                                              tp1/gen_code_label1[28].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.293                         tp1/co1[115]
    SLICE_X33Y34         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    24.873 r  pblock_tp_1[29].CARRY4_insti
                                                                                              tp1/gen_code_label1[29].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    24.873                         tp1/co1[119]
    SLICE_X33Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    25.453 r  pblock_tp_1[30].CARRY4_insti
                                                                                              tp1/gen_code_label1[30].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    25.453                         tp1/co1[123]
    SLICE_X33Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.033 r  pblock_tp_1[31].CARRY4_insti
                                                                                              tp1/gen_code_label1[31].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.033                         tp1/co1[127]
    SLICE_X33Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    26.613 r  pblock_tp_1[32].CARRY4_insti
                                                                                              tp1/gen_code_label1[32].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    26.613                         tp1/co1[131]
    SLICE_X33Y38         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.193 r  pblock_tp_1[33].CARRY4_insti
                                                                                              tp1/gen_code_label1[33].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000    27.193                         tp1/co1[135]
    SLICE_X33Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    27.773 r  pblock_tp_1[34].CARRY4_insti
                                                                                              tp1/gen_code_label1[34].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.823    28.596                         tp1/co1[139]
    SLICE_X32Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    29.191 r  pblock_tp_1[35].CARRY4_insti
                                                                                              tp1/gen_code_label1[35].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    30.009                         tp1/co1[143]
    SLICE_X32Y41         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    30.604 r  pblock_tp_1[36].CARRY4_insti
                                                                                              tp1/gen_code_label1[36].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.818    31.422                         tp1/co1[147]
    SLICE_X32Y42         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561    31.983 r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label1[37].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000    31.983                         tp1/co1[148]
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[148].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r                       
    W12                                               0.000     0.000 r                       clk (IN)
                         net (fo=0)                   0.000     0.000                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r                       cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.491    -0.092                         tp1/clk_out
    SLICE_X32Y42         LDPE                                         r  pblock_tp_1[37].CARRY4_insti
                                                                                              tp1/gen_code_label2[148].LDPE_insti/G
                         clock pessimism             -0.144    -0.236                           
                         clock uncertainty           -0.412    -0.648                           
                         time borrowed                4.264     3.617                           
  -------------------------------------------------------------------
                         required time                          3.617                           
                         arrival time                         -31.983                           
  -------------------------------------------------------------------
                         slack                                -28.367                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[3].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.358ns  (logic 0.205ns (15.095%)  route 1.153ns (84.905%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.315 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.315                         tp1/co1[3]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[3].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[3].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.159     5.724    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[3].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.724                           
                         arrival time                           6.315                           
  -------------------------------------------------------------------
                         slack                                  0.592                           

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[1].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.329ns  (logic 0.176ns (13.243%)  route 1.153ns (86.757%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     6.286 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     6.286                         tp1/co1[1]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[1].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[1].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.129     5.694    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[1].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.694                           
                         arrival time                           6.286                           
  -------------------------------------------------------------------
                         slack                                  0.593                           

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[0].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.351ns  (logic 0.198ns (14.655%)  route 1.153ns (85.345%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.172     6.308 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     6.308                         tp1/co1[0]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[0].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[0].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.129     5.694    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[0].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.694                           
                         arrival time                           6.308                           
  -------------------------------------------------------------------
                         slack                                  0.615                           

Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[2].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.352ns  (logic 0.199ns (14.718%)  route 1.153ns (85.282%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.173     6.309 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     6.309                         tp1/co1[2]
    SLICE_X32Y5          LDPE                                         r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[2].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y5          LDPE                                         f  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label2[2].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y5          LDPE (Hold_ldpe_G_D)         0.129     5.694    pblock_tp_1[0].CARRY4_insti
                                                                                                tp1/gen_code_label2[2].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.694                           
                         arrival time                           6.309                           
  -------------------------------------------------------------------
                         slack                                  0.616                           

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[7].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.537ns  (logic 0.384ns (24.983%)  route 1.153ns (75.017%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.315 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.315                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.494 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.494                         tp1/co1[7]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[7].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[7].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.159     5.724    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[7].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.724                           
                         arrival time                           6.494                           
  -------------------------------------------------------------------
                         slack                                  0.771                           

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[5].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.508ns  (logic 0.355ns (23.540%)  route 1.153ns (76.460%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.315 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.315                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     6.465 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     6.465                         tp1/co1[5]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[5].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[5].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.129     5.694    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[5].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.694                           
                         arrival time                           6.465                           
  -------------------------------------------------------------------
                         slack                                  0.772                           

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[4].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.530ns  (logic 0.377ns (24.640%)  route 1.153ns (75.360%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.315 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.315                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.172     6.487 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[0]
                         net (fo=1, routed)           0.000     6.487                         tp1/co1[4]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[4].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[4].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.129     5.694    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[4].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.694                           
                         arrival time                           6.487                           
  -------------------------------------------------------------------
                         slack                                  0.794                           

Slack (MET) :             0.795ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[6].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.531ns  (logic 0.378ns (24.689%)  route 1.153ns (75.311%))
  Logic Levels:           3  (BUFG=1 CARRY4=2)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns = ( 5.308 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.315 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.315                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.173     6.488 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[2]
                         net (fo=1, routed)           0.000     6.488                         tp1/co1[6]
    SLICE_X32Y6          LDPE                                         r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[6].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.828     5.308                         tp1/clk_out
    SLICE_X32Y6          LDPE                                         f  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label2[6].LDPE_insti/G
                         clock pessimism             -0.155     5.153                           
                         clock uncertainty            0.412     5.565                           
    SLICE_X32Y6          LDPE (Hold_ldpe_G_D)         0.129     5.694    pblock_tp_1[1].CARRY4_insti
                                                                                                tp1/gen_code_label2[6].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.694                           
                         arrival time                           6.488                           
  -------------------------------------------------------------------
                         slack                                  0.795                           

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[11].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.716ns  (logic 0.563ns (32.808%)  route 1.153ns (67.192%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.315 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.315                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.494 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.494                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.673 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.673                         tp1/co1[11]
    SLICE_X32Y7          LDPE                                         r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[11].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp1/clk_out
    SLICE_X32Y7          LDPE                                         f  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[11].LDPE_insti/G
                         clock pessimism             -0.155     5.152                           
                         clock uncertainty            0.412     5.564                           
    SLICE_X32Y7          LDPE (Hold_ldpe_G_D)         0.159     5.723    pblock_tp_1[2].CARRY4_insti
                                                                                                tp1/gen_code_label2[11].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.723                           
                         arrival time                           6.673                           
  -------------------------------------------------------------------
                         slack                                  0.951                           

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 pll_inst/PLLE2_BASE_inst/CLKOUT0
                            (clock source 'clk_out0'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tp1/gen_code_label2[9].LDPE_insti/D
                            (positive level-sensitive latch clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clkOutBuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkOutBuf fall@4.167ns - clk_out0 fall@4.167ns)
  Data Path Delay:        1.687ns  (logic 0.534ns (31.653%)  route 1.153ns (68.347%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.141ns = ( 5.307 - 4.167 ) 
    Source Clock Delay      (SCD):    0.791ns = ( 4.957 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.412ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out0 fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     4.604 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     6.166                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412     3.755 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     4.299                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     4.325 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.583     4.907                         pll_inst/clk_out
  -------------------------------------------------------------------    ----------------------------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     4.957 f                       pll_inst/PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.533     5.490                         pll_inst/clk0t
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.516 f                       pll_inst/clk0t_BUFG_inst/O
                         net (fo=1, routed)           0.620     6.136                         tp1/clk0t
    SLICE_X32Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.315 r  pblock_tp_1[0].CARRY4_insti
                                                                                              tp1/gen_code_label1[0].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.315                         tp1/co1[3]
    SLICE_X32Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     6.494 r  pblock_tp_1[1].CARRY4_insti
                                                                                              tp1/gen_code_label1[1].CARRY4_insti/CO[3]
                         net (fo=2, routed)           0.000     6.494                         tp1/co1[7]
    SLICE_X32Y7          CARRY4 (Prop_carry4_CYINIT_CO[1])
                                                      0.150     6.644 r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label1[2].CARRY4_insti/CO[1]
                         net (fo=1, routed)           0.000     6.644                         tp1/co1[9]
    SLICE_X32Y7          LDPE                                         r  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[9].LDPE_insti/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f                       
    W12                                               0.000     4.167 f                       clk (IN)
                         net (fo=0)                   0.000     4.167                         cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f                       cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589                         cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f                       cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451                         cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f                       cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.827     5.307                         tp1/clk_out
    SLICE_X32Y7          LDPE                                         f  pblock_tp_1[2].CARRY4_insti
                                                                                              tp1/gen_code_label2[9].LDPE_insti/G
                         clock pessimism             -0.155     5.152                           
                         clock uncertainty            0.412     5.564                           
    SLICE_X32Y7          LDPE (Hold_ldpe_G_D)         0.129     5.693    pblock_tp_1[2].CARRY4_insti
                                                                                                tp1/gen_code_label2[9].LDPE_insti
  -------------------------------------------------------------------
                         required time                         -5.693                           
                         arrival time                           6.644                           
  -------------------------------------------------------------------
                         slack                                  0.952                           





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBOUT
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            pll_inst/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT fall edge)
                                                      4.167     4.167 f  
    W12                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730     3.859 f  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     4.451    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.480 f  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.849     5.329    pll_inst/clk_out
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.053     5.382 f  pll_inst/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     5.387    pll_inst/CLKFBOUT
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  pll_inst/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll_inst/PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'CLKFBOUT'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            pll_inst/PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.013ns  (logic 0.000ns (0.000%)  route 0.013ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOUT rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.589     0.006    pll_inst/clk_out
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.083     0.089 r  pll_inst/PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.013     0.102    pll_inst/CLKFBOUT
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  pll_inst/PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBOut
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cf/PLLE2_ADV_inst/CLKFBOUT
                            (clock source 'CLKFBOut'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cf/PLLE2_ADV_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.488ns  (logic 0.029ns (1.949%)  route 1.459ns (98.051%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOut fall edge)
                                                      4.167     4.167 f  
    W12                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     4.794 f  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     6.589    cf/clkInBuf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.730     3.859 f  cf/PLLE2_ADV_inst/CLKFBOUT
                         net (fo=1, routed)           0.592     4.451    cf/CLKFBOut
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     4.480 f  cf/BUFG_inst2/O
                         net (fo=1, routed)           0.867     5.347    cf/CLKFBin
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    f  cf/PLLE2_ADV_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cf/PLLE2_ADV_inst/CLKFBOUT
                            (clock source 'CLKFBOut'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            cf/PLLE2_ADV_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.442ns  (logic 0.091ns (2.643%)  route 3.352ns (97.357%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.381ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBOut rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKFBOUT
                         net (fo=1, routed)           1.720    -1.674    cf/CLKFBOut
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst2/O
                         net (fo=1, routed)           1.631     0.048    cf/CLKFBin
    PLLE2_ADV_X1Y0       PLLE2_ADV                                    r  cf/PLLE2_ADV_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkOutBuf
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            clk_filt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.612ns  (logic 3.591ns (41.701%)  route 5.021ns (58.299%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf fall edge)
                                                      4.167     4.167 f  
    W12                                               0.000     4.167 f  clk (IN)
                         net (fo=0)                   0.000     4.167    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     5.838 f  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     9.399    cf/clkInBuf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944     0.455 f  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883     2.338    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.439 f  cf/BUFG_inst0/O
                         net (fo=1373, routed)        3.138     5.577    clk_filt_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.490     9.067 f  clk_filt_OBUF_inst/O
                         net (fo=0)                   0.000     9.067    clk_filt
    V5                                                                f  clk_filt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 3.987ns (49.157%)  route 4.124ns (50.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.667    -0.060    clk_filt_OBUF
    SLICE_X35Y48         FDRE                                         r  counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     0.396 r  counter1_reg[5]/Q
                         net (fo=2, routed)           4.124     4.520    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     8.051 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.051    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.108ns  (logic 3.993ns (49.244%)  route 4.115ns (50.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.667    -0.060    clk_filt_OBUF
    SLICE_X35Y48         FDRE                                         r  counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.456     0.396 r  counter1_reg[4]/Q
                         net (fo=2, routed)           4.115     4.511    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     8.048 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.048    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartTX/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.552ns  (logic 4.068ns (53.865%)  route 3.484ns (46.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.747     0.020    uartTX/clk_out
    SLICE_X26Y47         FDRE                                         r  uartTX/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.518     0.538 r  uartTX/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           3.484     4.022    tx_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         3.550     7.572 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.572    tx
    AB7                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.317ns  (logic 3.986ns (54.471%)  route 3.332ns (45.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.667    -0.060    clk_filt_OBUF
    SLICE_X35Y47         FDRE                                         r  counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     0.396 r  counter1_reg[3]/Q
                         net (fo=2, routed)           3.332     3.727    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     7.257 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.257    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartRX/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 4.094ns (63.526%)  route 2.350ns (36.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.750     0.023    uartRX/clk_out
    SLICE_X23Y45         FDRE                                         r  uartRX/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.456     0.479 r  uartRX/r_Rx_DV_reg/Q
                         net (fo=5, routed)           2.350     2.829    test_pin_OBUF
    W8                   OBUF (Prop_obuf_I_O)         3.638     6.467 r  test_pin_OBUF_inst/O
                         net (fo=0)                   0.000     6.467    test_pin
    W8                                                                r  test_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.789ns  (logic 3.970ns (68.570%)  route 1.820ns (31.430%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.879     0.152    clk_filt_OBUF
    SLICE_X113Y46        FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     0.608 r  counter_reg[24]/Q
                         net (fo=2, routed)           1.820     2.427    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     5.941 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.941    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.987ns (70.369%)  route 1.679ns (29.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.879     0.152    clk_filt_OBUF
    SLICE_X113Y46        FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.456     0.608 r  counter_reg[25]/Q
                         net (fo=2, routed)           1.679     2.287    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     5.818 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.818    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.653ns  (logic 3.978ns (70.373%)  route 1.675ns (29.627%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.672     1.672 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.561     5.233    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.944    -3.711 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.883    -1.828    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -1.727 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.879     0.152    clk_filt_OBUF
    SLICE_X113Y45        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.456     0.608 r  counter_reg[23]/Q
                         net (fo=2, routed)           1.675     2.283    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     5.805 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.805    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cf/PLLE2_ADV_inst/CLKOUT0
                            (clock source 'clkOutBuf'  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            clk_filt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.218ns (47.976%)  route 1.320ns (52.024%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.776     0.935    clk_filt_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.192     2.126 r  clk_filt_OBUF_inst/O
                         net (fo=0)                   0.000     2.126    clk_filt
    V5                                                                r  clk_filt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.364ns (79.914%)  route 0.343ns (20.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.640     0.798    clk_filt_OBUF
    SLICE_X113Y45        FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y45        FDRE (Prop_fdre_C_Q)         0.141     0.939 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.343     1.282    led_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     2.505 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.505    led[0]
    T22                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.720ns  (logic 1.373ns (79.831%)  route 0.347ns (20.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.640     0.798    clk_filt_OBUF
    SLICE_X113Y46        FDRE                                         r  counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     0.939 r  counter_reg[25]/Q
                         net (fo=2, routed)           0.347     1.286    led_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     2.518 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.518    led[2]
    U22                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.356ns (77.018%)  route 0.405ns (22.982%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.640     0.798    clk_filt_OBUF
    SLICE_X113Y46        FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y46        FDRE (Prop_fdre_C_Q)         0.141     0.939 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.405     1.343    led_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     2.558 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.558    led[1]
    T21                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartRX/r_Rx_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            test_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.478ns (68.834%)  route 0.669ns (31.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.593     0.751    uartRX/clk_out
    SLICE_X23Y45         FDRE                                         r  uartRX/r_Rx_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     0.892 r  uartRX/r_Rx_DV_reg/Q
                         net (fo=5, routed)           0.669     1.561    test_pin_OBUF
    W8                   OBUF (Prop_obuf_I_O)         1.337     2.899 r  test_pin_OBUF_inst/O
                         net (fo=0)                   0.000     2.899    test_pin
    W8                                                                r  test_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.372ns (55.596%)  route 1.096ns (44.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.563     0.721    clk_filt_OBUF
    SLICE_X35Y47         FDRE                                         r  counter1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  counter1_reg[3]/Q
                         net (fo=2, routed)           1.096     1.957    led_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.188 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.188    led[3]
    U21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uartTX/o_Tx_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.415ns (53.548%)  route 1.227ns (46.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.590     0.748    uartTX/clk_out
    SLICE_X26Y47         FDRE                                         r  uartTX/o_Tx_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.164     0.912 r  uartTX/o_Tx_Serial_reg/Q
                         net (fo=1, routed)           1.227     2.139    tx_OBUF
    AB7                  OBUF (Prop_obuf_I_O)         1.251     3.390 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.390    tx
    AB7                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.845ns  (logic 1.373ns (48.263%)  route 1.472ns (51.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.563     0.721    clk_filt_OBUF
    SLICE_X35Y48         FDRE                                         r  counter1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  counter1_reg[5]/Q
                         net (fo=2, routed)           1.472     2.334    led_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.566 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.566    led[5]
    W22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.379ns (48.221%)  route 1.480ns (51.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.562     2.000    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.412    -0.412 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.544     0.132    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.158 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.563     0.721    clk_filt_OBUF
    SLICE_X35Y48         FDRE                                         r  counter1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     0.862 r  counter1_reg[4]/Q
                         net (fo=2, routed)           1.480     2.342    led_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.580 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.580    led[4]
    V22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkOutBuf

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_192_255_6_7/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.215ns  (logic 1.729ns (23.967%)  route 5.485ns (76.033%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.091ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.903     5.508    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.632 r  tdc_decode/tdc_data_reg_0_63_6_7_i_2/O
                         net (fo=10, routed)          1.582     7.215    tdc_data_reg_192_255_6_7/DIB
    SLICE_X34Y41         RAMD64E                                      r  tdc_data_reg_192_255_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.492    -0.091    tdc_data_reg_192_255_6_7/WCLK
    SLICE_X34Y41         RAMD64E                                      r  tdc_data_reg_192_255_6_7/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_320_383_6_7/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.189ns  (logic 1.729ns (24.051%)  route 5.460ns (75.949%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.903     5.508    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.632 r  tdc_decode/tdc_data_reg_0_63_6_7_i_2/O
                         net (fo=10, routed)          1.557     7.189    tdc_data_reg_320_383_6_7/DIB
    SLICE_X36Y42         RAMD64E                                      r  tdc_data_reg_320_383_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.491    -0.092    tdc_data_reg_320_383_6_7/WCLK
    SLICE_X36Y42         RAMD64E                                      r  tdc_data_reg_320_383_6_7/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_320_383_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.132ns  (logic 1.729ns (24.245%)  route 5.403ns (75.755%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.663     5.268    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.392 r  tdc_decode/tdc_data_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          1.740     7.132    tdc_data_reg_320_383_3_5/DIB
    SLICE_X38Y38         RAMD64E                                      r  tdc_data_reg_320_383_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.489    -0.094    tdc_data_reg_320_383_3_5/WCLK
    SLICE_X38Y38         RAMD64E                                      r  tdc_data_reg_320_383_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_192_255_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.101ns  (logic 1.729ns (24.350%)  route 5.372ns (75.650%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.573     5.178    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.302 r  tdc_decode/tdc_data_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          1.799     7.101    tdc_data_reg_192_255_3_5/DIC
    SLICE_X36Y36         RAMD64E                                      r  tdc_data_reg_192_255_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.487    -0.096    tdc_data_reg_192_255_3_5/WCLK
    SLICE_X36Y36         RAMD64E                                      r  tdc_data_reg_192_255_3_5/RAMC/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_128_191_6_7/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.048ns  (logic 1.729ns (24.533%)  route 5.319ns (75.467%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.903     5.508    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.632 r  tdc_decode/tdc_data_reg_0_63_6_7_i_2/O
                         net (fo=10, routed)          1.416     7.048    tdc_data_reg_128_191_6_7/DIB
    SLICE_X38Y40         RAMD64E                                      r  tdc_data_reg_128_191_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.490    -0.093    tdc_data_reg_128_191_6_7/WCLK
    SLICE_X38Y40         RAMD64E                                      r  tdc_data_reg_128_191_6_7/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_384_447_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.991ns  (logic 1.729ns (24.733%)  route 5.262ns (75.267%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.663     5.268    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.392 r  tdc_decode/tdc_data_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          1.599     6.991    tdc_data_reg_384_447_3_5/DIB
    SLICE_X38Y37         RAMD64E                                      r  tdc_data_reg_384_447_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.488    -0.095    tdc_data_reg_384_447_3_5/WCLK
    SLICE_X38Y37         RAMD64E                                      r  tdc_data_reg_384_447_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.979ns  (logic 1.729ns (24.776%)  route 5.250ns (75.224%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.663     5.268    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.392 r  tdc_decode/tdc_data_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          1.587     6.979    tdc_data_reg_128_191_3_5/DIB
    SLICE_X36Y38         RAMD64E                                      r  tdc_data_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.489    -0.094    tdc_data_reg_128_191_3_5/WCLK
    SLICE_X36Y38         RAMD64E                                      r  tdc_data_reg_128_191_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_384_447_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.955ns  (logic 1.729ns (24.861%)  route 5.226ns (75.139%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.573     5.178    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.302 r  tdc_decode/tdc_data_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          1.653     6.955    tdc_data_reg_384_447_3_5/DIC
    SLICE_X38Y37         RAMD64E                                      r  tdc_data_reg_384_447_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.488    -0.095    tdc_data_reg_384_447_3_5/WCLK
    SLICE_X38Y37         RAMD64E                                      r  tdc_data_reg_384_447_3_5/RAMC/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_256_319_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.946ns  (logic 1.729ns (24.893%)  route 5.217ns (75.107%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.093ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.573     5.178    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.302 r  tdc_decode/tdc_data_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          1.644     6.946    tdc_data_reg_256_319_3_5/DIC
    SLICE_X38Y39         RAMD64E                                      r  tdc_data_reg_256_319_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.490    -0.093    tdc_data_reg_256_319_3_5/WCLK
    SLICE_X38Y39         RAMD64E                                      r  tdc_data_reg_256_319_3_5/RAMC/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data_reg_0_63_6_7/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.923ns  (logic 1.729ns (24.976%)  route 5.194ns (75.024%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.330ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         1.605     1.605 f  trig_IBUF_inst/O
                         net (fo=24, routed)          3.903     5.508    tdc_decode/trig_IBUF
    SLICE_X35Y43         LUT4 (Prop_lut4_I0_O)        0.124     5.632 r  tdc_decode/tdc_data_reg_0_63_6_7_i_2/O
                         net (fo=10, routed)          1.291     6.923    tdc_data_reg_0_63_6_7/DIB
    SLICE_X36Y41         RAMD64E                                      r  tdc_data_reg_0_63_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         1.599     1.599 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           3.052     4.651    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.045    -3.394 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.720    -1.674    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.583 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        1.491    -0.092    tdc_data_reg_0_63_6_7/WCLK
    SLICE_X36Y41         RAMD64E                                      r  tdc_data_reg_0_63_6_7/RAMB/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_TDC
                            (input port)
  Destination:            uartRX/r_Rx_Data_R_reg/D
                            (rising edge-triggered cell FDRE clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.368ns (42.282%)  route 0.502ns (57.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W10                                               0.000     0.000 r  rx_TDC (IN)
                         net (fo=0)                   0.000     0.000    rx_TDC
    W10                  IBUF (Prop_ibuf_I_O)         0.368     0.368 r  rx_TDC_IBUF_inst/O
                         net (fo=1, routed)           0.502     0.870    uartRX/rx_TDC_IBUF
    SLICE_X8Y43          FDRE                                         r  uartRX/r_Rx_Data_R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.863     1.177    uartRX/clk_out
    SLICE_X8Y43          FDRE                                         r  uartRX/r_Rx_Data_R_reg/C

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_448_511_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.455ns  (logic 0.417ns (28.642%)  route 1.038ns (71.358%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.907     1.279    tdc1_decode/trig_IBUF
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.324 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          0.131     1.455    tdc_data1_reg_448_511_3_5/DIB
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_448_511_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.856     1.170    tdc_data1_reg_448_511_3_5/WCLK
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_448_511_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_128_191_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.499ns  (logic 0.417ns (27.803%)  route 1.082ns (72.197%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.907     1.279    tdc1_decode/trig_IBUF
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.324 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          0.175     1.499    tdc_data1_reg_128_191_3_5/DIB
    SLICE_X26Y41         RAMD64E                                      r  tdc_data1_reg_128_191_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.856     1.170    tdc_data1_reg_128_191_3_5/WCLK
    SLICE_X26Y41         RAMD64E                                      r  tdc_data1_reg_128_191_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_512_575_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.417ns (27.601%)  route 1.093ns (72.399%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.907     1.279    tdc1_decode/trig_IBUF
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.324 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          0.186     1.510    tdc_data1_reg_512_575_3_5/DIB
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_512_575_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.857     1.171    tdc_data1_reg_512_575_3_5/WCLK
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_512_575_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_384_447_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.514ns  (logic 0.417ns (27.524%)  route 1.097ns (72.476%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.907     1.279    tdc1_decode/trig_IBUF
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.324 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_2/O
                         net (fo=10, routed)          0.190     1.514    tdc_data1_reg_384_447_3_5/DIB
    SLICE_X30Y42         RAMD64E                                      r  tdc_data1_reg_384_447_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.855     1.169    tdc_data1_reg_384_447_3_5/WCLK
    SLICE_X30Y42         RAMD64E                                      r  tdc_data1_reg_384_447_3_5/RAMB/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_448_511_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.543ns  (logic 0.417ns (27.011%)  route 1.126ns (72.989%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.993     1.365    tdc1_decode/trig_IBUF
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.410 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          0.133     1.543    tdc_data1_reg_448_511_3_5/DIC
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_448_511_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.856     1.170    tdc_data1_reg_448_511_3_5/WCLK
    SLICE_X26Y42         RAMD64E                                      r  tdc_data1_reg_448_511_3_5/RAMC/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_512_575_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.417ns (26.313%)  route 1.167ns (73.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.993     1.365    tdc1_decode/trig_IBUF
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.410 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          0.174     1.584    tdc_data1_reg_512_575_3_5/DIC
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_512_575_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.857     1.171    tdc_data1_reg_512_575_3_5/WCLK
    SLICE_X26Y43         RAMD64E                                      r  tdc_data1_reg_512_575_3_5/RAMC/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_128_191_6_7/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.417ns (26.258%)  route 1.170ns (73.742%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.914     1.286    tdc1_decode/trig_IBUF
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.331 r  tdc1_decode/tdc_data1_reg_0_63_6_7_i_1/O
                         net (fo=10, routed)          0.256     1.587    tdc_data1_reg_128_191_6_7/DIA
    SLICE_X26Y38         RAMD64E                                      r  tdc_data1_reg_128_191_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.855     1.169    tdc_data1_reg_128_191_6_7/WCLK
    SLICE_X26Y38         RAMD64E                                      r  tdc_data1_reg_128_191_6_7/RAMA/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_128_191_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.605ns  (logic 0.417ns (25.954%)  route 1.189ns (74.046%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.170ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.993     1.365    tdc1_decode/trig_IBUF
    SLICE_X25Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.410 r  tdc1_decode/tdc_data1_reg_0_63_3_5_i_3/O
                         net (fo=10, routed)          0.196     1.605    tdc_data1_reg_128_191_3_5/DIC
    SLICE_X26Y41         RAMD64E                                      r  tdc_data1_reg_128_191_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.856     1.170    tdc_data1_reg_128_191_3_5/WCLK
    SLICE_X26Y41         RAMD64E                                      r  tdc_data1_reg_128_191_3_5/RAMC/CLK

Slack:                    inf
  Source:                 trig
                            (input port)
  Destination:            tdc_data1_reg_384_447_6_7/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clkOutBuf  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.611ns  (logic 0.417ns (25.867%)  route 1.194ns (74.133%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  trig (IN)
                         net (fo=0)                   0.000     0.000    trig
    W11                  IBUF (Prop_ibuf_I_O)         0.372     0.372 f  trig_IBUF_inst/O
                         net (fo=24, routed)          0.914     1.286    tdc1_decode/trig_IBUF
    SLICE_X24Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.331 r  tdc1_decode/tdc_data1_reg_0_63_6_7_i_1/O
                         net (fo=10, routed)          0.280     1.611    tdc_data1_reg_384_447_6_7/DIA
    SLICE_X30Y37         RAMD64E                                      r  tdc_data1_reg_384_447_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkOutBuf rise edge)
                                                      0.000     0.000 r  
    W12                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    cf/clk
    W12                  IBUF (Prop_ibuf_I_O)         0.627     0.627 r  cf/BUFG_inst1/O
                         net (fo=1, routed)           1.795     2.423    cf/clkInBuf
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    -0.307 r  cf/PLLE2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.592     0.285    cf/clkOutBuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.314 r  cf/BUFG_inst0/O
                         net (fo=1373, routed)        0.852     1.166    tdc_data1_reg_384_447_6_7/WCLK
    SLICE_X30Y37         RAMD64E                                      r  tdc_data1_reg_384_447_6_7/RAMA/CLK





