// Seed: 3103669397
module module_0 (
    input supply0 id_0
    , id_5,
    input uwire id_1,
    input supply0 id_2,
    input tri1 id_3
);
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    input uwire id_4,
    input supply0 id_5,
    output wire id_6,
    output wor id_7,
    input tri0 id_8,
    output tri id_9
);
  logic id_11;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_4,
      id_8,
      id_1,
      id_8
  );
  assign id_3 = ~1'b0;
endmodule
