// BY: Manual

func.func @batch_matmul(%A : memref<?x?x?xi32>, %B : memref<?x?x?xi32>, %C : memref<?x?x?xi32>) {
  %c0 = arith.constant 0 : index
  %c1 = arith.constant 1 : index
  %c2 = arith.constant 2 : index

  %nBatch=memref.dim %A, %c0 : memref<?x?x?xi32>
  %aRow = memref.dim %A, %c1 : memref<?x?x?xi32>
  %aCol = memref.dim %A, %c2 : memref<?x?x?xi32>
  %bRow = memref.dim %B, %c1 : memref<?x?x?xi32>
  %bCol = memref.dim %B, %c2 : memref<?x?x?xi32>

  // Configure the register.
  // SEW = 32 1<<(x+3)
  %sew = arith.constant 2 : index
  // LMUL = 2 1<<x
  %lmul = arith.constant 1 : index

  affine.parallel (%idxBatch) = (0) to (%nBatch){
    affine.prefetch %A[%idxBatch, %aRow, %aCol], read, locality<3>, data : memref<?x?x?xi32>
    affine.for %idx0 = 0 to %bRow {
      affine.for %idx1 = 0 to %aRow {
        %aEle = affine.load %A[%idxBatch,%idx1, %idx0] : memref<?x?x?xi32>
        // While loop for strip-mining.
        %tmpAVL, %tmpIdx = scf.while (%avl = %bCol, %idx = %c0) : (index, index) -> (index, index) {
          // If avl > zero.
          %cond = arith.cmpi sgt, %avl, %c0 : index
          // Pass avl, idx to the after region.
          scf.condition(%cond) %avl, %idx : index, index
        } do {
        ^bb0(%avl : index, %idx : index):
          // Perform the calculation according to the vl.
          %vl = rvv.setvl %avl, %sew, %lmul : index
          %vl_i32 = arith.index_cast %vl : index to i32
          %mask = vector.create_mask %vl : vector<[4]xi1>
          %input_vector = vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
            %ele = vector.load %B[%idxBatch,%idx0, %idx] : memref<?x?x?xi32>, vector<[4]xi32>
            vector.yield %ele : vector<[4]xi32>
          } : vector<[4]xi32>
          %mul_vector = rvv.mul %input_vector, %aEle, %vl : vector<[4]xi32>, i32, index
          %c_vector = vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
            %ele = vector.load %C[%idxBatch,%idx1, %idx] : memref<?x?x?xi32>, vector<[4]xi32>
            vector.yield %ele : vector<[4]xi32>
          } : vector<[4]xi32>
          %result_vector = rvv.add %mul_vector, %c_vector, %vl : vector<[4]xi32>, vector<[4]xi32>, index
          vector_exp.predication %mask, %vl_i32 : vector<[4]xi1>, i32 {
            vector.store %result_vector, %C[%idxBatch,%idx1, %idx] : memref<?x?x?xi32>, vector<[4]xi32>
            vector.yield
          } : () -> ()
          // Update idx and avl.
          %new_idx = arith.addi %idx, %vl : index
          %new_avl = arith.subi %avl, %vl : index
          scf.yield %new_avl, %new_idx : index, index
        }
      }
    }
  }
  return
}
