{"Source Block": ["oh/src/common/hdl/oh_clockdiv.v@85:96@HdlStmAssign", "     else if(clkfall0)\n       clkout0_reg <= 1'b0;\n\n   //bypass divider on \"divide by 1\"\n   //TODO: Fix clock glitch!\n   assign clkout0 = (clkdiv[7:0]==8'd0) ? clk :        // bypass\n\t\t                          clkout0_reg; // all others\n\n   //###########################################\n   //# CLKOUT1\n   //###########################################\n   always @ (posedge clk or negedge nreset)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[90, "   assign clkout0 = (clkdiv[7:0]==8'd0) ? clk :        // bypass\n"], [91, "\t\t                          clkout0_reg; // all others\n"]], "Add": [[91, "   oh_clockmux #(.N(2))\n"], [91, "   iclkmux0 (.clkout(clkout0),\n"], [91, "\t      .clk(clk),\n"], [91, "              .en(clk0_sel[1:0]),\n"], [91, "              .clkin({clk, clkout0_reg}));\n"]]}}