<!DOCTYPE html>
<html><head><title>joekychen/linux » include › video › radeon.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>radeon.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _RADEON_H</span>
<span class="cp">#define _RADEON_H</span>


<span class="cp">#define RADEON_REGSIZE			0x4000</span>


<span class="cp">#define MM_INDEX                               0x0000</span>
<span class="cp">#define MM_DATA                                0x0004</span>
<span class="cp">#define BUS_CNTL                               0x0030</span>
<span class="cp">#define HI_STAT                                0x004C</span>
<span class="cp">#define BUS_CNTL1                              0x0034</span>
<span class="cp">#define I2C_CNTL_1			       0x0094</span>
<span class="cp">#define CNFG_CNTL                              0x00E0</span>
<span class="cp">#define CNFG_MEMSIZE                           0x00F8</span>
<span class="cp">#define CNFG_APER_0_BASE                       0x0100</span>
<span class="cp">#define CNFG_APER_1_BASE                       0x0104</span>
<span class="cp">#define CNFG_APER_SIZE                         0x0108</span>
<span class="cp">#define CNFG_REG_1_BASE                        0x010C</span>
<span class="cp">#define CNFG_REG_APER_SIZE                     0x0110</span>
<span class="cp">#define PAD_AGPINPUT_DELAY                     0x0164</span>
<span class="cp">#define PAD_CTLR_STRENGTH                      0x0168</span>
<span class="cp">#define PAD_CTLR_UPDATE                        0x016C</span>
<span class="cp">#define PAD_CTLR_MISC                          0x0aa0</span>
<span class="cp">#define AGP_CNTL                               0x0174</span>
<span class="cp">#define BM_STATUS                              0x0160</span>
<span class="cp">#define CAP0_TRIG_CNTL			       0x0950</span>
<span class="cp">#define CAP1_TRIG_CNTL		               0x09c0</span>
<span class="cp">#define VIPH_CONTROL			       0x0C40</span>
<span class="cp">#define VENDOR_ID                              0x0F00</span>
<span class="cp">#define DEVICE_ID                              0x0F02</span>
<span class="cp">#define COMMAND                                0x0F04</span>
<span class="cp">#define STATUS                                 0x0F06</span>
<span class="cp">#define REVISION_ID                            0x0F08</span>
<span class="cp">#define REGPROG_INF                            0x0F09</span>
<span class="cp">#define SUB_CLASS                              0x0F0A</span>
<span class="cp">#define BASE_CODE                              0x0F0B</span>
<span class="cp">#define CACHE_LINE                             0x0F0C</span>
<span class="cp">#define LATENCY                                0x0F0D</span>
<span class="cp">#define HEADER                                 0x0F0E</span>
<span class="cp">#define BIST                                   0x0F0F</span>
<span class="cp">#define REG_MEM_BASE                           0x0F10</span>
<span class="cp">#define REG_IO_BASE                            0x0F14</span>
<span class="cp">#define REG_REG_BASE                           0x0F18</span>
<span class="cp">#define ADAPTER_ID                             0x0F2C</span>
<span class="cp">#define BIOS_ROM                               0x0F30</span>
<span class="cp">#define CAPABILITIES_PTR                       0x0F34</span>
<span class="cp">#define INTERRUPT_LINE                         0x0F3C</span>
<span class="cp">#define INTERRUPT_PIN                          0x0F3D</span>
<span class="cp">#define MIN_GRANT                              0x0F3E</span>
<span class="cp">#define MAX_LATENCY                            0x0F3F</span>
<span class="cp">#define ADAPTER_ID_W                           0x0F4C</span>
<span class="cp">#define PMI_CAP_ID                             0x0F50</span>
<span class="cp">#define PMI_NXT_CAP_PTR                        0x0F51</span>
<span class="cp">#define PMI_PMC_REG                            0x0F52</span>
<span class="cp">#define PM_STATUS                              0x0F54</span>
<span class="cp">#define PMI_DATA                               0x0F57</span>
<span class="cp">#define AGP_CAP_ID                             0x0F58</span>
<span class="cp">#define AGP_STATUS                             0x0F5C</span>
<span class="cp">#define AGP_COMMAND                            0x0F60</span>
<span class="cp">#define AIC_CTRL                               0x01D0</span>
<span class="cp">#define AIC_STAT                               0x01D4</span>
<span class="cp">#define AIC_PT_BASE                            0x01D8</span>
<span class="cp">#define AIC_LO_ADDR                            0x01DC</span>
<span class="cp">#define AIC_HI_ADDR                            0x01E0</span>
<span class="cp">#define AIC_TLB_ADDR                           0x01E4</span>
<span class="cp">#define AIC_TLB_DATA                           0x01E8</span>
<span class="cp">#define DAC_CNTL                               0x0058</span>
<span class="cp">#define DAC_CNTL2                              0x007c</span>
<span class="cp">#define CRTC_GEN_CNTL                          0x0050</span>
<span class="cp">#define MEM_CNTL                               0x0140</span>
<span class="cp">#define MC_CNTL                                0x0140</span>
<span class="cp">#define EXT_MEM_CNTL                           0x0144</span>
<span class="cp">#define MC_TIMING_CNTL                         0x0144</span>
<span class="cp">#define MC_AGP_LOCATION                        0x014C</span>
<span class="cp">#define MEM_IO_CNTL_A0                         0x0178</span>
<span class="cp">#define MEM_REFRESH_CNTL                       0x0178</span>
<span class="cp">#define MEM_INIT_LATENCY_TIMER                 0x0154</span>
<span class="cp">#define MC_INIT_GFX_LAT_TIMER                  0x0154</span>
<span class="cp">#define MEM_SDRAM_MODE_REG                     0x0158</span>
<span class="cp">#define AGP_BASE                               0x0170</span>
<span class="cp">#define MEM_IO_CNTL_A1                         0x017C</span>
<span class="cp">#define MC_READ_CNTL_AB                        0x017C</span>
<span class="cp">#define MEM_IO_CNTL_B0                         0x0180</span>
<span class="cp">#define MC_INIT_MISC_LAT_TIMER                 0x0180</span>
<span class="cp">#define MEM_IO_CNTL_B1                         0x0184</span>
<span class="cp">#define MC_IOPAD_CNTL                          0x0184</span>
<span class="cp">#define MC_DEBUG                               0x0188</span>
<span class="cp">#define MC_STATUS                              0x0150</span>
<span class="cp">#define MEM_IO_OE_CNTL                         0x018C</span>
<span class="cp">#define MC_CHIP_IO_OE_CNTL_AB                  0x018C</span>
<span class="cp">#define MC_FB_LOCATION                         0x0148</span>
<span class="cp">#define HOST_PATH_CNTL                         0x0130</span>
<span class="cp">#define MEM_VGA_WP_SEL                         0x0038</span>
<span class="cp">#define MEM_VGA_RP_SEL                         0x003C</span>
<span class="cp">#define HDP_DEBUG                              0x0138</span>
<span class="cp">#define SW_SEMAPHORE                           0x013C</span>
<span class="cp">#define CRTC2_GEN_CNTL                         0x03f8</span>
<span class="cp">#define CRTC2_DISPLAY_BASE_ADDR                0x033c</span>
<span class="cp">#define SURFACE_CNTL                           0x0B00</span>
<span class="cp">#define SURFACE0_LOWER_BOUND                   0x0B04</span>
<span class="cp">#define SURFACE1_LOWER_BOUND                   0x0B14</span>
<span class="cp">#define SURFACE2_LOWER_BOUND                   0x0B24</span>
<span class="cp">#define SURFACE3_LOWER_BOUND                   0x0B34</span>
<span class="cp">#define SURFACE4_LOWER_BOUND                   0x0B44</span>
<span class="cp">#define SURFACE5_LOWER_BOUND                   0x0B54</span>
<span class="cp">#define SURFACE6_LOWER_BOUND                   0x0B64</span>
<span class="cp">#define SURFACE7_LOWER_BOUND                   0x0B74</span>
<span class="cp">#define SURFACE0_UPPER_BOUND                   0x0B08</span>
<span class="cp">#define SURFACE1_UPPER_BOUND                   0x0B18</span>
<span class="cp">#define SURFACE2_UPPER_BOUND                   0x0B28</span>
<span class="cp">#define SURFACE3_UPPER_BOUND                   0x0B38</span>
<span class="cp">#define SURFACE4_UPPER_BOUND                   0x0B48</span>
<span class="cp">#define SURFACE5_UPPER_BOUND                   0x0B58</span>
<span class="cp">#define SURFACE6_UPPER_BOUND                   0x0B68</span>
<span class="cp">#define SURFACE7_UPPER_BOUND                   0x0B78</span>
<span class="cp">#define SURFACE0_INFO                          0x0B0C</span>
<span class="cp">#define SURFACE1_INFO                          0x0B1C</span>
<span class="cp">#define SURFACE2_INFO                          0x0B2C</span>
<span class="cp">#define SURFACE3_INFO                          0x0B3C</span>
<span class="cp">#define SURFACE4_INFO                          0x0B4C</span>
<span class="cp">#define SURFACE5_INFO                          0x0B5C</span>
<span class="cp">#define SURFACE6_INFO                          0x0B6C</span>
<span class="cp">#define SURFACE7_INFO                          0x0B7C</span>
<span class="cp">#define SURFACE_ACCESS_FLAGS                   0x0BF8</span>
<span class="cp">#define SURFACE_ACCESS_CLR                     0x0BFC</span>
<span class="cp">#define GEN_INT_CNTL                           0x0040</span>
<span class="cp">#define GEN_INT_STATUS                         0x0044</span>
<span class="cp">#define CRTC_EXT_CNTL                          0x0054</span>
<span class="cp">#define RB3D_CNTL			       0x1C3C</span>
<span class="cp">#define WAIT_UNTIL                             0x1720</span>
<span class="cp">#define ISYNC_CNTL                             0x1724</span>
<span class="cp">#define RBBM_GUICNTL                           0x172C</span>
<span class="cp">#define RBBM_STATUS                            0x0E40</span>
<span class="cp">#define RBBM_STATUS_alt_1                      0x1740</span>
<span class="cp">#define RBBM_CNTL                              0x00EC</span>
<span class="cp">#define RBBM_CNTL_alt_1                        0x0E44</span>
<span class="cp">#define RBBM_SOFT_RESET                        0x00F0</span>
<span class="cp">#define RBBM_SOFT_RESET_alt_1                  0x0E48</span>
<span class="cp">#define NQWAIT_UNTIL                           0x0E50</span>
<span class="cp">#define RBBM_DEBUG                             0x0E6C</span>
<span class="cp">#define RBBM_CMDFIFO_ADDR                      0x0E70</span>
<span class="cp">#define RBBM_CMDFIFO_DATAL                     0x0E74</span>
<span class="cp">#define RBBM_CMDFIFO_DATAH                     0x0E78</span>
<span class="cp">#define RBBM_CMDFIFO_STAT                      0x0E7C</span>
<span class="cp">#define CRTC_STATUS                            0x005C</span>
<span class="cp">#define GPIO_VGA_DDC                           0x0060</span>
<span class="cp">#define GPIO_DVI_DDC                           0x0064</span>
<span class="cp">#define GPIO_MONID                             0x0068</span>
<span class="cp">#define GPIO_CRT2_DDC                          0x006c</span>
<span class="cp">#define PALETTE_INDEX                          0x00B0</span>
<span class="cp">#define PALETTE_DATA                           0x00B4</span>
<span class="cp">#define PALETTE_30_DATA                        0x00B8</span>
<span class="cp">#define CRTC_H_TOTAL_DISP                      0x0200</span>
<span class="cp">#define CRTC_H_SYNC_STRT_WID                   0x0204</span>
<span class="cp">#define CRTC_V_TOTAL_DISP                      0x0208</span>
<span class="cp">#define CRTC_V_SYNC_STRT_WID                   0x020C</span>
<span class="cp">#define CRTC_VLINE_CRNT_VLINE                  0x0210</span>
<span class="cp">#define CRTC_CRNT_FRAME                        0x0214</span>
<span class="cp">#define CRTC_GUI_TRIG_VLINE                    0x0218</span>
<span class="cp">#define CRTC_DEBUG                             0x021C</span>
<span class="cp">#define CRTC_OFFSET_RIGHT                      0x0220</span>
<span class="cp">#define CRTC_OFFSET                            0x0224</span>
<span class="cp">#define CRTC_OFFSET_CNTL                       0x0228</span>
<span class="cp">#define CRTC_PITCH                             0x022C</span>
<span class="cp">#define OVR_CLR                                0x0230</span>
<span class="cp">#define OVR_WID_LEFT_RIGHT                     0x0234</span>
<span class="cp">#define OVR_WID_TOP_BOTTOM                     0x0238</span>
<span class="cp">#define DISPLAY_BASE_ADDR                      0x023C</span>
<span class="cp">#define SNAPSHOT_VH_COUNTS                     0x0240</span>
<span class="cp">#define SNAPSHOT_F_COUNT                       0x0244</span>
<span class="cp">#define N_VIF_COUNT                            0x0248</span>
<span class="cp">#define SNAPSHOT_VIF_COUNT                     0x024C</span>
<span class="cp">#define FP_CRTC_H_TOTAL_DISP                   0x0250</span>
<span class="cp">#define FP_CRTC_V_TOTAL_DISP                   0x0254</span>
<span class="cp">#define CRT_CRTC_H_SYNC_STRT_WID               0x0258</span>
<span class="cp">#define CRT_CRTC_V_SYNC_STRT_WID               0x025C</span>
<span class="cp">#define CUR_OFFSET                             0x0260</span>
<span class="cp">#define CUR_HORZ_VERT_POSN                     0x0264</span>
<span class="cp">#define CUR_HORZ_VERT_OFF                      0x0268</span>
<span class="cp">#define CUR_CLR0                               0x026C</span>
<span class="cp">#define CUR_CLR1                               0x0270</span>
<span class="cp">#define FP_HORZ_VERT_ACTIVE                    0x0278</span>
<span class="cp">#define CRTC_MORE_CNTL                         0x027C</span>
<span class="cp">#define CRTC_H_CUTOFF_ACTIVE_EN                (1&lt;&lt;4)</span>
<span class="cp">#define CRTC_V_CUTOFF_ACTIVE_EN                (1&lt;&lt;5)</span>
<span class="cp">#define DAC_EXT_CNTL                           0x0280</span>
<span class="cp">#define FP_GEN_CNTL                            0x0284</span>
<span class="cp">#define FP_HORZ_STRETCH                        0x028C</span>
<span class="cp">#define FP_VERT_STRETCH                        0x0290</span>
<span class="cp">#define FP_H_SYNC_STRT_WID                     0x02C4</span>
<span class="cp">#define FP_V_SYNC_STRT_WID                     0x02C8</span>
<span class="cp">#define AUX_WINDOW_HORZ_CNTL                   0x02D8</span>
<span class="cp">#define AUX_WINDOW_VERT_CNTL                   0x02DC</span></pre></div></td></tr>


<tr id="section-2"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-2">&#182;</a></div><h1>define DDA_CONFIG                   0x02e0</h1>

<h1>define DDA<em>ON</em>OFF                   0x02e4</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define DVI_I2C_CNTL_1			       0x02e4</span>
<span class="cp">#define GRPH_BUFFER_CNTL                       0x02F0</span>
<span class="cp">#define GRPH2_BUFFER_CNTL                      0x03F0</span>
<span class="cp">#define VGA_BUFFER_CNTL                        0x02F4</span>
<span class="cp">#define OV0_Y_X_START                          0x0400</span>
<span class="cp">#define OV0_Y_X_END                            0x0404</span>
<span class="cp">#define OV0_PIPELINE_CNTL                      0x0408</span>
<span class="cp">#define OV0_REG_LOAD_CNTL                      0x0410</span>
<span class="cp">#define OV0_SCALE_CNTL                         0x0420</span>
<span class="cp">#define OV0_V_INC                              0x0424</span>
<span class="cp">#define OV0_P1_V_ACCUM_INIT                    0x0428</span>
<span class="cp">#define OV0_P23_V_ACCUM_INIT                   0x042C</span>
<span class="cp">#define OV0_P1_BLANK_LINES_AT_TOP              0x0430</span>
<span class="cp">#define OV0_P23_BLANK_LINES_AT_TOP             0x0434</span>
<span class="cp">#define OV0_BASE_ADDR                          0x043C</span>
<span class="cp">#define OV0_VID_BUF0_BASE_ADRS                 0x0440</span>
<span class="cp">#define OV0_VID_BUF1_BASE_ADRS                 0x0444</span>
<span class="cp">#define OV0_VID_BUF2_BASE_ADRS                 0x0448</span>
<span class="cp">#define OV0_VID_BUF3_BASE_ADRS                 0x044C</span>
<span class="cp">#define OV0_VID_BUF4_BASE_ADRS                 0x0450</span>
<span class="cp">#define OV0_VID_BUF5_BASE_ADRS                 0x0454</span>
<span class="cp">#define OV0_VID_BUF_PITCH0_VALUE               0x0460</span>
<span class="cp">#define OV0_VID_BUF_PITCH1_VALUE               0x0464</span>
<span class="cp">#define OV0_AUTO_FLIP_CNTRL                    0x0470</span>
<span class="cp">#define OV0_DEINTERLACE_PATTERN                0x0474</span>
<span class="cp">#define OV0_SUBMIT_HISTORY                     0x0478</span>
<span class="cp">#define OV0_H_INC                              0x0480</span>
<span class="cp">#define OV0_STEP_BY                            0x0484</span>
<span class="cp">#define OV0_P1_H_ACCUM_INIT                    0x0488</span>
<span class="cp">#define OV0_P23_H_ACCUM_INIT                   0x048C</span>
<span class="cp">#define OV0_P1_X_START_END                     0x0494</span>
<span class="cp">#define OV0_P2_X_START_END                     0x0498</span>
<span class="cp">#define OV0_P3_X_START_END                     0x049C</span>
<span class="cp">#define OV0_FILTER_CNTL                        0x04A0</span>
<span class="cp">#define OV0_FOUR_TAP_COEF_0                    0x04B0</span>
<span class="cp">#define OV0_FOUR_TAP_COEF_1                    0x04B4</span>
<span class="cp">#define OV0_FOUR_TAP_COEF_2                    0x04B8</span>
<span class="cp">#define OV0_FOUR_TAP_COEF_3                    0x04BC</span>
<span class="cp">#define OV0_FOUR_TAP_COEF_4                    0x04C0</span>
<span class="cp">#define OV0_FLAG_CNTRL                         0x04DC</span>
<span class="cp">#define OV0_SLICE_CNTL                         0x04E0</span>
<span class="cp">#define OV0_VID_KEY_CLR_LOW                    0x04E4</span>
<span class="cp">#define OV0_VID_KEY_CLR_HIGH                   0x04E8</span>
<span class="cp">#define OV0_GRPH_KEY_CLR_LOW                   0x04EC</span>
<span class="cp">#define OV0_GRPH_KEY_CLR_HIGH                  0x04F0</span>
<span class="cp">#define OV0_KEY_CNTL                           0x04F4</span>
<span class="cp">#define OV0_TEST                               0x04F8</span>
<span class="cp">#define SUBPIC_CNTL                            0x0540</span>
<span class="cp">#define SUBPIC_DEFCOLCON                       0x0544</span>
<span class="cp">#define SUBPIC_Y_X_START                       0x054C</span>
<span class="cp">#define SUBPIC_Y_X_END                         0x0550</span>
<span class="cp">#define SUBPIC_V_INC                           0x0554</span>
<span class="cp">#define SUBPIC_H_INC                           0x0558</span>
<span class="cp">#define SUBPIC_BUF0_OFFSET                     0x055C</span>
<span class="cp">#define SUBPIC_BUF1_OFFSET                     0x0560</span>
<span class="cp">#define SUBPIC_LC0_OFFSET                      0x0564</span>
<span class="cp">#define SUBPIC_LC1_OFFSET                      0x0568</span>
<span class="cp">#define SUBPIC_PITCH                           0x056C</span>
<span class="cp">#define SUBPIC_BTN_HLI_COLCON                  0x0570</span>
<span class="cp">#define SUBPIC_BTN_HLI_Y_X_START               0x0574</span>
<span class="cp">#define SUBPIC_BTN_HLI_Y_X_END                 0x0578</span>
<span class="cp">#define SUBPIC_PALETTE_INDEX                   0x057C</span>
<span class="cp">#define SUBPIC_PALETTE_DATA                    0x0580</span>
<span class="cp">#define SUBPIC_H_ACCUM_INIT                    0x0584</span>
<span class="cp">#define SUBPIC_V_ACCUM_INIT                    0x0588</span>
<span class="cp">#define DISP_MISC_CNTL                         0x0D00</span>
<span class="cp">#define DAC_MACRO_CNTL                         0x0D04</span>
<span class="cp">#define DISP_PWR_MAN                           0x0D08</span>
<span class="cp">#define DISP_TEST_DEBUG_CNTL                   0x0D10</span>
<span class="cp">#define DISP_HW_DEBUG                          0x0D14</span>
<span class="cp">#define DAC_CRC_SIG1                           0x0D18</span>
<span class="cp">#define DAC_CRC_SIG2                           0x0D1C</span>
<span class="cp">#define OV0_LIN_TRANS_A                        0x0D20</span>
<span class="cp">#define OV0_LIN_TRANS_B                        0x0D24</span>
<span class="cp">#define OV0_LIN_TRANS_C                        0x0D28</span>
<span class="cp">#define OV0_LIN_TRANS_D                        0x0D2C</span>
<span class="cp">#define OV0_LIN_TRANS_E                        0x0D30</span>
<span class="cp">#define OV0_LIN_TRANS_F                        0x0D34</span>
<span class="cp">#define OV0_GAMMA_0_F                          0x0D40</span>
<span class="cp">#define OV0_GAMMA_10_1F                        0x0D44</span>
<span class="cp">#define OV0_GAMMA_20_3F                        0x0D48</span>
<span class="cp">#define OV0_GAMMA_40_7F                        0x0D4C</span>
<span class="cp">#define OV0_GAMMA_380_3BF                      0x0D50</span>
<span class="cp">#define OV0_GAMMA_3C0_3FF                      0x0D54</span>
<span class="cp">#define DISP_MERGE_CNTL                        0x0D60</span>
<span class="cp">#define DISP_OUTPUT_CNTL                       0x0D64</span>
<span class="cp">#define DISP_LIN_TRANS_GRPH_A                  0x0D80</span>
<span class="cp">#define DISP_LIN_TRANS_GRPH_B                  0x0D84</span>
<span class="cp">#define DISP_LIN_TRANS_GRPH_C                  0x0D88</span>
<span class="cp">#define DISP_LIN_TRANS_GRPH_D                  0x0D8C</span>
<span class="cp">#define DISP_LIN_TRANS_GRPH_E                  0x0D90</span>
<span class="cp">#define DISP_LIN_TRANS_GRPH_F                  0x0D94</span>
<span class="cp">#define DISP_LIN_TRANS_VID_A                   0x0D98</span>
<span class="cp">#define DISP_LIN_TRANS_VID_B                   0x0D9C</span>
<span class="cp">#define DISP_LIN_TRANS_VID_C                   0x0DA0</span>
<span class="cp">#define DISP_LIN_TRANS_VID_D                   0x0DA4</span>
<span class="cp">#define DISP_LIN_TRANS_VID_E                   0x0DA8</span>
<span class="cp">#define DISP_LIN_TRANS_VID_F                   0x0DAC</span>
<span class="cp">#define RMX_HORZ_FILTER_0TAP_COEF              0x0DB0</span>
<span class="cp">#define RMX_HORZ_FILTER_1TAP_COEF              0x0DB4</span>
<span class="cp">#define RMX_HORZ_FILTER_2TAP_COEF              0x0DB8</span>
<span class="cp">#define RMX_HORZ_PHASE                         0x0DBC</span>
<span class="cp">#define DAC_EMBEDDED_SYNC_CNTL                 0x0DC0</span>
<span class="cp">#define DAC_BROAD_PULSE                        0x0DC4</span>
<span class="cp">#define DAC_SKEW_CLKS                          0x0DC8</span>
<span class="cp">#define DAC_INCR                               0x0DCC</span>
<span class="cp">#define DAC_NEG_SYNC_LEVEL                     0x0DD0</span>
<span class="cp">#define DAC_POS_SYNC_LEVEL                     0x0DD4</span>
<span class="cp">#define DAC_BLANK_LEVEL                        0x0DD8</span>
<span class="cp">#define CLOCK_CNTL_INDEX                       0x0008</span>
<span class="cp">#define CLOCK_CNTL_DATA                        0x000C</span>
<span class="cp">#define CP_RB_CNTL                             0x0704</span>
<span class="cp">#define CP_RB_BASE                             0x0700</span>
<span class="cp">#define CP_RB_RPTR_ADDR                        0x070C</span>
<span class="cp">#define CP_RB_RPTR                             0x0710</span>
<span class="cp">#define CP_RB_WPTR                             0x0714</span>
<span class="cp">#define CP_RB_WPTR_DELAY                       0x0718</span>
<span class="cp">#define CP_IB_BASE                             0x0738</span>
<span class="cp">#define CP_IB_BUFSZ                            0x073C</span>
<span class="cp">#define SCRATCH_REG0                           0x15E0</span>
<span class="cp">#define GUI_SCRATCH_REG0                       0x15E0</span>
<span class="cp">#define SCRATCH_REG1                           0x15E4</span>
<span class="cp">#define GUI_SCRATCH_REG1                       0x15E4</span>
<span class="cp">#define SCRATCH_REG2                           0x15E8</span>
<span class="cp">#define GUI_SCRATCH_REG2                       0x15E8</span>
<span class="cp">#define SCRATCH_REG3                           0x15EC</span>
<span class="cp">#define GUI_SCRATCH_REG3                       0x15EC</span>
<span class="cp">#define SCRATCH_REG4                           0x15F0</span>
<span class="cp">#define GUI_SCRATCH_REG4                       0x15F0</span>
<span class="cp">#define SCRATCH_REG5                           0x15F4</span>
<span class="cp">#define GUI_SCRATCH_REG5                       0x15F4</span>
<span class="cp">#define SCRATCH_UMSK                           0x0770</span>
<span class="cp">#define SCRATCH_ADDR                           0x0774</span>
<span class="cp">#define DP_BRUSH_FRGD_CLR                      0x147C</span>
<span class="cp">#define DP_BRUSH_BKGD_CLR                      0x1478</span>
<span class="cp">#define DST_LINE_START                         0x1600</span>
<span class="cp">#define DST_LINE_END                           0x1604</span>
<span class="cp">#define SRC_OFFSET                             0x15AC</span>
<span class="cp">#define SRC_PITCH                              0x15B0</span>
<span class="cp">#define SRC_TILE                               0x1704</span>
<span class="cp">#define SRC_PITCH_OFFSET                       0x1428</span>
<span class="cp">#define SRC_X                                  0x1414</span>
<span class="cp">#define SRC_Y                                  0x1418</span>
<span class="cp">#define SRC_X_Y                                0x1590</span>
<span class="cp">#define SRC_Y_X                                0x1434</span>
<span class="cp">#define DST_Y_X				       0x1438</span>
<span class="cp">#define DST_WIDTH_HEIGHT		       0x1598</span>
<span class="cp">#define DST_HEIGHT_WIDTH		       0x143c</span>
<span class="cp">#define DST_OFFSET                             0x1404</span>
<span class="cp">#define SRC_CLUT_ADDRESS                       0x1780</span>
<span class="cp">#define SRC_CLUT_DATA                          0x1784</span>
<span class="cp">#define SRC_CLUT_DATA_RD                       0x1788</span>
<span class="cp">#define HOST_DATA0                             0x17C0</span>
<span class="cp">#define HOST_DATA1                             0x17C4</span>
<span class="cp">#define HOST_DATA2                             0x17C8</span>
<span class="cp">#define HOST_DATA3                             0x17CC</span>
<span class="cp">#define HOST_DATA4                             0x17D0</span>
<span class="cp">#define HOST_DATA5                             0x17D4</span>
<span class="cp">#define HOST_DATA6                             0x17D8</span>
<span class="cp">#define HOST_DATA7                             0x17DC</span>
<span class="cp">#define HOST_DATA_LAST                         0x17E0</span>
<span class="cp">#define DP_SRC_ENDIAN                          0x15D4</span>
<span class="cp">#define DP_SRC_FRGD_CLR                        0x15D8</span>
<span class="cp">#define DP_SRC_BKGD_CLR                        0x15DC</span>
<span class="cp">#define SC_LEFT                                0x1640</span>
<span class="cp">#define SC_RIGHT                               0x1644</span>
<span class="cp">#define SC_TOP                                 0x1648</span>
<span class="cp">#define SC_BOTTOM                              0x164C</span>
<span class="cp">#define SRC_SC_RIGHT                           0x1654</span>
<span class="cp">#define SRC_SC_BOTTOM                          0x165C</span>
<span class="cp">#define DP_CNTL                                0x16C0</span>
<span class="cp">#define DP_CNTL_XDIR_YDIR_YMAJOR               0x16D0</span>
<span class="cp">#define DP_DATATYPE                            0x16C4</span>
<span class="cp">#define DP_MIX                                 0x16C8</span>
<span class="cp">#define DP_WRITE_MSK                           0x16CC</span>
<span class="cp">#define DP_XOP                                 0x17F8</span>
<span class="cp">#define CLR_CMP_CLR_SRC                        0x15C4</span>
<span class="cp">#define CLR_CMP_CLR_DST                        0x15C8</span>
<span class="cp">#define CLR_CMP_CNTL                           0x15C0</span>
<span class="cp">#define CLR_CMP_MSK                            0x15CC</span>
<span class="cp">#define DSTCACHE_MODE                          0x1710</span>
<span class="cp">#define DSTCACHE_CTLSTAT                       0x1714</span>
<span class="cp">#define DEFAULT_PITCH_OFFSET                   0x16E0</span>
<span class="cp">#define DEFAULT_SC_BOTTOM_RIGHT                0x16E8</span>
<span class="cp">#define DEFAULT_SC_TOP_LEFT                    0x16EC</span>
<span class="cp">#define SRC_PITCH_OFFSET                       0x1428</span>
<span class="cp">#define DST_PITCH_OFFSET                       0x142C</span>
<span class="cp">#define DP_GUI_MASTER_CNTL                     0x146C</span>
<span class="cp">#define SC_TOP_LEFT                            0x16EC</span>
<span class="cp">#define SC_BOTTOM_RIGHT                        0x16F0</span>
<span class="cp">#define SRC_SC_BOTTOM_RIGHT                    0x16F4</span>
<span class="cp">#define RB2D_DSTCACHE_MODE		       0x3428</span>
<span class="cp">#define RB2D_DSTCACHE_CTLSTAT_broken	       0x342C </span><span class="cm">/* do not use */</span><span class="cp"></span>
<span class="cp">#define LVDS_GEN_CNTL			       0x02d0</span>
<span class="cp">#define LVDS_PLL_CNTL			       0x02d4</span>
<span class="cp">#define FP2_GEN_CNTL                           0x0288</span>
<span class="cp">#define TMDS_CNTL                              0x0294</span>
<span class="cp">#define TMDS_CRC			       0x02a0</span>
<span class="cp">#define TMDS_TRANSMITTER_CNTL		       0x02a4</span>
<span class="cp">#define MPP_TB_CONFIG            	       0x01c0</span>
<span class="cp">#define PAMAC0_DLY_CNTL                        0x0a94</span>
<span class="cp">#define PAMAC1_DLY_CNTL                        0x0a98</span>
<span class="cp">#define PAMAC2_DLY_CNTL                        0x0a9c</span>
<span class="cp">#define FW_CNTL                                0x0118</span>
<span class="cp">#define FCP_CNTL                               0x0910</span>
<span class="cp">#define VGA_DDA_ON_OFF                         0x02ec</span>
<span class="cp">#define TV_MASTER_CNTL                         0x0800</span></pre></div></td></tr>


<tr id="section-3"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-3">&#182;</a></div><h1>define BASE_CODE                   0x0f0b</h1></td><td class="code"><div class="highlight"><pre><span class="cp">#define BIOS_0_SCRATCH			       0x0010</span>
<span class="cp">#define BIOS_1_SCRATCH			       0x0014</span>
<span class="cp">#define BIOS_2_SCRATCH			       0x0018</span>
<span class="cp">#define BIOS_3_SCRATCH			       0x001c</span>
<span class="cp">#define BIOS_4_SCRATCH			       0x0020</span>
<span class="cp">#define BIOS_5_SCRATCH			       0x0024</span>
<span class="cp">#define BIOS_6_SCRATCH			       0x0028</span>
<span class="cp">#define BIOS_7_SCRATCH			       0x002c</span>

<span class="cp">#define HDP_SOFT_RESET                         (1 &lt;&lt; 26)</span>

<span class="cp">#define TV_DAC_CNTL                            0x088c</span>
<span class="cp">#define GPIOPAD_MASK                           0x0198</span>
<span class="cp">#define GPIOPAD_A                              0x019c</span>
<span class="cp">#define GPIOPAD_EN                             0x01a0</span>
<span class="cp">#define GPIOPAD_Y                              0x01a4</span>
<span class="cp">#define ZV_LCDPAD_MASK                         0x01a8</span>
<span class="cp">#define ZV_LCDPAD_A                            0x01ac</span>
<span class="cp">#define ZV_LCDPAD_EN                           0x01b0</span>
<span class="cp">#define ZV_LCDPAD_Y                            0x01b4</span>

<span class="cm">/* PLL Registers */</span>
<span class="cp">#define CLK_PIN_CNTL                               0x0001</span>
<span class="cp">#define PPLL_CNTL                                  0x0002</span>
<span class="cp">#define PPLL_REF_DIV                               0x0003</span>
<span class="cp">#define PPLL_DIV_0                                 0x0004</span>
<span class="cp">#define PPLL_DIV_1                                 0x0005</span>
<span class="cp">#define PPLL_DIV_2                                 0x0006</span>
<span class="cp">#define PPLL_DIV_3                                 0x0007</span>
<span class="cp">#define VCLK_ECP_CNTL                              0x0008</span>
<span class="cp">#define HTOTAL_CNTL                                0x0009</span>
<span class="cp">#define M_SPLL_REF_FB_DIV                          0x000a</span>
<span class="cp">#define AGP_PLL_CNTL                               0x000b</span>
<span class="cp">#define SPLL_CNTL                                  0x000c</span>
<span class="cp">#define SCLK_CNTL                                  0x000d</span>
<span class="cp">#define MPLL_CNTL                                  0x000e</span>
<span class="cp">#define MDLL_CKO                                   0x000f</span>
<span class="cp">#define MDLL_RDCKA                                 0x0010</span>
<span class="cp">#define MCLK_CNTL                                  0x0012</span>
<span class="cp">#define AGP_PLL_CNTL                               0x000b</span>
<span class="cp">#define PLL_TEST_CNTL                              0x0013</span>
<span class="cp">#define CLK_PWRMGT_CNTL                            0x0014</span>
<span class="cp">#define PLL_PWRMGT_CNTL                            0x0015</span>
<span class="cp">#define MCLK_MISC                                  0x001f</span>
<span class="cp">#define P2PLL_CNTL                                 0x002a</span>
<span class="cp">#define P2PLL_REF_DIV                              0x002b</span>
<span class="cp">#define PIXCLKS_CNTL                               0x002d</span>
<span class="cp">#define SCLK_MORE_CNTL				   0x0035</span>

<span class="cm">/* MCLK_CNTL bit constants */</span>
<span class="cp">#define FORCEON_MCLKA				   (1 &lt;&lt; 16)</span>
<span class="cp">#define FORCEON_MCLKB         		   	   (1 &lt;&lt; 17)</span>
<span class="cp">#define FORCEON_YCLKA         	    	   	   (1 &lt;&lt; 18)</span>
<span class="cp">#define FORCEON_YCLKB         		   	   (1 &lt;&lt; 19)</span>
<span class="cp">#define FORCEON_MC            		   	   (1 &lt;&lt; 20)</span>
<span class="cp">#define FORCEON_AIC           		   	   (1 &lt;&lt; 21)</span>

<span class="cm">/* SCLK_CNTL bit constants */</span>
<span class="cp">#define DYN_STOP_LAT_MASK			   0x00007ff8</span>
<span class="cp">#define CP_MAX_DYN_STOP_LAT			   0x0008</span>
<span class="cp">#define SCLK_FORCEON_MASK			   0xffff8000</span>

<span class="cm">/* SCLK_MORE_CNTL bit constants */</span>
<span class="cp">#define SCLK_MORE_FORCEON			   0x0700</span>

<span class="cm">/* BUS_CNTL bit constants */</span>
<span class="cp">#define BUS_DBL_RESYNC                             0x00000001</span>
<span class="cp">#define BUS_MSTR_RESET                             0x00000002</span>
<span class="cp">#define BUS_FLUSH_BUF                              0x00000004</span>
<span class="cp">#define BUS_STOP_REQ_DIS                           0x00000008</span>
<span class="cp">#define BUS_ROTATION_DIS                           0x00000010</span>
<span class="cp">#define BUS_MASTER_DIS                             0x00000040</span>
<span class="cp">#define BUS_ROM_WRT_EN                             0x00000080</span>
<span class="cp">#define BUS_DIS_ROM                                0x00001000</span>
<span class="cp">#define BUS_PCI_READ_RETRY_EN                      0x00002000</span>
<span class="cp">#define BUS_AGP_AD_STEPPING_EN                     0x00004000</span>
<span class="cp">#define BUS_PCI_WRT_RETRY_EN                       0x00008000</span>
<span class="cp">#define BUS_MSTR_RD_MULT                           0x00100000</span>
<span class="cp">#define BUS_MSTR_RD_LINE                           0x00200000</span>
<span class="cp">#define BUS_SUSPEND                                0x00400000</span>
<span class="cp">#define LAT_16X                                    0x00800000</span>
<span class="cp">#define BUS_RD_DISCARD_EN                          0x01000000</span>
<span class="cp">#define BUS_RD_ABORT_EN                            0x02000000</span>
<span class="cp">#define BUS_MSTR_WS                                0x04000000</span>
<span class="cp">#define BUS_PARKING_DIS                            0x08000000</span>
<span class="cp">#define BUS_MSTR_DISCONNECT_EN                     0x10000000</span>
<span class="cp">#define BUS_WRT_BURST                              0x20000000</span>
<span class="cp">#define BUS_READ_BURST                             0x40000000</span>
<span class="cp">#define BUS_RDY_READ_DLY                           0x80000000</span>

<span class="cm">/* PIXCLKS_CNTL */</span>
<span class="cp">#define PIX2CLK_SRC_SEL_MASK                       0x03</span>
<span class="cp">#define PIX2CLK_SRC_SEL_CPUCLK                     0x00</span>
<span class="cp">#define PIX2CLK_SRC_SEL_PSCANCLK                   0x01</span>
<span class="cp">#define PIX2CLK_SRC_SEL_BYTECLK                    0x02</span>
<span class="cp">#define PIX2CLK_SRC_SEL_P2PLLCLK                   0x03</span>
<span class="cp">#define PIX2CLK_ALWAYS_ONb                         (1&lt;&lt;6)</span>
<span class="cp">#define PIX2CLK_DAC_ALWAYS_ONb                     (1&lt;&lt;7)</span>
<span class="cp">#define PIXCLK_TV_SRC_SEL                          (1 &lt;&lt; 8)</span>
<span class="cp">#define PIXCLK_LVDS_ALWAYS_ONb                     (1 &lt;&lt; 14)</span>
<span class="cp">#define PIXCLK_TMDS_ALWAYS_ONb                     (1 &lt;&lt; 15)</span>


<span class="cm">/* CLOCK_CNTL_INDEX bit constants */</span>
<span class="cp">#define PLL_WR_EN                                  0x00000080</span>

<span class="cm">/* CNFG_CNTL bit constants */</span>
<span class="cp">#define CFG_VGA_RAM_EN                             0x00000100</span>
<span class="cp">#define CFG_ATI_REV_ID_MASK			   (0xf &lt;&lt; 16)</span>
<span class="cp">#define CFG_ATI_REV_A11				   (0 &lt;&lt; 16)</span>
<span class="cp">#define CFG_ATI_REV_A12				   (1 &lt;&lt; 16)</span>
<span class="cp">#define CFG_ATI_REV_A13				   (2 &lt;&lt; 16)</span>

<span class="cm">/* CRTC_EXT_CNTL bit constants */</span>
<span class="cp">#define VGA_ATI_LINEAR                             0x00000008</span>
<span class="cp">#define VGA_128KAP_PAGING                          0x00000010</span>
<span class="cp">#define	XCRT_CNT_EN				   (1 &lt;&lt; 6)</span>
<span class="cp">#define CRTC_HSYNC_DIS				   (1 &lt;&lt; 8)</span>
<span class="cp">#define CRTC_VSYNC_DIS				   (1 &lt;&lt; 9)</span>
<span class="cp">#define CRTC_DISPLAY_DIS			   (1 &lt;&lt; 10)</span>
<span class="cp">#define CRTC_CRT_ON				   (1 &lt;&lt; 15)</span>


<span class="cm">/* DSTCACHE_CTLSTAT bit constants */</span>
<span class="cp">#define RB2D_DC_FLUSH_2D			   (1 &lt;&lt; 0)</span>
<span class="cp">#define RB2D_DC_FREE_2D				   (1 &lt;&lt; 2)</span>
<span class="cp">#define RB2D_DC_FLUSH_ALL			   (RB2D_DC_FLUSH_2D | RB2D_DC_FREE_2D)</span>
<span class="cp">#define RB2D_DC_BUSY				   (1 &lt;&lt; 31)</span>

<span class="cm">/* DSTCACHE_MODE bits constants */</span>
<span class="cp">#define RB2D_DC_AUTOFLUSH_ENABLE                   (1 &lt;&lt; 8)</span>
<span class="cp">#define RB2D_DC_DC_DISABLE_IGNORE_PE               (1 &lt;&lt; 17)</span>

<span class="cm">/* CRTC_GEN_CNTL bit constants */</span>
<span class="cp">#define CRTC_DBL_SCAN_EN                           0x00000001</span>
<span class="cp">#define CRTC_CUR_EN                                0x00010000</span>
<span class="cp">#define CRTC_INTERLACE_EN			   (1 &lt;&lt; 1)</span>
<span class="cp">#define CRTC_BYPASS_LUT_EN     			   (1 &lt;&lt; 14)</span>
<span class="cp">#define CRTC_EXT_DISP_EN      			   (1 &lt;&lt; 24)</span>
<span class="cp">#define CRTC_EN					   (1 &lt;&lt; 25)</span>
<span class="cp">#define CRTC_DISP_REQ_EN_B                         (1 &lt;&lt; 26)</span>

<span class="cm">/* CRTC_STATUS bit constants */</span>
<span class="cp">#define CRTC_VBLANK                                0x00000001</span>

<span class="cm">/* CRTC2_GEN_CNTL bit constants */</span>
<span class="cp">#define CRT2_ON                                    (1 &lt;&lt; 7)</span>
<span class="cp">#define CRTC2_DISPLAY_DIS                          (1 &lt;&lt; 23)</span>
<span class="cp">#define CRTC2_EN                                   (1 &lt;&lt; 25)</span>
<span class="cp">#define CRTC2_DISP_REQ_EN_B                        (1 &lt;&lt; 26)</span>

<span class="cm">/* CUR_OFFSET, CUR_HORZ_VERT_POSN, CUR_HORZ_VERT_OFF bit constants */</span>
<span class="cp">#define CUR_LOCK                                   0x80000000</span>

<span class="cm">/* GPIO bit constants */</span>
<span class="cp">#define GPIO_A_0		(1 &lt;&lt;  0)</span>
<span class="cp">#define GPIO_A_1		(1 &lt;&lt;  1)</span>
<span class="cp">#define GPIO_Y_0		(1 &lt;&lt;  8)</span>
<span class="cp">#define GPIO_Y_1		(1 &lt;&lt;  9)</span>
<span class="cp">#define GPIO_EN_0		(1 &lt;&lt; 16)</span>
<span class="cp">#define GPIO_EN_1		(1 &lt;&lt; 17)</span>
<span class="cp">#define GPIO_MASK_0		(1 &lt;&lt; 24)</span>
<span class="cp">#define GPIO_MASK_1		(1 &lt;&lt; 25)</span>
<span class="cp">#define VGA_DDC_DATA_OUTPUT	GPIO_A_0</span>
<span class="cp">#define VGA_DDC_CLK_OUTPUT	GPIO_A_1</span>
<span class="cp">#define VGA_DDC_DATA_INPUT	GPIO_Y_0</span>
<span class="cp">#define VGA_DDC_CLK_INPUT	GPIO_Y_1</span>
<span class="cp">#define VGA_DDC_DATA_OUT_EN	GPIO_EN_0</span>
<span class="cp">#define VGA_DDC_CLK_OUT_EN	GPIO_EN_1</span>


<span class="cm">/* FP bit constants */</span>
<span class="cp">#define FP_CRTC_H_TOTAL_MASK			   0x000003ff</span>
<span class="cp">#define FP_CRTC_H_DISP_MASK			   0x01ff0000</span>
<span class="cp">#define FP_CRTC_V_TOTAL_MASK			   0x00000fff</span>
<span class="cp">#define FP_CRTC_V_DISP_MASK			   0x0fff0000</span>
<span class="cp">#define FP_H_SYNC_STRT_CHAR_MASK		   0x00001ff8</span>
<span class="cp">#define FP_H_SYNC_WID_MASK			   0x003f0000</span>
<span class="cp">#define FP_V_SYNC_STRT_MASK			   0x00000fff</span>
<span class="cp">#define FP_V_SYNC_WID_MASK			   0x001f0000</span>
<span class="cp">#define FP_CRTC_H_TOTAL_SHIFT			   0x00000000</span>
<span class="cp">#define FP_CRTC_H_DISP_SHIFT			   0x00000010</span>
<span class="cp">#define FP_CRTC_V_TOTAL_SHIFT			   0x00000000</span>
<span class="cp">#define FP_CRTC_V_DISP_SHIFT			   0x00000010</span>
<span class="cp">#define FP_H_SYNC_STRT_CHAR_SHIFT		   0x00000003</span>
<span class="cp">#define FP_H_SYNC_WID_SHIFT			   0x00000010</span>
<span class="cp">#define FP_V_SYNC_STRT_SHIFT			   0x00000000</span>
<span class="cp">#define FP_V_SYNC_WID_SHIFT			   0x00000010</span>

<span class="cm">/* FP_GEN_CNTL bit constants */</span>
<span class="cp">#define FP_FPON					   (1 &lt;&lt; 0)</span>
<span class="cp">#define FP_TMDS_EN				   (1 &lt;&lt; 2)</span>
<span class="cp">#define FP_PANEL_FORMAT                            (1 &lt;&lt; 3)</span>
<span class="cp">#define FP_EN_TMDS				   (1 &lt;&lt; 7)</span>
<span class="cp">#define FP_DETECT_SENSE				   (1 &lt;&lt; 8)</span>
<span class="cp">#define R200_FP_SOURCE_SEL_MASK                    (3 &lt;&lt; 10)</span>
<span class="cp">#define R200_FP_SOURCE_SEL_CRTC1                   (0 &lt;&lt; 10)</span>
<span class="cp">#define R200_FP_SOURCE_SEL_CRTC2                   (1 &lt;&lt; 10)</span>
<span class="cp">#define R200_FP_SOURCE_SEL_RMX                     (2 &lt;&lt; 10)</span>
<span class="cp">#define R200_FP_SOURCE_SEL_TRANS                   (3 &lt;&lt; 10)</span>
<span class="cp">#define FP_SEL_CRTC1				   (0 &lt;&lt; 13)</span>
<span class="cp">#define FP_SEL_CRTC2				   (1 &lt;&lt; 13)</span>
<span class="cp">#define FP_USE_VGA_HSYNC                           (1 &lt;&lt; 14)</span>
<span class="cp">#define FP_CRTC_DONT_SHADOW_HPAR		   (1 &lt;&lt; 15)</span>
<span class="cp">#define FP_CRTC_DONT_SHADOW_VPAR		   (1 &lt;&lt; 16)</span>
<span class="cp">#define FP_CRTC_DONT_SHADOW_HEND		   (1 &lt;&lt; 17)</span>
<span class="cp">#define FP_CRTC_USE_SHADOW_VEND			   (1 &lt;&lt; 18)</span>
<span class="cp">#define FP_RMX_HVSYNC_CONTROL_EN		   (1 &lt;&lt; 20)</span>
<span class="cp">#define FP_DFP_SYNC_SEL				   (1 &lt;&lt; 21)</span>
<span class="cp">#define FP_CRTC_LOCK_8DOT			   (1 &lt;&lt; 22)</span>
<span class="cp">#define FP_CRT_SYNC_SEL				   (1 &lt;&lt; 23)</span>
<span class="cp">#define FP_USE_SHADOW_EN			   (1 &lt;&lt; 24)</span>
<span class="cp">#define FP_CRT_SYNC_ALT				   (1 &lt;&lt; 26)</span>

<span class="cm">/* FP2_GEN_CNTL bit constants */</span>
<span class="cp">#define FP2_BLANK_EN             (1 &lt;&lt;  1)</span>
<span class="cp">#define FP2_ON                   (1 &lt;&lt;  2)</span>
<span class="cp">#define FP2_PANEL_FORMAT         (1 &lt;&lt;  3)</span>
<span class="cp">#define FP2_SOURCE_SEL_MASK      (3 &lt;&lt; 10)</span>
<span class="cp">#define FP2_SOURCE_SEL_CRTC2     (1 &lt;&lt; 10)</span>
<span class="cp">#define FP2_SRC_SEL_MASK         (3 &lt;&lt; 13)</span>
<span class="cp">#define FP2_SRC_SEL_CRTC2        (1 &lt;&lt; 13)</span>
<span class="cp">#define FP2_FP_POL               (1 &lt;&lt; 16)</span>
<span class="cp">#define FP2_LP_POL               (1 &lt;&lt; 17)</span>
<span class="cp">#define FP2_SCK_POL              (1 &lt;&lt; 18)</span>
<span class="cp">#define FP2_LCD_CNTL_MASK        (7 &lt;&lt; 19)</span>
<span class="cp">#define FP2_PAD_FLOP_EN          (1 &lt;&lt; 22)</span>
<span class="cp">#define FP2_CRC_EN               (1 &lt;&lt; 23)</span>
<span class="cp">#define FP2_CRC_READ_EN          (1 &lt;&lt; 24)</span>
<span class="cp">#define FP2_DV0_EN               (1 &lt;&lt; 25)</span>
<span class="cp">#define FP2_DV0_RATE_SEL_SDR     (1 &lt;&lt; 26)</span>


<span class="cm">/* LVDS_GEN_CNTL bit constants */</span>
<span class="cp">#define LVDS_ON					   (1 &lt;&lt; 0)</span>
<span class="cp">#define LVDS_DISPLAY_DIS			   (1 &lt;&lt; 1)</span>
<span class="cp">#define LVDS_PANEL_TYPE				   (1 &lt;&lt; 2)</span>
<span class="cp">#define LVDS_PANEL_FORMAT			   (1 &lt;&lt; 3)</span>
<span class="cp">#define LVDS_EN					   (1 &lt;&lt; 7)</span>
<span class="cp">#define LVDS_BL_MOD_LEVEL_MASK			   0x0000ff00</span>
<span class="cp">#define LVDS_BL_MOD_LEVEL_SHIFT			   8</span>
<span class="cp">#define LVDS_BL_MOD_EN				   (1 &lt;&lt; 16)</span>
<span class="cp">#define LVDS_DIGON				   (1 &lt;&lt; 18)</span>
<span class="cp">#define LVDS_BLON				   (1 &lt;&lt; 19)</span>
<span class="cp">#define LVDS_SEL_CRTC2				   (1 &lt;&lt; 23)</span>
<span class="cp">#define LVDS_STATE_MASK	\</span>
<span class="cp">	(LVDS_ON | LVDS_DISPLAY_DIS | LVDS_BL_MOD_LEVEL_MASK | LVDS_BLON)</span>

<span class="cm">/* LVDS_PLL_CNTL bit constatns */</span>
<span class="cp">#define HSYNC_DELAY_SHIFT			   0x1c</span>
<span class="cp">#define HSYNC_DELAY_MASK			   (0xf &lt;&lt; 0x1c)</span>

<span class="cm">/* TMDS_TRANSMITTER_CNTL bit constants */</span>
<span class="cp">#define TMDS_PLL_EN				   (1 &lt;&lt; 0)</span>
<span class="cp">#define TMDS_PLLRST				   (1 &lt;&lt; 1)</span>
<span class="cp">#define TMDS_RAN_PAT_RST			   (1 &lt;&lt; 7)</span>
<span class="cp">#define TMDS_ICHCSEL				   (1 &lt;&lt; 28)</span>

<span class="cm">/* FP_HORZ_STRETCH bit constants */</span>
<span class="cp">#define HORZ_STRETCH_RATIO_MASK			   0xffff</span>
<span class="cp">#define HORZ_STRETCH_RATIO_MAX			   4096</span>
<span class="cp">#define HORZ_PANEL_SIZE				   (0x1ff &lt;&lt; 16)</span>
<span class="cp">#define HORZ_PANEL_SHIFT			   16</span>
<span class="cp">#define HORZ_STRETCH_PIXREP			   (0 &lt;&lt; 25)</span>
<span class="cp">#define HORZ_STRETCH_BLEND			   (1 &lt;&lt; 26)</span>
<span class="cp">#define HORZ_STRETCH_ENABLE			   (1 &lt;&lt; 25)</span>
<span class="cp">#define HORZ_AUTO_RATIO				   (1 &lt;&lt; 27)</span>
<span class="cp">#define HORZ_FP_LOOP_STRETCH			   (0x7 &lt;&lt; 28)</span>
<span class="cp">#define HORZ_AUTO_RATIO_INC			   (1 &lt;&lt; 31)</span>


<span class="cm">/* FP_VERT_STRETCH bit constants */</span>
<span class="cp">#define VERT_STRETCH_RATIO_MASK			   0xfff</span>
<span class="cp">#define VERT_STRETCH_RATIO_MAX			   4096</span>
<span class="cp">#define VERT_PANEL_SIZE				   (0xfff &lt;&lt; 12)</span>
<span class="cp">#define VERT_PANEL_SHIFT			   12</span>
<span class="cp">#define VERT_STRETCH_LINREP			   (0 &lt;&lt; 26)</span>
<span class="cp">#define VERT_STRETCH_BLEND			   (1 &lt;&lt; 26)</span>
<span class="cp">#define VERT_STRETCH_ENABLE			   (1 &lt;&lt; 25)</span>
<span class="cp">#define VERT_AUTO_RATIO_EN			   (1 &lt;&lt; 27)</span>
<span class="cp">#define VERT_FP_LOOP_STRETCH			   (0x7 &lt;&lt; 28)</span>
<span class="cp">#define VERT_STRETCH_RESERVED			   0xf1000000</span>

<span class="cm">/* DAC_CNTL bit constants */</span>
<span class="cp">#define DAC_8BIT_EN                                0x00000100</span>
<span class="cp">#define DAC_4BPP_PIX_ORDER                         0x00000200</span>
<span class="cp">#define DAC_CRC_EN                                 0x00080000</span>
<span class="cp">#define DAC_MASK_ALL				   (0xff &lt;&lt; 24)</span>
<span class="cp">#define DAC_PDWN                                   (1 &lt;&lt; 15)</span>
<span class="cp">#define DAC_EXPAND_MODE				   (1 &lt;&lt; 14)</span>
<span class="cp">#define DAC_VGA_ADR_EN				   (1 &lt;&lt; 13)</span>
<span class="cp">#define DAC_RANGE_CNTL				   (3 &lt;&lt;  0)</span>
<span class="cp">#define DAC_RANGE_CNTL_MASK    			   0x03</span>
<span class="cp">#define DAC_BLANKING				   (1 &lt;&lt;  2)</span>
<span class="cp">#define DAC_CMP_EN                                 (1 &lt;&lt;  3)</span>
<span class="cp">#define DAC_CMP_OUTPUT                             (1 &lt;&lt;  7)</span>

<span class="cm">/* DAC_CNTL2 bit constants */</span>
<span class="cp">#define DAC2_EXPAND_MODE			   (1 &lt;&lt; 14)</span>
<span class="cp">#define DAC2_CMP_EN                                (1 &lt;&lt; 7)</span>
<span class="cp">#define DAC2_PALETTE_ACCESS_CNTL                   (1 &lt;&lt; 5)</span>

<span class="cm">/* DAC_EXT_CNTL bit constants */</span>
<span class="cp">#define DAC_FORCE_BLANK_OFF_EN                     (1 &lt;&lt; 4)</span>
<span class="cp">#define DAC_FORCE_DATA_EN                          (1 &lt;&lt; 5)</span>
<span class="cp">#define DAC_FORCE_DATA_SEL_MASK                    (3 &lt;&lt; 6)</span>
<span class="cp">#define DAC_FORCE_DATA_MASK                        0x0003ff00</span>
<span class="cp">#define DAC_FORCE_DATA_SHIFT                       8</span>

<span class="cm">/* GEN_RESET_CNTL bit constants */</span>
<span class="cp">#define SOFT_RESET_GUI                             0x00000001</span>
<span class="cp">#define SOFT_RESET_VCLK                            0x00000100</span>
<span class="cp">#define SOFT_RESET_PCLK                            0x00000200</span>
<span class="cp">#define SOFT_RESET_ECP                             0x00000400</span>
<span class="cp">#define SOFT_RESET_DISPENG_XCLK                    0x00000800</span>

<span class="cm">/* MEM_CNTL bit constants */</span>
<span class="cp">#define MEM_CTLR_STATUS_IDLE                       0x00000000</span>
<span class="cp">#define MEM_CTLR_STATUS_BUSY                       0x00100000</span>
<span class="cp">#define MEM_SEQNCR_STATUS_IDLE                     0x00000000</span>
<span class="cp">#define MEM_SEQNCR_STATUS_BUSY                     0x00200000</span>
<span class="cp">#define MEM_ARBITER_STATUS_IDLE                    0x00000000</span>
<span class="cp">#define MEM_ARBITER_STATUS_BUSY                    0x00400000</span>
<span class="cp">#define MEM_REQ_UNLOCK                             0x00000000</span>
<span class="cp">#define MEM_REQ_LOCK                               0x00800000</span>
<span class="cp">#define MEM_NUM_CHANNELS_MASK 			   0x00000001</span>
<span class="cp">#define MEM_USE_B_CH_ONLY                          0x00000002</span>
<span class="cp">#define RV100_MEM_HALF_MODE                        0x00000008</span>
<span class="cp">#define R300_MEM_NUM_CHANNELS_MASK                 0x00000003</span>
<span class="cp">#define R300_MEM_USE_CD_CH_ONLY                    0x00000004</span>


<span class="cm">/* RBBM_SOFT_RESET bit constants */</span>
<span class="cp">#define SOFT_RESET_CP           		   (1 &lt;&lt;  0)</span>
<span class="cp">#define SOFT_RESET_HI           		   (1 &lt;&lt;  1)</span>
<span class="cp">#define SOFT_RESET_SE           		   (1 &lt;&lt;  2)</span>
<span class="cp">#define SOFT_RESET_RE           		   (1 &lt;&lt;  3)</span>
<span class="cp">#define SOFT_RESET_PP           		   (1 &lt;&lt;  4)</span>
<span class="cp">#define SOFT_RESET_E2           		   (1 &lt;&lt;  5)</span>
<span class="cp">#define SOFT_RESET_RB           		   (1 &lt;&lt;  6)</span>
<span class="cp">#define SOFT_RESET_HDP          		   (1 &lt;&lt;  7)</span>

<span class="cm">/* WAIT_UNTIL bit constants */</span>
<span class="cp">#define WAIT_DMA_GUI_IDLE			   (1 &lt;&lt; 9)</span>
<span class="cp">#define WAIT_2D_IDLECLEAN			   (1 &lt;&lt; 16)</span>

<span class="cm">/* SURFACE_CNTL bit consants */</span>
<span class="cp">#define SURF_TRANSLATION_DIS			   (1 &lt;&lt; 8)</span>
<span class="cp">#define NONSURF_AP0_SWP_16BPP			   (1 &lt;&lt; 20)</span>
<span class="cp">#define NONSURF_AP0_SWP_32BPP			   (1 &lt;&lt; 21)</span>
<span class="cp">#define NONSURF_AP1_SWP_16BPP			   (1 &lt;&lt; 22)</span>
<span class="cp">#define NONSURF_AP1_SWP_32BPP			   (1 &lt;&lt; 23)</span>

<span class="cm">/* DEFAULT_SC_BOTTOM_RIGHT bit constants */</span>
<span class="cp">#define DEFAULT_SC_RIGHT_MAX			   (0x1fff &lt;&lt; 0)</span>
<span class="cp">#define DEFAULT_SC_BOTTOM_MAX			   (0x1fff &lt;&lt; 16)</span>

<span class="cm">/* MM_INDEX bit constants */</span>
<span class="cp">#define MM_APER                                    0x80000000</span>

<span class="cm">/* CLR_CMP_CNTL bit constants */</span>
<span class="cp">#define COMPARE_SRC_FALSE                          0x00000000</span>
<span class="cp">#define COMPARE_SRC_TRUE                           0x00000001</span>
<span class="cp">#define COMPARE_SRC_NOT_EQUAL                      0x00000004</span>
<span class="cp">#define COMPARE_SRC_EQUAL                          0x00000005</span>
<span class="cp">#define COMPARE_SRC_EQUAL_FLIP                     0x00000007</span>
<span class="cp">#define COMPARE_DST_FALSE                          0x00000000</span>
<span class="cp">#define COMPARE_DST_TRUE                           0x00000100</span>
<span class="cp">#define COMPARE_DST_NOT_EQUAL                      0x00000400</span>
<span class="cp">#define COMPARE_DST_EQUAL                          0x00000500</span>
<span class="cp">#define COMPARE_DESTINATION                        0x00000000</span>
<span class="cp">#define COMPARE_SOURCE                             0x01000000</span>
<span class="cp">#define COMPARE_SRC_AND_DST                        0x02000000</span>


<span class="cm">/* DP_CNTL bit constants */</span>
<span class="cp">#define DST_X_RIGHT_TO_LEFT                        0x00000000</span>
<span class="cp">#define DST_X_LEFT_TO_RIGHT                        0x00000001</span>
<span class="cp">#define DST_Y_BOTTOM_TO_TOP                        0x00000000</span>
<span class="cp">#define DST_Y_TOP_TO_BOTTOM                        0x00000002</span>
<span class="cp">#define DST_X_MAJOR                                0x00000000</span>
<span class="cp">#define DST_Y_MAJOR                                0x00000004</span>
<span class="cp">#define DST_X_TILE                                 0x00000008</span>
<span class="cp">#define DST_Y_TILE                                 0x00000010</span>
<span class="cp">#define DST_LAST_PEL                               0x00000020</span>
<span class="cp">#define DST_TRAIL_X_RIGHT_TO_LEFT                  0x00000000</span>
<span class="cp">#define DST_TRAIL_X_LEFT_TO_RIGHT                  0x00000040</span>
<span class="cp">#define DST_TRAP_FILL_RIGHT_TO_LEFT                0x00000000</span>
<span class="cp">#define DST_TRAP_FILL_LEFT_TO_RIGHT                0x00000080</span>
<span class="cp">#define DST_BRES_SIGN                              0x00000100</span>
<span class="cp">#define DST_HOST_BIG_ENDIAN_EN                     0x00000200</span>
<span class="cp">#define DST_POLYLINE_NONLAST                       0x00008000</span>
<span class="cp">#define DST_RASTER_STALL                           0x00010000</span>
<span class="cp">#define DST_POLY_EDGE                              0x00040000</span>


<span class="cm">/* DP_CNTL_YDIR_XDIR_YMAJOR bit constants (short version of DP_CNTL) */</span>
<span class="cp">#define DST_X_MAJOR_S                              0x00000000</span>
<span class="cp">#define DST_Y_MAJOR_S                              0x00000001</span>
<span class="cp">#define DST_Y_BOTTOM_TO_TOP_S                      0x00000000</span>
<span class="cp">#define DST_Y_TOP_TO_BOTTOM_S                      0x00008000</span>
<span class="cp">#define DST_X_RIGHT_TO_LEFT_S                      0x00000000</span>
<span class="cp">#define DST_X_LEFT_TO_RIGHT_S                      0x80000000</span>


<span class="cm">/* DP_DATATYPE bit constants */</span>
<span class="cp">#define DST_8BPP                                   0x00000002</span>
<span class="cp">#define DST_15BPP                                  0x00000003</span>
<span class="cp">#define DST_16BPP                                  0x00000004</span>
<span class="cp">#define DST_24BPP                                  0x00000005</span>
<span class="cp">#define DST_32BPP                                  0x00000006</span>
<span class="cp">#define DST_8BPP_RGB332                            0x00000007</span>
<span class="cp">#define DST_8BPP_Y8                                0x00000008</span>
<span class="cp">#define DST_8BPP_RGB8                              0x00000009</span>
<span class="cp">#define DST_16BPP_VYUY422                          0x0000000b</span>
<span class="cp">#define DST_16BPP_YVYU422                          0x0000000c</span>
<span class="cp">#define DST_32BPP_AYUV444                          0x0000000e</span>
<span class="cp">#define DST_16BPP_ARGB4444                         0x0000000f</span>
<span class="cp">#define BRUSH_SOLIDCOLOR                           0x00000d00</span>
<span class="cp">#define SRC_MONO                                   0x00000000</span>
<span class="cp">#define SRC_MONO_LBKGD                             0x00010000</span>
<span class="cp">#define SRC_DSTCOLOR                               0x00030000</span>
<span class="cp">#define BYTE_ORDER_MSB_TO_LSB                      0x00000000</span>
<span class="cp">#define BYTE_ORDER_LSB_TO_MSB                      0x40000000</span>
<span class="cp">#define DP_CONVERSION_TEMP                         0x80000000</span>
<span class="cp">#define HOST_BIG_ENDIAN_EN			   (1 &lt;&lt; 29)</span>


<span class="cm">/* DP_GUI_MASTER_CNTL bit constants */</span>
<span class="cp">#define GMC_SRC_PITCH_OFFSET_DEFAULT               0x00000000</span>
<span class="cp">#define GMC_SRC_PITCH_OFFSET_LEAVE                 0x00000001</span>
<span class="cp">#define GMC_DST_PITCH_OFFSET_DEFAULT               0x00000000</span>
<span class="cp">#define GMC_DST_PITCH_OFFSET_LEAVE                 0x00000002</span>
<span class="cp">#define GMC_SRC_CLIP_DEFAULT                       0x00000000</span>
<span class="cp">#define GMC_SRC_CLIP_LEAVE                         0x00000004</span>
<span class="cp">#define GMC_DST_CLIP_DEFAULT                       0x00000000</span>
<span class="cp">#define GMC_DST_CLIP_LEAVE                         0x00000008</span>
<span class="cp">#define GMC_BRUSH_8x8MONO                          0x00000000</span>
<span class="cp">#define GMC_BRUSH_8x8MONO_LBKGD                    0x00000010</span>
<span class="cp">#define GMC_BRUSH_8x1MONO                          0x00000020</span>
<span class="cp">#define GMC_BRUSH_8x1MONO_LBKGD                    0x00000030</span>
<span class="cp">#define GMC_BRUSH_1x8MONO                          0x00000040</span>
<span class="cp">#define GMC_BRUSH_1x8MONO_LBKGD                    0x00000050</span>
<span class="cp">#define GMC_BRUSH_32x1MONO                         0x00000060</span>
<span class="cp">#define GMC_BRUSH_32x1MONO_LBKGD                   0x00000070</span>
<span class="cp">#define GMC_BRUSH_32x32MONO                        0x00000080</span>
<span class="cp">#define GMC_BRUSH_32x32MONO_LBKGD                  0x00000090</span>
<span class="cp">#define GMC_BRUSH_8x8COLOR                         0x000000a0</span>
<span class="cp">#define GMC_BRUSH_8x1COLOR                         0x000000b0</span>
<span class="cp">#define GMC_BRUSH_1x8COLOR                         0x000000c0</span>
<span class="cp">#define GMC_BRUSH_SOLID_COLOR                       0x000000d0</span>
<span class="cp">#define GMC_DST_8BPP                               0x00000200</span>
<span class="cp">#define GMC_DST_15BPP                              0x00000300</span>
<span class="cp">#define GMC_DST_16BPP                              0x00000400</span>
<span class="cp">#define GMC_DST_24BPP                              0x00000500</span>
<span class="cp">#define GMC_DST_32BPP                              0x00000600</span>
<span class="cp">#define GMC_DST_8BPP_RGB332                        0x00000700</span>
<span class="cp">#define GMC_DST_8BPP_Y8                            0x00000800</span>
<span class="cp">#define GMC_DST_8BPP_RGB8                          0x00000900</span>
<span class="cp">#define GMC_DST_16BPP_VYUY422                      0x00000b00</span>
<span class="cp">#define GMC_DST_16BPP_YVYU422                      0x00000c00</span>
<span class="cp">#define GMC_DST_32BPP_AYUV444                      0x00000e00</span>
<span class="cp">#define GMC_DST_16BPP_ARGB4444                     0x00000f00</span>
<span class="cp">#define GMC_SRC_MONO                               0x00000000</span>
<span class="cp">#define GMC_SRC_MONO_LBKGD                         0x00001000</span>
<span class="cp">#define GMC_SRC_DSTCOLOR                           0x00003000</span>
<span class="cp">#define GMC_BYTE_ORDER_MSB_TO_LSB                  0x00000000</span>
<span class="cp">#define GMC_BYTE_ORDER_LSB_TO_MSB                  0x00004000</span>
<span class="cp">#define GMC_DP_CONVERSION_TEMP_9300                0x00008000</span>
<span class="cp">#define GMC_DP_CONVERSION_TEMP_6500                0x00000000</span>
<span class="cp">#define GMC_DP_SRC_RECT                            0x02000000</span>
<span class="cp">#define GMC_DP_SRC_HOST                            0x03000000</span>
<span class="cp">#define GMC_DP_SRC_HOST_BYTEALIGN                  0x04000000</span>
<span class="cp">#define GMC_3D_FCN_EN_CLR                          0x00000000</span>
<span class="cp">#define GMC_3D_FCN_EN_SET                          0x08000000</span>
<span class="cp">#define GMC_DST_CLR_CMP_FCN_LEAVE                  0x00000000</span>
<span class="cp">#define GMC_DST_CLR_CMP_FCN_CLEAR                  0x10000000</span>
<span class="cp">#define GMC_AUX_CLIP_LEAVE                         0x00000000</span>
<span class="cp">#define GMC_AUX_CLIP_CLEAR                         0x20000000</span>
<span class="cp">#define GMC_WRITE_MASK_LEAVE                       0x00000000</span>
<span class="cp">#define GMC_WRITE_MASK_SET                         0x40000000</span>
<span class="cp">#define GMC_CLR_CMP_CNTL_DIS      		   (1 &lt;&lt; 28)</span>
<span class="cp">#define GMC_SRC_DATATYPE_COLOR			   (3 &lt;&lt; 12)</span>
<span class="cp">#define ROP3_S                			   0x00cc0000</span>
<span class="cp">#define ROP3_SRCCOPY				   0x00cc0000</span>
<span class="cp">#define ROP3_P                			   0x00f00000</span>
<span class="cp">#define ROP3_PATCOPY				   0x00f00000</span>
<span class="cp">#define DP_SRC_SOURCE_MASK        		   (7    &lt;&lt; 24)</span>
<span class="cp">#define GMC_BRUSH_NONE            		   (15   &lt;&lt;  4)</span>
<span class="cp">#define DP_SRC_SOURCE_MEMORY			   (2    &lt;&lt; 24)</span>
<span class="cp">#define GMC_BRUSH_SOLIDCOLOR			   0x000000d0</span>

<span class="cm">/* DP_MIX bit constants */</span>
<span class="cp">#define DP_SRC_RECT                                0x00000200</span>
<span class="cp">#define DP_SRC_HOST                                0x00000300</span>
<span class="cp">#define DP_SRC_HOST_BYTEALIGN                      0x00000400</span>

<span class="cm">/* MPLL_CNTL bit constants */</span>
<span class="cp">#define MPLL_RESET                                 0x00000001</span>

<span class="cm">/* MDLL_CKO bit constants */</span>
<span class="cp">#define MCKOA_SLEEP                                0x00000001</span>
<span class="cp">#define MCKOA_RESET                                0x00000002</span>
<span class="cp">#define MCKOA_REF_SKEW_MASK                        0x00000700</span>
<span class="cp">#define MCKOA_FB_SKEW_MASK                         0x00007000</span>

<span class="cm">/* MDLL_RDCKA bit constants */</span>
<span class="cp">#define MRDCKA0_SLEEP                              0x00000001</span>
<span class="cp">#define MRDCKA0_RESET                              0x00000002</span>
<span class="cp">#define MRDCKA1_SLEEP                              0x00010000</span>
<span class="cp">#define MRDCKA1_RESET                              0x00020000</span>

<span class="cm">/* VCLK_ECP_CNTL constants */</span>
<span class="cp">#define VCLK_SRC_SEL_MASK                          0x03</span>
<span class="cp">#define VCLK_SRC_SEL_CPUCLK                        0x00</span>
<span class="cp">#define VCLK_SRC_SEL_PSCANCLK                      0x01</span>
<span class="cp">#define VCLK_SRC_SEL_BYTECLK	                   0x02</span>
<span class="cp">#define VCLK_SRC_SEL_PPLLCLK			   0x03</span>
<span class="cp">#define PIXCLK_ALWAYS_ONb                          0x00000040</span>
<span class="cp">#define PIXCLK_DAC_ALWAYS_ONb                      0x00000080</span>

<span class="cm">/* BUS_CNTL1 constants */</span>
<span class="cp">#define BUS_CNTL1_MOBILE_PLATFORM_SEL_MASK         0x0c000000</span>
<span class="cp">#define BUS_CNTL1_MOBILE_PLATFORM_SEL_SHIFT        26</span>
<span class="cp">#define BUS_CNTL1_AGPCLK_VALID                     0x80000000</span>

<span class="cm">/* PLL_PWRMGT_CNTL constants */</span>
<span class="cp">#define PLL_PWRMGT_CNTL_SPLL_TURNOFF               0x00000002</span>
<span class="cp">#define PLL_PWRMGT_CNTL_PPLL_TURNOFF               0x00000004</span>
<span class="cp">#define PLL_PWRMGT_CNTL_P2PLL_TURNOFF              0x00000008</span>
<span class="cp">#define PLL_PWRMGT_CNTL_TVPLL_TURNOFF              0x00000010</span>
<span class="cp">#define PLL_PWRMGT_CNTL_MOBILE_SU                  0x00010000</span>
<span class="cp">#define PLL_PWRMGT_CNTL_SU_SCLK_USE_BCLK           0x00020000</span>
<span class="cp">#define PLL_PWRMGT_CNTL_SU_MCLK_USE_BCLK           0x00040000</span>

<span class="cm">/* TV_DAC_CNTL constants */</span>
<span class="cp">#define TV_DAC_CNTL_BGSLEEP                        0x00000040</span>
<span class="cp">#define TV_DAC_CNTL_DETECT                         0x00000010</span>
<span class="cp">#define TV_DAC_CNTL_BGADJ_MASK                     0x000f0000</span>
<span class="cp">#define TV_DAC_CNTL_DACADJ_MASK                    0x00f00000</span>
<span class="cp">#define TV_DAC_CNTL_BGADJ__SHIFT                   16</span>
<span class="cp">#define TV_DAC_CNTL_DACADJ__SHIFT                  20</span>
<span class="cp">#define TV_DAC_CNTL_RDACPD                         0x01000000</span>
<span class="cp">#define TV_DAC_CNTL_GDACPD                         0x02000000</span>
<span class="cp">#define TV_DAC_CNTL_BDACPD                         0x04000000</span>

<span class="cm">/* DISP_MISC_CNTL constants */</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_GRPH_PP          (1 &lt;&lt; 0)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_SUBPIC_PP        (1 &lt;&lt; 1)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_OV0_PP           (1 &lt;&lt; 2)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_GRPH_SCLK        (1 &lt;&lt; 4)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_SUBPIC_SCLK      (1 &lt;&lt; 5)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_OV0_SCLK         (1 &lt;&lt; 6)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_GRPH2_PP         (1 &lt;&lt; 12)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_GRPH2_SCLK       (1 &lt;&lt; 15)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_LVDS             (1 &lt;&lt; 16)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_TMDS             (1 &lt;&lt; 17)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_DIG_TMDS         (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_MISC_CNTL_SOFT_RESET_TV               (1 &lt;&lt; 19)</span>

<span class="cm">/* DISP_PWR_MAN constants */</span>
<span class="cp">#define DISP_PWR_MAN_DISP_PWR_MAN_D3_CRTC_EN       (1 &lt;&lt; 0)</span>
<span class="cp">#define DISP_PWR_MAN_DISP2_PWR_MAN_D3_CRTC2_EN     (1 &lt;&lt; 4)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D3_RST                   (1 &lt;&lt; 16)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D3_REG_RST               (1 &lt;&lt; 17)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D3_GRPH_RST              (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D3_SUBPIC_RST            (1 &lt;&lt; 19)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D3_OV0_RST               (1 &lt;&lt; 20)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D1D2_GRPH_RST            (1 &lt;&lt; 21)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D1D2_SUBPIC_RST          (1 &lt;&lt; 22)</span>
<span class="cp">#define DISP_PWR_MAN_DISP_D1D2_OV0_RST             (1 &lt;&lt; 23)</span>
<span class="cp">#define DISP_PWR_MAN_DIG_TMDS_ENABLE_RST           (1 &lt;&lt; 24)</span>
<span class="cp">#define DISP_PWR_MAN_TV_ENABLE_RST                 (1 &lt;&lt; 25)</span>
<span class="cp">#define DISP_PWR_MAN_AUTO_PWRUP_EN                 (1 &lt;&lt; 26)</span>

<span class="cm">/* masks */</span>

<span class="cp">#define CNFG_MEMSIZE_MASK		0x1f000000</span>
<span class="cp">#define MEM_CFG_TYPE			0x40000000</span>
<span class="cp">#define DST_OFFSET_MASK			0x003fffff</span>
<span class="cp">#define DST_PITCH_MASK			0x3fc00000</span>
<span class="cp">#define DEFAULT_TILE_MASK		0xc0000000</span>
<span class="cp">#define	PPLL_DIV_SEL_MASK		0x00000300</span>
<span class="cp">#define	PPLL_RESET			0x00000001</span>
<span class="cp">#define	PPLL_SLEEP			0x00000002</span>
<span class="cp">#define PPLL_ATOMIC_UPDATE_EN		0x00010000</span>
<span class="cp">#define PPLL_REF_DIV_MASK		0x000003ff</span>
<span class="cp">#define	PPLL_FB3_DIV_MASK		0x000007ff</span>
<span class="cp">#define	PPLL_POST3_DIV_MASK		0x00070000</span>
<span class="cp">#define PPLL_ATOMIC_UPDATE_R		0x00008000</span>
<span class="cp">#define PPLL_ATOMIC_UPDATE_W		0x00008000</span>
<span class="cp">#define	PPLL_VGA_ATOMIC_UPDATE_EN	0x00020000</span>
<span class="cp">#define R300_PPLL_REF_DIV_ACC_MASK	(0x3ff &lt;&lt; 18)</span>
<span class="cp">#define R300_PPLL_REF_DIV_ACC_SHIFT	18</span>

<span class="cp">#define GUI_ACTIVE			0x80000000</span>


<span class="cp">#define MC_IND_INDEX                           0x01F8</span>
<span class="cp">#define MC_IND_DATA                            0x01FC</span>

<span class="cm">/* PAD_CTLR_STRENGTH */</span>
<span class="cp">#define PAD_MANUAL_OVERRIDE		0x80000000</span></pre></div></td></tr>


<tr id="section-4"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-4">&#182;</a></div><p>pllCLK<em>PIN</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define CLK_PIN_CNTL__OSC_EN_MASK                          0x00000001L</span>
<span class="cp">#define CLK_PIN_CNTL__OSC_EN                               0x00000001L</span>
<span class="cp">#define CLK_PIN_CNTL__XTL_LOW_GAIN_MASK                    0x00000004L</span>
<span class="cp">#define CLK_PIN_CNTL__XTL_LOW_GAIN                         0x00000004L</span>
<span class="cp">#define CLK_PIN_CNTL__DONT_USE_XTALIN_MASK                 0x00000010L</span>
<span class="cp">#define CLK_PIN_CNTL__DONT_USE_XTALIN                      0x00000010L</span>
<span class="cp">#define CLK_PIN_CNTL__SLOW_CLOCK_SOURCE_MASK               0x00000020L</span>
<span class="cp">#define CLK_PIN_CNTL__SLOW_CLOCK_SOURCE                    0x00000020L</span>
<span class="cp">#define CLK_PIN_CNTL__CG_CLK_TO_OUTPIN_MASK                0x00000800L</span>
<span class="cp">#define CLK_PIN_CNTL__CG_CLK_TO_OUTPIN                     0x00000800L</span>
<span class="cp">#define CLK_PIN_CNTL__CG_COUNT_UP_TO_OUTPIN_MASK           0x00001000L</span>
<span class="cp">#define CLK_PIN_CNTL__CG_COUNT_UP_TO_OUTPIN                0x00001000L</span>
<span class="cp">#define CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND_MASK          0x00002000L</span>
<span class="cp">#define CLK_PIN_CNTL__ACCESS_REGS_IN_SUSPEND               0x00002000L</span>
<span class="cp">#define CLK_PIN_CNTL__CG_SPARE_MASK                        0x00004000L</span>
<span class="cp">#define CLK_PIN_CNTL__CG_SPARE                             0x00004000L</span>
<span class="cp">#define CLK_PIN_CNTL__SCLK_DYN_START_CNTL_MASK             0x00008000L</span>
<span class="cp">#define CLK_PIN_CNTL__SCLK_DYN_START_CNTL                  0x00008000L</span>
<span class="cp">#define CLK_PIN_CNTL__CP_CLK_RUNNING_MASK                  0x00010000L</span>
<span class="cp">#define CLK_PIN_CNTL__CP_CLK_RUNNING                       0x00010000L</span>
<span class="cp">#define CLK_PIN_CNTL__CG_SPARE_RD_MASK                     0x00060000L</span>
<span class="cp">#define CLK_PIN_CNTL__XTALIN_ALWAYS_ONb_MASK               0x00080000L</span>
<span class="cp">#define CLK_PIN_CNTL__XTALIN_ALWAYS_ONb                    0x00080000L</span>
<span class="cp">#define CLK_PIN_CNTL__PWRSEQ_DELAY_MASK                    0xff000000L</span></pre></div></td></tr>


<tr id="section-5"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-5">&#182;</a></div><p>pllCLK<em>PWRMGT</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF__SHIFT         0x00000000</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF__SHIFT         0x00000001</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF__SHIFT         0x00000002</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF__SHIFT        0x00000003</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__MCLK_TURNOFF__SHIFT            0x00000004</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__SCLK_TURNOFF__SHIFT            0x00000005</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__PCLK_TURNOFF__SHIFT            0x00000006</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__P2CLK_TURNOFF__SHIFT           0x00000007</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__MC_CH_MODE__SHIFT              0x00000008</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__TEST_MODE__SHIFT               0x00000009</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN__SHIFT          0x0000000a</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE__SHIFT      0x0000000c</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT__SHIFT         0x0000000d</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT__SHIFT       0x0000000f</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__MC_BUSY__SHIFT                 0x00000010</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__MC_INT_CNTL__SHIFT             0x00000011</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__MC_SWITCH__SHIFT               0x00000012</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__DLL_READY__SHIFT               0x00000013</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__DISP_PM__SHIFT                 0x00000014</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__DYN_STOP_MODE__SHIFT           0x00000015</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__CG_NO1_DEBUG__SHIFT            0x00000018</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__TVPLL_PWRMGT_OFF__SHIFT        0x0000001e</span>
<span class="cp">#define	CLK_PWRMGT_CNTL__TVCLK_TURNOFF__SHIFT           0x0000001f</span></pre></div></td></tr>


<tr id="section-6"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-6">&#182;</a></div><p>pllP2PLL_CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define P2PLL_CNTL__P2PLL_RESET_MASK                       0x00000001L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_RESET                            0x00000001L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_SLEEP_MASK                       0x00000002L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_SLEEP                            0x00000002L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_TST_EN_MASK                      0x00000004L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_TST_EN                           0x00000004L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_REFCLK_SEL_MASK                  0x00000010L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_REFCLK_SEL                       0x00000010L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_FBCLK_SEL_MASK                   0x00000020L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_FBCLK_SEL                        0x00000020L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_TCPOFF_MASK                      0x00000040L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_TCPOFF                           0x00000040L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_TVCOMAX_MASK                     0x00000080L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_TVCOMAX                          0x00000080L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_PCP_MASK                         0x00000700L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_PVG_MASK                         0x00003800L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_PDC_MASK                         0x0000c000L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_EN_MASK            0x00010000L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_EN                 0x00010000L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_SYNC_MASK          0x00040000L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_ATOMIC_UPDATE_SYNC               0x00040000L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_DISABLE_AUTO_RESET_MASK          0x00080000L</span>
<span class="cp">#define P2PLL_CNTL__P2PLL_DISABLE_AUTO_RESET               0x00080000L</span></pre></div></td></tr>


<tr id="section-7"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-7">&#182;</a></div><p>pllPIXCLKS_CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	PIXCLKS_CNTL__PIX2CLK_SRC_SEL__SHIFT               0x00000000</span>
<span class="cp">#define	PIXCLKS_CNTL__PIX2CLK_INVERT__SHIFT                0x00000004</span>
<span class="cp">#define	PIXCLKS_CNTL__PIX2CLK_SRC_INVERT__SHIFT            0x00000005</span>
<span class="cp">#define	PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb__SHIFT            0x00000006</span>
<span class="cp">#define	PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb__SHIFT        0x00000007</span>
<span class="cp">#define	PIXCLKS_CNTL__PIXCLK_TV_SRC_SEL__SHIFT             0x00000008</span>
<span class="cp">#define	PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb__SHIFT       0x0000000b</span>
<span class="cp">#define	PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb__SHIFT          0x0000000c</span>
<span class="cp">#define	PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb__SHIFT    0x0000000d</span>
<span class="cp">#define	PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb__SHIFT        0x0000000e</span>
<span class="cp">#define	PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb__SHIFT        0x0000000f</span></pre></div></td></tr>


<tr id="section-8"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-8">&#182;</a></div><p>pllPIXCLKS_CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define PIXCLKS_CNTL__PIX2CLK_SRC_SEL_MASK                 0x00000003L</span>
<span class="cp">#define PIXCLKS_CNTL__PIX2CLK_INVERT                       0x00000010L</span>
<span class="cp">#define PIXCLKS_CNTL__PIX2CLK_SRC_INVERT                   0x00000020L</span>
<span class="cp">#define PIXCLKS_CNTL__PIX2CLK_ALWAYS_ONb                   0x00000040L</span>
<span class="cp">#define PIXCLKS_CNTL__PIX2CLK_DAC_ALWAYS_ONb               0x00000080L</span>
<span class="cp">#define PIXCLKS_CNTL__PIXCLK_TV_SRC_SEL                    0x00000100L</span>
<span class="cp">#define PIXCLKS_CNTL__PIXCLK_BLEND_ALWAYS_ONb              0x00000800L</span>
<span class="cp">#define PIXCLKS_CNTL__PIXCLK_GV_ALWAYS_ONb                 0x00001000L</span>
<span class="cp">#define PIXCLKS_CNTL__PIXCLK_DIG_TMDS_ALWAYS_ONb           0x00002000L</span>
<span class="cp">#define PIXCLKS_CNTL__PIXCLK_LVDS_ALWAYS_ONb               0x00004000L</span>
<span class="cp">#define PIXCLKS_CNTL__PIXCLK_TMDS_ALWAYS_ONb               0x00008000L</span>
<span class="cp">#define PIXCLKS_CNTL__DISP_TVOUT_PIXCLK_TV_ALWAYS_ONb      (1 &lt;&lt; 9)</span>
<span class="cp">#define PIXCLKS_CNTL__R300_DVOCLK_ALWAYS_ONb               (1 &lt;&lt; 10)</span>
<span class="cp">#define PIXCLKS_CNTL__R300_PIXCLK_DVO_ALWAYS_ONb           (1 &lt;&lt; 13)</span>
<span class="cp">#define PIXCLKS_CNTL__R300_PIXCLK_TRANS_ALWAYS_ONb         (1 &lt;&lt; 16)</span>
<span class="cp">#define PIXCLKS_CNTL__R300_PIXCLK_TVO_ALWAYS_ONb           (1 &lt;&lt; 17)</span>
<span class="cp">#define PIXCLKS_CNTL__R300_P2G2CLK_ALWAYS_ONb              (1 &lt;&lt; 18)</span>
<span class="cp">#define PIXCLKS_CNTL__R300_P2G2CLK_DAC_ALWAYS_ONb          (1 &lt;&lt; 19)</span>
<span class="cp">#define PIXCLKS_CNTL__R300_DISP_DAC_PIXCLK_DAC2_BLANK_OFF  (1 &lt;&lt; 23)</span></pre></div></td></tr>


<tr id="section-9"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-9">&#182;</a></div><p>pllP2PLL<em>DIV</em>0</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define P2PLL_DIV_0__P2PLL_FB_DIV_MASK                     0x000007ffL</span>
<span class="cp">#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W_MASK            0x00008000L</span>
<span class="cp">#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_W                 0x00008000L</span>
<span class="cp">#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_R_MASK            0x00008000L</span>
<span class="cp">#define P2PLL_DIV_0__P2PLL_ATOMIC_UPDATE_R                 0x00008000L</span>
<span class="cp">#define P2PLL_DIV_0__P2PLL_POST_DIV_MASK                   0x00070000L</span></pre></div></td></tr>


<tr id="section-10"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-10">&#182;</a></div><p>pllSCLK_CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define SCLK_CNTL__SCLK_SRC_SEL_MASK                    0x00000007L</span>
<span class="cp">#define SCLK_CNTL__CP_MAX_DYN_STOP_LAT                  0x00000008L</span>
<span class="cp">#define SCLK_CNTL__HDP_MAX_DYN_STOP_LAT                 0x00000010L</span>
<span class="cp">#define SCLK_CNTL__TV_MAX_DYN_STOP_LAT                  0x00000020L</span>
<span class="cp">#define SCLK_CNTL__E2_MAX_DYN_STOP_LAT                  0x00000040L</span>
<span class="cp">#define SCLK_CNTL__SE_MAX_DYN_STOP_LAT                  0x00000080L</span>
<span class="cp">#define SCLK_CNTL__IDCT_MAX_DYN_STOP_LAT                0x00000100L</span>
<span class="cp">#define SCLK_CNTL__VIP_MAX_DYN_STOP_LAT                 0x00000200L</span>
<span class="cp">#define SCLK_CNTL__RE_MAX_DYN_STOP_LAT                  0x00000400L</span>
<span class="cp">#define SCLK_CNTL__PB_MAX_DYN_STOP_LAT                  0x00000800L</span>
<span class="cp">#define SCLK_CNTL__TAM_MAX_DYN_STOP_LAT                 0x00001000L</span>
<span class="cp">#define SCLK_CNTL__TDM_MAX_DYN_STOP_LAT                 0x00002000L</span>
<span class="cp">#define SCLK_CNTL__RB_MAX_DYN_STOP_LAT                  0x00004000L</span>
<span class="cp">#define SCLK_CNTL__DYN_STOP_LAT_MASK                     0x00007ff8</span>
<span class="cp">#define SCLK_CNTL__FORCE_DISP2                          0x00008000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_CP                             0x00010000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_HDP                            0x00020000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_DISP1                          0x00040000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_TOP                            0x00080000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_E2                             0x00100000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_SE                             0x00200000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_IDCT                           0x00400000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_VIP                            0x00800000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_RE                             0x01000000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_PB                             0x02000000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_TAM                            0x04000000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_TDM                            0x08000000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_RB                             0x10000000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_TV_SCLK                        0x20000000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_SUBPIC                         0x40000000L</span>
<span class="cp">#define SCLK_CNTL__FORCE_OV0                            0x80000000L</span>
<span class="cp">#define SCLK_CNTL__R300_FORCE_VAP                       (1&lt;&lt;21)</span>
<span class="cp">#define SCLK_CNTL__R300_FORCE_SR                        (1&lt;&lt;25)</span>
<span class="cp">#define SCLK_CNTL__R300_FORCE_PX                        (1&lt;&lt;26)</span>
<span class="cp">#define SCLK_CNTL__R300_FORCE_TX                        (1&lt;&lt;27)</span>
<span class="cp">#define SCLK_CNTL__R300_FORCE_US                        (1&lt;&lt;28)</span>
<span class="cp">#define SCLK_CNTL__R300_FORCE_SU                        (1&lt;&lt;30)</span>
<span class="cp">#define SCLK_CNTL__FORCEON_MASK                         0xffff8000L</span></pre></div></td></tr>


<tr id="section-11"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-11">&#182;</a></div><p>pllSCLK_CNTL2</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define SCLK_CNTL2__R300_TCL_MAX_DYN_STOP_LAT           (1&lt;&lt;10)</span>
<span class="cp">#define SCLK_CNTL2__R300_GA_MAX_DYN_STOP_LAT            (1&lt;&lt;11)</span>
<span class="cp">#define SCLK_CNTL2__R300_CBA_MAX_DYN_STOP_LAT           (1&lt;&lt;12)</span>
<span class="cp">#define SCLK_CNTL2__R300_FORCE_TCL                      (1&lt;&lt;13)</span>
<span class="cp">#define SCLK_CNTL2__R300_FORCE_CBA                      (1&lt;&lt;14)</span>
<span class="cp">#define SCLK_CNTL2__R300_FORCE_GA                       (1&lt;&lt;15)</span></pre></div></td></tr>


<tr id="section-12"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-12">&#182;</a></div><p>SCLK<em>MORE</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define SCLK_MORE_CNTL__DISPREGS_MAX_DYN_STOP_LAT          0x00000001L</span>
<span class="cp">#define SCLK_MORE_CNTL__MC_GUI_MAX_DYN_STOP_LAT            0x00000002L</span>
<span class="cp">#define SCLK_MORE_CNTL__MC_HOST_MAX_DYN_STOP_LAT           0x00000004L</span>
<span class="cp">#define SCLK_MORE_CNTL__FORCE_DISPREGS                     0x00000100L</span>
<span class="cp">#define SCLK_MORE_CNTL__FORCE_MC_GUI                       0x00000200L</span>
<span class="cp">#define SCLK_MORE_CNTL__FORCE_MC_HOST                      0x00000400L</span>
<span class="cp">#define SCLK_MORE_CNTL__STOP_SCLK_EN                       0x00001000L</span>
<span class="cp">#define SCLK_MORE_CNTL__STOP_SCLK_A                        0x00002000L</span>
<span class="cp">#define SCLK_MORE_CNTL__STOP_SCLK_B                        0x00004000L</span>
<span class="cp">#define SCLK_MORE_CNTL__STOP_SCLK_C                        0x00008000L</span>
<span class="cp">#define SCLK_MORE_CNTL__HALF_SPEED_SCLK                    0x00010000L</span>
<span class="cp">#define SCLK_MORE_CNTL__IO_CG_VOLTAGE_DROP                 0x00020000L</span>
<span class="cp">#define SCLK_MORE_CNTL__TVFB_SOFT_RESET                    0x00040000L</span>
<span class="cp">#define SCLK_MORE_CNTL__VOLTAGE_DROP_SYNC                  0x00080000L</span>
<span class="cp">#define SCLK_MORE_CNTL__IDLE_DELAY_HALF_SCLK               0x00400000L</span>
<span class="cp">#define SCLK_MORE_CNTL__AGP_BUSY_HALF_SCLK                 0x00800000L</span>
<span class="cp">#define SCLK_MORE_CNTL__CG_SPARE_RD_C_MASK                 0xff000000L</span>
<span class="cp">#define SCLK_MORE_CNTL__FORCEON                            0x00000700L</span></pre></div></td></tr>


<tr id="section-13"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-13">&#182;</a></div><p>MCLK_CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MCLK_CNTL__MCLKA_SRC_SEL_MASK                   0x00000007L</span>
<span class="cp">#define MCLK_CNTL__YCLKA_SRC_SEL_MASK                   0x00000070L</span>
<span class="cp">#define MCLK_CNTL__MCLKB_SRC_SEL_MASK                   0x00000700L</span>
<span class="cp">#define MCLK_CNTL__YCLKB_SRC_SEL_MASK                   0x00007000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_MCLKA_MASK                     0x00010000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_MCLKA                          0x00010000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_MCLKB_MASK                     0x00020000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_MCLKB                          0x00020000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_YCLKA_MASK                     0x00040000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_YCLKA                          0x00040000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_YCLKB_MASK                     0x00080000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_YCLKB                          0x00080000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_MC_MASK                        0x00100000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_MC                             0x00100000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_AIC_MASK                       0x00200000L</span>
<span class="cp">#define MCLK_CNTL__FORCE_AIC                            0x00200000L</span>
<span class="cp">#define MCLK_CNTL__MRDCKA0_SOUTSEL_MASK                 0x03000000L</span>
<span class="cp">#define MCLK_CNTL__MRDCKA1_SOUTSEL_MASK                 0x0c000000L</span>
<span class="cp">#define MCLK_CNTL__MRDCKB0_SOUTSEL_MASK                 0x30000000L</span>
<span class="cp">#define MCLK_CNTL__MRDCKB1_SOUTSEL_MASK                 0xc0000000L</span>
<span class="cp">#define MCLK_CNTL__R300_DISABLE_MC_MCLKA                (1 &lt;&lt; 21)</span>
<span class="cp">#define MCLK_CNTL__R300_DISABLE_MC_MCLKB                (1 &lt;&lt; 21)</span></pre></div></td></tr>


<tr id="section-14"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-14">&#182;</a></div><p>MCLK_MISC</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MCLK_MISC__SCLK_SOURCED_FROM_MPLL_SEL_MASK         0x00000003L</span>
<span class="cp">#define MCLK_MISC__MCLK_FROM_SPLL_DIV_SEL_MASK             0x00000004L</span>
<span class="cp">#define MCLK_MISC__MCLK_FROM_SPLL_DIV_SEL                  0x00000004L</span>
<span class="cp">#define MCLK_MISC__ENABLE_SCLK_FROM_MPLL_MASK              0x00000008L</span>
<span class="cp">#define MCLK_MISC__ENABLE_SCLK_FROM_MPLL                   0x00000008L</span>
<span class="cp">#define MCLK_MISC__MPLL_MODEA_MODEC_HW_SEL_EN_MASK         0x00000010L</span>
<span class="cp">#define MCLK_MISC__MPLL_MODEA_MODEC_HW_SEL_EN              0x00000010L</span>
<span class="cp">#define MCLK_MISC__DLL_READY_LAT_MASK                      0x00000100L</span>
<span class="cp">#define MCLK_MISC__DLL_READY_LAT                           0x00000100L</span>
<span class="cp">#define MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT_MASK           0x00001000L</span>
<span class="cp">#define MCLK_MISC__MC_MCLK_MAX_DYN_STOP_LAT                0x00001000L</span>
<span class="cp">#define MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT_MASK           0x00002000L</span>
<span class="cp">#define MCLK_MISC__IO_MCLK_MAX_DYN_STOP_LAT                0x00002000L</span>
<span class="cp">#define MCLK_MISC__MC_MCLK_DYN_ENABLE_MASK                 0x00004000L</span>
<span class="cp">#define MCLK_MISC__MC_MCLK_DYN_ENABLE                      0x00004000L</span>
<span class="cp">#define MCLK_MISC__IO_MCLK_DYN_ENABLE_MASK                 0x00008000L</span>
<span class="cp">#define MCLK_MISC__IO_MCLK_DYN_ENABLE                      0x00008000L</span>
<span class="cp">#define MCLK_MISC__CGM_CLK_TO_OUTPIN_MASK                  0x00010000L</span>
<span class="cp">#define MCLK_MISC__CGM_CLK_TO_OUTPIN                       0x00010000L</span>
<span class="cp">#define MCLK_MISC__CLK_OR_COUNT_SEL_MASK                   0x00020000L</span>
<span class="cp">#define MCLK_MISC__CLK_OR_COUNT_SEL                        0x00020000L</span>
<span class="cp">#define MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND_MASK        0x00040000L</span>
<span class="cp">#define MCLK_MISC__EN_MCLK_TRISTATE_IN_SUSPEND             0x00040000L</span>
<span class="cp">#define MCLK_MISC__CGM_SPARE_RD_MASK                       0x00300000L</span>
<span class="cp">#define MCLK_MISC__CGM_SPARE_A_RD_MASK                     0x00c00000L</span>
<span class="cp">#define MCLK_MISC__TCLK_TO_YCLKB_EN_MASK                   0x01000000L</span>
<span class="cp">#define MCLK_MISC__TCLK_TO_YCLKB_EN                        0x01000000L</span>
<span class="cp">#define MCLK_MISC__CGM_SPARE_A_MASK                        0x0e000000L</span></pre></div></td></tr>


<tr id="section-15"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-15">&#182;</a></div><p>VCLK<em>ECP</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define VCLK_ECP_CNTL__VCLK_SRC_SEL_MASK                   0x00000003L</span>
<span class="cp">#define VCLK_ECP_CNTL__VCLK_INVERT                         0x00000010L</span>
<span class="cp">#define VCLK_ECP_CNTL__PIXCLK_SRC_INVERT                   0x00000020L</span>
<span class="cp">#define VCLK_ECP_CNTL__PIXCLK_ALWAYS_ONb                   0x00000040L</span>
<span class="cp">#define VCLK_ECP_CNTL__PIXCLK_DAC_ALWAYS_ONb               0x00000080L</span>
<span class="cp">#define VCLK_ECP_CNTL__ECP_DIV_MASK                        0x00000300L</span>
<span class="cp">#define VCLK_ECP_CNTL__ECP_FORCE_ON                        0x00040000L</span>
<span class="cp">#define VCLK_ECP_CNTL__SUBCLK_FORCE_ON                     0x00080000L</span>
<span class="cp">#define VCLK_ECP_CNTL__R300_DISP_DAC_PIXCLK_DAC_BLANK_OFF  (1&lt;&lt;23)</span></pre></div></td></tr>


<tr id="section-16"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-16">&#182;</a></div><p>PLL<em>PWRMGT</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define PLL_PWRMGT_CNTL__MPLL_TURNOFF_MASK                 0x00000001L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__MPLL_TURNOFF                      0x00000001L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SPLL_TURNOFF_MASK                 0x00000002L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SPLL_TURNOFF                      0x00000002L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__PPLL_TURNOFF_MASK                 0x00000004L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__PPLL_TURNOFF                      0x00000004L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__P2PLL_TURNOFF_MASK                0x00000008L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__P2PLL_TURNOFF                     0x00000008L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__TVPLL_TURNOFF_MASK                0x00000010L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__TVPLL_TURNOFF                     0x00000010L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__AGPCLK_DYN_STOP_LAT_MASK          0x000001e0L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__APM_POWER_STATE_MASK              0x00000600L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__APM_PWRSTATE_RD_MASK              0x00001800L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__PM_MODE_SEL_MASK                  0x00002000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__PM_MODE_SEL                       0x00002000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__EN_PWRSEQ_DONE_COND_MASK          0x00004000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__EN_PWRSEQ_DONE_COND               0x00004000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__EN_DISP_PARKED_COND_MASK          0x00008000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__EN_DISP_PARKED_COND               0x00008000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__MOBILE_SU_MASK                    0x00010000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__MOBILE_SU                         0x00010000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK_MASK             0x00020000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SU_SCLK_USE_BCLK                  0x00020000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SU_MCLK_USE_BCLK_MASK             0x00040000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SU_MCLK_USE_BCLK                  0x00040000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SU_SUSTAIN_DISABLE_MASK           0x00080000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__SU_SUSTAIN_DISABLE                0x00080000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE_MASK           0x00100000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__TCL_BYPASS_DISABLE                0x00100000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__TCL_CLOCK_CTIVE_RD_MASK          0x00200000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__TCL_CLOCK_ACTIVE_RD               0x00200000L</span>
<span class="cp">#define PLL_PWRMGT_CNTL__CG_NO2_DEBUG_MASK                 0xff000000L</span></pre></div></td></tr>


<tr id="section-17"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-17">&#182;</a></div><p>CLK<em>PWRMGT</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF_MASK           0x00000001L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MPLL_PWRMGT_OFF                0x00000001L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF_MASK           0x00000002L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__SPLL_PWRMGT_OFF                0x00000002L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF_MASK           0x00000004L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__PPLL_PWRMGT_OFF                0x00000004L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF_MASK          0x00000008L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__P2PLL_PWRMGT_OFF               0x00000008L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MCLK_TURNOFF_MASK              0x00000010L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MCLK_TURNOFF                   0x00000010L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__SCLK_TURNOFF_MASK              0x00000020L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__SCLK_TURNOFF                   0x00000020L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__PCLK_TURNOFF_MASK              0x00000040L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__PCLK_TURNOFF                   0x00000040L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__P2CLK_TURNOFF_MASK             0x00000080L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__P2CLK_TURNOFF                  0x00000080L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_CH_MODE_MASK                0x00000100L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_CH_MODE                     0x00000100L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__TEST_MODE_MASK                 0x00000200L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__TEST_MODE                      0x00000200L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN_MASK            0x00000400L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__GLOBAL_PMAN_EN                 0x00000400L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE_MASK        0x00001000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__ENGINE_DYNCLK_MODE             0x00001000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__ACTIVE_HILO_LAT_MASK           0x00006000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT_MASK         0x00008000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__DISP_DYN_STOP_LAT              0x00008000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_BUSY_MASK                   0x00010000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_BUSY                        0x00010000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_INT_CNTL_MASK               0x00020000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_INT_CNTL                    0x00020000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_SWITCH_MASK                 0x00040000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__MC_SWITCH                      0x00040000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__DLL_READY_MASK                 0x00080000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__DLL_READY                      0x00080000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__DISP_PM_MASK                   0x00100000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__DISP_PM                        0x00100000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__DYN_STOP_MODE_MASK             0x00e00000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__CG_NO1_DEBUG_MASK              0x3f000000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__TVPLL_PWRMGT_OFF_MASK          0x40000000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__TVPLL_PWRMGT_OFF               0x40000000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__TVCLK_TURNOFF_MASK             0x80000000L</span>
<span class="cp">#define CLK_PWRMGT_CNTL__TVCLK_TURNOFF                  0x80000000L</span></pre></div></td></tr>


<tr id="section-18"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-18">&#182;</a></div><p>BUS_CNTL1</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define BUS_CNTL1__PMI_IO_DISABLE_MASK                     0x00000001L</span>
<span class="cp">#define BUS_CNTL1__PMI_IO_DISABLE                          0x00000001L</span>
<span class="cp">#define BUS_CNTL1__PMI_MEM_DISABLE_MASK                    0x00000002L</span>
<span class="cp">#define BUS_CNTL1__PMI_MEM_DISABLE                         0x00000002L</span>
<span class="cp">#define BUS_CNTL1__PMI_BM_DISABLE_MASK                     0x00000004L</span>
<span class="cp">#define BUS_CNTL1__PMI_BM_DISABLE                          0x00000004L</span>
<span class="cp">#define BUS_CNTL1__PMI_INT_DISABLE_MASK                    0x00000008L</span>
<span class="cp">#define BUS_CNTL1__PMI_INT_DISABLE                         0x00000008L</span>
<span class="cp">#define BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE_MASK         0x00000020L</span>
<span class="cp">#define BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE              0x00000020L</span>
<span class="cp">#define BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS_MASK         0x00000100L</span>
<span class="cp">#define BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS              0x00000100L</span>
<span class="cp">#define BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS_MASK         0x00000200L</span>
<span class="cp">#define BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS              0x00000200L</span>
<span class="cp">#define BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS_MASK         0x00000400L</span>
<span class="cp">#define BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS              0x00000400L</span>
<span class="cp">#define BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS_MASK   0x00000800L</span>
<span class="cp">#define BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS        0x00000800L</span>
<span class="cp">#define BUS_CNTL1__MOBILE_PLATFORM_SEL_MASK                0x0c000000L</span>
<span class="cp">#define BUS_CNTL1__SEND_SBA_LATENCY_MASK                   0x70000000L</span>
<span class="cp">#define BUS_CNTL1__AGPCLK_VALID_MASK                       0x80000000L</span>
<span class="cp">#define BUS_CNTL1__AGPCLK_VALID                            0x80000000L</span></pre></div></td></tr>


<tr id="section-19"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-19">&#182;</a></div><p>BUS_CNTL1</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	BUS_CNTL1__PMI_IO_DISABLE__SHIFT                   0x00000000</span>
<span class="cp">#define	BUS_CNTL1__PMI_MEM_DISABLE__SHIFT                  0x00000001</span>
<span class="cp">#define	BUS_CNTL1__PMI_BM_DISABLE__SHIFT                   0x00000002</span>
<span class="cp">#define	BUS_CNTL1__PMI_INT_DISABLE__SHIFT                  0x00000003</span>
<span class="cp">#define	BUS_CNTL1__BUS2_IMMEDIATE_PMI_DISABLE__SHIFT       0x00000005</span>
<span class="cp">#define	BUS_CNTL1__BUS2_VGA_REG_COHERENCY_DIS__SHIFT       0x00000008</span>
<span class="cp">#define	BUS_CNTL1__BUS2_VGA_MEM_COHERENCY_DIS__SHIFT       0x00000009</span>
<span class="cp">#define	BUS_CNTL1__BUS2_HDP_REG_COHERENCY_DIS__SHIFT       0x0000000a</span>
<span class="cp">#define	BUS_CNTL1__BUS2_GUI_INITIATOR_COHERENCY_DIS__SHIFT 0x0000000b</span>
<span class="cp">#define	BUS_CNTL1__MOBILE_PLATFORM_SEL__SHIFT              0x0000001a</span>
<span class="cp">#define	BUS_CNTL1__SEND_SBA_LATENCY__SHIFT                 0x0000001c</span>
<span class="cp">#define	BUS_CNTL1__AGPCLK_VALID__SHIFT                     0x0000001f</span></pre></div></td></tr>


<tr id="section-20"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-20">&#182;</a></div><p>CRTC<em>OFFSET</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define CRTC_OFFSET_CNTL__CRTC_TILE_LINE_MASK              0x0000000fL</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_TILE_LINE_RIGHT_MASK        0x000000f0L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_TILE_EN_RIGHT_MASK          0x00004000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_TILE_EN_RIGHT               0x00004000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_TILE_EN_MASK                0x00008000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_TILE_EN                     0x00008000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_OFFSET_FLIP_CNTL_MASK       0x00010000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_OFFSET_FLIP_CNTL            0x00010000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_STEREO_OFFSET_EN_MASK       0x00020000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_STEREO_OFFSET_EN            0x00020000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_EN_MASK         0x000c0000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN_MASK     0x00100000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_OUT_EN          0x00100000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC_MASK            0x00200000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_STEREO_SYNC                 0x00200000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_LEFT_EN_MASK 0x10000000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_LEFT_EN     0x10000000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_RIGHT_EN_MASK 0x20000000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_RIGHT_EN    0x20000000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET_MASK        0x40000000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_GUI_TRIG_OFFSET             0x40000000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_OFFSET_LOCK_MASK            0x80000000L</span>
<span class="cp">#define CRTC_OFFSET_CNTL__CRTC_OFFSET_LOCK                 0x80000000L</span></pre></div></td></tr>


<tr id="section-21"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-21">&#182;</a></div><p>CRTC<em>GEN</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define CRTC_GEN_CNTL__CRTC_DBL_SCAN_EN_MASK               0x00000001L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_DBL_SCAN_EN                    0x00000001L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_INTERLACE_EN_MASK              0x00000002L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_INTERLACE_EN                   0x00000002L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_C_SYNC_EN_MASK                 0x00000010L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_C_SYNC_EN                      0x00000010L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_PIX_WIDTH_MASK                 0x00000f00L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_ICON_EN_MASK                   0x00008000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_ICON_EN                        0x00008000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_CUR_EN_MASK                    0x00010000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_CUR_EN                         0x00010000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_VSTAT_MODE_MASK                0x00060000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_CUR_MODE_MASK                  0x00700000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_EXT_DISP_EN_MASK               0x01000000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_EXT_DISP_EN                    0x01000000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_EN_MASK                        0x02000000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_EN                             0x02000000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B_MASK             0x04000000L</span>
<span class="cp">#define CRTC_GEN_CNTL__CRTC_DISP_REQ_EN_B                  0x04000000L</span></pre></div></td></tr>


<tr id="section-22"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-22">&#182;</a></div><p>CRTC2<em>GEN</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define CRTC2_GEN_CNTL__CRTC2_DBL_SCAN_EN_MASK             0x00000001L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_DBL_SCAN_EN                  0x00000001L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_INTERLACE_EN_MASK            0x00000002L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_INTERLACE_EN                 0x00000002L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_SYNC_TRISTATE_MASK           0x00000010L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_SYNC_TRISTATE                0x00000010L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_HSYNC_TRISTATE_MASK          0x00000020L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_HSYNC_TRISTATE               0x00000020L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_VSYNC_TRISTATE_MASK          0x00000040L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_VSYNC_TRISTATE               0x00000040L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRT2_ON_MASK                       0x00000080L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRT2_ON                            0x00000080L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_PIX_WIDTH_MASK               0x00000f00L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_ICON_EN_MASK                 0x00008000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_ICON_EN                      0x00008000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_CUR_EN_MASK                  0x00010000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_CUR_EN                       0x00010000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_CUR_MODE_MASK                0x00700000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_DISPLAY_DIS_MASK             0x00800000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_DISPLAY_DIS                  0x00800000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_EN_MASK                      0x02000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_EN                           0x02000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B_MASK           0x04000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_DISP_REQ_EN_B                0x04000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_C_SYNC_EN_MASK               0x08000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_C_SYNC_EN                    0x08000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_HSYNC_DIS_MASK               0x10000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_HSYNC_DIS                    0x10000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_VSYNC_DIS_MASK               0x20000000L</span>
<span class="cp">#define CRTC2_GEN_CNTL__CRTC2_VSYNC_DIS                    0x20000000L</span></pre></div></td></tr>


<tr id="section-23"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-23">&#182;</a></div><p>AGP_CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define AGP_CNTL__MAX_IDLE_CLK_MASK                        0x000000ffL</span>
<span class="cp">#define AGP_CNTL__HOLD_RD_FIFO_MASK                        0x00000100L</span>
<span class="cp">#define AGP_CNTL__HOLD_RD_FIFO                             0x00000100L</span>
<span class="cp">#define AGP_CNTL__HOLD_RQ_FIFO_MASK                        0x00000200L</span>
<span class="cp">#define AGP_CNTL__HOLD_RQ_FIFO                             0x00000200L</span>
<span class="cp">#define AGP_CNTL__EN_2X_STBB_MASK                          0x00000400L</span>
<span class="cp">#define AGP_CNTL__EN_2X_STBB                               0x00000400L</span>
<span class="cp">#define AGP_CNTL__FORCE_FULL_SBA_MASK                      0x00000800L</span>
<span class="cp">#define AGP_CNTL__FORCE_FULL_SBA                           0x00000800L</span>
<span class="cp">#define AGP_CNTL__SBA_DIS_MASK                             0x00001000L</span>
<span class="cp">#define AGP_CNTL__SBA_DIS                                  0x00001000L</span>
<span class="cp">#define AGP_CNTL__AGP_REV_ID_MASK                          0x00002000L</span>
<span class="cp">#define AGP_CNTL__AGP_REV_ID                               0x00002000L</span>
<span class="cp">#define AGP_CNTL__REG_CRIPPLE_AGP4X_MASK                   0x00004000L</span>
<span class="cp">#define AGP_CNTL__REG_CRIPPLE_AGP4X                        0x00004000L</span>
<span class="cp">#define AGP_CNTL__REG_CRIPPLE_AGP2X4X_MASK                 0x00008000L</span>
<span class="cp">#define AGP_CNTL__REG_CRIPPLE_AGP2X4X                      0x00008000L</span>
<span class="cp">#define AGP_CNTL__FORCE_INT_VREF_MASK                      0x00010000L</span>
<span class="cp">#define AGP_CNTL__FORCE_INT_VREF                           0x00010000L</span>
<span class="cp">#define AGP_CNTL__PENDING_SLOTS_VAL_MASK                   0x00060000L</span>
<span class="cp">#define AGP_CNTL__PENDING_SLOTS_SEL_MASK                   0x00080000L</span>
<span class="cp">#define AGP_CNTL__PENDING_SLOTS_SEL                        0x00080000L</span>
<span class="cp">#define AGP_CNTL__EN_EXTENDED_AD_STB_2X_MASK               0x00100000L</span>
<span class="cp">#define AGP_CNTL__EN_EXTENDED_AD_STB_2X                    0x00100000L</span>
<span class="cp">#define AGP_CNTL__DIS_QUEUED_GNT_FIX_MASK                  0x00200000L</span>
<span class="cp">#define AGP_CNTL__DIS_QUEUED_GNT_FIX                       0x00200000L</span>
<span class="cp">#define AGP_CNTL__EN_RDATA2X4X_MULTIRESET_MASK             0x00400000L</span>
<span class="cp">#define AGP_CNTL__EN_RDATA2X4X_MULTIRESET                  0x00400000L</span>
<span class="cp">#define AGP_CNTL__EN_RBFCALM_MASK                          0x00800000L</span>
<span class="cp">#define AGP_CNTL__EN_RBFCALM                               0x00800000L</span>
<span class="cp">#define AGP_CNTL__FORCE_EXT_VREF_MASK                      0x01000000L</span>
<span class="cp">#define AGP_CNTL__FORCE_EXT_VREF                           0x01000000L</span>
<span class="cp">#define AGP_CNTL__DIS_RBF_MASK                             0x02000000L</span>
<span class="cp">#define AGP_CNTL__DIS_RBF                                  0x02000000L</span>
<span class="cp">#define AGP_CNTL__DELAY_FIRST_SBA_EN_MASK                  0x04000000L</span>
<span class="cp">#define AGP_CNTL__DELAY_FIRST_SBA_EN                       0x04000000L</span>
<span class="cp">#define AGP_CNTL__DELAY_FIRST_SBA_VAL_MASK                 0x38000000L</span>
<span class="cp">#define AGP_CNTL__AGP_MISC_MASK                            0xc0000000L</span></pre></div></td></tr>


<tr id="section-24"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-24">&#182;</a></div><p>AGP_CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	AGP_CNTL__MAX_IDLE_CLK__SHIFT                      0x00000000</span>
<span class="cp">#define	AGP_CNTL__HOLD_RD_FIFO__SHIFT                      0x00000008</span>
<span class="cp">#define	AGP_CNTL__HOLD_RQ_FIFO__SHIFT                      0x00000009</span>
<span class="cp">#define	AGP_CNTL__EN_2X_STBB__SHIFT                        0x0000000a</span>
<span class="cp">#define	AGP_CNTL__FORCE_FULL_SBA__SHIFT                    0x0000000b</span>
<span class="cp">#define	AGP_CNTL__SBA_DIS__SHIFT                           0x0000000c</span>
<span class="cp">#define	AGP_CNTL__AGP_REV_ID__SHIFT                        0x0000000d</span>
<span class="cp">#define	AGP_CNTL__REG_CRIPPLE_AGP4X__SHIFT                 0x0000000e</span>
<span class="cp">#define	AGP_CNTL__REG_CRIPPLE_AGP2X4X__SHIFT               0x0000000f</span>
<span class="cp">#define	AGP_CNTL__FORCE_INT_VREF__SHIFT                    0x00000010</span>
<span class="cp">#define	AGP_CNTL__PENDING_SLOTS_VAL__SHIFT                 0x00000011</span>
<span class="cp">#define	AGP_CNTL__PENDING_SLOTS_SEL__SHIFT                 0x00000013</span>
<span class="cp">#define	AGP_CNTL__EN_EXTENDED_AD_STB_2X__SHIFT             0x00000014</span>
<span class="cp">#define	AGP_CNTL__DIS_QUEUED_GNT_FIX__SHIFT                0x00000015</span>
<span class="cp">#define	AGP_CNTL__EN_RDATA2X4X_MULTIRESET__SHIFT           0x00000016</span>
<span class="cp">#define	AGP_CNTL__EN_RBFCALM__SHIFT                        0x00000017</span>
<span class="cp">#define	AGP_CNTL__FORCE_EXT_VREF__SHIFT                    0x00000018</span>
<span class="cp">#define	AGP_CNTL__DIS_RBF__SHIFT                           0x00000019</span>
<span class="cp">#define	AGP_CNTL__DELAY_FIRST_SBA_EN__SHIFT                0x0000001a</span>
<span class="cp">#define	AGP_CNTL__DELAY_FIRST_SBA_VAL__SHIFT               0x0000001b</span>
<span class="cp">#define	AGP_CNTL__AGP_MISC__SHIFT                          0x0000001e</span></pre></div></td></tr>


<tr id="section-25"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-25">&#182;</a></div><p>DISP<em>MISC</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH_PP_MASK            0x00000001L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH_PP                 0x00000001L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP_MASK          0x00000002L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_PP               0x00000002L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_OV0_PP_MASK             0x00000004L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_OV0_PP                  0x00000004L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK_MASK          0x00000010L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH_SCLK               0x00000010L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK_MASK        0x00000020L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_SUBPIC_SCLK             0x00000020L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK_MASK           0x00000040L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_OV0_SCLK                0x00000040L</span>
<span class="cp">#define DISP_MISC_CNTL__SYNC_STRENGTH_MASK                 0x00000300L</span>
<span class="cp">#define DISP_MISC_CNTL__SYNC_PAD_FLOP_EN_MASK              0x00000400L</span>
<span class="cp">#define DISP_MISC_CNTL__SYNC_PAD_FLOP_EN                   0x00000400L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP_MASK           0x00001000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_PP                0x00001000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK_MASK         0x00008000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_GRPH2_SCLK              0x00008000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_LVDS_MASK               0x00010000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_LVDS                    0x00010000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_TMDS_MASK               0x00020000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_TMDS                    0x00020000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS_MASK           0x00040000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_DIG_TMDS                0x00040000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_TV_MASK                 0x00080000L</span>
<span class="cp">#define DISP_MISC_CNTL__SOFT_RESET_TV                      0x00080000L</span>
<span class="cp">#define DISP_MISC_CNTL__PALETTE2_MEM_RD_MARGIN_MASK        0x00f00000L</span>
<span class="cp">#define DISP_MISC_CNTL__PALETTE_MEM_RD_MARGIN_MASK         0x0f000000L</span>
<span class="cp">#define DISP_MISC_CNTL__RMX_BUF_MEM_RD_MARGIN_MASK         0xf0000000L</span></pre></div></td></tr>


<tr id="section-26"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-26">&#182;</a></div><p>DISP<em>PWR</em>MAN</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN_MASK         0x00000001L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_PWR_MAN_D3_CRTC_EN              0x00000001L</span>
<span class="cp">#define DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN_MASK       0x00000010L</span>
<span class="cp">#define DISP_PWR_MAN__DISP2_PWR_MAN_D3_CRTC2_EN            0x00000010L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_PWR_MAN_DPMS_MASK               0x00000300L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_RST_MASK                     0x00010000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_RST                          0x00010000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_REG_RST_MASK                 0x00020000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_REG_RST                      0x00020000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_GRPH_RST_MASK                0x00040000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_GRPH_RST                     0x00040000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_SUBPIC_RST_MASK              0x00080000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_SUBPIC_RST                   0x00080000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_OV0_RST_MASK                 0x00100000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D3_OV0_RST                      0x00100000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D1D2_GRPH_RST_MASK              0x00200000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D1D2_GRPH_RST                   0x00200000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST_MASK            0x00400000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D1D2_SUBPIC_RST                 0x00400000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D1D2_OV0_RST_MASK               0x00800000L</span>
<span class="cp">#define DISP_PWR_MAN__DISP_D1D2_OV0_RST                    0x00800000L</span>
<span class="cp">#define DISP_PWR_MAN__DIG_TMDS_ENABLE_RST_MASK             0x01000000L</span>
<span class="cp">#define DISP_PWR_MAN__DIG_TMDS_ENABLE_RST                  0x01000000L</span>
<span class="cp">#define DISP_PWR_MAN__TV_ENABLE_RST_MASK                   0x02000000L</span>
<span class="cp">#define DISP_PWR_MAN__TV_ENABLE_RST                        0x02000000L</span>
<span class="cp">#define DISP_PWR_MAN__AUTO_PWRUP_EN_MASK                   0x04000000L</span>
<span class="cp">#define DISP_PWR_MAN__AUTO_PWRUP_EN                        0x04000000L</span></pre></div></td></tr>


<tr id="section-27"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-27">&#182;</a></div><p>MC<em>IND</em>INDEX</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MC_IND_INDEX__MC_IND_ADDR_MASK                     0x0000001fL</span>
<span class="cp">#define MC_IND_INDEX__MC_IND_WR_EN_MASK                    0x00000100L</span>
<span class="cp">#define MC_IND_INDEX__MC_IND_WR_EN                         0x00000100L</span></pre></div></td></tr>


<tr id="section-28"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-28">&#182;</a></div><p>MC<em>IND</em>DATA</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MC_IND_DATA__MC_IND_DATA_MASK                      0xffffffffL</span></pre></div></td></tr>


<tr id="section-29"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-29">&#182;</a></div><p>MC<em>CHP</em>IO<em>CNTL</em>A1</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA__SHIFT            0x00000000</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA__SHIFT             0x00000001</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA__SHIFT           0x00000002</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA__SHIFT           0x00000003</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA__SHIFT            0x00000004</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA__SHIFT             0x00000005</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA__SHIFT           0x00000006</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA__SHIFT           0x00000007</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA__SHIFT            0x00000008</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA__SHIFT          0x00000009</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA__SHIFT          0x0000000a</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_IO_MODEA__SHIFT             0x0000000c</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_REC_CKA__SHIFT              0x0000000e</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_REC_AA__SHIFT               0x00000010</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_REC_DQMA__SHIFT             0x00000012</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_REC_DQSA__SHIFT             0x00000014</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA__SHIFT          0x00000016</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA__SHIFT         0x00000017</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_SYNC_ENA__SHIFT             0x00000018</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_CLK_SELA__SHIFT             0x0000001a</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_CLK_INVA__SHIFT             0x0000001c</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A__SHIFT         0x0000001e</span>
<span class="cp">#define	MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A__SHIFT         0x0000001f</span></pre></div></td></tr>


<tr id="section-30"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-30">&#182;</a></div><p>MC<em>CHP</em>IO<em>CNTL</em>B1</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB__SHIFT            0x00000000</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB__SHIFT             0x00000001</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB__SHIFT           0x00000002</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB__SHIFT           0x00000003</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB__SHIFT            0x00000004</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB__SHIFT             0x00000005</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB__SHIFT           0x00000006</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB__SHIFT           0x00000007</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB__SHIFT            0x00000008</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB__SHIFT          0x00000009</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB__SHIFT          0x0000000a</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_IO_MODEB__SHIFT             0x0000000c</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_REC_CKB__SHIFT              0x0000000e</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_REC_AB__SHIFT               0x00000010</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_REC_DQMB__SHIFT             0x00000012</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_REC_DQSB__SHIFT             0x00000014</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB__SHIFT          0x00000016</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB__SHIFT         0x00000017</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_SYNC_ENB__SHIFT             0x00000018</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_CLK_SELB__SHIFT             0x0000001a</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_CLK_INVB__SHIFT             0x0000001c</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B__SHIFT         0x0000001e</span>
<span class="cp">#define	MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B__SHIFT         0x0000001f</span></pre></div></td></tr>


<tr id="section-31"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-31">&#182;</a></div><p>MC<em>CHP</em>IO<em>CNTL</em>A1</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA_MASK              0x00000001L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_CKA                   0x00000001L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA_MASK               0x00000002L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_AA                    0x00000002L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA_MASK             0x00000004L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQMA                  0x00000004L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA_MASK             0x00000008L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWN_DQSA                  0x00000008L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA_MASK              0x00000010L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_CKA                   0x00000010L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA_MASK               0x00000020L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_AA                    0x00000020L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA_MASK             0x00000040L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQMA                  0x00000040L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA_MASK             0x00000080L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SLEWP_DQSA                  0x00000080L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA_MASK              0x00000100L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_AA                   0x00000100L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA_MASK            0x00000200L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQMA                 0x00000200L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA_MASK            0x00000400L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_PREAMP_DQSA                 0x00000400L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_IO_MODEA_MASK               0x00003000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_REC_CKA_MASK                0x0000c000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_REC_AA_MASK                 0x00030000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_REC_DQMA_MASK               0x000c0000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_REC_DQSA_MASK               0x00300000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA_MASK            0x00400000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SYNC_PHASEA                 0x00400000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA_MASK           0x00800000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SYNC_CENTERA                0x00800000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_SYNC_ENA_MASK               0x03000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_CLK_SELA_MASK               0x0c000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_CLK_INVA_MASK               0x10000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_CLK_INVA                    0x10000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A_MASK           0x40000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_DATA_ENIMP_A                0x40000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A_MASK           0x80000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_A1__MEM_CNTL_ENIMP_A                0x80000000L</span></pre></div></td></tr>


<tr id="section-32"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-32">&#182;</a></div><p>MC<em>CHP</em>IO<em>CNTL</em>B1</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB_MASK              0x00000001L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_CKB                   0x00000001L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB_MASK               0x00000002L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_AB                    0x00000002L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB_MASK             0x00000004L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQMB                  0x00000004L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB_MASK             0x00000008L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWN_DQSB                  0x00000008L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB_MASK              0x00000010L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_CKB                   0x00000010L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB_MASK               0x00000020L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_AB                    0x00000020L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB_MASK             0x00000040L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQMB                  0x00000040L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB_MASK             0x00000080L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SLEWP_DQSB                  0x00000080L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB_MASK              0x00000100L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_AB                   0x00000100L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB_MASK            0x00000200L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQMB                 0x00000200L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB_MASK            0x00000400L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_PREAMP_DQSB                 0x00000400L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_IO_MODEB_MASK               0x00003000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_REC_CKB_MASK                0x0000c000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_REC_AB_MASK                 0x00030000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_REC_DQMB_MASK               0x000c0000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_REC_DQSB_MASK               0x00300000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB_MASK            0x00400000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SYNC_PHASEB                 0x00400000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB_MASK           0x00800000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SYNC_CENTERB                0x00800000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_SYNC_ENB_MASK               0x03000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_CLK_SELB_MASK               0x0c000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_CLK_INVB_MASK               0x10000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_CLK_INVB                    0x10000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B_MASK           0x40000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_DATA_ENIMP_B                0x40000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B_MASK           0x80000000L</span>
<span class="cp">#define MC_CHP_IO_CNTL_B1__MEM_CNTL_ENIMP_B                0x80000000L</span></pre></div></td></tr>


<tr id="section-33"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-33">&#182;</a></div><p>MEM<em>SDRAM</em>MODE_REG</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MEM_SDRAM_MODE_REG__MEM_MODE_REG_MASK              0x00007fffL</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_WR_LATENCY_MASK            0x000f0000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_CAS_LATENCY_MASK           0x00700000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY_MASK           0x00800000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY                0x00800000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_STR_LATENCY_MASK           0x01000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_STR_LATENCY                0x01000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD_MASK          0x02000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD               0x02000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA_MASK         0x04000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA              0x04000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR_MASK          0x08000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR               0x08000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE_MASK          0x10000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE               0x10000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_DDR_DLL_MASK               0x20000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_DDR_DLL                    0x20000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_CFG_TYPE_MASK              0x40000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_CFG_TYPE                   0x40000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET_MASK           0x80000000L</span>
<span class="cp">#define MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET                0x80000000L</span></pre></div></td></tr>


<tr id="section-34"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-34">&#182;</a></div><p>MEM<em>SDRAM</em>MODE_REG</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_MODE_REG__SHIFT            0x00000000</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_WR_LATENCY__SHIFT          0x00000010</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_CAS_LATENCY__SHIFT         0x00000014</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_CMD_LATENCY__SHIFT         0x00000017</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_STR_LATENCY__SHIFT         0x00000018</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_FALL_OUT_CMD__SHIFT        0x00000019</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_FALL_OUT_DATA__SHIFT       0x0000001a</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_FALL_OUT_STR__SHIFT        0x0000001b</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MC_INIT_COMPLETE__SHIFT        0x0000001c</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_DDR_DLL__SHIFT             0x0000001d</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_CFG_TYPE__SHIFT            0x0000001e</span>
<span class="cp">#define	MEM_SDRAM_MODE_REG__MEM_SDRAM_RESET__SHIFT         0x0000001f</span></pre></div></td></tr>


<tr id="section-35"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-35">&#182;</a></div><p>MEM<em>REFRESH</em>CNTL</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MEM_REFRESH_CNTL__MEM_REFRESH_RATE_MASK            0x000000ffL</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_REFRESH_DIS_MASK             0x00000100L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_REFRESH_DIS                  0x00000100L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_DYNAMIC_CKE_MASK             0x00000200L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_DYNAMIC_CKE                  0x00000200L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_TRFC_MASK                    0x0000f000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA0_ENABLE_MASK            0x00010000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA0_ENABLE                 0x00010000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA0b_ENABLE_MASK           0x00020000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA0b_ENABLE                0x00020000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA1_ENABLE_MASK            0x00040000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA1_ENABLE                 0x00040000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA1b_ENABLE_MASK           0x00080000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKA1b_ENABLE                0x00080000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKAFB_ENABLE_MASK           0x00100000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKAFB_ENABLE                0x00100000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__DLL_FB_SLCT_CKA_MASK             0x00c00000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB0_ENABLE_MASK            0x01000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB0_ENABLE                 0x01000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB0b_ENABLE_MASK           0x02000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB0b_ENABLE                0x02000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB1_ENABLE_MASK            0x04000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB1_ENABLE                 0x04000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB1b_ENABLE_MASK           0x08000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKB1b_ENABLE                0x08000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKBFB_ENABLE_MASK           0x10000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__MEM_CLKBFB_ENABLE                0x10000000L</span>
<span class="cp">#define MEM_REFRESH_CNTL__DLL_FB_SLCT_CKB_MASK             0xc0000000L</span></pre></div></td></tr>


<tr id="section-36"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-36">&#182;</a></div><p>MC_STATUS</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MC_STATUS__MEM_PWRUP_COMPL_A_MASK                  0x00000001L</span>
<span class="cp">#define MC_STATUS__MEM_PWRUP_COMPL_A                       0x00000001L</span>
<span class="cp">#define MC_STATUS__MEM_PWRUP_COMPL_B_MASK                  0x00000002L</span>
<span class="cp">#define MC_STATUS__MEM_PWRUP_COMPL_B                       0x00000002L</span>
<span class="cp">#define MC_STATUS__MC_IDLE_MASK                            0x00000004L</span>
<span class="cp">#define MC_STATUS__MC_IDLE                                 0x00000004L</span>
<span class="cp">#define MC_STATUS__IMP_N_VALUE_R_BACK_MASK                 0x00000078L</span>
<span class="cp">#define MC_STATUS__IMP_P_VALUE_R_BACK_MASK                 0x00000780L</span>
<span class="cp">#define MC_STATUS__TEST_OUT_R_BACK_MASK                    0x00000800L</span>
<span class="cp">#define MC_STATUS__TEST_OUT_R_BACK                         0x00000800L</span>
<span class="cp">#define MC_STATUS__DUMMY_OUT_R_BACK_MASK                   0x00001000L</span>
<span class="cp">#define MC_STATUS__DUMMY_OUT_R_BACK                        0x00001000L</span>
<span class="cp">#define MC_STATUS__IMP_N_VALUE_A_R_BACK_MASK               0x0001e000L</span>
<span class="cp">#define MC_STATUS__IMP_P_VALUE_A_R_BACK_MASK               0x001e0000L</span>
<span class="cp">#define MC_STATUS__IMP_N_VALUE_CK_R_BACK_MASK              0x01e00000L</span>
<span class="cp">#define MC_STATUS__IMP_P_VALUE_CK_R_BACK_MASK              0x1e000000L</span></pre></div></td></tr>


<tr id="section-37"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-37">&#182;</a></div><p>MDLL_CKO</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MDLL_CKO__MCKOA_SLEEP_MASK                         0x00000001L</span>
<span class="cp">#define MDLL_CKO__MCKOA_SLEEP                              0x00000001L</span>
<span class="cp">#define MDLL_CKO__MCKOA_RESET_MASK                         0x00000002L</span>
<span class="cp">#define MDLL_CKO__MCKOA_RESET                              0x00000002L</span>
<span class="cp">#define MDLL_CKO__MCKOA_RANGE_MASK                         0x0000000cL</span>
<span class="cp">#define MDLL_CKO__ERSTA_SOUTSEL_MASK                       0x00000030L</span>
<span class="cp">#define MDLL_CKO__MCKOA_FB_SEL_MASK                        0x000000c0L</span>
<span class="cp">#define MDLL_CKO__MCKOA_REF_SKEW_MASK                      0x00000700L</span>
<span class="cp">#define MDLL_CKO__MCKOA_FB_SKEW_MASK                       0x00007000L</span>
<span class="cp">#define MDLL_CKO__MCKOA_BP_SEL_MASK                        0x00008000L</span>
<span class="cp">#define MDLL_CKO__MCKOA_BP_SEL                             0x00008000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_SLEEP_MASK                         0x00010000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_SLEEP                              0x00010000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_RESET_MASK                         0x00020000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_RESET                              0x00020000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_RANGE_MASK                         0x000c0000L</span>
<span class="cp">#define MDLL_CKO__ERSTB_SOUTSEL_MASK                       0x00300000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_FB_SEL_MASK                        0x00c00000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_REF_SKEW_MASK                      0x07000000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_FB_SKEW_MASK                       0x70000000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_BP_SEL_MASK                        0x80000000L</span>
<span class="cp">#define MDLL_CKO__MCKOB_BP_SEL                             0x80000000L</span></pre></div></td></tr>


<tr id="section-38"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-38">&#182;</a></div><p>MDLL_RDCKA</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MDLL_RDCKA__MRDCKA0_SLEEP_MASK                     0x00000001L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_SLEEP                          0x00000001L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_RESET_MASK                     0x00000002L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_RESET                          0x00000002L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_RANGE_MASK                     0x0000000cL</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_REF_SEL_MASK                   0x00000030L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_FB_SEL_MASK                    0x000000c0L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_REF_SKEW_MASK                  0x00000700L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_SINSEL_MASK                    0x00000800L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_SINSEL                         0x00000800L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_FB_SKEW_MASK                   0x00007000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_BP_SEL_MASK                    0x00008000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA0_BP_SEL                         0x00008000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_SLEEP_MASK                     0x00010000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_SLEEP                          0x00010000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_RESET_MASK                     0x00020000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_RESET                          0x00020000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_RANGE_MASK                     0x000c0000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_REF_SEL_MASK                   0x00300000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_FB_SEL_MASK                    0x00c00000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_REF_SKEW_MASK                  0x07000000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_SINSEL_MASK                    0x08000000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_SINSEL                         0x08000000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_FB_SKEW_MASK                   0x70000000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_BP_SEL_MASK                    0x80000000L</span>
<span class="cp">#define MDLL_RDCKA__MRDCKA1_BP_SEL                         0x80000000L</span></pre></div></td></tr>


<tr id="section-39"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-39">&#182;</a></div><p>MDLL_RDCKB</p></td><td class="code"><div class="highlight"><pre><span class="cp">#define MDLL_RDCKB__MRDCKB0_SLEEP_MASK                     0x00000001L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_SLEEP                          0x00000001L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_RESET_MASK                     0x00000002L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_RESET                          0x00000002L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_RANGE_MASK                     0x0000000cL</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_REF_SEL_MASK                   0x00000030L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_FB_SEL_MASK                    0x000000c0L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_REF_SKEW_MASK                  0x00000700L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_SINSEL_MASK                    0x00000800L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_SINSEL                         0x00000800L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_FB_SKEW_MASK                   0x00007000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_BP_SEL_MASK                    0x00008000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB0_BP_SEL                         0x00008000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_SLEEP_MASK                     0x00010000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_SLEEP                          0x00010000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_RESET_MASK                     0x00020000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_RESET                          0x00020000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_RANGE_MASK                     0x000c0000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_REF_SEL_MASK                   0x00300000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_FB_SEL_MASK                    0x00c00000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_REF_SKEW_MASK                  0x07000000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_SINSEL_MASK                    0x08000000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_SINSEL                         0x08000000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_FB_SKEW_MASK                   0x70000000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_BP_SEL_MASK                    0x80000000L</span>
<span class="cp">#define MDLL_RDCKB__MRDCKB1_BP_SEL                         0x80000000L</span>

<span class="cp">#define MDLL_R300_RDCK__MRDCKA_SLEEP                       0x00000001L</span>
<span class="cp">#define MDLL_R300_RDCK__MRDCKA_RESET                       0x00000002L</span>
<span class="cp">#define MDLL_R300_RDCK__MRDCKB_SLEEP                       0x00000004L</span>
<span class="cp">#define MDLL_R300_RDCK__MRDCKB_RESET                       0x00000008L</span>
<span class="cp">#define MDLL_R300_RDCK__MRDCKC_SLEEP                       0x00000010L</span>
<span class="cp">#define MDLL_R300_RDCK__MRDCKC_RESET                       0x00000020L</span>
<span class="cp">#define MDLL_R300_RDCK__MRDCKD_SLEEP                       0x00000040L</span>
<span class="cp">#define MDLL_R300_RDCK__MRDCKD_RESET                       0x00000080L</span>

<span class="cp">#define pllCLK_PIN_CNTL                             0x0001</span>
<span class="cp">#define pllPPLL_CNTL                                0x0002</span>
<span class="cp">#define pllPPLL_REF_DIV                             0x0003</span>
<span class="cp">#define pllPPLL_DIV_0                               0x0004</span>
<span class="cp">#define pllPPLL_DIV_1                               0x0005</span>
<span class="cp">#define pllPPLL_DIV_2                               0x0006</span>
<span class="cp">#define pllPPLL_DIV_3                               0x0007</span>
<span class="cp">#define pllVCLK_ECP_CNTL                            0x0008</span>
<span class="cp">#define pllHTOTAL_CNTL                              0x0009</span>
<span class="cp">#define pllM_SPLL_REF_FB_DIV                        0x000A</span>
<span class="cp">#define pllAGP_PLL_CNTL                             0x000B</span>
<span class="cp">#define pllSPLL_CNTL                                0x000C</span>
<span class="cp">#define pllSCLK_CNTL                                0x000D</span>
<span class="cp">#define pllMPLL_CNTL                                0x000E</span>
<span class="cp">#define pllMDLL_CKO                                 0x000F</span>
<span class="cp">#define pllMDLL_RDCKA                               0x0010</span>
<span class="cp">#define pllMDLL_RDCKB                               0x0011</span>
<span class="cp">#define pllMCLK_CNTL                                0x0012</span>
<span class="cp">#define pllPLL_TEST_CNTL                            0x0013</span>
<span class="cp">#define pllCLK_PWRMGT_CNTL                          0x0014</span>
<span class="cp">#define pllPLL_PWRMGT_CNTL                          0x0015</span>
<span class="cp">#define pllCG_TEST_MACRO_RW_WRITE                   0x0016</span>
<span class="cp">#define pllCG_TEST_MACRO_RW_READ                    0x0017</span>
<span class="cp">#define pllCG_TEST_MACRO_RW_DATA                    0x0018</span>
<span class="cp">#define pllCG_TEST_MACRO_RW_CNTL                    0x0019</span>
<span class="cp">#define pllDISP_TEST_MACRO_RW_WRITE                 0x001A</span>
<span class="cp">#define pllDISP_TEST_MACRO_RW_READ                  0x001B</span>
<span class="cp">#define pllDISP_TEST_MACRO_RW_DATA                  0x001C</span>
<span class="cp">#define pllDISP_TEST_MACRO_RW_CNTL                  0x001D</span>
<span class="cp">#define pllSCLK_CNTL2                               0x001E</span>
<span class="cp">#define pllMCLK_MISC                                0x001F</span>
<span class="cp">#define pllTV_PLL_FINE_CNTL                         0x0020</span>
<span class="cp">#define pllTV_PLL_CNTL                              0x0021</span>
<span class="cp">#define pllTV_PLL_CNTL1                             0x0022</span>
<span class="cp">#define pllTV_DTO_INCREMENTS                        0x0023</span>
<span class="cp">#define pllSPLL_AUX_CNTL                            0x0024</span>
<span class="cp">#define pllMPLL_AUX_CNTL                            0x0025</span>
<span class="cp">#define pllP2PLL_CNTL                               0x002A</span>
<span class="cp">#define pllP2PLL_REF_DIV                            0x002B</span>
<span class="cp">#define pllP2PLL_DIV_0                              0x002C</span>
<span class="cp">#define pllPIXCLKS_CNTL                             0x002D</span>
<span class="cp">#define pllHTOTAL2_CNTL                             0x002E</span>
<span class="cp">#define pllSSPLL_CNTL                               0x0030</span>
<span class="cp">#define pllSSPLL_REF_DIV                            0x0031</span>
<span class="cp">#define pllSSPLL_DIV_0                              0x0032</span>
<span class="cp">#define pllSS_INT_CNTL                              0x0033</span>
<span class="cp">#define pllSS_TST_CNTL                              0x0034</span>
<span class="cp">#define pllSCLK_MORE_CNTL                           0x0035</span>

<span class="cp">#define ixMC_PERF_CNTL                             0x0000</span>
<span class="cp">#define ixMC_PERF_SEL                              0x0001</span>
<span class="cp">#define ixMC_PERF_REGION_0                         0x0002</span>
<span class="cp">#define ixMC_PERF_REGION_1                         0x0003</span>
<span class="cp">#define ixMC_PERF_COUNT_0                          0x0004</span>
<span class="cp">#define ixMC_PERF_COUNT_1                          0x0005</span>
<span class="cp">#define ixMC_PERF_COUNT_2                          0x0006</span>
<span class="cp">#define ixMC_PERF_COUNT_3                          0x0007</span>
<span class="cp">#define ixMC_PERF_COUNT_MEMCH_A                    0x0008</span>
<span class="cp">#define ixMC_PERF_COUNT_MEMCH_B                    0x0009</span>
<span class="cp">#define ixMC_IMP_CNTL                              0x000A</span>
<span class="cp">#define ixMC_CHP_IO_CNTL_A0                        0x000B</span>
<span class="cp">#define ixMC_CHP_IO_CNTL_A1                        0x000C</span>
<span class="cp">#define ixMC_CHP_IO_CNTL_B0                        0x000D</span>
<span class="cp">#define ixMC_CHP_IO_CNTL_B1                        0x000E</span>
<span class="cp">#define ixMC_IMP_CNTL_0                            0x000F</span>
<span class="cp">#define ixTC_MISMATCH_1                            0x0010</span>
<span class="cp">#define ixTC_MISMATCH_2                            0x0011</span>
<span class="cp">#define ixMC_BIST_CTRL                             0x0012</span>
<span class="cp">#define ixREG_COLLAR_WRITE                         0x0013</span>
<span class="cp">#define ixREG_COLLAR_READ                          0x0014</span>
<span class="cp">#define ixR300_MC_IMP_CNTL                         0x0018</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_A0                   0x0019</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_A1                   0x001a</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_B0                   0x001b</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_B1                   0x001c</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_C0                   0x001d</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_C1                   0x001e</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_D0                   0x001f</span>
<span class="cp">#define ixR300_MC_CHP_IO_CNTL_D1                   0x0020</span>
<span class="cp">#define ixR300_MC_IMP_CNTL_0                       0x0021</span>
<span class="cp">#define ixR300_MC_ELPIDA_CNTL                      0x0022</span>
<span class="cp">#define ixR300_MC_CHP_IO_OE_CNTL_CD                0x0023</span>
<span class="cp">#define ixR300_MC_READ_CNTL_CD                     0x0024</span>
<span class="cp">#define ixR300_MC_MC_INIT_WR_LAT_TIMER             0x0025</span>
<span class="cp">#define ixR300_MC_DEBUG_CNTL                       0x0026</span>
<span class="cp">#define ixR300_MC_BIST_CNTL_0                      0x0028</span>
<span class="cp">#define ixR300_MC_BIST_CNTL_1                      0x0029</span>
<span class="cp">#define ixR300_MC_BIST_CNTL_2                      0x002a</span>
<span class="cp">#define ixR300_MC_BIST_CNTL_3                      0x002b</span>
<span class="cp">#define ixR300_MC_BIST_CNTL_4                      0x002c</span>
<span class="cp">#define ixR300_MC_BIST_CNTL_5                      0x002d</span>
<span class="cp">#define ixR300_MC_IMP_STATUS                       0x002e</span>
<span class="cp">#define ixR300_MC_DLL_CNTL                         0x002f</span>
<span class="cp">#define NB_TOM                                     0x15C</span>


<span class="cp">#endif	</span><span class="cm">/* _RADEON_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
