;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-129
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMP @13, #200
	JMZ 0, 0
	SUB @-121, 906
	SLT 20, @12
	ADD #270, <1
	SUB -207, <-129
	SUB -207, <-129
	SUB 0, 1
	ADD #270, <1
	ADD #270, <1
	SUB 1, @-1
	JMZ 210, 60
	SUB 0, 0
	SLT 20, @12
	SPL 0, <402
	SPL <-127, 100
	SUB 0, 0
	SUB 0, 0
	SUB -69, 5
	SUB -69, 5
	SPL @72, #290
	SPL @72, #290
	SPL 0, <402
	CMP -207, <-129
	SPL 0, <402
	ADD 30, 9
	SUB -207, <-129
	ADD 30, 9
	SUB #0, -40
	SPL -207, @-129
	DAT #-127, #100
	SUB -207, <-129
	CMP 0, 0
	SPL <-127, 100
	SUB -207, <-129
	SLT 20, @-12
	SPL <-127, 100
	SPL 0, <402
	ADD #775, <11
	SUB 12, @690
	SPL 0, <402
	SUB #690, 59
	SPL 0, <402
	CMP -207, <-129
	CMP -207, <-129
	SUB 0, 0
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @13, #200
	JMZ 0, 0
	SUB @-121, 906
	SLT 20, @12
	SLT 20, @12
	JMP -61, @-720
