# This is a Makefile for a project.

# Define variables
CC = gcc
CFLAGS = -Wall -g

# Define phony targets
.PHONY: all clean

# Make the target 'all' the default
all: program

# Create an executable 'program' with all the object files
program: main.o helper.o
	$(CC) $(CFLAGS) main.o helper.o -o program

# Create 'main.o' by compiling 'main.c'
# The '@' symbol suppresses the echoing of the command
main.o: main.c
	@$(CC) $(CFLAGS) -c main.c -o main.o

# Create 'helper.o' by compiling 'helper.c'
helper.o: helper.c
	@$(CC) $(CFLAGS) -c helper.c -o helper.o

# Clean up all generated files
clean:
	rm -f *.o program