//design
module updown_counter(input clk,rst,up_down,output reg [3:0]count);
always @(posedge clk or posedge rst)begin
if (rst)
count <= 4'd0;
else if(up_down)
count <= count+1;
else
count <= count-1;
end
endmodule
