Coverage Report by instance with details

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                        104     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        104     				Result_Real = IN0_Real + IN1_Real;
    38              1                        104     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        210        99       111    47.14%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[9-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[9-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[9]           0           0        0.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                  OUT_Real_Comb[9]           0           0        0.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-1]           0           0        0.00 
                                     Result_Img[0]           1           1      100.00 
                                 Result_Real[12-9]           0           0        0.00 
                                  Result_Real[8-0]           1           1      100.00 

Total Node Count     =        105 
Toggled Node Count   =         49 
Untoggled Node Count =         56 

Toggle Coverage      =      47.14% (99 of 210 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       105     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        103     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        103     	always @(*) begin
    39              1                        103     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        103     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        103     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        103     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        103     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        103     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        103     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        103     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        105     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        103     			OUT_Real <= OUT_Real_Comb;
    56              1                        103     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424        93       331    21.93%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[8-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[8-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[8]           0           0        0.00 
                                     OUT_Real[7-0]           1           1      100.00 
                                  OUT_Real_Comb[8]           0           0        0.00 
                                OUT_Real_Comb[7-0]           1           1      100.00 
                          Product_Img_Final[21-11]           0           0        0.00 
                             Product_Img_Final[10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                          Product_Img_Part_1[21-0]           0           0        0.00 
                         Product_Img_Part_2[21-11]           0           0        0.00 
                            Product_Img_Part_2[10]           1           1      100.00 
                           Product_Img_Part_2[9-0]           0           0        0.00 
                         Product_Real_Final[21-18]           0           0        0.00 
                         Product_Real_Final[17-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                        Product_Real_Part_1[21-18]           0           0        0.00 
                        Product_Real_Part_1[17-10]           1           1      100.00 
                          Product_Real_Part_1[9-0]           0           0        0.00 
                         Product_Real_Part_2[21-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        212 
Toggled Node Count   =         46 
Untoggled Node Count =        166 

Toggle Coverage      =      21.93% (93 of 424 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        104     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        104     				Result_Real = IN0_Real - IN1_Real;
    42              1                        104     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       163        39    80.69%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         81 
Untoggled Node Count =         20 

Toggle Coverage      =      80.69% (163 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        240       113       127    47.08%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                  Multi_OUT_Img[0]           1           1      100.00 
                                Multi_OUT_Img[1-8]           0           0        0.00 
                               Multi_OUT_Real[0-7]           1           1      100.00 
                                 Multi_OUT_Real[8]           0           0        0.00 
                                     OUT0_Img[9-1]           0           0        0.00 
                                       OUT0_Img[0]           1           1      100.00 
                                      OUT0_Real[9]           0           0        0.00 
                                    OUT0_Real[8-0]           1           1      100.00 
                                     OUT1_Img[8-0]           1           1      100.00 
                                    OUT1_Real[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        120 
Toggled Node Count   =         56 
Untoggled Node Count =         64 

Toggle Coverage      =      47.08% (113 of 240 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                        104     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        104     				Result_Real = IN0_Real + IN1_Real;
    38              1                        104     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        210        99       111    47.14%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[9-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[9-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[9]           0           0        0.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                  OUT_Real_Comb[9]           0           0        0.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-1]           0           0        0.00 
                                     Result_Img[0]           1           1      100.00 
                                 Result_Real[12-9]           0           0        0.00 
                                  Result_Real[8-0]           1           1      100.00 

Total Node Count     =        105 
Toggled Node Count   =         49 
Untoggled Node Count =         56 

Toggle Coverage      =      47.14% (99 of 210 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       105     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        103     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        103     	always @(*) begin
    39              1                        103     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        103     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        103     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        103     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        103     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        103     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        103     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        103     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        105     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        103     			OUT_Real <= OUT_Real_Comb;
    56              1                        103     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424        93       331    21.93%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[8-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[8-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[8]           0           0        0.00 
                                     OUT_Real[7-0]           1           1      100.00 
                                  OUT_Real_Comb[8]           0           0        0.00 
                                OUT_Real_Comb[7-0]           1           1      100.00 
                          Product_Img_Final[21-11]           0           0        0.00 
                             Product_Img_Final[10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                          Product_Img_Part_1[21-0]           0           0        0.00 
                         Product_Img_Part_2[21-11]           0           0        0.00 
                            Product_Img_Part_2[10]           1           1      100.00 
                           Product_Img_Part_2[9-0]           0           0        0.00 
                         Product_Real_Final[21-18]           0           0        0.00 
                         Product_Real_Final[17-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                        Product_Real_Part_1[21-18]           0           0        0.00 
                        Product_Real_Part_1[17-10]           1           1      100.00 
                          Product_Real_Part_1[9-0]           0           0        0.00 
                         Product_Real_Part_2[21-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        212 
Toggled Node Count   =         46 
Untoggled Node Count =        166 

Toggle Coverage      =      21.93% (93 of 424 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        104     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        104     				Result_Real = IN0_Real - IN1_Real;
    42              1                        104     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       163        39    80.69%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         81 
Untoggled Node Count =         20 

Toggle Coverage      =      80.69% (163 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        240       113       127    47.08%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                  Multi_OUT_Img[0]           1           1      100.00 
                                Multi_OUT_Img[1-8]           0           0        0.00 
                               Multi_OUT_Real[0-7]           1           1      100.00 
                                 Multi_OUT_Real[8]           0           0        0.00 
                                     OUT0_Img[9-1]           0           0        0.00 
                                       OUT0_Img[0]           1           1      100.00 
                                      OUT0_Real[9]           0           0        0.00 
                                    OUT0_Real[8-0]           1           1      100.00 
                                     OUT1_Img[8-0]           1           1      100.00 
                                    OUT1_Real[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        120 
Toggled Node Count   =         56 
Untoggled Node Count =         64 

Toggle Coverage      =      47.08% (113 of 240 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                        104     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        104     				Result_Real = IN0_Real + IN1_Real;
    38              1                        104     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        210        99       111    47.14%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[9-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[9-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[9]           0           0        0.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                  OUT_Real_Comb[9]           0           0        0.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-1]           0           0        0.00 
                                     Result_Img[0]           1           1      100.00 
                                 Result_Real[12-9]           0           0        0.00 
                                  Result_Real[8-0]           1           1      100.00 

Total Node Count     =        105 
Toggled Node Count   =         49 
Untoggled Node Count =         56 

Toggle Coverage      =      47.14% (99 of 210 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       105     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        103     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        103     	always @(*) begin
    39              1                        103     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        103     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        103     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        103     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        103     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        103     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        103     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        103     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        105     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        103     			OUT_Real <= OUT_Real_Comb;
    56              1                        103     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424        93       331    21.93%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[8-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[8-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[8]           0           0        0.00 
                                     OUT_Real[7-0]           1           1      100.00 
                                  OUT_Real_Comb[8]           0           0        0.00 
                                OUT_Real_Comb[7-0]           1           1      100.00 
                          Product_Img_Final[21-11]           0           0        0.00 
                             Product_Img_Final[10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                          Product_Img_Part_1[21-0]           0           0        0.00 
                         Product_Img_Part_2[21-11]           0           0        0.00 
                            Product_Img_Part_2[10]           1           1      100.00 
                           Product_Img_Part_2[9-0]           0           0        0.00 
                         Product_Real_Final[21-18]           0           0        0.00 
                         Product_Real_Final[17-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                        Product_Real_Part_1[21-18]           0           0        0.00 
                        Product_Real_Part_1[17-10]           1           1      100.00 
                          Product_Real_Part_1[9-0]           0           0        0.00 
                         Product_Real_Part_2[21-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        212 
Toggled Node Count   =         46 
Untoggled Node Count =        166 

Toggle Coverage      =      21.93% (93 of 424 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        104     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        104     				Result_Real = IN0_Real - IN1_Real;
    42              1                        104     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       163        39    80.69%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         81 
Untoggled Node Count =         20 

Toggle Coverage      =      80.69% (163 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        240       113       127    47.08%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                  Multi_OUT_Img[0]           1           1      100.00 
                                Multi_OUT_Img[1-8]           0           0        0.00 
                               Multi_OUT_Real[0-7]           1           1      100.00 
                                 Multi_OUT_Real[8]           0           0        0.00 
                                     OUT0_Img[9-1]           0           0        0.00 
                                       OUT0_Img[0]           1           1      100.00 
                                      OUT0_Real[9]           0           0        0.00 
                                    OUT0_Real[8-0]           1           1      100.00 
                                     OUT1_Img[8-0]           1           1      100.00 
                                    OUT1_Real[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        120 
Toggled Node Count   =         56 
Untoggled Node Count =         64 

Toggle Coverage      =      47.08% (113 of 240 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                        104     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        104     				Result_Real = IN0_Real + IN1_Real;
    38              1                        104     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        210        99       111    47.14%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[9-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[9-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[9]           0           0        0.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                  OUT_Real_Comb[9]           0           0        0.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-1]           0           0        0.00 
                                     Result_Img[0]           1           1      100.00 
                                 Result_Real[12-9]           0           0        0.00 
                                  Result_Real[8-0]           1           1      100.00 

Total Node Count     =        105 
Toggled Node Count   =         49 
Untoggled Node Count =         56 

Toggle Coverage      =      47.14% (99 of 210 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       105     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        103     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        102     	always @(*) begin
    39              1                        102     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        102     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        102     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        102     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        102     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        102     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        102     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        102     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        105     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        103     			OUT_Real <= OUT_Real_Comb;
    56              1                        103     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424        93       331    21.93%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[8-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[8-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[8]           0           0        0.00 
                                     OUT_Real[7-0]           1           1      100.00 
                                  OUT_Real_Comb[8]           0           0        0.00 
                                OUT_Real_Comb[7-0]           1           1      100.00 
                          Product_Img_Final[21-11]           0           0        0.00 
                             Product_Img_Final[10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                          Product_Img_Part_1[21-0]           0           0        0.00 
                         Product_Img_Part_2[21-11]           0           0        0.00 
                            Product_Img_Part_2[10]           1           1      100.00 
                           Product_Img_Part_2[9-0]           0           0        0.00 
                         Product_Real_Final[21-18]           0           0        0.00 
                         Product_Real_Final[17-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                        Product_Real_Part_1[21-18]           0           0        0.00 
                        Product_Real_Part_1[17-10]           1           1      100.00 
                          Product_Real_Part_1[9-0]           0           0        0.00 
                         Product_Real_Part_2[21-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        212 
Toggled Node Count   =         46 
Untoggled Node Count =        166 

Toggle Coverage      =      21.93% (93 of 424 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       104     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        104     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       106     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        104     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        104     				Result_Real = IN0_Real - IN1_Real;
    42              1                        104     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        104     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        104     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        106     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        104     			OUT_Real <= OUT_Real_Comb;
    60              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       163        39    80.69%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         81 
Untoggled Node Count =         20 

Toggle Coverage      =      80.69% (163 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        240       113       127    47.08%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage/MAC_3 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-8]           0           0        0.00 
                                     IN0_Real[0-7]           1           1      100.00 
                                       IN0_Real[8]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-8]           0           0        0.00 
                                     IN1_Real[0-7]           1           1      100.00 
                                       IN1_Real[8]           0           0        0.00 
                                  Multi_OUT_Img[0]           1           1      100.00 
                                Multi_OUT_Img[1-8]           0           0        0.00 
                               Multi_OUT_Real[0-7]           1           1      100.00 
                                 Multi_OUT_Real[8]           0           0        0.00 
                                     OUT0_Img[9-1]           0           0        0.00 
                                       OUT0_Img[0]           1           1      100.00 
                                      OUT0_Real[9]           0           0        0.00 
                                    OUT0_Real[8-0]           1           1      100.00 
                                     OUT1_Img[8-0]           1           1      100.00 
                                    OUT1_Real[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        120 
Toggled Node Count   =         56 
Untoggled Node Count =         64 

Toggle Coverage      =      47.08% (113 of 240 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage
=== Design Unit: work.Single_Stage_FFT_8_2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        612       371       241    60.62%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/First_Stage --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                       IN00_Img[0]           1           1      100.00 
                                     IN00_Img[1-8]           0           0        0.00 
                                    IN00_Real[0-7]           1           1      100.00 
                                      IN00_Real[8]           0           0        0.00 
                                       IN01_Img[0]           1           1      100.00 
                                     IN01_Img[1-8]           0           0        0.00 
                                    IN01_Real[0-7]           1           1      100.00 
                                      IN01_Real[8]           0           0        0.00 
                                       IN10_Img[0]           1           1      100.00 
                                     IN10_Img[1-8]           0           0        0.00 
                                    IN10_Real[0-7]           1           1      100.00 
                                      IN10_Real[8]           0           0        0.00 
                                       IN11_Img[0]           1           1      100.00 
                                     IN11_Img[1-8]           0           0        0.00 
                                    IN11_Real[0-7]           1           1      100.00 
                                      IN11_Real[8]           0           0        0.00 
                                       IN20_Img[0]           1           1      100.00 
                                     IN20_Img[1-8]           0           0        0.00 
                                    IN20_Real[0-7]           1           1      100.00 
                                      IN20_Real[8]           0           0        0.00 
                                       IN21_Img[0]           1           1      100.00 
                                     IN21_Img[1-8]           0           0        0.00 
                                    IN21_Real[0-7]           1           1      100.00 
                                      IN21_Real[8]           0           0        0.00 
                                       IN30_Img[0]           1           1      100.00 
                                     IN30_Img[1-8]           0           0        0.00 
                                    IN30_Real[0-7]           1           1      100.00 
                                      IN30_Real[8]           0           0        0.00 
                                       IN31_Img[0]           1           1      100.00 
                                     IN31_Img[1-8]           0           0        0.00 
                                    IN31_Real[0-7]           1           1      100.00 
                                      IN31_Real[8]           0           0        0.00 
                                      OUT00_Img[0]           1           1      100.00 
                                    OUT00_Img[1-9]           0           0        0.00 
                                   OUT00_Real[0-8]           1           1      100.00 
                                     OUT00_Real[9]           0           0        0.00 
                                    OUT01_Img[0-8]           1           1      100.00 
                                   OUT01_Real[0-8]           1           1      100.00 
                                      OUT10_Img[0]           1           1      100.00 
                                    OUT10_Img[1-9]           0           0        0.00 
                                   OUT10_Real[0-8]           1           1      100.00 
                                     OUT10_Real[9]           0           0        0.00 
                                    OUT11_Img[0-8]           1           1      100.00 
                                   OUT11_Real[0-8]           1           1      100.00 
                                      OUT20_Img[0]           1           1      100.00 
                                    OUT20_Img[1-9]           0           0        0.00 
                                   OUT20_Real[0-8]           1           1      100.00 
                                     OUT20_Real[9]           0           0        0.00 
                                    OUT21_Img[0-8]           1           1      100.00 
                                   OUT21_Real[0-8]           1           1      100.00 
                                      OUT30_Img[0]           1           1      100.00 
                                    OUT30_Img[1-9]           0           0        0.00 
                                   OUT30_Real[0-8]           1           1      100.00 
                                     OUT30_Real[9]           0           0        0.00 
                                    OUT31_Img[0-8]           1           1      100.00 
                                   OUT31_Real[0-8]           1           1      100.00 
                                               RST           1           0       50.00 
                                   W8_0_Index[0-1]           0           0        0.00 
                                   W8_1_Index[0-1]           0           0        0.00 
                                   W8_2_Index[0-1]           0           0        0.00 
                                   W8_3_Index[0-1]           0           0        0.00 

Total Node Count     =        306 
Toggled Node Count   =        185 
Untoggled Node Count =        121 

Toggle Coverage      =      60.62% (371 of 612 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                        105     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        105     				Result_Real = IN0_Real + IN1_Real;
    38              1                        105     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        226       115       111    50.88%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-9]           0           0        0.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                       IN1_Real[9]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[10-2]           0           0        0.00 
                                      OUT_Img[1-0]           1           1      100.00 
                                OUT_Img_Comb[10-2]           0           0        0.00 
                                 OUT_Img_Comb[1-0]           1           1      100.00 
                                      OUT_Real[10]           0           0        0.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                 OUT_Real_Comb[10]           0           0        0.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-2]           0           0        0.00 
                                   Result_Img[1-0]           1           1      100.00 
                                Result_Real[12-10]           0           0        0.00 
                                  Result_Real[9-0]           1           1      100.00 

Total Node Count     =        113 
Toggled Node Count   =         57 
Untoggled Node Count =         56 

Toggle Coverage      =      50.88% (115 of 226 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       106     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        103     	always @(*) begin
    39              1                        103     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        103     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        103     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        103     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        103     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        103     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        103     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        103     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        106     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        104     			OUT_Real <= OUT_Real_Comb;
    56              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        448       103       345    22.99%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[9-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[9-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[9]           0           0        0.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                  OUT_Real_Comb[9]           0           0        0.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                          Product_Img_Final[22-11]           0           0        0.00 
                             Product_Img_Final[10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                          Product_Img_Part_1[22-0]           0           0        0.00 
                         Product_Img_Part_2[22-11]           0           0        0.00 
                            Product_Img_Part_2[10]           1           1      100.00 
                           Product_Img_Part_2[9-0]           0           0        0.00 
                         Product_Real_Final[22-19]           0           0        0.00 
                         Product_Real_Final[18-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                        Product_Real_Part_1[22-19]           0           0        0.00 
                        Product_Real_Part_1[18-10]           1           1      100.00 
                          Product_Real_Part_1[9-0]           0           0        0.00 
                         Product_Real_Part_2[22-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        224 
Toggled Node Count   =         51 
Untoggled Node Count =        173 

Toggle Coverage      =      22.99% (103 of 448 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        105     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        105     				Result_Real = IN0_Real - IN1_Real;
    42              1                        105     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        218       175        43    80.27%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-9]           0           0        0.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                       IN1_Real[9]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[9-0]           1           1      100.00 
                                 OUT_Img_Comb[9-0]           1           1      100.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        109 
Toggled Node Count   =         87 
Untoggled Node Count =         22 

Toggle Coverage      =      80.27% (175 of 218 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        260       127       133    48.84%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-9]           0           0        0.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                       IN1_Real[9]           0           0        0.00 
                                  Multi_OUT_Img[0]           1           1      100.00 
                                Multi_OUT_Img[1-9]           0           0        0.00 
                               Multi_OUT_Real[0-8]           1           1      100.00 
                                 Multi_OUT_Real[9]           0           0        0.00 
                                    OUT0_Img[10-2]           0           0        0.00 
                                     OUT0_Img[1-0]           1           1      100.00 
                                     OUT0_Real[10]           0           0        0.00 
                                    OUT0_Real[9-0]           1           1      100.00 
                                     OUT1_Img[9-0]           1           1      100.00 
                                    OUT1_Real[9-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        130 
Toggled Node Count   =         63 
Untoggled Node Count =         67 

Toggle Coverage      =      48.84% (127 of 260 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                        105     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        105     				Result_Real = IN0_Real + IN1_Real;
    38              1                        105     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       199         3    98.51%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         99 
Untoggled Node Count =          2 

Toggle Coverage      =      98.51% (199 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       106     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        103     	always @(*) begin
    39              1                        103     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        103     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        103     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        103     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        103     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        103     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        103     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        103     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        106     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        104     			OUT_Real <= OUT_Real_Comb;
    56              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       207       217    48.82%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                          Product_Img_Final[21-10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                         Product_Img_Part_1[21-10]           1           1      100.00 
                           Product_Img_Part_1[9-0]           0           0        0.00 
                          Product_Img_Part_2[21-0]           0           0        0.00 
                         Product_Real_Final[21-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                         Product_Real_Part_1[21-0]           0           0        0.00 
                        Product_Real_Part_2[21-10]           1           1      100.00 
                          Product_Real_Part_2[9-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        212 
Toggled Node Count   =        103 
Untoggled Node Count =        109 

Toggle Coverage      =      48.82% (207 of 424 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        105     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        105     				Result_Real = IN0_Real - IN1_Real;
    42              1                        105     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       199         3    98.51%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         99 
Untoggled Node Count =          2 

Toggle Coverage      =      98.51% (199 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        236       183        53    77.54%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                Multi_OUT_Img[0-8]           1           1      100.00 
                               Multi_OUT_Real[0-8]           1           1      100.00 
                                     OUT0_Img[8-0]           1           1      100.00 
                                    OUT0_Real[8-0]           1           1      100.00 
                                     OUT1_Img[8-0]           1           1      100.00 
                                    OUT1_Real[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        118 
Toggled Node Count   =         91 
Untoggled Node Count =         27 

Toggle Coverage      =      77.54% (183 of 236 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                        105     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        105     				Result_Real = IN0_Real + IN1_Real;
    38              1                        105     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        226       115       111    50.88%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-9]           0           0        0.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                       IN1_Real[9]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[10-2]           0           0        0.00 
                                      OUT_Img[1-0]           1           1      100.00 
                                OUT_Img_Comb[10-2]           0           0        0.00 
                                 OUT_Img_Comb[1-0]           1           1      100.00 
                                      OUT_Real[10]           0           0        0.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                 OUT_Real_Comb[10]           0           0        0.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-2]           0           0        0.00 
                                   Result_Img[1-0]           1           1      100.00 
                                Result_Real[12-10]           0           0        0.00 
                                  Result_Real[9-0]           1           1      100.00 

Total Node Count     =        113 
Toggled Node Count   =         57 
Untoggled Node Count =         56 

Toggle Coverage      =      50.88% (115 of 226 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       106     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        104     	always @(*) begin
    39              1                        104     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        104     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        104     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        104     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        104     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        104     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        104     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        104     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        106     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        104     			OUT_Real <= OUT_Real_Comb;
    56              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        448       103       345    22.99%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[9-1]           0           0        0.00 
                                        OUT_Img[0]           1           1      100.00 
                                 OUT_Img_Comb[9-1]           0           0        0.00 
                                   OUT_Img_Comb[0]           1           1      100.00 
                                       OUT_Real[9]           0           0        0.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                  OUT_Real_Comb[9]           0           0        0.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                          Product_Img_Final[22-11]           0           0        0.00 
                             Product_Img_Final[10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                          Product_Img_Part_1[22-0]           0           0        0.00 
                         Product_Img_Part_2[22-11]           0           0        0.00 
                            Product_Img_Part_2[10]           1           1      100.00 
                           Product_Img_Part_2[9-0]           0           0        0.00 
                         Product_Real_Final[22-19]           0           0        0.00 
                         Product_Real_Final[18-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                        Product_Real_Part_1[22-19]           0           0        0.00 
                        Product_Real_Part_1[18-10]           1           1      100.00 
                          Product_Real_Part_1[9-0]           0           0        0.00 
                         Product_Real_Part_2[22-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        224 
Toggled Node Count   =         51 
Untoggled Node Count =        173 

Toggle Coverage      =      22.99% (103 of 448 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        105     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        105     				Result_Real = IN0_Real - IN1_Real;
    42              1                        105     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        218       175        43    80.27%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-9]           0           0        0.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                       IN1_Real[9]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[9-0]           1           1      100.00 
                                 OUT_Img_Comb[9-0]           1           1      100.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        109 
Toggled Node Count   =         87 
Untoggled Node Count =         22 

Toggle Coverage      =      80.27% (175 of 218 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        260       127       133    48.84%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                        IN0_Img[0]           1           1      100.00 
                                      IN0_Img[1-9]           0           0        0.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                       IN0_Real[9]           0           0        0.00 
                                        IN1_Img[0]           1           1      100.00 
                                      IN1_Img[1-9]           0           0        0.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                       IN1_Real[9]           0           0        0.00 
                                  Multi_OUT_Img[0]           1           1      100.00 
                                Multi_OUT_Img[1-9]           0           0        0.00 
                               Multi_OUT_Real[0-8]           1           1      100.00 
                                 Multi_OUT_Real[9]           0           0        0.00 
                                    OUT0_Img[10-2]           0           0        0.00 
                                     OUT0_Img[1-0]           1           1      100.00 
                                     OUT0_Real[10]           0           0        0.00 
                                    OUT0_Real[9-0]           1           1      100.00 
                                     OUT1_Img[9-0]           1           1      100.00 
                                    OUT1_Real[9-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        130 
Toggled Node Count   =         63 
Untoggled Node Count =         67 

Toggle Coverage      =      48.84% (127 of 260 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                        105     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        105     				Result_Real = IN0_Real + IN1_Real;
    38              1                        105     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       199         3    98.51%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         99 
Untoggled Node Count =          2 

Toggle Coverage      =      98.51% (199 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       106     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        104     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        104     	always @(*) begin
    39              1                        104     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        104     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        104     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        104     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        104     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        104     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        104     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        104     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        106     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        104     			OUT_Real <= OUT_Real_Comb;
    56              1                        104     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        424       207       217    48.82%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                          Product_Img_Final[21-10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                         Product_Img_Part_1[21-10]           1           1      100.00 
                           Product_Img_Part_1[9-0]           0           0        0.00 
                          Product_Img_Part_2[21-0]           0           0        0.00 
                         Product_Real_Final[21-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                         Product_Real_Part_1[21-0]           0           0        0.00 
                        Product_Real_Part_2[21-10]           1           1      100.00 
                          Product_Real_Part_2[9-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        212 
Toggled Node Count   =        103 
Untoggled Node Count =        109 

Toggle Coverage      =      48.82% (207 of 424 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       105     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        105     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       107     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        105     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        105     				Result_Real = IN0_Real - IN1_Real;
    42              1                        105     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        105     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        105     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        107     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        105     			OUT_Real <= OUT_Real_Comb;
    60              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        202       199         3    98.51%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                            OP_Sel           0           0        0.00 
                                      OUT_Img[8-0]           1           1      100.00 
                                 OUT_Img_Comb[8-0]           1           1      100.00 
                                     OUT_Real[8-0]           1           1      100.00 
                                OUT_Real_Comb[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        101 
Toggled Node Count   =         99 
Untoggled Node Count =          2 

Toggle Coverage      =      98.51% (199 of 202 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        236       183        53    77.54%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage/MAC_3 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                Multi_OUT_Img[0-8]           1           1      100.00 
                               Multi_OUT_Real[0-8]           1           1      100.00 
                                     OUT0_Img[8-0]           1           1      100.00 
                                    OUT0_Real[8-0]           1           1      100.00 
                                     OUT1_Img[8-0]           1           1      100.00 
                                    OUT1_Real[8-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        118 
Toggled Node Count   =         91 
Untoggled Node Count =         27 

Toggle Coverage      =      77.54% (183 of 236 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage
=== Design Unit: work.Single_Stage_FFT_8_2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        636       499       137    78.45%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Second_Stage --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                       IN00_Img[0]           1           1      100.00 
                                     IN00_Img[1-9]           0           0        0.00 
                                    IN00_Real[0-8]           1           1      100.00 
                                      IN00_Real[9]           0           0        0.00 
                                       IN01_Img[0]           1           1      100.00 
                                     IN01_Img[1-9]           0           0        0.00 
                                    IN01_Real[0-8]           1           1      100.00 
                                      IN01_Real[9]           0           0        0.00 
                                     IN10_Img[0-8]           1           1      100.00 
                                    IN10_Real[0-8]           1           1      100.00 
                                     IN11_Img[0-8]           1           1      100.00 
                                    IN11_Real[0-8]           1           1      100.00 
                                       IN20_Img[0]           1           1      100.00 
                                     IN20_Img[1-9]           0           0        0.00 
                                    IN20_Real[0-8]           1           1      100.00 
                                      IN20_Real[9]           0           0        0.00 
                                       IN21_Img[0]           1           1      100.00 
                                     IN21_Img[1-9]           0           0        0.00 
                                    IN21_Real[0-8]           1           1      100.00 
                                      IN21_Real[9]           0           0        0.00 
                                     IN30_Img[0-8]           1           1      100.00 
                                    IN30_Real[0-8]           1           1      100.00 
                                     IN31_Img[0-8]           1           1      100.00 
                                    IN31_Real[0-8]           1           1      100.00 
                                    OUT00_Img[0-1]           1           1      100.00 
                                   OUT00_Img[2-10]           0           0        0.00 
                                   OUT00_Real[0-9]           1           1      100.00 
                                    OUT00_Real[10]           0           0        0.00 
                                    OUT01_Img[0-9]           1           1      100.00 
                                   OUT01_Real[0-9]           1           1      100.00 
                                    OUT10_Img[0-8]           1           1      100.00 
                                   OUT10_Real[0-8]           1           1      100.00 
                                    OUT11_Img[0-8]           1           1      100.00 
                                   OUT11_Real[0-8]           1           1      100.00 
                                    OUT20_Img[0-1]           1           1      100.00 
                                   OUT20_Img[2-10]           0           0        0.00 
                                   OUT20_Real[0-9]           1           1      100.00 
                                    OUT20_Real[10]           0           0        0.00 
                                    OUT21_Img[0-9]           1           1      100.00 
                                   OUT21_Real[0-9]           1           1      100.00 
                                    OUT30_Img[0-8]           1           1      100.00 
                                   OUT30_Real[0-8]           1           1      100.00 
                                    OUT31_Img[0-8]           1           1      100.00 
                                   OUT31_Real[0-8]           1           1      100.00 
                                               RST           1           0       50.00 
                                   W8_0_Index[0-1]           0           0        0.00 
                                   W8_1_Index[0-1]           0           0        0.00 
                                   W8_2_Index[0-1]           0           0        0.00 
                                   W8_3_Index[0-1]           0           0        0.00 

Total Node Count     =        318 
Toggled Node Count   =        249 
Untoggled Node Count =         69 

Toggle Coverage      =      78.45% (499 of 636 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                        106     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        106     				Result_Real = IN0_Real + IN1_Real;
    38              1                        106     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        242       129       113    53.30%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-1]           1           1      100.00 
                                     IN0_Img[2-10]           0           0        0.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                      IN0_Real[10]           0           0        0.00 
                                      IN1_Img[0-1]           1           1      100.00 
                                     IN1_Img[2-10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[11-2]           0           0        0.00 
                                      OUT_Img[1-0]           1           1      100.00 
                                OUT_Img_Comb[11-2]           0           0        0.00 
                                 OUT_Img_Comb[1-0]           1           1      100.00 
                                      OUT_Real[11]           0           0        0.00 
                                    OUT_Real[10-0]           1           1      100.00 
                                 OUT_Real_Comb[11]           0           0        0.00 
                               OUT_Real_Comb[10-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-2]           0           0        0.00 
                                   Result_Img[1-0]           1           1      100.00 
                                Result_Real[12-11]           0           0        0.00 
                                 Result_Real[10-0]           1           1      100.00 

Total Node Count     =        121 
Toggled Node Count   =         64 
Untoggled Node Count =         57 

Toggle Coverage      =      53.30% (129 of 242 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       107     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        105     	always @(*) begin
    39              1                        105     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        105     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        105     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        105     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        105     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        105     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        105     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        105     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        107     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        105     			OUT_Real <= OUT_Real_Comb;
    56              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        472       123       349    26.05%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-1]           1           1      100.00 
                                     IN0_Img[2-10]           0           0        0.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                      IN0_Real[10]           0           0        0.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                     OUT_Img[10-2]           0           0        0.00 
                                      OUT_Img[1-0]           1           1      100.00 
                                OUT_Img_Comb[10-2]           0           0        0.00 
                                 OUT_Img_Comb[1-0]           1           1      100.00 
                                      OUT_Real[10]           0           0        0.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                 OUT_Real_Comb[10]           0           0        0.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                          Product_Img_Final[23-12]           0           0        0.00 
                          Product_Img_Final[11-10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                          Product_Img_Part_1[23-0]           0           0        0.00 
                         Product_Img_Part_2[23-12]           0           0        0.00 
                         Product_Img_Part_2[11-10]           1           1      100.00 
                           Product_Img_Part_2[9-0]           0           0        0.00 
                         Product_Real_Final[23-20]           0           0        0.00 
                         Product_Real_Final[19-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                        Product_Real_Part_1[23-20]           0           0        0.00 
                        Product_Real_Part_1[19-10]           1           1      100.00 
                          Product_Real_Part_1[9-0]           0           0        0.00 
                         Product_Real_Part_2[23-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        236 
Toggled Node Count   =         61 
Untoggled Node Count =        175 

Toggle Coverage      =      26.05% (123 of 472 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        106     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        106     				Result_Real = IN0_Real - IN1_Real;
    42              1                        106     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        242       199        43    82.23%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-1]           1           1      100.00 
                                     IN0_Img[2-10]           0           0        0.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                      IN0_Real[10]           0           0        0.00 
                                      IN1_Img[0-1]           1           1      100.00 
                                     IN1_Img[2-10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[11-0]           1           1      100.00 
                                OUT_Img_Comb[11-0]           1           1      100.00 
                                    OUT_Real[11-0]           1           1      100.00 
                               OUT_Real_Comb[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        121 
Toggled Node Count   =         99 
Untoggled Node Count =         22 

Toggle Coverage      =      82.23% (199 of 242 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        284       149       135    52.46%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-1]           1           1      100.00 
                                     IN0_Img[2-10]           0           0        0.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                      IN0_Real[10]           0           0        0.00 
                                      IN1_Img[0-1]           1           1      100.00 
                                     IN1_Img[2-10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                Multi_OUT_Img[0-1]           1           1      100.00 
                               Multi_OUT_Img[2-10]           0           0        0.00 
                               Multi_OUT_Real[0-9]           1           1      100.00 
                                Multi_OUT_Real[10]           0           0        0.00 
                                    OUT0_Img[11-2]           0           0        0.00 
                                     OUT0_Img[1-0]           1           1      100.00 
                                     OUT0_Real[11]           0           0        0.00 
                                   OUT0_Real[10-0]           1           1      100.00 
                                    OUT1_Img[11-0]           1           1      100.00 
                                   OUT1_Real[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        142 
Toggled Node Count   =         74 
Untoggled Node Count =         68 

Toggle Coverage      =      52.46% (149 of 284 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                        106     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        106     				Result_Real = IN0_Real + IN1_Real;
    38              1                        106     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        238       217        21    91.17%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-9]           1           1      100.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                      IN1_Img[0-9]           1           1      100.00 
                                       IN1_Img[10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                    OUT_Img[11-10]           0           0        0.00 
                                      OUT_Img[9-0]           1           1      100.00 
                               OUT_Img_Comb[11-10]           0           0        0.00 
                                 OUT_Img_Comb[9-0]           1           1      100.00 
                                    OUT_Real[11-0]           1           1      100.00 
                               OUT_Real_Comb[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                 Result_Img[12-10]           0           0        0.00 
                                   Result_Img[9-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        119 
Toggled Node Count   =        108 
Untoggled Node Count =         11 

Toggle Coverage      =      91.17% (217 of 238 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       107     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        105     	always @(*) begin
    39              1                        105     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        105     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        105     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        105     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        105     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        105     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        105     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        105     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        107     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        105     			OUT_Real <= OUT_Real_Comb;
    56              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        456       375        81    82.23%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-9]           1           1      100.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                       OUT_Img[10]           0           0        0.00 
                                      OUT_Img[9-0]           1           1      100.00 
                                  OUT_Img_Comb[10]           0           0        0.00 
                                 OUT_Img_Comb[9-0]           1           1      100.00 
                                      OUT_Real[10]           0           0        0.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                 OUT_Real_Comb[10]           0           0        0.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                           Product_Img_Final[22-2]           1           1      100.00 
                            Product_Img_Final[1-0]           0           0        0.00 
                          Product_Img_Part_1[22-2]           1           1      100.00 
                           Product_Img_Part_1[1-0]           0           0        0.00 
                          Product_Img_Part_2[22-2]           1           1      100.00 
                           Product_Img_Part_2[1-0]           0           0        0.00 
                          Product_Real_Final[22-2]           1           1      100.00 
                           Product_Real_Final[1-0]           0           0        0.00 
                         Product_Real_Part_1[22-2]           1           1      100.00 
                          Product_Real_Part_1[1-0]           0           0        0.00 
                         Product_Real_Part_2[22-2]           1           1      100.00 
                          Product_Real_Part_2[1-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        228 
Toggled Node Count   =        187 
Untoggled Node Count =         41 

Toggle Coverage      =      82.23% (375 of 456 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        106     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        106     				Result_Real = IN0_Real - IN1_Real;
    42              1                        106     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        238       224        14    94.11%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-9]           1           1      100.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                      IN1_Img[0-9]           1           1      100.00 
                                       IN1_Img[10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                    OUT_Img[11-10]           0           1       50.00 
                                      OUT_Img[9-0]           1           1      100.00 
                               OUT_Img_Comb[11-10]           0           1       50.00 
                                 OUT_Img_Comb[9-0]           1           1      100.00 
                                    OUT_Real[11-0]           1           1      100.00 
                               OUT_Real_Comb[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                 Result_Img[12-10]           0           1       50.00 
                                   Result_Img[9-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        119 
Toggled Node Count   =        108 
Untoggled Node Count =         11 

Toggle Coverage      =      94.11% (224 of 238 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        276       213        63    77.17%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-9]           1           1      100.00 
                                     IN0_Real[0-9]           1           1      100.00 
                                      IN1_Img[0-9]           1           1      100.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                Multi_OUT_Img[0-9]           1           1      100.00 
                                 Multi_OUT_Img[10]           0           0        0.00 
                               Multi_OUT_Real[0-9]           1           1      100.00 
                                Multi_OUT_Real[10]           0           0        0.00 
                                   OUT0_Img[11-10]           0           0        0.00 
                                     OUT0_Img[9-0]           1           1      100.00 
                                   OUT0_Real[11-0]           1           1      100.00 
                                   OUT1_Img[11-10]           0           1       50.00 
                                     OUT1_Img[9-0]           1           1      100.00 
                                   OUT1_Real[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        138 
Toggled Node Count   =        105 
Untoggled Node Count =         33 

Toggle Coverage      =      77.17% (213 of 276 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                        106     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        106     				Result_Real = IN0_Real + IN1_Real;
    38              1                        106     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        234       227         7    97.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-9]           1           1      100.00 
                                       IN1_Img[10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[11-0]           1           1      100.00 
                                OUT_Img_Comb[11-0]           1           1      100.00 
                                    OUT_Real[11-0]           1           1      100.00 
                               OUT_Real_Comb[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        117 
Toggled Node Count   =        113 
Untoggled Node Count =          4 

Toggle Coverage      =      97.00% (227 of 234 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       107     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        105     	always @(*) begin
    39              1                        105     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        105     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        105     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        105     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        105     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        105     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        105     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        105     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        107     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        105     			OUT_Real <= OUT_Real_Comb;
    56              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        440       215       225    48.86%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                       OUT_Img[10]           0           0        0.00 
                                      OUT_Img[9-0]           1           1      100.00 
                                  OUT_Img_Comb[10]           0           0        0.00 
                                 OUT_Img_Comb[9-0]           1           1      100.00 
                                      OUT_Real[10]           0           0        0.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                 OUT_Real_Comb[10]           0           0        0.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                          Product_Img_Final[21-10]           1           1      100.00 
                            Product_Img_Final[9-0]           0           0        0.00 
                         Product_Img_Part_1[21-10]           1           1      100.00 
                           Product_Img_Part_1[9-0]           0           0        0.00 
                          Product_Img_Part_2[21-0]           0           0        0.00 
                         Product_Real_Final[21-10]           1           1      100.00 
                           Product_Real_Final[9-0]           0           0        0.00 
                         Product_Real_Part_1[21-0]           0           0        0.00 
                        Product_Real_Part_2[21-10]           1           1      100.00 
                          Product_Real_Part_2[9-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        220 
Toggled Node Count   =        107 
Untoggled Node Count =        113 

Toggle Coverage      =      48.86% (215 of 440 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        106     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        106     				Result_Real = IN0_Real - IN1_Real;
    42              1                        106     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        234       227         7    97.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-9]           1           1      100.00 
                                       IN1_Img[10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[11-0]           1           1      100.00 
                                OUT_Img_Comb[11-0]           1           1      100.00 
                                    OUT_Real[11-0]           1           1      100.00 
                               OUT_Real_Comb[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        117 
Toggled Node Count   =        113 
Untoggled Node Count =          4 

Toggle Coverage      =      97.00% (227 of 234 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        268       211        57    78.73%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                Multi_OUT_Img[0-9]           1           1      100.00 
                                 Multi_OUT_Img[10]           0           0        0.00 
                               Multi_OUT_Real[0-9]           1           1      100.00 
                                Multi_OUT_Real[10]           0           0        0.00 
                                    OUT0_Img[11-0]           1           1      100.00 
                                   OUT0_Real[11-0]           1           1      100.00 
                                    OUT1_Img[11-0]           1           1      100.00 
                                   OUT1_Real[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        134 
Toggled Node Count   =        105 
Untoggled Node Count =         29 

Toggle Coverage      =      78.73% (211 of 268 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Adder
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Adder

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                        106     			ADDITION: begin
    40              1                    ***0***     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Adder --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                        106     				Result_Real = IN0_Real + IN1_Real;
    38              1                        106     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                    ***0***     				Result_Real = IN0_Real - IN1_Real;
    42              1                    ***0***     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        234       227         7    97.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Adder --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-9]           1           1      100.00 
                                       IN1_Img[10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[11-0]           1           1      100.00 
                                OUT_Img_Comb[11-0]           1           1      100.00 
                                    OUT_Real[11-0]           1           1      100.00 
                               OUT_Real_Comb[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        117 
Toggled Node Count   =        113 
Untoggled Node Count =          4 

Toggle Coverage      =      97.00% (227 of 234 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/W8_LUT
=== Design Unit: work.Twiddle_LUT
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       3         3         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/W8_LUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Twiddle_LUT.sv
    1                                                module Twiddle_LUT(
    2                                                		input  wire        [1:0]  Index   , // The upper twiddle factor index [0, 1, 2, 3]
    3                                                		output reg  signed [11:0] W8_Real , // Real      part of the output
    4                                                		output reg  signed [11:0] W8_Img    // Imaginary part of the output
    5                                                	);
    6                                                	
    7                                                	//12 bits width: 2 integer bits + 10 fraction bits (contains either 0 = 0000... or 707 = 1011010011)
    8                                                	wire signed [11:0] W8_Real_Mem [3:0];
    9                                                	wire signed [11:0] W8_Img_Mem  [3:0];
    10                                               	
    11                                               	/*
    12                                               	* W8_0 = 1 
    13                                               	* W8_1 = 0.707 - 0.707j
    14                                               	* W8_2 = -j
    15                                               	* W8_3 = - 0.707 - 0.707j
    16                                               	*/
    17                                               	
    18                                               	assign W8_Real_Mem[0] = 12'b01_0000_0000_00; // 0x400 = 1024
    19                                                   assign W8_Real_Mem[1] = 12'b00_1011_0101_00; // 0x2D4 = 724  <-- corrected
    20                                                   assign W8_Real_Mem[2] = 12'd0;               // 0x000 = 0
    21                                                   assign W8_Real_Mem[3] = 12'b11_0100_1011_00; // 0xD2C = -724
    22                                                          
    23                                                   assign W8_Img_Mem[0]  = 12'd0;               // 0x000 = 0
    24                                                   assign W8_Img_Mem[1]  = 12'b11_0100_1011_00; // 0xD2C = -724
    25                                                   assign W8_Img_Mem[2]  = 12'b11_0000_0000_00; // 0xC00 = -1024
    26                                                   assign W8_Img_Mem[3]  = 12'b11_0100_1011_00; // 0xD2C = -724
    27                                                
    28                                               	
    29              1                          1     	always @(*) begin
    30              1                          1     		W8_Real = W8_Real_Mem[Index];
    31              1                          1     		W8_Img  = W8_Img_Mem[Index] ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         52         0        52     0.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/W8_LUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                        Index[0-1]           0           0        0.00 
                                      W8_Img[11-0]           0           0        0.00 
                                     W8_Real[11-0]           0           0        0.00 

Total Node Count     =         26 
Toggled Node Count   =          0 
Untoggled Node Count =         26 

Toggle Coverage      =       0.00% (0 of 52 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Multiplier
=== Design Unit: work.Complex_Multi
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Multiplier

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
------------------------------------IF Branch------------------------------------
    50                                       107     Count coming in to IF
    50              1                          2     		if(RST) begin
    54              1                        105     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        14         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Multiplier --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Multi.sv
    1                                                module Complex_Multi #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8 ,
    3                                                				  IN0_IMG_WIDTH  = 4'd8 ,
    4                                                				  IN0_INT        = 'd0  ,
    5                                                				  IN0_FRAC       = 'd0  ,
    6                                                				  IN1_REAL_WIDTH = 4'd8 ,
    7                                                				  IN1_IMG_WIDTH  = 4'd8 ,
    8                                                				  OUT_REAL_WIDTH = 5'd16,
    9                                                				  OUT_IMG_WIDTH  = 5'd16,
    10                                               				  OUT_INT        = 'd0  ,
    11                                               				  OUT_FRAC       = 'd0  
    12                                               	)(
    13                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    14                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    15                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    16                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    17                                               		input  wire                             CLK      ,
    18                                               		input  wire                             RST      ,
    19                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    20                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    21                                               	);
    22                                               	
    23                                               	//It's assumed that the IN1 signal always of Q2.10. IN0 is to be of Qx.8 (x = IN0_INT)
    24                                               	//Therefore the product signal must always be of Qy.18 (y = x + 2). Therefore the width of Product_x signal must be of (20+y+ 1(for sign)) bits.
    25                                               	localparam POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd17;
    26                                               	localparam FULL_PRECISION_WIDTH                  = IN0_INT + 'd2 +'d18 + 'd1;
    27                                               	
    28                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_1; 
    29                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Part_2;
    30                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Real_Final ;
    31                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_1 ;
    32                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Part_2 ;
    33                                               	reg signed [FULL_PRECISION_WIDTH-1:0] Product_Img_Final  ;
    34                                               	
    35                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    36                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;
    37                                               	
    38              1                        105     	always @(*) begin
    39              1                        105     		Product_Real_Part_1 = (IN0_Real * IN1_Real);  
    40              1                        105     		Product_Real_Part_2 = (IN0_Img * IN1_Img ) ;
    41              1                        105     		Product_Real_Final  = Product_Real_Part_1 - Product_Real_Part_2   ;
    42              1                        105     		Product_Img_Part_1  = (IN0_Real * IN1_Img ); 
    43              1                        105     		Product_Img_Part_2  = (IN0_Img * IN1_Real) ;
    44              1                        105     		Product_Img_Final   = Product_Img_Part_1 + Product_Img_Part_2      ;
    45              1                        105     		OUT_Real_Comb       = Product_Real_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    46              1                        105     		OUT_Img_Comb        = Product_Img_Final[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT + OUT_INT: POSITION_BEFORE_VIRTUAL_DECIMAL_POINT - OUT_FRAC + 1];
    47                                               	end
    48                                               
    49              1                        107     	always @(posedge CLK or posedge RST) begin
    50                                               		if(RST) begin
    51              1                          2     			OUT_Real <= 'd0;
    52              1                          2     			OUT_Img  <= 'd0;
    53                                               		end
    54                                               		else begin
    55              1                        105     			OUT_Real <= OUT_Real_Comb;
    56              1                        105     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        440       359        81    81.59%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Multiplier --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                     IN1_Img[0-11]           0           0        0.00 
                                    IN1_Real[0-11]           0           0        0.00 
                                       OUT_Img[10]           0           0        0.00 
                                      OUT_Img[9-0]           1           1      100.00 
                                  OUT_Img_Comb[10]           0           0        0.00 
                                 OUT_Img_Comb[9-0]           1           1      100.00 
                                      OUT_Real[10]           0           0        0.00 
                                     OUT_Real[9-0]           1           1      100.00 
                                 OUT_Real_Comb[10]           0           0        0.00 
                                OUT_Real_Comb[9-0]           1           1      100.00 
                           Product_Img_Final[21-2]           1           1      100.00 
                            Product_Img_Final[1-0]           0           0        0.00 
                          Product_Img_Part_1[21-2]           1           1      100.00 
                           Product_Img_Part_1[1-0]           0           0        0.00 
                          Product_Img_Part_2[21-2]           1           1      100.00 
                           Product_Img_Part_2[1-0]           0           0        0.00 
                          Product_Real_Final[21-2]           1           1      100.00 
                           Product_Real_Final[1-0]           0           0        0.00 
                         Product_Real_Part_1[21-2]           1           1      100.00 
                          Product_Real_Part_1[1-0]           0           0        0.00 
                         Product_Real_Part_2[21-2]           1           1      100.00 
                          Product_Real_Part_2[1-0]           0           0        0.00 
                                               RST           1           0       50.00 

Total Node Count     =        220 
Toggled Node Count   =        179 
Untoggled Node Count =         41 

Toggle Coverage      =      81.59% (359 of 440 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Subtractor
=== Design Unit: work.Complex_Add_Sub
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         3         2    60.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Subtractor

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
------------------------------------CASE Branch------------------------------------
    35                                       106     Count coming in to CASE
    36              1                    ***0***     			ADDITION: begin
    40              1                        106     			SUBTRACTION: begin
    44              1                    ***0***     			default: begin
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    54                                       108     Count coming in to IF
    54              1                          2     		if(RST) begin
    58              1                        106     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        10         4    71.42%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Subtractor --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File Complex_Add_Sub.sv
    1                                                module Complex_Add_Sub #(
    2                                                		parameter IN0_REAL_WIDTH = 4'd8,
    3                                                				  IN0_IMG_WIDTH  = 4'd8,
    4                                                				  IN1_REAL_WIDTH = 4'd8,
    5                                                				  IN1_IMG_WIDTH  = 4'd8,
    6                                                				  OUT_REAL_WIDTH = 4'd9,
    7                                                				  OUT_IMG_WIDTH  = 4'd9,
    8                                                				  OUT_INT        = 'd0 
    9                                                	)(
    10                                               		input  wire signed [IN0_REAL_WIDTH-1:0] IN0_Real , // Real      part of the first  input
    11                                               		input  wire signed [IN0_IMG_WIDTH-1 :0] IN0_Img  , // Imaginary part of the first  input
    12                                               		input  wire signed [IN1_REAL_WIDTH-1:0] IN1_Real , // Real      part of the second input
    13                                               		input  wire signed [IN1_IMG_WIDTH-1 :0] IN1_Img  , // Imaginary part of the second input
    14                                               		input  wire                             OP_Sel   , // Operation selection input [0 => ADDITION] and [1 => SUBTRACTION]
    15                                               		input  wire                             CLK      ,
    16                                               		input  wire                             RST      ,
    17                                               		output reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real , // Real      part of the output
    18                                               		output reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img    // Imaginary part of the output
    19                                               	);
    20                                               	//According to modelling results the maximum needed INT part for output from the adder/subtractor is 5 bits with Q5.8. No need for decimal point alignment because all input signals are of 8 fraction bits.
    21                                               	//Therefore the part which needed to be truncated from this 13-bits output is ['d7+OUT_INT:0] 
    22                                               	
    23                                               	localparam ADDITION         = 1'b0,
    24                                               			   SUBTRACTION      = 1'b1,
    25                                               			   MAX_RESULT_WIDTH = 'd13,
    26                                               			   POSITION_BEFORE_VIRTUAL_DECIMAL_POINT = 'd7;
    27                                               			   
    28                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Real; // Not (IN0_REAL_WIDTH+1) because it holds result of add or subtraction so it needs (IN0_REAL_WIDTH)
    29                                               	reg signed [MAX_RESULT_WIDTH-1:0] Result_Img;  //Same as Result_Real
    30                                               	
    31                                               	reg  signed [OUT_REAL_WIDTH-1:0] OUT_Real_Comb;
    32                                               	reg  signed [OUT_IMG_WIDTH-1 :0] OUT_Img_Comb ;  
    33                                               	
    34              1                        106     	always @(*) begin
    35                                               		case(OP_Sel)
    36                                               			ADDITION: begin
    37              1                    ***0***     				Result_Real = IN0_Real + IN1_Real;
    38              1                    ***0***     				Result_Img  = IN0_Img  + IN1_Img ;
    39                                               			end
    40                                               			SUBTRACTION: begin
    41              1                        106     				Result_Real = IN0_Real - IN1_Real;
    42              1                        106     				Result_Img  = IN0_Img  - IN1_Img ;
    43                                               			end
    44                                               			default: begin
    45              1                    ***0***     				OUT_Real = {OUT_REAL_WIDTH{1'b0}};
    46              1                    ***0***     				OUT_Img  = {OUT_IMG_WIDTH{1'b0} };
    47                                               			end
    48                                               		endcase
    49              1                        106     		OUT_Real_Comb = Result_Real[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0];
    50              1                        106     		OUT_Img_Comb  = Result_Img[POSITION_BEFORE_VIRTUAL_DECIMAL_POINT+OUT_INT:0] ;
    51                                               	end
    52                                               	
    53              1                        108     	always @(posedge CLK or posedge RST) begin
    54                                               		if(RST) begin
    55              1                          2     			OUT_Real <= 'd0;
    56              1                          2     			OUT_Img  <= 'd0;
    57                                               		end
    58                                               		else begin
    59              1                        106     			OUT_Real <= OUT_Real_Comb;
    60              1                        106     		    OUT_Img  <= OUT_Img_Comb ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        234       227         7    97.00%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3/Cplx_Subtractor --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-9]           1           1      100.00 
                                       IN1_Img[10]           0           0        0.00 
                                     IN1_Real[0-9]           1           1      100.00 
                                      IN1_Real[10]           0           0        0.00 
                                            OP_Sel           0           0        0.00 
                                     OUT_Img[11-0]           1           1      100.00 
                                OUT_Img_Comb[11-0]           1           1      100.00 
                                    OUT_Real[11-0]           1           1      100.00 
                               OUT_Real_Comb[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                  Result_Img[12-0]           1           1      100.00 
                                 Result_Real[12-0]           1           1      100.00 

Total Node Count     =        117 
Toggled Node Count   =        113 
Untoggled Node Count =          4 

Toggle Coverage      =      97.00% (227 of 234 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3
=== Design Unit: work.MAC_Unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        268       211        57    78.73%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage/MAC_3 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                      IN0_Img[0-8]           1           1      100.00 
                                     IN0_Real[0-8]           1           1      100.00 
                                      IN1_Img[0-8]           1           1      100.00 
                                     IN1_Real[0-8]           1           1      100.00 
                                Multi_OUT_Img[0-9]           1           1      100.00 
                                 Multi_OUT_Img[10]           0           0        0.00 
                               Multi_OUT_Real[0-9]           1           1      100.00 
                                Multi_OUT_Real[10]           0           0        0.00 
                                    OUT0_Img[11-0]           1           1      100.00 
                                   OUT0_Real[11-0]           1           1      100.00 
                                    OUT1_Img[11-0]           1           1      100.00 
                                   OUT1_Real[11-0]           1           1      100.00 
                                               RST           1           0       50.00 
                                      W8_Img[0-11]           0           0        0.00 
                                     W8_Index[0-1]           0           0        0.00 
                                     W8_Real[0-11]           0           0        0.00 

Total Node Count     =        134 
Toggled Node Count   =        105 
Untoggled Node Count =         29 

Toggle Coverage      =      78.73% (211 of 268 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage
=== Design Unit: work.Single_Stage_FFT_8_2
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        716       631        85    88.12%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT/Third_Stage --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                                     IN00_Img[0-1]           1           1      100.00 
                                    IN00_Img[2-10]           0           0        0.00 
                                    IN00_Real[0-9]           1           1      100.00 
                                     IN00_Real[10]           0           0        0.00 
                                     IN01_Img[0-1]           1           1      100.00 
                                    IN01_Img[2-10]           0           0        0.00 
                                    IN01_Real[0-9]           1           1      100.00 
                                     IN01_Real[10]           0           0        0.00 
                                     IN10_Img[0-9]           1           1      100.00 
                                    IN10_Real[0-9]           1           1      100.00 
                                     IN11_Img[0-9]           1           1      100.00 
                                    IN11_Real[0-9]           1           1      100.00 
                                     IN20_Img[0-8]           1           1      100.00 
                                    IN20_Real[0-8]           1           1      100.00 
                                     IN21_Img[0-8]           1           1      100.00 
                                    IN21_Real[0-8]           1           1      100.00 
                                     IN30_Img[0-8]           1           1      100.00 
                                    IN30_Real[0-8]           1           1      100.00 
                                     IN31_Img[0-8]           1           1      100.00 
                                    IN31_Real[0-8]           1           1      100.00 
                                    OUT00_Img[0-1]           1           1      100.00 
                                   OUT00_Img[2-11]           0           0        0.00 
                                  OUT00_Real[0-10]           1           1      100.00 
                                    OUT00_Real[11]           0           0        0.00 
                                   OUT01_Img[0-11]           1           1      100.00 
                                  OUT01_Real[0-11]           1           1      100.00 
                                    OUT10_Img[0-9]           1           1      100.00 
                                  OUT10_Img[10-11]           0           0        0.00 
                                  OUT10_Real[0-11]           1           1      100.00 
                                    OUT11_Img[0-9]           1           1      100.00 
                                  OUT11_Img[10-11]           0           1       50.00 
                                  OUT11_Real[0-11]           1           1      100.00 
                                   OUT20_Img[0-11]           1           1      100.00 
                                  OUT20_Real[0-11]           1           1      100.00 
                                   OUT21_Img[0-11]           1           1      100.00 
                                  OUT21_Real[0-11]           1           1      100.00 
                                   OUT30_Img[0-11]           1           1      100.00 
                                  OUT30_Real[0-11]           1           1      100.00 
                                   OUT31_Img[0-11]           1           1      100.00 
                                  OUT31_Real[0-11]           1           1      100.00 
                                               RST           1           0       50.00 
                                   W8_0_Index[0-1]           0           0        0.00 
                                   W8_1_Index[0-1]           0           0        0.00 
                                   W8_2_Index[0-1]           0           0        0.00 
                                   W8_3_Index[0-1]           0           0        0.00 

Total Node Count     =        358 
Toggled Node Count   =        314 
Untoggled Node Count =         44 

Toggle Coverage      =      88.12% (631 of 716 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT
=== Design Unit: work.FFT_8_Point_Radix_2_TOP
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FFT_8_Point_Radix_2_TOP.sv
------------------------------------IF Branch------------------------------------
    141                                      104     Count coming in to IF
    141             1                          2     		if(RST) begin
    159             1                        102     		else begin
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      33        33         0   100.00%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FFT_8_Point_Radix_2_TOP.sv
    1                                                module FFT_8_Point_Radix_2_TOP #(
    2                                                		//Inputs parameters (Naming convention: (STAGE_ORDER)_IN(MAC_ORDER)(INPUT_ORDER)_(REALorIMG)_WIDTH)
    3                                                		parameter SIGNALSAMPLE_0_REAL_WIDTH = 4'd8, 
    4                                                				  SIGNALSAMPLE_0_IMG_WIDTH  = 4'd8, 
    5                                                				  SIGNALSAMPLE_1_REAL_WIDTH = 4'd8, 
    6                                                				  SIGNALSAMPLE_1_IMG_WIDTH  = 4'd8, 
    7                                                				  SIGNALSAMPLE_2_REAL_WIDTH = 4'd8, 
    8                                                				  SIGNALSAMPLE_2_IMG_WIDTH  = 4'd8, 
    9                                                				  SIGNALSAMPLE_3_REAL_WIDTH = 4'd8, 
    10                                               				  SIGNALSAMPLE_3_IMG_WIDTH  = 4'd8, 
    11                                               				  SIGNALSAMPLE_4_REAL_WIDTH = 4'd8, 
    12                                               				  SIGNALSAMPLE_4_IMG_WIDTH  = 4'd8, 
    13                                               				  SIGNALSAMPLE_5_REAL_WIDTH = 4'd8, 
    14                                               				  SIGNALSAMPLE_5_IMG_WIDTH  = 4'd8, 
    15                                               				  SIGNALSAMPLE_6_REAL_WIDTH = 4'd8, 
    16                                               				  SIGNALSAMPLE_6_IMG_WIDTH  = 4'd8, 
    17                                               				  SIGNALSAMPLE_7_REAL_WIDTH = 4'd8, 
    18                                               				  SIGNALSAMPLE_7_IMG_WIDTH  = 4'd8, 
    19                                               		//Multipliers parameters (Naming convention: (STAGE_ORDER)_MUTLI(MAC_ORDER)_(REALorIMG)_WIDTH)
    20                                               		parameter FIRST_MULTI0_REAL_WIDTH = 5'd16, SECOND_MULTI0_REAL_WIDTH = 5'd16, THIRD_MULTI0_REAL_WIDTH = 5'd16,
    21                                               				  FIRST_MULTI0_IMG_WIDTH  = 5'd16, SECOND_MULTI0_IMG_WIDTH  = 5'd16, THIRD_MULTI0_IMG_WIDTH  = 5'd16,
    22                                               				  FIRST_MULTI1_REAL_WIDTH = 5'd16, SECOND_MULTI1_REAL_WIDTH = 5'd16, THIRD_MULTI1_REAL_WIDTH = 5'd16,
    23                                               				  FIRST_MULTI1_IMG_WIDTH  = 5'd16, SECOND_MULTI1_IMG_WIDTH  = 5'd16, THIRD_MULTI1_IMG_WIDTH  = 5'd16,
    24                                               				  FIRST_MULTI2_REAL_WIDTH = 5'd16, SECOND_MULTI2_REAL_WIDTH = 5'd16, THIRD_MULTI2_REAL_WIDTH = 5'd16,
    25                                               				  FIRST_MULTI2_IMG_WIDTH  = 5'd16, SECOND_MULTI2_IMG_WIDTH  = 5'd16, THIRD_MULTI2_IMG_WIDTH  = 5'd16,
    26                                               				  FIRST_MULTI3_REAL_WIDTH = 5'd16, SECOND_MULTI3_REAL_WIDTH = 5'd16, THIRD_MULTI3_REAL_WIDTH = 5'd16,
    27                                               				  FIRST_MULTI3_IMG_WIDTH  = 5'd16, SECOND_MULTI3_IMG_WIDTH  = 5'd16, THIRD_MULTI3_IMG_WIDTH  = 5'd16,
    28                                               		//Outputs parameters (Naming convention: (STAGE_ORDER)_OUT(MAC_ORDER)(INPUT_ORDER)_(REALorIMG)_WIDTH)
    29                                               		parameter FIRST_OUT00_REAL_WIDTH = 5'd10, SECOND_OUT00_REAL_WIDTH = 5'd10, THIRD_OUT00_REAL_WIDTH = 5'd10,
    30                                               				  FIRST_OUT00_IMG_WIDTH  = 5'd10, SECOND_OUT00_IMG_WIDTH  = 5'd10, THIRD_OUT00_IMG_WIDTH  = 5'd10,
    31                                               				  FIRST_OUT01_REAL_WIDTH = 5'd10, SECOND_OUT01_REAL_WIDTH = 5'd10, THIRD_OUT01_REAL_WIDTH = 5'd10,
    32                                               				  FIRST_OUT01_IMG_WIDTH  = 5'd10, SECOND_OUT01_IMG_WIDTH  = 5'd10, THIRD_OUT01_IMG_WIDTH  = 5'd10,
    33                                               				  FIRST_OUT10_REAL_WIDTH = 5'd10, SECOND_OUT10_REAL_WIDTH = 5'd10, THIRD_OUT10_REAL_WIDTH = 5'd10,
    34                                               				  FIRST_OUT10_IMG_WIDTH  = 5'd10, SECOND_OUT10_IMG_WIDTH  = 5'd10, THIRD_OUT10_IMG_WIDTH  = 5'd10,
    35                                               				  FIRST_OUT11_REAL_WIDTH = 5'd10, SECOND_OUT11_REAL_WIDTH = 5'd10, THIRD_OUT11_REAL_WIDTH = 5'd10,
    36                                               				  FIRST_OUT11_IMG_WIDTH  = 5'd10, SECOND_OUT11_IMG_WIDTH  = 5'd10, THIRD_OUT11_IMG_WIDTH  = 5'd10,
    37                                               			      FIRST_OUT20_REAL_WIDTH = 5'd10, SECOND_OUT20_REAL_WIDTH = 5'd10, THIRD_OUT20_REAL_WIDTH = 5'd10,
    38                                               				  FIRST_OUT20_IMG_WIDTH  = 5'd10, SECOND_OUT20_IMG_WIDTH  = 5'd10, THIRD_OUT20_IMG_WIDTH  = 5'd10,
    39                                               				  FIRST_OUT21_REAL_WIDTH = 5'd10, SECOND_OUT21_REAL_WIDTH = 5'd10, THIRD_OUT21_REAL_WIDTH = 5'd10,
    40                                               				  FIRST_OUT21_IMG_WIDTH  = 5'd10, SECOND_OUT21_IMG_WIDTH  = 5'd10, THIRD_OUT21_IMG_WIDTH  = 5'd10,
    41                                               				  FIRST_OUT30_REAL_WIDTH = 5'd10, SECOND_OUT30_REAL_WIDTH = 5'd10, THIRD_OUT30_REAL_WIDTH = 5'd10,
    42                                               				  FIRST_OUT30_IMG_WIDTH  = 5'd10, SECOND_OUT30_IMG_WIDTH  = 5'd10, THIRD_OUT30_IMG_WIDTH  = 5'd10,
    43                                               				  FIRST_OUT31_REAL_WIDTH = 5'd10, SECOND_OUT31_REAL_WIDTH = 5'd10, THIRD_OUT31_REAL_WIDTH = 5'd10,
    44                                               				  FIRST_OUT31_IMG_WIDTH  = 5'd10, SECOND_OUT31_IMG_WIDTH  = 5'd10, THIRD_OUT31_IMG_WIDTH  = 5'd10 
    45                                               	)(
    46                                               		input wire signed  [SIGNALSAMPLE_0_REAL_WIDTH-1:0] SignalSample_0_Real , //Signal sample 0 real part
    47                                               		input wire signed  [SIGNALSAMPLE_0_IMG_WIDTH -1:0] SignalSample_0_Img  , //Signal sample 0 img part 
    48                                               		input wire signed  [SIGNALSAMPLE_1_REAL_WIDTH-1:0] SignalSample_1_Real , //Signal sample 1 real part  
    49                                               		input wire signed  [SIGNALSAMPLE_1_IMG_WIDTH -1:0] SignalSample_1_Img  , //Signal sample 1 img part 
    50                                               		input wire signed  [SIGNALSAMPLE_2_REAL_WIDTH-1:0] SignalSample_2_Real , //Signal sample 2 real part
    51                                               		input wire signed  [SIGNALSAMPLE_2_IMG_WIDTH -1:0] SignalSample_2_Img  , //Signal sample 2 img part 
    52                                               		input wire signed  [SIGNALSAMPLE_3_REAL_WIDTH-1:0] SignalSample_3_Real , //Signal sample 3 real part
    53                                               		input wire signed  [SIGNALSAMPLE_3_IMG_WIDTH -1:0] SignalSample_3_Img  , //Signal sample 3 img part 
    54                                               		input wire signed  [SIGNALSAMPLE_4_REAL_WIDTH-1:0] SignalSample_4_Real , //Signal sample 4 real part
    55                                               		input wire signed  [SIGNALSAMPLE_4_IMG_WIDTH -1:0] SignalSample_4_Img  , //Signal sample 4 img part 
    56                                               		input wire signed  [SIGNALSAMPLE_5_REAL_WIDTH-1:0] SignalSample_5_Real , //Signal sample 5 real part
    57                                               		input wire signed  [SIGNALSAMPLE_5_IMG_WIDTH -1:0] SignalSample_5_Img  , //Signal sample 5 img part 
    58                                               		input wire signed  [SIGNALSAMPLE_6_REAL_WIDTH-1:0] SignalSample_6_Real , //Signal sample 6 real part
    59                                               		input wire signed  [SIGNALSAMPLE_6_IMG_WIDTH -1:0] SignalSample_6_Img  , //Signal sample 6 img part 
    60                                               		input wire signed  [SIGNALSAMPLE_7_REAL_WIDTH-1:0] SignalSample_7_Real , //Signal sample 7 real part
    61                                               		input wire signed  [SIGNALSAMPLE_7_IMG_WIDTH -1:0] SignalSample_7_Img  , //Signal sample 7 img part 
    62                                               		
    63                                               		input  wire                                        CLK,                  //Clocking signal
    64                                               		input  wire                                        RST,                  //Active high asynchronous reset signal
    65                                               		                                                     
    66                                               		output wire signed [THIRD_OUT00_REAL_WIDTH-1:0] Third_OUT00_Real ,
    67                                               		output wire signed [THIRD_OUT00_IMG_WIDTH -1:0] Third_OUT00_Img  ,
    68                                               		output wire signed [THIRD_OUT01_REAL_WIDTH-1:0] Third_OUT01_Real ,
    69                                               		output wire signed [THIRD_OUT01_IMG_WIDTH -1:0] Third_OUT01_Img  ,
    70                                               		output wire signed [THIRD_OUT10_REAL_WIDTH-1:0] Third_OUT10_Real ,
    71                                               		output wire signed [THIRD_OUT10_IMG_WIDTH -1:0] Third_OUT10_Img  ,
    72                                               		output wire signed [THIRD_OUT11_REAL_WIDTH-1:0] Third_OUT11_Real ,
    73                                               		output wire signed [THIRD_OUT11_IMG_WIDTH -1:0] Third_OUT11_Img  ,
    74                                               		output wire signed [THIRD_OUT20_REAL_WIDTH-1:0] Third_OUT20_Real ,
    75                                               		output wire signed [THIRD_OUT20_IMG_WIDTH -1:0] Third_OUT20_Img  ,
    76                                               		output wire signed [THIRD_OUT21_REAL_WIDTH-1:0] Third_OUT21_Real ,
    77                                               		output wire signed [THIRD_OUT21_IMG_WIDTH -1:0] Third_OUT21_Img  ,
    78                                               		output wire signed [THIRD_OUT30_REAL_WIDTH-1:0] Third_OUT30_Real ,
    79                                               		output wire signed [THIRD_OUT30_IMG_WIDTH -1:0] Third_OUT30_Img  ,
    80                                               		output wire signed [THIRD_OUT31_REAL_WIDTH-1:0] Third_OUT31_Real ,
    81                                               		output wire signed [THIRD_OUT31_IMG_WIDTH -1:0] Third_OUT31_Img   
    82                                               	);
    83                                               
    84                                               	localparam W8_0 = 2'd0,
    85                                               	           W8_1 = 2'd1,
    86                                               	           W8_2 = 2'd2,
    87                                               	           W8_3 = 2'd3;
    88                                               	
    89                                               	reg  signed [SIGNALSAMPLE_0_REAL_WIDTH-1:0] First_IN00_Real ;
    90                                               	reg  signed [SIGNALSAMPLE_0_IMG_WIDTH -1:0] First_IN00_Img  ;
    91                                               	reg  signed [SIGNALSAMPLE_1_REAL_WIDTH-1:0] First_IN01_Real ;
    92                                               	reg  signed [SIGNALSAMPLE_1_IMG_WIDTH -1:0] First_IN01_Img  ;
    93                                               	reg  signed [SIGNALSAMPLE_2_REAL_WIDTH-1:0] First_IN10_Real ;
    94                                               	reg  signed [SIGNALSAMPLE_2_IMG_WIDTH -1:0] First_IN10_Img  ;
    95                                               	reg  signed [SIGNALSAMPLE_3_REAL_WIDTH-1:0] First_IN11_Real ;
    96                                               	reg  signed [SIGNALSAMPLE_3_IMG_WIDTH -1:0] First_IN11_Img  ;
    97                                               	reg  signed [SIGNALSAMPLE_4_REAL_WIDTH-1:0] First_IN20_Real ;
    98                                               	reg  signed [SIGNALSAMPLE_4_IMG_WIDTH -1:0] First_IN20_Img  ;
    99                                               	reg  signed [SIGNALSAMPLE_5_REAL_WIDTH-1:0] First_IN21_Real ;
    100                                              	reg  signed [SIGNALSAMPLE_5_IMG_WIDTH -1:0] First_IN21_Img  ;
    101                                              	reg  signed [SIGNALSAMPLE_6_REAL_WIDTH-1:0] First_IN30_Real ;
    102                                              	reg  signed [SIGNALSAMPLE_6_IMG_WIDTH -1:0] First_IN30_Img  ;
    103                                              	reg  signed [SIGNALSAMPLE_7_REAL_WIDTH-1:0] First_IN31_Real ;
    104                                              	reg  signed [SIGNALSAMPLE_7_IMG_WIDTH -1:0] First_IN31_Img  ;
    105                                              	
    106                                              	wire signed [FIRST_OUT00_REAL_WIDTH-1:0] First_OUT00_Real ;
    107                                              	wire signed [FIRST_OUT00_IMG_WIDTH -1:0] First_OUT00_Img  ;
    108                                              	wire signed [FIRST_OUT01_REAL_WIDTH-1:0] First_OUT01_Real ;
    109                                              	wire signed [FIRST_OUT01_IMG_WIDTH -1:0] First_OUT01_Img  ;
    110                                              	wire signed [FIRST_OUT10_REAL_WIDTH-1:0] First_OUT10_Real ;
    111                                              	wire signed [FIRST_OUT10_IMG_WIDTH -1:0] First_OUT10_Img  ;
    112                                              	wire signed [FIRST_OUT11_REAL_WIDTH-1:0] First_OUT11_Real ;
    113                                              	wire signed [FIRST_OUT11_IMG_WIDTH -1:0] First_OUT11_Img  ;
    114                                              	wire signed [FIRST_OUT20_REAL_WIDTH-1:0] First_OUT20_Real ;
    115                                              	wire signed [FIRST_OUT20_IMG_WIDTH -1:0] First_OUT20_Img  ;
    116                                              	wire signed [FIRST_OUT21_REAL_WIDTH-1:0] First_OUT21_Real ;
    117                                              	wire signed [FIRST_OUT21_IMG_WIDTH -1:0] First_OUT21_Img  ;
    118                                              	wire signed [FIRST_OUT30_REAL_WIDTH-1:0] First_OUT30_Real ;
    119                                              	wire signed [FIRST_OUT30_IMG_WIDTH -1:0] First_OUT30_Img  ;
    120                                              	wire signed [FIRST_OUT31_REAL_WIDTH-1:0] First_OUT31_Real ;
    121                                              	wire signed [FIRST_OUT31_IMG_WIDTH -1:0] First_OUT31_Img  ;
    122                                              
    123                                              	wire signed [SECOND_OUT00_REAL_WIDTH-1:0] Second_OUT00_Real ;
    124                                              	wire signed [SECOND_OUT00_IMG_WIDTH -1:0] Second_OUT00_Img  ;
    125                                              	wire signed [SECOND_OUT01_REAL_WIDTH-1:0] Second_OUT01_Real ;
    126                                              	wire signed [SECOND_OUT01_IMG_WIDTH -1:0] Second_OUT01_Img  ;
    127                                              	wire signed [SECOND_OUT10_REAL_WIDTH-1:0] Second_OUT10_Real ;
    128                                              	wire signed [SECOND_OUT10_IMG_WIDTH -1:0] Second_OUT10_Img  ;
    129                                              	wire signed [SECOND_OUT11_REAL_WIDTH-1:0] Second_OUT11_Real ;
    130                                              	wire signed [SECOND_OUT11_IMG_WIDTH -1:0] Second_OUT11_Img  ;
    131                                              	wire signed [SECOND_OUT20_REAL_WIDTH-1:0] Second_OUT20_Real ;
    132                                              	wire signed [SECOND_OUT20_IMG_WIDTH -1:0] Second_OUT20_Img  ;
    133                                              	wire signed [SECOND_OUT21_REAL_WIDTH-1:0] Second_OUT21_Real ;
    134                                              	wire signed [SECOND_OUT21_IMG_WIDTH -1:0] Second_OUT21_Img  ;
    135                                              	wire signed [SECOND_OUT30_REAL_WIDTH-1:0] Second_OUT30_Real ;
    136                                              	wire signed [SECOND_OUT30_IMG_WIDTH -1:0] Second_OUT30_Img  ;
    137                                              	wire signed [SECOND_OUT31_REAL_WIDTH-1:0] Second_OUT31_Real ;
    138                                              	wire signed [SECOND_OUT31_IMG_WIDTH -1:0] Second_OUT31_Img  ;
    139                                              	
    140             1                        104     	always @(posedge CLK or posedge RST) begin
    141                                              		if(RST) begin
    142             1                          2     			First_IN00_Real <= 'd0;
    143             1                          2     			First_IN00_Img  <= 'd0;
    144             1                          2     			First_IN01_Real <= 'd0;
    145             1                          2     			First_IN01_Img  <= 'd0;
    146             1                          2     			First_IN10_Real <= 'd0;
    147             1                          2     			First_IN10_Img  <= 'd0;
    148             1                          2     			First_IN11_Real <= 'd0;
    149             1                          2     			First_IN11_Img  <= 'd0;
    150             1                          2     			First_IN20_Real <= 'd0;
    151             1                          2     			First_IN20_Img  <= 'd0;
    152             1                          2     			First_IN21_Real <= 'd0;
    153             1                          2     			First_IN21_Img  <= 'd0;
    154             1                          2     			First_IN30_Real <= 'd0;
    155             1                          2     			First_IN30_Img  <= 'd0;
    156             1                          2     			First_IN31_Real <= 'd0;
    157             1                          2     			First_IN31_Img  <= 'd0;
    158                                              		end
    159                                              		else begin
    160                                              			//Bit reversal
    161             1                        102     			First_IN00_Real <= SignalSample_0_Real;
    162             1                        102     			First_IN00_Img  <= SignalSample_0_Img ;
    163             1                        102     			First_IN01_Real <= SignalSample_4_Real;
    164             1                        102     			First_IN01_Img  <= SignalSample_4_Img ;
    165             1                        102     			First_IN10_Real <= SignalSample_2_Real;
    166             1                        102     			First_IN10_Img  <= SignalSample_2_Img ;
    167             1                        102     			First_IN11_Real <= SignalSample_6_Real;
    168             1                        102     			First_IN11_Img  <= SignalSample_6_Img ;
    169             1                        102     			First_IN20_Real <= SignalSample_1_Real;
    170             1                        102     			First_IN20_Img  <= SignalSample_1_Img ;
    171             1                        102     			First_IN21_Real <= SignalSample_5_Real;
    172             1                        102     			First_IN21_Img  <= SignalSample_5_Img ;
    173             1                        102     			First_IN30_Real <= SignalSample_3_Real;
    174             1                        102     			First_IN30_Img  <= SignalSample_3_Img ;
    175             1                        102     			First_IN31_Real <= SignalSample_7_Real;
    176             1                        102     			First_IN31_Img  <= SignalSample_7_Img ;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                       1580      1135       445    71.83%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb/FFT_8_Point_Radix_2_DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                               CLK           1           1      100.00 
                               First_IN00_Img[8-1]           0           0        0.00 
                                 First_IN00_Img[0]           1           1      100.00 
                                First_IN00_Real[8]           0           0        0.00 
                              First_IN00_Real[7-0]           1           1      100.00 
                               First_IN01_Img[8-1]           0           0        0.00 
                                 First_IN01_Img[0]           1           1      100.00 
                                First_IN01_Real[8]           0           0        0.00 
                              First_IN01_Real[7-0]           1           1      100.00 
                               First_IN10_Img[8-1]           0           0        0.00 
                                 First_IN10_Img[0]           1           1      100.00 
                                First_IN10_Real[8]           0           0        0.00 
                              First_IN10_Real[7-0]           1           1      100.00 
                               First_IN11_Img[8-1]           0           0        0.00 
                                 First_IN11_Img[0]           1           1      100.00 
                                First_IN11_Real[8]           0           0        0.00 
                              First_IN11_Real[7-0]           1           1      100.00 
                               First_IN20_Img[8-1]           0           0        0.00 
                                 First_IN20_Img[0]           1           1      100.00 
                                First_IN20_Real[8]           0           0        0.00 
                              First_IN20_Real[7-0]           1           1      100.00 
                               First_IN21_Img[8-1]           0           0        0.00 
                                 First_IN21_Img[0]           1           1      100.00 
                                First_IN21_Real[8]           0           0        0.00 
                              First_IN21_Real[7-0]           1           1      100.00 
                               First_IN30_Img[8-1]           0           0        0.00 
                                 First_IN30_Img[0]           1           1      100.00 
                                First_IN30_Real[8]           0           0        0.00 
                              First_IN30_Real[7-0]           1           1      100.00 
                               First_IN31_Img[8-1]           0           0        0.00 
                                 First_IN31_Img[0]           1           1      100.00 
                                First_IN31_Real[8]           0           0        0.00 
                              First_IN31_Real[7-0]           1           1      100.00 
                                First_OUT00_Img[0]           1           1      100.00 
                              First_OUT00_Img[1-9]           0           0        0.00 
                             First_OUT00_Real[0-8]           1           1      100.00 
                               First_OUT00_Real[9]           0           0        0.00 
                              First_OUT01_Img[0-8]           1           1      100.00 
                             First_OUT01_Real[0-8]           1           1      100.00 
                                First_OUT10_Img[0]           1           1      100.00 
                              First_OUT10_Img[1-9]           0           0        0.00 
                             First_OUT10_Real[0-8]           1           1      100.00 
                               First_OUT10_Real[9]           0           0        0.00 
                              First_OUT11_Img[0-8]           1           1      100.00 
                             First_OUT11_Real[0-8]           1           1      100.00 
                                First_OUT20_Img[0]           1           1      100.00 
                              First_OUT20_Img[1-9]           0           0        0.00 
                             First_OUT20_Real[0-8]           1           1      100.00 
                               First_OUT20_Real[9]           0           0        0.00 
                              First_OUT21_Img[0-8]           1           1      100.00 
                             First_OUT21_Real[0-8]           1           1      100.00 
                                First_OUT30_Img[0]           1           1      100.00 
                              First_OUT30_Img[1-9]           0           0        0.00 
                             First_OUT30_Real[0-8]           1           1      100.00 
                               First_OUT30_Real[9]           0           0        0.00 
                              First_OUT31_Img[0-8]           1           1      100.00 
                             First_OUT31_Real[0-8]           1           1      100.00 
                                               RST           1           0       50.00 
                             Second_OUT00_Img[0-1]           1           1      100.00 
                            Second_OUT00_Img[2-10]           0           0        0.00 
                            Second_OUT00_Real[0-9]           1           1      100.00 
                             Second_OUT00_Real[10]           0           0        0.00 
                             Second_OUT01_Img[0-9]           1           1      100.00 
                            Second_OUT01_Real[0-9]           1           1      100.00 
                             Second_OUT10_Img[0-8]           1           1      100.00 
                            Second_OUT10_Real[0-8]           1           1      100.00 
                             Second_OUT11_Img[0-8]           1           1      100.00 
                            Second_OUT11_Real[0-8]           1           1      100.00 
                             Second_OUT20_Img[0-1]           1           1      100.00 
                            Second_OUT20_Img[2-10]           0           0        0.00 
                            Second_OUT20_Real[0-9]           1           1      100.00 
                             Second_OUT20_Real[10]           0           0        0.00 
                             Second_OUT21_Img[0-9]           1           1      100.00 
                            Second_OUT21_Real[0-9]           1           1      100.00 
                             Second_OUT30_Img[0-8]           1           1      100.00 
                            Second_OUT30_Real[0-8]           1           1      100.00 
                             Second_OUT31_Img[0-8]           1           1      100.00 
                            Second_OUT31_Real[0-8]           1           1      100.00 
                             SignalSample_0_Img[0]           1           0       50.00 
                           SignalSample_0_Img[1-8]           0           0        0.00 
                          SignalSample_0_Real[0-7]           1           1      100.00 
                            SignalSample_0_Real[8]           0           0        0.00 
                             SignalSample_1_Img[0]           1           0       50.00 
                           SignalSample_1_Img[1-8]           0           0        0.00 
                          SignalSample_1_Real[0-7]           1           1      100.00 
                            SignalSample_1_Real[8]           0           0        0.00 
                             SignalSample_2_Img[0]           1           0       50.00 
                           SignalSample_2_Img[1-8]           0           0        0.00 
                          SignalSample_2_Real[0-7]           1           1      100.00 
                            SignalSample_2_Real[8]           0           0        0.00 
                             SignalSample_3_Img[0]           1           0       50.00 
                           SignalSample_3_Img[1-8]           0           0        0.00 
                          SignalSample_3_Real[0-7]           1           1      100.00 
                            SignalSample_3_Real[8]           0           0        0.00 
                             SignalSample_4_Img[0]           1           0       50.00 
                           SignalSample_4_Img[1-8]           0           0        0.00 
                          SignalSample_4_Real[0-7]           1           1      100.00 
                            SignalSample_4_Real[8]           0           0        0.00 
                             SignalSample_5_Img[0]           1           0       50.00 
                           SignalSample_5_Img[1-8]           0           0        0.00 
                          SignalSample_5_Real[0-7]           1           1      100.00 
                            SignalSample_5_Real[8]           0           0        0.00 
                             SignalSample_6_Img[0]           1           0       50.00 
                           SignalSample_6_Img[1-8]           0           0        0.00 
                          SignalSample_6_Real[0-7]           1           1      100.00 
                            SignalSample_6_Real[8]           0           0        0.00 
                             SignalSample_7_Img[0]           1           0       50.00 
                           SignalSample_7_Img[1-8]           0           0        0.00 
                          SignalSample_7_Real[0-7]           1           1      100.00 
                            SignalSample_7_Real[8]           0           0        0.00 
                              Third_OUT00_Img[0-1]           1           1      100.00 
                             Third_OUT00_Img[2-11]           0           0        0.00 
                            Third_OUT00_Real[0-10]           1           1      100.00 
                              Third_OUT00_Real[11]           0           0        0.00 
                             Third_OUT01_Img[0-11]           1           1      100.00 
                            Third_OUT01_Real[0-11]           1           1      100.00 
                              Third_OUT10_Img[0-9]           1           1      100.00 
                            Third_OUT10_Img[10-11]           0           0        0.00 
                            Third_OUT10_Real[0-11]           1           1      100.00 
                              Third_OUT11_Img[0-9]           1           1      100.00 
                            Third_OUT11_Img[10-11]           0           1       50.00 
                            Third_OUT11_Real[0-11]           1           1      100.00 
                             Third_OUT20_Img[0-11]           1           1      100.00 
                            Third_OUT20_Real[0-11]           1           1      100.00 
                             Third_OUT21_Img[0-11]           1           1      100.00 
                            Third_OUT21_Real[0-11]           1           1      100.00 
                             Third_OUT30_Img[0-11]           1           1      100.00 
                            Third_OUT30_Real[0-11]           1           1      100.00 
                             Third_OUT31_Img[0-11]           1           1      100.00 
                            Third_OUT31_Real[0-11]           1           1      100.00 

Total Node Count     =        790 
Toggled Node Count   =        562 
Untoggled Node Count =        228 

Toggle Coverage      =      71.83% (1135 of 1580 bins)

=================================================================================
=== Instance: /FFT_8_Point_Radix_2_tb
=== Design Unit: work.FFT_8_Point_Radix_2_tb
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10         8         2    80.00%

================================Branch Details================================

Branch Coverage for instance /FFT_8_Point_Radix_2_tb

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FFT_8_Point_Radix_2_tb.sv
------------------------------------IF Branch------------------------------------
    230                                  ***0***     Count coming in to IF
    230             1                    ***0***     		abs_real = (r < 0.0) ? -r : r;
    230             2                    ***0***     		abs_real = (r < 0.0) ? -r : r;
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    263                                      800     Count coming in to IF
    263             1                        385     				if (diff < 0) diff = -diff;
                                             415     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    266                                      800     Count coming in to IF
    266             1                        371     				if (diff < 0) diff = -diff;
                                             429     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    355                                      101     Count coming in to IF
    355             1                        100     			if(nseed <= 'd99) begin
    362             1                          1     			else begin
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    358                                      100     Count coming in to IF
    358             1                         92     				if(nseed >= 8) begin
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         4         1    80.00%

================================Condition Details================================

Condition Coverage for instance /FFT_8_Point_Radix_2_tb --

  File FFT_8_Point_Radix_2_tb.sv
----------------Focused Condition View-------------------
Line       230 Item    1  (r < 0.000000)
Condition totals: 0 of 1 input term covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  (r < 0.000000)         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  (r < 0.000000)_0      -                             
  Row   2:    ***0***  (r < 0.000000)_1      -                             

----------------Focused Condition View-------------------
Line       263 Item    1  (diff < 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (diff < 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (diff < 0)_0          -                             
  Row   2:          1  (diff < 0)_1          -                             

----------------Focused Condition View-------------------
Line       266 Item    1  (diff < 0)
Condition totals: 1 of 1 input term covered = 100.00%

  Input Term   Covered  Reason for no coverage   Hint
 -----------  --------  -----------------------  --------------
  (diff < 0)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (diff < 0)_0          -                             
  Row   2:          1  (diff < 0)_1          -                             

----------------Focused Condition View-------------------
Line       355 Item    1  (nseed <= 99)
Condition totals: 1 of 1 input term covered = 100.00%

     Input Term   Covered  Reason for no coverage   Hint
    -----------  --------  -----------------------  --------------
  (nseed <= 99)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (nseed <= 99)_0       -                             
  Row   2:          1  (nseed <= 99)_1       -                             

----------------Focused Condition View-------------------
Line       358 Item    1  (nseed >= 8)
Condition totals: 1 of 1 input term covered = 100.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  (nseed >= 8)         Y

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          1  (nseed >= 8)_0        -                             
  Row   2:          1  (nseed >= 8)_1        -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      93        92         1    98.92%

================================Statement Details================================

Statement Coverage for instance /FFT_8_Point_Radix_2_tb --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File FFT_8_Point_Radix_2_tb.sv
    9                                                module FFT_8_Point_Radix_2_tb();
    10                                               	//Testbench parameters
    11                                               	//Assuming having initial real inputs Therefore all the first stage inputs have single bit imaginary width and will take zero value
    12                                               	parameter SIGNAL_SAMPLE_REAL_WIDTH = 'd9,
    13                                               	          SIGNAL_SAMPLE_IMG_WIDTH  = 'd9,
    14                                               			  FIRST_MULTI_OUT          = 'd9,
    15                                               			  FIRST_OUT_x0             = 'd10,
    16                                               			  FIRST_OUT_x1             = 'd9,
    17                                               			  SECOND_MULTI_0or2        = 'd10,
    18                                               			  SECOND_MULTI_1or3        = 'd9,
    19                                               			  SECOND_OUT_00or20        = 'd11,
    20                                               			  SECOND_OUT_01or21        = 'd10,
    21                                               			  SECOND_OUT_1xor3x        = 'd9,
    22                                               			  THIRD_MULTI_OUT0         = 'd11,
    23                                               			  THIRD_MULTI_OUT_1or2or3  = 'd11,
    24                                               			  THIRD_OUTx_x             = 'd12; 
    25                                               			  
    26                                               	//Testbench signals
    27                                               	reg                                CLK_tb;
    28                                               	reg                                RST_tb;
    29                                               	reg signed [SIGNAL_SAMPLE_REAL_WIDTH-1:0] SignalSample_0_Real_tb,
    30                                               								              SignalSample_1_Real_tb,
    31                                               								              SignalSample_2_Real_tb,
    32                                               								              SignalSample_3_Real_tb,
    33                                               								              SignalSample_4_Real_tb,
    34                                               								              SignalSample_5_Real_tb,
    35                                               								              SignalSample_6_Real_tb,
    36                                               								              SignalSample_7_Real_tb;
    37                                               								  
    38                                               	reg signed [SIGNAL_SAMPLE_IMG_WIDTH-1:0] SignalSample_0_Img_tb ,
    39                                               	                                         SignalSample_1_Img_tb ,
    40                                               	                                         SignalSample_2_Img_tb ,
    41                                               	                                         SignalSample_3_Img_tb ,
    42                                               	                                         SignalSample_4_Img_tb ,
    43                                               	                                         SignalSample_5_Img_tb ,
    44                                               	                                         SignalSample_6_Img_tb ,
    45                                               	                                         SignalSample_7_Img_tb ;
    46                                               	
    47                                               	wire signed [THIRD_OUTx_x-1:0]           Third_OUT00_Real_tb,
    48                                               	                                         Third_OUT00_Img_tb ,
    49                                               	                                         Third_OUT01_Real_tb,
    50                                               	                                         Third_OUT01_Img_tb ,
    51                                               	                                         Third_OUT10_Real_tb,
    52                                               	                                         Third_OUT10_Img_tb ,
    53                                               	                                         Third_OUT11_Real_tb,
    54                                               	                                         Third_OUT11_Img_tb ,
    55                                               	                                         Third_OUT20_Real_tb,
    56                                               	                                         Third_OUT20_Img_tb ,
    57                                               	                                         Third_OUT21_Real_tb,
    58                                               	                                         Third_OUT21_Img_tb ,
    59                                               	                                         Third_OUT30_Real_tb,
    60                                               	                                         Third_OUT30_Img_tb ,
    61                                               	                                         Third_OUT31_Real_tb,
    62                                               	                                         Third_OUT31_Img_tb ;
    63                                               	
    64                                               		//Input array
    65                                               	reg signed [SIGNAL_SAMPLE_REAL_WIDTH-1:0] Mem_IN [799:0];
    66                                               	
    67                                               		//Golden model outputs
    68                                               	reg signed [THIRD_OUTx_x-1:0] Mem_OUT_Real [799:0];
    69                                               	reg signed [THIRD_OUTx_x-1:0] Mem_OUT_Img  [799:0];
    70                                               	
    71                                               		//Error calculation signals
    72                                               	real FFT_Verilog_OUT_real [0:7];    	     	     	      
    73                                               	real FFT_Verilog_OUT_img  [0:7];    	     	     	      
    74                                               	
    75                                               	real Error_Sum_real,    
    76                                               		 Error_Sum_img,
    77                                               		 diff,//Average error per seed variable 
    78                                               		 Error_PerSeed,
    79                                               		 Average_Error_Sum;//Total average error for all seeds
    80                                               		 
    81                                               	integer count;
    82                                               	
    83                                               		//Testcases seed variables
    84                                               	int unsigned nSeed, //Total number of seeds
    85                                               			     nseed, //input Seed counter
    86                                               			     Check_seed; //Seed to be checked counter
    87                                               	
    88                                               	
    89                                               	//Module instantiation
    90                                               	//For the adder and subtractor inputs assign the width parameter which is greater among the two operands.
    91                                               	FFT_8_Point_Radix_2_TOP #(
    92                                               		//Inputs parameters (Naming convention: (STAGE_ORDER)_IN(MAC_ORDER)(INPUT_ORDER)_(REALorIMG)_WIDTH)
    93                                               		.SIGNALSAMPLE_0_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    94                                               		.SIGNALSAMPLE_0_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    95                                               		.SIGNALSAMPLE_1_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    96                                               		.SIGNALSAMPLE_1_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    97                                               		.SIGNALSAMPLE_2_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    98                                               		.SIGNALSAMPLE_2_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    99                                               		.SIGNALSAMPLE_3_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    100                                              		.SIGNALSAMPLE_3_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    101                                              		.SIGNALSAMPLE_4_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    102                                              		.SIGNALSAMPLE_4_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    103                                              		.SIGNALSAMPLE_5_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    104                                              		.SIGNALSAMPLE_5_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    105                                              		.SIGNALSAMPLE_6_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    106                                              		.SIGNALSAMPLE_6_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    107                                              		.SIGNALSAMPLE_7_REAL_WIDTH ( SIGNAL_SAMPLE_REAL_WIDTH ), 
    108                                              		.SIGNALSAMPLE_7_IMG_WIDTH  ( SIGNAL_SAMPLE_IMG_WIDTH  ), 
    109                                              		//Multipliers parameters (Naming convention: (STAGE_ORDER)_MUTLI(MAC_ORDER)_(REALorIMG)_WIDTH)
    110                                              		.FIRST_MULTI0_REAL_WIDTH ( FIRST_MULTI_OUT ), .SECOND_MULTI0_REAL_WIDTH ( SECOND_MULTI_0or2 ), .THIRD_MULTI0_REAL_WIDTH ( THIRD_MULTI_OUT0 ),
    111                                              		.FIRST_MULTI0_IMG_WIDTH  ( FIRST_MULTI_OUT ), .SECOND_MULTI0_IMG_WIDTH  ( SECOND_MULTI_0or2 ), .THIRD_MULTI0_IMG_WIDTH  ( THIRD_MULTI_OUT0 ),
    112                                              		.FIRST_MULTI1_REAL_WIDTH ( FIRST_MULTI_OUT ), .SECOND_MULTI1_REAL_WIDTH ( SECOND_MULTI_1or3 ), .THIRD_MULTI1_REAL_WIDTH ( THIRD_MULTI_OUT_1or2or3 ),
    113                                              		.FIRST_MULTI1_IMG_WIDTH  ( FIRST_MULTI_OUT ), .SECOND_MULTI1_IMG_WIDTH  ( SECOND_MULTI_1or3 ), .THIRD_MULTI1_IMG_WIDTH  ( THIRD_MULTI_OUT_1or2or3 ),
    114                                              		.FIRST_MULTI2_REAL_WIDTH ( FIRST_MULTI_OUT ), .SECOND_MULTI2_REAL_WIDTH ( SECOND_MULTI_0or2 ), .THIRD_MULTI2_REAL_WIDTH ( THIRD_MULTI_OUT_1or2or3 ),
    115                                              		.FIRST_MULTI2_IMG_WIDTH  ( FIRST_MULTI_OUT ), .SECOND_MULTI2_IMG_WIDTH  ( SECOND_MULTI_0or2 ), .THIRD_MULTI2_IMG_WIDTH  ( THIRD_MULTI_OUT_1or2or3 ),
    116                                              		.FIRST_MULTI3_REAL_WIDTH ( FIRST_MULTI_OUT ), .SECOND_MULTI3_REAL_WIDTH ( SECOND_MULTI_1or3 ), .THIRD_MULTI3_REAL_WIDTH ( THIRD_MULTI_OUT_1or2or3 ),
    117                                              		.FIRST_MULTI3_IMG_WIDTH  ( FIRST_MULTI_OUT ), .SECOND_MULTI3_IMG_WIDTH  ( SECOND_MULTI_1or3 ), .THIRD_MULTI3_IMG_WIDTH  ( THIRD_MULTI_OUT_1or2or3 ),
    118                                              		//Outputs parameters (Naming convention: (STAGE_ORDER)_OUT(MAC_ORDER)(INPUT_ORDER)_(REALorIMG)_WIDTH)
    119                                              		.FIRST_OUT00_REAL_WIDTH ( FIRST_OUT_x0 ), .SECOND_OUT00_REAL_WIDTH ( SECOND_OUT_00or20 ), .THIRD_OUT00_REAL_WIDTH ( THIRD_OUTx_x ),
    120                                              		.FIRST_OUT00_IMG_WIDTH  ( FIRST_OUT_x0 ), .SECOND_OUT00_IMG_WIDTH  ( SECOND_OUT_00or20 ), .THIRD_OUT00_IMG_WIDTH  ( THIRD_OUTx_x ),
    121                                              		.FIRST_OUT01_REAL_WIDTH ( FIRST_OUT_x1 ), .SECOND_OUT01_REAL_WIDTH ( SECOND_OUT_01or21 ), .THIRD_OUT01_REAL_WIDTH ( THIRD_OUTx_x ),
    122                                              		.FIRST_OUT01_IMG_WIDTH  ( FIRST_OUT_x1 ), .SECOND_OUT01_IMG_WIDTH  ( SECOND_OUT_01or21 ), .THIRD_OUT01_IMG_WIDTH  ( THIRD_OUTx_x ),
    123                                              		.FIRST_OUT10_REAL_WIDTH ( FIRST_OUT_x0 ), .SECOND_OUT10_REAL_WIDTH ( SECOND_OUT_1xor3x ), .THIRD_OUT10_REAL_WIDTH ( THIRD_OUTx_x ),
    124                                              		.FIRST_OUT10_IMG_WIDTH  ( FIRST_OUT_x0 ), .SECOND_OUT10_IMG_WIDTH  ( SECOND_OUT_1xor3x ), .THIRD_OUT10_IMG_WIDTH  ( THIRD_OUTx_x ),
    125                                              		.FIRST_OUT11_REAL_WIDTH ( FIRST_OUT_x1 ), .SECOND_OUT11_REAL_WIDTH ( SECOND_OUT_1xor3x ), .THIRD_OUT11_REAL_WIDTH ( THIRD_OUTx_x ),
    126                                              		.FIRST_OUT11_IMG_WIDTH  ( FIRST_OUT_x1 ), .SECOND_OUT11_IMG_WIDTH  ( SECOND_OUT_1xor3x ), .THIRD_OUT11_IMG_WIDTH  ( THIRD_OUTx_x ),
    127                                              		.FIRST_OUT20_REAL_WIDTH ( FIRST_OUT_x0 ), .SECOND_OUT20_REAL_WIDTH ( SECOND_OUT_00or20 ), .THIRD_OUT20_REAL_WIDTH ( THIRD_OUTx_x ),
    128                                              		.FIRST_OUT20_IMG_WIDTH  ( FIRST_OUT_x0 ), .SECOND_OUT20_IMG_WIDTH  ( SECOND_OUT_00or20 ), .THIRD_OUT20_IMG_WIDTH  ( THIRD_OUTx_x ),
    129                                              		.FIRST_OUT21_REAL_WIDTH ( FIRST_OUT_x1 ), .SECOND_OUT21_REAL_WIDTH ( SECOND_OUT_01or21 ), .THIRD_OUT21_REAL_WIDTH ( THIRD_OUTx_x ),
    130                                              		.FIRST_OUT21_IMG_WIDTH  ( FIRST_OUT_x1 ), .SECOND_OUT21_IMG_WIDTH  ( SECOND_OUT_01or21 ), .THIRD_OUT21_IMG_WIDTH  ( THIRD_OUTx_x ),
    131                                              		.FIRST_OUT30_REAL_WIDTH ( FIRST_OUT_x0 ), .SECOND_OUT30_REAL_WIDTH ( SECOND_OUT_1xor3x ), .THIRD_OUT30_REAL_WIDTH ( THIRD_OUTx_x ),
    132                                              		.FIRST_OUT30_IMG_WIDTH  ( FIRST_OUT_x0 ), .SECOND_OUT30_IMG_WIDTH  ( SECOND_OUT_1xor3x ), .THIRD_OUT30_IMG_WIDTH  ( THIRD_OUTx_x ),
    133                                              		.FIRST_OUT31_REAL_WIDTH ( FIRST_OUT_x1 ), .SECOND_OUT31_REAL_WIDTH ( SECOND_OUT_1xor3x ), .THIRD_OUT31_REAL_WIDTH ( THIRD_OUTx_x ),
    134                                              		.FIRST_OUT31_IMG_WIDTH  ( FIRST_OUT_x1 ), .SECOND_OUT31_IMG_WIDTH  ( SECOND_OUT_1xor3x ), .THIRD_OUT31_IMG_WIDTH  ( THIRD_OUTx_x ) 
    135                                              	) FFT_8_Point_Radix_2_DUT(
    136                                              		.SignalSample_0_Real( SignalSample_0_Real_tb ),
    137                                              		.SignalSample_0_Img ( SignalSample_0_Img_tb  ),
    138                                              		.SignalSample_1_Real( SignalSample_1_Real_tb ),
    139                                              		.SignalSample_1_Img ( SignalSample_1_Img_tb  ),
    140                                              		.SignalSample_2_Real( SignalSample_2_Real_tb ),
    141                                              		.SignalSample_2_Img ( SignalSample_2_Img_tb  ),
    142                                              		.SignalSample_3_Real( SignalSample_3_Real_tb ),
    143                                              		.SignalSample_3_Img ( SignalSample_3_Img_tb  ),
    144                                              		.SignalSample_4_Real( SignalSample_4_Real_tb ),
    145                                              		.SignalSample_4_Img ( SignalSample_4_Img_tb  ),
    146                                              		.SignalSample_5_Real( SignalSample_5_Real_tb ),
    147                                              		.SignalSample_5_Img ( SignalSample_5_Img_tb  ),
    148                                              		.SignalSample_6_Real( SignalSample_6_Real_tb ),
    149                                              		.SignalSample_6_Img ( SignalSample_6_Img_tb  ),
    150                                              		.SignalSample_7_Real( SignalSample_7_Real_tb ),
    151                                              		.SignalSample_7_Img ( SignalSample_7_Img_tb  ),
    152                                              		
    153                                              		.CLK( CLK_tb ) , //Clocking signal                      
    154                                              		.RST( RST_tb ) , //Active high asynchronous reset signal
    155                                              		       
    156                                              		.Third_OUT00_Real( Third_OUT00_Real_tb ),
    157                                              		.Third_OUT00_Img ( Third_OUT00_Img_tb  ),
    158                                              		.Third_OUT01_Real( Third_OUT01_Real_tb ),
    159                                              		.Third_OUT01_Img ( Third_OUT01_Img_tb  ),
    160                                              		.Third_OUT10_Real( Third_OUT10_Real_tb ),
    161                                              		.Third_OUT10_Img ( Third_OUT10_Img_tb  ),
    162                                              		.Third_OUT11_Real( Third_OUT11_Real_tb ),
    163                                              		.Third_OUT11_Img ( Third_OUT11_Img_tb  ),
    164                                              		.Third_OUT20_Real( Third_OUT20_Real_tb ),
    165                                              		.Third_OUT20_Img ( Third_OUT20_Img_tb  ),
    166                                              		.Third_OUT21_Real( Third_OUT21_Real_tb ),
    167                                              		.Third_OUT21_Img ( Third_OUT21_Img_tb  ),
    168                                              		.Third_OUT30_Real( Third_OUT30_Real_tb ),
    169                                              		.Third_OUT30_Img ( Third_OUT30_Img_tb  ),
    170                                              		.Third_OUT31_Real( Third_OUT31_Real_tb ),
    171                                              		.Third_OUT31_Img ( Third_OUT31_Img_tb  ) 
    172                                              	);
    173                                              	
    174                                              	//Clock generation
    175                                              	always begin
    176             1                          1     		CLK_tb = 1'b0;
    177             1                          1     		forever begin
    178             1                        221     			#(`CLOCK_PERIOD/2);
    179             1                        220     			CLK_tb = ~CLK_tb;
    180                                              		end
    181                                              	end
    182                                              	
    183                                              	task Reset_task;
    184             1                          1     		SignalSample_0_Real_tb = 'd1 ;
    185             1                          1     		SignalSample_1_Real_tb = 'd1 ;
    186             1                          1     		SignalSample_2_Real_tb = 'd1 ;
    187             1                          1     		SignalSample_3_Real_tb = 'd1 ;
    188             1                          1     		SignalSample_4_Real_tb = 'd1 ;
    189             1                          1     		SignalSample_5_Real_tb = 'd1 ;
    190             1                          1     		SignalSample_6_Real_tb = 'd1 ;
    191             1                          1     		SignalSample_7_Real_tb = 'd1 ;
    192                                              		                              
    193             1                          1     		SignalSample_0_Img_tb = 'd1  ; 
    194             1                          1     		SignalSample_1_Img_tb = 'd1  ; 
    195             1                          1     		SignalSample_2_Img_tb = 'd1  ; 
    196             1                          1     		SignalSample_3_Img_tb = 'd1  ; 
    197             1                          1     		SignalSample_4_Img_tb = 'd1  ; 
    198             1                          1     		SignalSample_5_Img_tb = 'd1  ; 
    199             1                          1     		SignalSample_6_Img_tb = 'd1  ; 
    200             1                          1     		SignalSample_7_Img_tb = 'd1  ; 
    201             1                          1     		RST_tb                = 1'b1 ; 
    202             1                          1     		@(negedge CLK_tb);
    203             1                          1     		RST_tb                = 1'b0 ;
    204                                              		
    205                                              	endtask
    206                                              	
    207                                              	task Stimulus_Driver;
    208                                              		begin
    209             1                        100     			SignalSample_0_Real_tb = Mem_IN[8*nseed + 0];
    210             1                        100     			SignalSample_1_Real_tb = Mem_IN[8*nseed + 1];
    211             1                        100     			SignalSample_2_Real_tb = Mem_IN[8*nseed + 2];
    212             1                        100     			SignalSample_3_Real_tb = Mem_IN[8*nseed + 3];
    213             1                        100     			SignalSample_4_Real_tb = Mem_IN[8*nseed + 4];
    214             1                        100     			SignalSample_5_Real_tb = Mem_IN[8*nseed + 5];
    215             1                        100     			SignalSample_6_Real_tb = Mem_IN[8*nseed + 6];
    216             1                        100     			SignalSample_7_Real_tb = Mem_IN[8*nseed + 7];
    217                                              			
    218             1                        100     			SignalSample_0_Img_tb = 'd0;
    219             1                        100     			SignalSample_1_Img_tb = 'd0;
    220             1                        100     			SignalSample_2_Img_tb = 'd0;
    221             1                        100     			SignalSample_3_Img_tb = 'd0;
    222             1                        100     			SignalSample_4_Img_tb = 'd0;
    223             1                        100     			SignalSample_5_Img_tb = 'd0;
    224             1                        100     			SignalSample_6_Img_tb = 'd0;
    225             1                        100     			SignalSample_7_Img_tb = 'd0;
    226                                              		end
    227                                              	endtask
    228                                              	
    229                                              	function real abs_real (input real r);
    230             1                    ***0***     		abs_real = (r < 0.0) ? -r : r;
    231                                              	endfunction
    232                                              
    233                                              	
    234                                              	task ErrorCal;
    235                                              		begin
    236                                              			//Average error per seed variable initilization
    237             1                        100     			Error_Sum_real  = 0;
    238             1                        100     			Error_Sum_img   = 0;
    239                                              		
    240                                              			//Calculate and accumulate the error of each output
    241                                              				// Convert fixed-point Q4.8 hardware outputs to real
    242             1                        100     			FFT_Verilog_OUT_real[0] = `Q4_8_TO_REAL(Third_OUT00_Real_tb);
    243             1                        100     			FFT_Verilog_OUT_real[1] = `Q4_8_TO_REAL(Third_OUT01_Real_tb);
    244             1                        100     			FFT_Verilog_OUT_real[2] = `Q4_8_TO_REAL(Third_OUT10_Real_tb);
    245             1                        100     			FFT_Verilog_OUT_real[3] = `Q4_8_TO_REAL(Third_OUT11_Real_tb);
    246             1                        100     			FFT_Verilog_OUT_real[4] = `Q4_8_TO_REAL(Third_OUT20_Real_tb);
    247             1                        100     			FFT_Verilog_OUT_real[5] = `Q4_8_TO_REAL(Third_OUT21_Real_tb);
    248             1                        100     			FFT_Verilog_OUT_real[6] = `Q4_8_TO_REAL(Third_OUT30_Real_tb);
    249             1                        100     			FFT_Verilog_OUT_real[7] = `Q4_8_TO_REAL(Third_OUT31_Real_tb);
    250                                              			
    251             1                        100     			FFT_Verilog_OUT_img[0] = `Q4_8_TO_REAL(Third_OUT00_Img_tb);
    252             1                        100     			FFT_Verilog_OUT_img[1] = `Q4_8_TO_REAL(Third_OUT01_Img_tb);
    253             1                        100     			FFT_Verilog_OUT_img[2] = `Q4_8_TO_REAL(Third_OUT10_Img_tb);
    254             1                        100     			FFT_Verilog_OUT_img[3] = `Q4_8_TO_REAL(Third_OUT11_Img_tb);
    255             1                        100     			FFT_Verilog_OUT_img[4] = `Q4_8_TO_REAL(Third_OUT20_Img_tb);
    256             1                        100     			FFT_Verilog_OUT_img[5] = `Q4_8_TO_REAL(Third_OUT21_Img_tb);
    257             1                        100     			FFT_Verilog_OUT_img[6] = `Q4_8_TO_REAL(Third_OUT30_Img_tb);
    258             1                        100     			FFT_Verilog_OUT_img[7] = `Q4_8_TO_REAL(Third_OUT31_Img_tb);
    259                                              			
    260                                              			// Compute mean error: mean(Algo - Golden)
    261             1                        100     			for (count = 0; count < 8; count++) begin
    261             2                        800     
    262             1                        800     				diff = (FFT_Verilog_OUT_real[count] - `Q4_8_TO_REAL(Mem_OUT_Real[8*Check_seed + count]));
    263             1                        385     				if (diff < 0) diff = -diff;
    264             1                        800     				Error_Sum_real += diff;
    265             1                        800     				diff = (FFT_Verilog_OUT_img[count] - `Q4_8_TO_REAL(Mem_OUT_Img[8*Check_seed + count]));
    266             1                        371     				if (diff < 0) diff = -diff;
    267             1                        800     				Error_Sum_img += diff;
    268                                              			end
    269                                              			
    270             1                        100     			Error_Sum_real/= 8.0;
    271             1                        100     			Error_Sum_img /= 8.0;
    272                                              			
    273             1                        100     			Error_PerSeed = $sqrt(Error_Sum_real*Error_Sum_real + Error_Sum_img*Error_Sum_img);
    274                                              			
    275                                              			/*	// First output error
    276                                              			First_Out_Real_Error   = abs_real(`Q4_8_TO_REAL(Third_OUT00_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 0]));
    277                                              			First_Out_Img_Error    = abs_real(`Q4_8_TO_REAL(Third_OUT00_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 0]));
    278                                              			Error_Sum              = Error_Sum + ((First_Out_Real_Error + First_Out_Img_Error)/2);
    279                                              			
    280                                              				// Second output error
    281                                              			Second_Out_Real_Error  = abs_real(`Q4_8_TO_REAL(Third_OUT01_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 1]));
    282                                              			Second_Out_Img_Error   = abs_real(`Q4_8_TO_REAL(Third_OUT01_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 1]));
    283                                              			Error_Sum              = Error_Sum + ((Second_Out_Real_Error + Second_Out_Img_Error)/2);
    284                                              			
    285                                              				// Third output error
    286                                              			Third_Out_Real_Error   = abs_real(`Q4_8_TO_REAL(Third_OUT10_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 2]));
    287                                              			Third_Out_Img_Error    = abs_real(`Q4_8_TO_REAL(Third_OUT10_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 2]));
    288                                              			Error_Sum              = Error_Sum + ((Third_Out_Real_Error + Third_Out_Img_Error)/2);
    289                                              			
    290                                              				// Fourth output error
    291                                              			Fourth_Out_Real_Error  = abs_real(`Q4_8_TO_REAL(Third_OUT11_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 3]));
    292                                              			Fourth_Out_Img_Error   = abs_real(`Q4_8_TO_REAL(Third_OUT11_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 3]));
    293                                              			Error_Sum              = Error_Sum + ((Fourth_Out_Real_Error + Fourth_Out_Img_Error)/2);
    294                                              			
    295                                              				// Fifth output error
    296                                              			Fifth_Out_Real_Error   = abs_real(`Q4_8_TO_REAL(Third_OUT20_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 4]));
    297                                              			Fifth_Out_Img_Error    = abs_real(`Q4_8_TO_REAL(Third_OUT20_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 4]));
    298                                              			Error_Sum              = Error_Sum + ((Fifth_Out_Real_Error + Fifth_Out_Img_Error)/2);
    299                                              			
    300                                              				// Sixth output error
    301                                              			Sixth_Out_Real_Error   = abs_real(`Q4_8_TO_REAL(Third_OUT21_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 5]));
    302                                              			Sixth_Out_Img_Error    = abs_real(`Q4_8_TO_REAL(Third_OUT21_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 5]));
    303                                              			Error_Sum              = Error_Sum + ((Sixth_Out_Real_Error + Sixth_Out_Img_Error)/2);
    304                                              			
    305                                              				// Seventh output error
    306                                              			Seventh_Out_Real_Error = abs_real(`Q4_8_TO_REAL(Third_OUT30_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 6]));
    307                                              			Seventh_Out_Img_Error  = abs_real(`Q4_8_TO_REAL(Third_OUT30_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 6]));
    308                                              			Error_Sum              = Error_Sum + ((Seventh_Out_Real_Error + Seventh_Out_Img_Error)/2);
    309                                              			
    310                                              				// Eighth output error
    311                                              			Eighth_Out_Real_Error  = abs_real(`Q4_8_TO_REAL(Third_OUT31_Real_tb) - `Q4_8_TO_REAL(Mem_OUT_Real[8*nseed + 7]));
    312                                              			Eighth_Out_Img_Error   = abs_real(`Q4_8_TO_REAL(Third_OUT31_Img_tb ) - `Q4_8_TO_REAL(Mem_OUT_Img [8*nseed + 7]));
    313                                              			//Error_Sum              = Error_Sum + ((Eighth_Out_Real_Error + Eighth_Out_Img_Error)/2);
    314                                              			*/
    315                                              			
    316             1                        100     			$display("Average Error for seed no. %d = %f", Check_seed, Error_PerSeed);
    317                                              			
    318             1                        100     			Check_seed = Check_seed + 1;
    319                                              			
    320             1                        100     			Average_Error_Sum = Average_Error_Sum + Error_PerSeed;
    321                                              			
    322                                              		end
    323                                              	endtask
    324                                              	
    325                                              	initial begin
    326             1                          1     		$dumpfile("FFT_8_Point_Radix_2.vcd");  // waveforms in this file
    327             1                          1     		$dumpvars;				               // saves all waveforms
    328                                              		
    329             1                          1     		$display("Test start");
    330                                              		
    331                                              		//Reading the input file which is extracted from the Matlab system modeling
    332             1                          1     		$readmemb("FFT_Golden_In_bin.txt", Mem_IN);
    333                                              		
    334                                              		//Reading the output files which are extracted from the Matlab system modeling
    335             1                          1     		$readmemb("FFT_Golden_Out_real_bin.txt", Mem_OUT_Real);
    336             1                          1     		$readmemb("FFT_Golden_Out_img_bin.txt", Mem_OUT_Img );
    337                                              		
    338                                              		//Initializing number of generated seeds
    339             1                          1     		nSeed = 100;
    340                                              		
    341                                              		//Initializing the input seeds counter
    342             1                          1     		nseed = 0;
    343                                              		
    344                                              		//Initializing the seed to be checked counter
    345             1                          1     		Check_seed = 0;
    346                                              		
    347                                              		//Average Error variable intialization
    348             1                          1     		Average_Error_Sum = 0;
    349                                              				
    350                                              		//Testcases
    351             1                          1     		Reset_task();
    352                                              						//(nSeed+1) so that have an extra iteration without Stimulus_Driver and only checking for 8 successive clock cycles
    353             1                        101     		for( ;nseed < (nSeed+1); nseed = nseed + 1) begin
    354             1                        101     			@(negedge CLK_tb);
    355                                              			if(nseed <= 'd99) begin
    356             1                        100     				Stimulus_Driver();
    357                                              				//Start checking after 7 cycles of the first input samples until a valid output
    358                                              				if(nseed >= 8) begin
    359             1                         92     					ErrorCal();
    360                                              				end
    361                                              			end
    362                                              			else begin
    363             1                          1     				for(int i = 0; i <= 7; i = i + 1) begin
    363             2                          8     
    364             1                          8     					ErrorCal();
    365             1                          8     					@(negedge CLK_tb);
    366                                              				end
    367                                              			end
    368                                              		end
    369             1                          1     		$display("Total Average Error across simulation = %f", Average_Error_Sum/nSeed);
    370             1                          1     		$stop;

Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        932       524       408    56.22%

================================Toggle Details================================

Toggle Coverage for instance /FFT_8_Point_Radix_2_tb --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            CLK_tb           1           1      100.00 
                                   Check_seed[0-5]           1           1      100.00 
                                     Check_seed[6]           0           1       50.00 
                                  Check_seed[7-31]           0           0        0.00 
                                            RST_tb           1           0       50.00 
                          SignalSample_0_Img_tb[0]           1           0       50.00 
                        SignalSample_0_Img_tb[1-8]           0           0        0.00 
                       SignalSample_0_Real_tb[0-7]           1           1      100.00 
                         SignalSample_0_Real_tb[8]           0           0        0.00 
                          SignalSample_1_Img_tb[0]           1           0       50.00 
                        SignalSample_1_Img_tb[1-8]           0           0        0.00 
                       SignalSample_1_Real_tb[0-7]           1           1      100.00 
                         SignalSample_1_Real_tb[8]           0           0        0.00 
                          SignalSample_2_Img_tb[0]           1           0       50.00 
                        SignalSample_2_Img_tb[1-8]           0           0        0.00 
                       SignalSample_2_Real_tb[0-7]           1           1      100.00 
                         SignalSample_2_Real_tb[8]           0           0        0.00 
                          SignalSample_3_Img_tb[0]           1           0       50.00 
                        SignalSample_3_Img_tb[1-8]           0           0        0.00 
                       SignalSample_3_Real_tb[0-7]           1           1      100.00 
                         SignalSample_3_Real_tb[8]           0           0        0.00 
                          SignalSample_4_Img_tb[0]           1           0       50.00 
                        SignalSample_4_Img_tb[1-8]           0           0        0.00 
                       SignalSample_4_Real_tb[0-7]           1           1      100.00 
                         SignalSample_4_Real_tb[8]           0           0        0.00 
                          SignalSample_5_Img_tb[0]           1           0       50.00 
                        SignalSample_5_Img_tb[1-8]           0           0        0.00 
                       SignalSample_5_Real_tb[0-7]           1           1      100.00 
                         SignalSample_5_Real_tb[8]           0           0        0.00 
                          SignalSample_6_Img_tb[0]           1           0       50.00 
                        SignalSample_6_Img_tb[1-8]           0           0        0.00 
                       SignalSample_6_Real_tb[0-7]           1           1      100.00 
                         SignalSample_6_Real_tb[8]           0           0        0.00 
                          SignalSample_7_Img_tb[0]           1           0       50.00 
                        SignalSample_7_Img_tb[1-8]           0           0        0.00 
                       SignalSample_7_Real_tb[0-7]           1           1      100.00 
                         SignalSample_7_Real_tb[8]           0           0        0.00 
                           Third_OUT00_Img_tb[0-1]           1           1      100.00 
                          Third_OUT00_Img_tb[2-11]           0           0        0.00 
                         Third_OUT00_Real_tb[0-10]           1           1      100.00 
                           Third_OUT00_Real_tb[11]           0           0        0.00 
                          Third_OUT01_Img_tb[0-11]           1           1      100.00 
                         Third_OUT01_Real_tb[0-11]           1           1      100.00 
                           Third_OUT10_Img_tb[0-9]           1           1      100.00 
                         Third_OUT10_Img_tb[10-11]           0           0        0.00 
                         Third_OUT10_Real_tb[0-11]           1           1      100.00 
                           Third_OUT11_Img_tb[0-9]           1           1      100.00 
                         Third_OUT11_Img_tb[10-11]           0           1       50.00 
                         Third_OUT11_Real_tb[0-11]           1           1      100.00 
                          Third_OUT20_Img_tb[0-11]           1           1      100.00 
                         Third_OUT20_Real_tb[0-11]           1           1      100.00 
                          Third_OUT21_Img_tb[0-11]           1           1      100.00 
                         Third_OUT21_Real_tb[0-11]           1           1      100.00 
                          Third_OUT30_Img_tb[0-11]           1           1      100.00 
                         Third_OUT30_Real_tb[0-11]           1           1      100.00 
                          Third_OUT31_Img_tb[0-11]           1           1      100.00 
                         Third_OUT31_Real_tb[0-11]           1           1      100.00 
                                       count[0-31]           0           0        0.00 
                                        nSeed[0-1]           0           0        0.00 
                                          nSeed[2]           0           1       50.00 
                                        nSeed[3-4]           0           0        0.00 
                                        nSeed[5-6]           0           1       50.00 
                                       nSeed[7-31]           0           0        0.00 
                                        nseed[0-5]           1           1      100.00 
                                          nseed[6]           0           1       50.00 
                                       nseed[7-31]           0           0        0.00 

Total Node Count     =        466 
Toggled Node Count   =        254 
Untoggled Node Count =        212 

Toggle Coverage      =      56.22% (524 of 932 bins)


Total Coverage By Instance (filtered view): 72.41%

