// Seed: 150543597
module module_0 (
    output tri0 id_0,
    output tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    output tri1 id_4,
    output wor id_5,
    output wand id_6,
    input supply0 id_7,
    output wand id_8
);
  assign id_2 = !id_3 && id_3 == 1;
  wire id_10;
  wand id_11 = 1;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2
);
  assign id_2 = ~id_0;
  wire id_4;
  wire id_5;
  assign id_4 = id_5;
  module_0(
      id_2, id_2, id_2, id_0, id_2, id_2, id_2, id_0, id_2
  );
endmodule
