{
  "module_name": "clk.h",
  "hash_id": "7061aef3d89fedb6c2ee12038cd4eec976520fa3024605c3492ee7a649542209",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/ux500/clk.h",
  "human_readable_source": " \n \n\n#ifndef __UX500_CLK_H\n#define __UX500_CLK_H\n\n#include <linux/device.h>\n#include <linux/types.h>\n\nstruct clk;\nstruct clk_hw;\n\nstruct clk *clk_reg_prcc_pclk(const char *name,\n\t\t\t      const char *parent_name,\n\t\t\t      resource_size_t phy_base,\n\t\t\t      u32 cg_sel,\n\t\t\t      unsigned long flags);\n\nstruct clk *clk_reg_prcc_kclk(const char *name,\n\t\t\t      const char *parent_name,\n\t\t\t      resource_size_t phy_base,\n\t\t\t      u32 cg_sel,\n\t\t\t      unsigned long flags);\n\nstruct clk_hw *clk_reg_prcmu_scalable(const char *name,\n\t\t\t\t      const char *parent_name,\n\t\t\t\t      u8 cg_sel,\n\t\t\t\t      unsigned long rate,\n\t\t\t\t      unsigned long flags);\n\nstruct clk_hw *clk_reg_prcmu_gate(const char *name,\n\t\t\t\t  const char *parent_name,\n\t\t\t\t  u8 cg_sel,\n\t\t\t\t  unsigned long flags);\n\nstruct clk_hw *clk_reg_prcmu_scalable_rate(const char *name,\n\t\t\t\t\t   const char *parent_name,\n\t\t\t\t\t   u8 cg_sel,\n\t\t\t\t\t   unsigned long rate,\n\t\t\t\t\t   unsigned long flags);\n\nstruct clk_hw *clk_reg_prcmu_rate(const char *name,\n\t\t\t\t  const char *parent_name,\n\t\t\t\t  u8 cg_sel,\n\t\t\t\t  unsigned long flags);\n\nstruct clk_hw *clk_reg_prcmu_opp_gate(const char *name,\n\t\t\t\t      const char *parent_name,\n\t\t\t\t      u8 cg_sel,\n\t\t\t\t      unsigned long flags);\n\nstruct clk_hw *clk_reg_prcmu_opp_volt_scalable(const char *name,\n\t\t\t\t\t       const char *parent_name,\n\t\t\t\t\t       u8 cg_sel,\n\t\t\t\t\t       unsigned long rate,\n\t\t\t\t\t       unsigned long flags);\n\nstruct clk_hw *clk_reg_prcmu_clkout(const char *name,\n\t\t\t\t    const char * const *parent_names,\n\t\t\t\t    int num_parents,\n\t\t\t\t    u8 source, u8 divider);\n\nstruct clk *clk_reg_sysctrl_gate(struct device *dev,\n\t\t\t\t const char *name,\n\t\t\t\t const char *parent_name,\n\t\t\t\t u16 reg_sel,\n\t\t\t\t u8 reg_mask,\n\t\t\t\t u8 reg_bits,\n\t\t\t\t unsigned long enable_delay_us,\n\t\t\t\t unsigned long flags);\n\nstruct clk *clk_reg_sysctrl_gate_fixed_rate(struct device *dev,\n\t\t\t\t\t    const char *name,\n\t\t\t\t\t    const char *parent_name,\n\t\t\t\t\t    u16 reg_sel,\n\t\t\t\t\t    u8 reg_mask,\n\t\t\t\t\t    u8 reg_bits,\n\t\t\t\t\t    unsigned long rate,\n\t\t\t\t\t    unsigned long enable_delay_us,\n\t\t\t\t\t    unsigned long flags);\n\nstruct clk *clk_reg_sysctrl_set_parent(struct device *dev,\n\t\t\t\t       const char *name,\n\t\t\t\t       const char **parent_names,\n\t\t\t\t       u8 num_parents,\n\t\t\t\t       u16 *reg_sel,\n\t\t\t\t       u8 *reg_mask,\n\t\t\t\t       u8 *reg_bits,\n\t\t\t\t       unsigned long flags);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}