

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Thu Jul 18 12:04:19 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      1|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     82|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |HwReg_layerEnable_val16_c12_blk_n       |   9|          2|    1|          2|
    |HwReg_layerScaleFactor_1_val25_c_blk_n  |   9|          2|    1|          2|
    |HwReg_layerScaleFactor_2_val26_c_blk_n  |   9|          2|    1|          2|
    |HwReg_layerStartX_1_val17_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartX_2_val18_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartY_1_val19_c_blk_n       |   9|          2|    1|          2|
    |HwReg_layerStartY_2_val20_c_blk_n       |   9|          2|    1|          2|
    |ap_done                                 |   9|          2|    1|          2|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  81|         18|    9|         18|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|start_full_n                                     |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_continue                                      |   in|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|start_out                                        |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|start_write                                      |  out|    1|  ap_ctrl_hs|                        entry_proc|  return value|
|HwReg_layerEnable_val16                          |   in|    3|     ap_none|           HwReg_layerEnable_val16|        scalar|
|HwReg_layerEnable_val16_c12_din                  |  out|    3|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_full_n               |   in|    1|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerEnable_val16_c12_write                |  out|    1|     ap_fifo|       HwReg_layerEnable_val16_c12|       pointer|
|HwReg_layerStartX_1_val17                        |   in|   16|     ap_none|         HwReg_layerStartX_1_val17|        scalar|
|HwReg_layerStartX_1_val17_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_1_val17_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartX_1_val17_c|       pointer|
|HwReg_layerStartX_2_val18                        |   in|   16|     ap_none|         HwReg_layerStartX_2_val18|        scalar|
|HwReg_layerStartX_2_val18_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartX_2_val18_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartX_2_val18_c|       pointer|
|HwReg_layerStartY_1_val19                        |   in|   16|     ap_none|         HwReg_layerStartY_1_val19|        scalar|
|HwReg_layerStartY_1_val19_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_1_val19_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartY_1_val19_c|       pointer|
|HwReg_layerStartY_2_val20                        |   in|   16|     ap_none|         HwReg_layerStartY_2_val20|        scalar|
|HwReg_layerStartY_2_val20_c_din                  |  out|   16|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_num_data_valid       |   in|    4|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_fifo_cap             |   in|    4|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_full_n               |   in|    1|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerStartY_2_val20_c_write                |  out|    1|     ap_fifo|       HwReg_layerStartY_2_val20_c|       pointer|
|HwReg_layerScaleFactor_1_val25                   |   in|    8|     ap_none|    HwReg_layerScaleFactor_1_val25|        scalar|
|HwReg_layerScaleFactor_1_val25_c_din             |  out|    8|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_num_data_valid  |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_fifo_cap        |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_full_n          |   in|    1|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_1_val25_c_write           |  out|    1|     ap_fifo|  HwReg_layerScaleFactor_1_val25_c|       pointer|
|HwReg_layerScaleFactor_2_val26                   |   in|    8|     ap_none|    HwReg_layerScaleFactor_2_val26|        scalar|
|HwReg_layerScaleFactor_2_val26_c_din             |  out|    8|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_num_data_valid  |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_fifo_cap        |   in|    4|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_full_n          |   in|    1|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
|HwReg_layerScaleFactor_2_val26_c_write           |  out|    1|     ap_fifo|  HwReg_layerScaleFactor_2_val26_c|       pointer|
+-------------------------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_layerScaleFactor_2_val26_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_2_val26_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_layerScaleFactor_2_val26"   --->   Operation 3 'read' 'HwReg_layerScaleFactor_2_val26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%HwReg_layerScaleFactor_1_val25_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %HwReg_layerScaleFactor_1_val25"   --->   Operation 4 'read' 'HwReg_layerScaleFactor_1_val25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%HwReg_layerStartY_2_val20_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartY_2_val20"   --->   Operation 5 'read' 'HwReg_layerStartY_2_val20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%HwReg_layerStartY_1_val19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartY_1_val19"   --->   Operation 6 'read' 'HwReg_layerStartY_1_val19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%HwReg_layerStartX_2_val18_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartX_2_val18"   --->   Operation 7 'read' 'HwReg_layerStartX_2_val18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%HwReg_layerStartX_1_val17_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %HwReg_layerStartX_1_val17"   --->   Operation 8 'read' 'HwReg_layerStartX_1_val17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%HwReg_layerEnable_val16_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %HwReg_layerEnable_val16"   --->   Operation 9 'read' 'HwReg_layerEnable_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (3.24ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %HwReg_layerScaleFactor_2_val26_c, i8 %HwReg_layerScaleFactor_2_val26_read"   --->   Operation 10 'write' 'write_ln0' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 8> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %HwReg_layerScaleFactor_1_val25_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (3.28ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i8P0A, i8 %HwReg_layerScaleFactor_1_val25_c, i8 %HwReg_layerScaleFactor_1_val25_read"   --->   Operation 12 'write' 'write_ln0' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 7> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartY_2_val20_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.24ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerStartY_2_val20_c, i16 %HwReg_layerStartY_2_val20_read"   --->   Operation 14 'write' 'write_ln0' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartY_1_val19_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.28ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerStartY_1_val19_c, i16 %HwReg_layerStartY_1_val19_read"   --->   Operation 16 'write' 'write_ln0' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartX_2_val18_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (3.24ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerStartX_2_val18_c, i16 %HwReg_layerStartX_2_val18_read"   --->   Operation 18 'write' 'write_ln0' <Predicate = true> <Delay = 3.24> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.24> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 8> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerStartX_1_val17_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.28ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerStartX_1_val17_c, i16 %HwReg_layerStartX_1_val17_read"   --->   Operation 20 'write' 'write_ln0' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 7> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %HwReg_layerEnable_val16_c12, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.28ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i3P0A, i3 %HwReg_layerEnable_val16_c12, i3 %HwReg_layerEnable_val16_read"   --->   Operation 22 'write' 'write_ln0' <Predicate = true> <Delay = 3.28> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.28> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 7> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 23 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ HwReg_layerEnable_val16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerEnable_val16_c12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerStartX_1_val17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerStartX_1_val17_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerStartX_2_val18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerStartX_2_val18_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerStartY_1_val19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerStartY_1_val19_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerStartY_2_val20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerStartY_2_val20_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerScaleFactor_1_val25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerScaleFactor_1_val25_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerScaleFactor_2_val26]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ HwReg_layerScaleFactor_2_val26_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                   (specinterface) [ 00]
HwReg_layerScaleFactor_2_val26_read (read         ) [ 00]
HwReg_layerScaleFactor_1_val25_read (read         ) [ 00]
HwReg_layerStartY_2_val20_read      (read         ) [ 00]
HwReg_layerStartY_1_val19_read      (read         ) [ 00]
HwReg_layerStartX_2_val18_read      (read         ) [ 00]
HwReg_layerStartX_1_val17_read      (read         ) [ 00]
HwReg_layerEnable_val16_read        (read         ) [ 00]
write_ln0                           (write        ) [ 00]
specinterface_ln0                   (specinterface) [ 00]
write_ln0                           (write        ) [ 00]
specinterface_ln0                   (specinterface) [ 00]
write_ln0                           (write        ) [ 00]
specinterface_ln0                   (specinterface) [ 00]
write_ln0                           (write        ) [ 00]
specinterface_ln0                   (specinterface) [ 00]
write_ln0                           (write        ) [ 00]
specinterface_ln0                   (specinterface) [ 00]
write_ln0                           (write        ) [ 00]
specinterface_ln0                   (specinterface) [ 00]
write_ln0                           (write        ) [ 00]
ret_ln0                             (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="HwReg_layerEnable_val16">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnable_val16"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_layerEnable_val16_c12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnable_val16_c12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_layerStartX_1_val17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartX_1_val17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HwReg_layerStartX_1_val17_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartX_1_val17_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="HwReg_layerStartX_2_val18">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartX_2_val18"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_layerStartX_2_val18_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartX_2_val18_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_layerStartY_1_val19">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartY_1_val19"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="HwReg_layerStartY_1_val19_c">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartY_1_val19_c"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="HwReg_layerStartY_2_val20">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartY_2_val20"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="HwReg_layerStartY_2_val20_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerStartY_2_val20_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="HwReg_layerScaleFactor_1_val25">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerScaleFactor_1_val25"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="HwReg_layerScaleFactor_1_val25_c">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerScaleFactor_1_val25_c"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="HwReg_layerScaleFactor_2_val26">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerScaleFactor_2_val26"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="HwReg_layerScaleFactor_2_val26_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerScaleFactor_2_val26_c"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="HwReg_layerScaleFactor_2_val26_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="8" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerScaleFactor_2_val26_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="HwReg_layerScaleFactor_1_val25_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerScaleFactor_1_val25_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="HwReg_layerStartY_2_val20_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="16" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerStartY_2_val20_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="HwReg_layerStartY_1_val19_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerStartY_1_val19_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="HwReg_layerStartX_2_val18_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerStartX_2_val18_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="HwReg_layerStartX_1_val17_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerStartX_1_val17_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="HwReg_layerEnable_val16_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="3" slack="0"/>
<pin id="94" dir="0" index="1" bw="3" slack="0"/>
<pin id="95" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerEnable_val16_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln0_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="8" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln0_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="0" index="2" bw="16" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="0" index="2" bw="16" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="write_ln0_write_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="0" index="2" bw="16" slack="0"/>
<pin id="142" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="write_ln0_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="3" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="44" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="12" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="46" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="56" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="68" pin="2"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="74" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="80" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="86" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="92" pin="2"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: HwReg_layerEnable_val16_c12 | {1 }
	Port: HwReg_layerStartX_1_val17_c | {1 }
	Port: HwReg_layerStartX_2_val18_c | {1 }
	Port: HwReg_layerStartY_1_val19_c | {1 }
	Port: HwReg_layerStartY_2_val20_c | {1 }
	Port: HwReg_layerScaleFactor_1_val25_c | {1 }
	Port: HwReg_layerScaleFactor_2_val26_c | {1 }
 - Input state : 
	Port: entry_proc : HwReg_layerEnable_val16 | {1 }
	Port: entry_proc : HwReg_layerEnable_val16_c12 | {}
	Port: entry_proc : HwReg_layerStartX_1_val17 | {1 }
	Port: entry_proc : HwReg_layerStartX_1_val17_c | {}
	Port: entry_proc : HwReg_layerStartX_2_val18 | {1 }
	Port: entry_proc : HwReg_layerStartX_2_val18_c | {}
	Port: entry_proc : HwReg_layerStartY_1_val19 | {1 }
	Port: entry_proc : HwReg_layerStartY_1_val19_c | {}
	Port: entry_proc : HwReg_layerStartY_2_val20 | {1 }
	Port: entry_proc : HwReg_layerStartY_2_val20_c | {}
	Port: entry_proc : HwReg_layerScaleFactor_1_val25 | {1 }
	Port: entry_proc : HwReg_layerScaleFactor_1_val25_c | {}
	Port: entry_proc : HwReg_layerScaleFactor_2_val26 | {1 }
	Port: entry_proc : HwReg_layerScaleFactor_2_val26_c | {}
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|
| Operation|                 Functional Unit                |
|----------|------------------------------------------------|
|          | HwReg_layerScaleFactor_2_val26_read_read_fu_56 |
|          | HwReg_layerScaleFactor_1_val25_read_read_fu_62 |
|          |    HwReg_layerStartY_2_val20_read_read_fu_68   |
|   read   |    HwReg_layerStartY_1_val19_read_read_fu_74   |
|          |    HwReg_layerStartX_2_val18_read_read_fu_80   |
|          |    HwReg_layerStartX_1_val17_read_read_fu_86   |
|          |     HwReg_layerEnable_val16_read_read_fu_92    |
|----------|------------------------------------------------|
|          |              write_ln0_write_fu_98             |
|          |             write_ln0_write_fu_106             |
|          |             write_ln0_write_fu_114             |
|   write  |             write_ln0_write_fu_122             |
|          |             write_ln0_write_fu_130             |
|          |             write_ln0_write_fu_138             |
|          |             write_ln0_write_fu_146             |
|----------|------------------------------------------------|
|   Total  |                                                |
|----------|------------------------------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
