[INF:CM0023] Creating log file ../../build/regression/PackedArrayTypespec/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<80> s<79> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:11>
n<> u<4> t<Port> p<5> l<1:12> el<1:12>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:11> el<1:13>
n<> u<6> t<Module_nonansi_header> p<77> c<2> s<34> l<1:1> el<1:14>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<3:17> el<3:22>
n<1> u<8> t<IntConst> p<9> l<3:24> el<3:25>
n<> u<9> t<Primary_literal> p<10> c<8> l<3:24> el<3:25>
n<> u<10> t<Constant_primary> p<11> c<9> l<3:24> el<3:25>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<3:24> el<3:25>
n<0> u<12> t<IntConst> p<13> l<3:26> el<3:27>
n<> u<13> t<Primary_literal> p<14> c<12> l<3:26> el<3:27>
n<> u<14> t<Constant_primary> p<15> c<13> l<3:26> el<3:27>
n<> u<15> t<Constant_expression> p<16> c<14> l<3:26> el<3:27>
n<> u<16> t<Constant_range> p<17> c<11> l<3:24> el<3:27>
n<> u<17> t<Packed_dimension> p<18> c<16> l<3:23> el<3:28>
n<> u<18> t<Enum_base_type> p<25> c<7> s<20> l<3:17> el<3:28>
n<DISABLED> u<19> t<StringConst> p<20> l<4:5> el<4:13>
n<> u<20> t<Enum_name_declaration> p<25> c<19> s<22> l<4:5> el<4:13>
n<PARALLEL> u<21> t<StringConst> p<22> l<5:5> el<5:13>
n<> u<22> t<Enum_name_declaration> p<25> c<21> s<24> l<5:5> el<5:13>
n<MERGED> u<23> t<StringConst> p<24> l<6:5> el<6:11>
n<> u<24> t<Enum_name_declaration> p<25> c<23> l<6:5> el<6:11>
n<> u<25> t<Data_type> p<27> c<18> s<26> l<3:12> el<7:4>
n<unit_type_t> u<26> t<StringConst> p<27> l<7:5> el<7:16>
n<> u<27> t<Type_declaration> p<28> c<25> l<3:4> el<7:17>
n<> u<28> t<Data_declaration> p<29> c<27> l<3:4> el<7:17>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<3:4> el<7:17>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<3:4> el<7:17>
n<> u<31> t<Module_common_item> p<32> c<30> l<3:4> el<7:17>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<3:4> el<7:17>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<3:4> el<7:17>
n<> u<34> t<Module_item> p<77> c<33> s<55> l<3:4> el<7:17>
n<unit_type_t> u<35> t<StringConst> p<46> s<45> l<9:11> el<9:22>
n<0> u<36> t<IntConst> p<37> l<9:24> el<9:25>
n<> u<37> t<Primary_literal> p<38> c<36> l<9:24> el<9:25>
n<> u<38> t<Constant_primary> p<39> c<37> l<9:24> el<9:25>
n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<9:24> el<9:25>
n<4> u<40> t<IntConst> p<41> l<9:26> el<9:27>
n<> u<41> t<Primary_literal> p<42> c<40> l<9:26> el<9:27>
n<> u<42> t<Constant_primary> p<43> c<41> l<9:26> el<9:27>
n<> u<43> t<Constant_expression> p<44> c<42> l<9:26> el<9:27>
n<> u<44> t<Constant_range> p<45> c<39> l<9:24> el<9:27>
n<> u<45> t<Packed_dimension> p<46> c<44> l<9:23> el<9:28>
n<> u<46> t<Data_type> p<48> c<35> s<47> l<9:11> el<9:28>
n<fmt_unit_types_t> u<47> t<StringConst> p<48> l<9:29> el<9:45>
n<> u<48> t<Type_declaration> p<49> c<46> l<9:3> el<9:46>
n<> u<49> t<Data_declaration> p<50> c<48> l<9:3> el<9:46>
n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<9:3> el<9:46>
n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<9:3> el<9:46>
n<> u<52> t<Module_common_item> p<53> c<51> l<9:3> el<9:46>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<9:3> el<9:46>
n<> u<54> t<Non_port_module_item> p<55> c<53> l<9:3> el<9:46>
n<> u<55> t<Module_item> p<77> c<54> s<76> l<9:3> el<9:46>
n<fmt_unit_types_t> u<56> t<StringConst> p<67> s<66> l<11:11> el<11:27>
n<0> u<57> t<IntConst> p<58> l<11:29> el<11:30>
n<> u<58> t<Primary_literal> p<59> c<57> l<11:29> el<11:30>
n<> u<59> t<Constant_primary> p<60> c<58> l<11:29> el<11:30>
n<> u<60> t<Constant_expression> p<65> c<59> s<64> l<11:29> el<11:30>
n<1> u<61> t<IntConst> p<62> l<11:31> el<11:32>
n<> u<62> t<Primary_literal> p<63> c<61> l<11:31> el<11:32>
n<> u<63> t<Constant_primary> p<64> c<62> l<11:31> el<11:32>
n<> u<64> t<Constant_expression> p<65> c<63> l<11:31> el<11:32>
n<> u<65> t<Constant_range> p<66> c<60> l<11:29> el<11:32>
n<> u<66> t<Packed_dimension> p<67> c<65> l<11:28> el<11:33>
n<> u<67> t<Data_type> p<69> c<56> s<68> l<11:11> el<11:33>
n<opgrp_fmt_unit_types_t> u<68> t<StringConst> p<69> l<11:34> el<11:56>
n<> u<69> t<Type_declaration> p<70> c<67> l<11:3> el<11:57>
n<> u<70> t<Data_declaration> p<71> c<69> l<11:3> el<11:57>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<11:3> el<11:57>
n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<11:3> el<11:57>
n<> u<73> t<Module_common_item> p<74> c<72> l<11:3> el<11:57>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<11:3> el<11:57>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<11:3> el<11:57>
n<> u<76> t<Module_item> p<77> c<75> l<11:3> el<11:57>
n<> u<77> t<Module_declaration> p<78> c<6> l<1:1> el<13:10>
n<> u<78> t<Description> p<79> c<77> l<1:1> el<13:10>
n<> u<79> t<Source_text> p<80> c<78> l<1:1> el<13:10>
n<> u<80> t<Top_level_rule> c<1> l<1:1> el<15:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackedArrayTypespec/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackedArrayTypespec/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackedArrayTypespec/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top), id:26
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), id:27 dut.sv:1:1: , endln:13:10, parent:work@top, parID:26
  |vpiFullName:work@top
  |vpiTypedef:
  \_packed_array_typespec: (fmt_unit_types_t), id:21, line:9:11, endln:9:22, parent:work@top, parID:27
    |vpiName:fmt_unit_types_t
    |vpiInstance:
    \_module: work@top (work@top), id:27 dut.sv:1:1: , endln:13:10, parent:work@top, parID:26
    |vpiParent:
    \_module: work@top (work@top), id:27 dut.sv:1:1: , endln:13:10, parent:work@top, parID:26
    |vpiRange:
    \_range: , id:17, line:9:24, endln:9:27
      |vpiLeftRange:
      \_constant: , id:18, line:9:24, endln:9:25, parID:17
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:17, line:9:24, endln:9:27
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:20, line:9:26, endln:9:27, parID:17
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiParent:
        \_range: , id:17, line:9:24, endln:9:27
        |vpiConstType:9
    |vpiElemTypespec:
    \_enum_typespec: (unit_type_t), id:4, line:3:4, endln:7:17, parent:work@top, parID:27
      |vpiName:unit_type_t
      |vpiInstance:
      \_module: work@top (work@top), id:27 dut.sv:1:1: , endln:13:10, parent:work@top, parID:26
      |vpiParent:
      \_module: work@top (work@top), id:27 dut.sv:1:1: , endln:13:10, parent:work@top, parID:26
      |vpiBaseTypespec:
      \_logic_typespec: , id:3, line:3:17, endln:3:22
        |vpiRange:
        \_range: , id:0, line:3:24, endln:3:27
          |vpiLeftRange:
          \_constant: , id:1, line:3:24, endln:3:25, parID:0
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , id:0, line:3:24, endln:3:27
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , id:2, line:3:26, endln:3:27, parID:0
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , id:0, line:3:24, endln:3:27
            |vpiConstType:9
      |vpiEnumConst:
      \_enum_const: (DISABLED), id:6, line:4:5, endln:4:13
        |vpiName:DISABLED
        |INT:0
        |vpiDecompile:0
        |vpiSize:2
      |vpiEnumConst:
      \_enum_const: (PARALLEL), id:7, line:5:5, endln:5:13
        |vpiName:PARALLEL
        |INT:1
        |vpiDecompile:1
        |vpiSize:2
      |vpiEnumConst:
      \_enum_const: (MERGED), id:8, line:6:5, endln:6:11
        |vpiName:MERGED
        |INT:2
        |vpiDecompile:2
        |vpiSize:2
  |vpiTypedef:
  \_packed_array_typespec: (opgrp_fmt_unit_types_t), id:25, line:11:11, endln:11:27, parent:work@top, parID:27
    |vpiName:opgrp_fmt_unit_types_t
    |vpiInstance:
    \_module: work@top (work@top), id:27 dut.sv:1:1: , endln:13:10, parent:work@top, parID:26
    |vpiParent:
    \_module: work@top (work@top), id:27 dut.sv:1:1: , endln:13:10, parent:work@top, parID:26
    |vpiRange:
    \_range: , id:22, line:11:29, endln:11:32
      |vpiLeftRange:
      \_constant: , id:23, line:11:29, endln:11:30, parID:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiParent:
        \_range: , id:22, line:11:29, endln:11:32
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , id:24, line:11:31, endln:11:32, parID:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiParent:
        \_range: , id:22, line:11:29, endln:11:32
        |vpiConstType:9
    |vpiElemTypespec:
    \_packed_array_typespec: (fmt_unit_types_t), id:21, line:9:11, endln:9:22, parent:work@top, parID:27
  |vpiTypedef:
  \_enum_typespec: (unit_type_t), id:4, line:3:4, endln:7:17, parent:work@top, parID:27
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@top), id:26
|uhdmtopModules:
\_module: work@top (work@top), id:28 dut.sv:1:1: , endln:13:10
  |vpiName:work@top
  |vpiTypedef:
  \_packed_array_typespec: (fmt_unit_types_t), id:21, line:9:11, endln:9:22, parent:work@top, parID:27
  |vpiTypedef:
  \_packed_array_typespec: (opgrp_fmt_unit_types_t), id:25, line:11:11, endln:11:27, parent:work@top, parID:27
  |vpiTypedef:
  \_enum_typespec: (unit_type_t), id:4, line:3:4, endln:7:17, parent:work@top, parID:27
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackedArrayTypespec/dut.sv | ${SURELOG_DIR}/build/regression/PackedArrayTypespec/roundtrip/dut_000.sv | 2 | 13 | 

