+ define_corners nom_fast_1p32V_m40C
Reading timing models for corner nom_fast_1p32V_m40C…
Reading cell library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-20-01/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 36, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 40, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_fast_1p32V_m40C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-20-01/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020957    0.003089    0.274437 v _213_/A (sg13g2_nand3_1)
     2    0.010903    0.036518    0.037554    0.311991 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.036541    0.000722    0.312713 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003255    0.024398    0.040907    0.353620 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.024398    0.000180    0.353800 v _300_/D (sg13g2_dfrbpq_1)
                                              0.353800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239379   clock uncertainty
                                  0.000000    0.239379   clock reconvergence pessimism
                                 -0.023598    0.215781   library hold time
                                              0.215781   data required time
---------------------------------------------------------------------------------------------
                                              0.215781   data required time
                                             -0.353800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138020   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020962    0.003099    0.274447 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005721    0.036155    0.068182    0.342628 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.036160    0.000381    0.343009 ^ _219_/A (sg13g2_inv_1)
     1    0.002853    0.014673    0.021320    0.364329 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.014674    0.000172    0.364501 v _301_/D (sg13g2_dfrbpq_1)
                                              0.364501   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239613   clock uncertainty
                                  0.000000    0.239613   clock reconvergence pessimism
                                 -0.021350    0.218263   library hold time
                                              0.218263   data required time
---------------------------------------------------------------------------------------------
                                              0.218263   data required time
                                             -0.364501   data arrival time
---------------------------------------------------------------------------------------------
                                              0.146239   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020642    0.002207    0.273554 v _195_/B (sg13g2_xor2_1)
     2    0.010007    0.031394    0.056213    0.329767 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031405    0.000555    0.330322 v _196_/B (sg13g2_xor2_1)
     1    0.001968    0.016786    0.035835    0.366157 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016786    0.000074    0.366231 v _295_/D (sg13g2_dfrbpq_2)
                                              0.366231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017021    0.000959    0.089551 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.239551   clock uncertainty
                                  0.000000    0.239551   clock reconvergence pessimism
                                 -0.021839    0.217712   library hold time
                                              0.217712   data required time
---------------------------------------------------------------------------------------------
                                              0.217712   data required time
                                             -0.366231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.148519   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009444    0.025885    0.119192    0.208571 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025888    0.000291    0.208862 v output2/A (sg13g2_buf_2)
     1    0.050810    0.059284    0.088457    0.297319 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059410    0.002238    0.299557 v sign (out)
                                              0.299557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.299557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.149557   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022841    0.001231    0.281518 v _210_/B (sg13g2_xnor2_1)
     1    0.006228    0.034168    0.046488    0.328005 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.034169    0.000255    0.328260 v _211_/B (sg13g2_xnor2_1)
     1    0.002602    0.021382    0.038348    0.366608 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.021383    0.000163    0.366772 v _299_/D (sg13g2_dfrbpq_2)
                                              0.366772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238610   clock uncertainty
                                  0.000000    0.238610   clock reconvergence pessimism
                                 -0.022971    0.215639   library hold time
                                              0.215639   data required time
---------------------------------------------------------------------------------------------
                                              0.215639   data required time
                                             -0.366772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.151133   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119304    0.208555 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.208951 v fanout75/A (sg13g2_buf_8)
     6    0.043808    0.021197    0.056320    0.265271 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021927    0.003086    0.268357 v _191_/A (sg13g2_xnor2_1)
     2    0.010420    0.049987    0.063802    0.332159 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050000    0.000651    0.332810 v _192_/B (sg13g2_xnor2_1)
     1    0.001741    0.018884    0.039291    0.372101 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018884    0.000067    0.372168 v _294_/D (sg13g2_dfrbpq_1)
                                              0.372168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239250   clock uncertainty
                                  0.000000    0.239250   clock reconvergence pessimism
                                 -0.022325    0.216925   library hold time
                                              0.216925   data required time
---------------------------------------------------------------------------------------------
                                              0.216925   data required time
                                             -0.372168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.155243   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020385    0.001203    0.272550 v _202_/B (sg13g2_xor2_1)
     2    0.011955    0.035381    0.061595    0.334145 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.035405    0.000855    0.335000 v _204_/A (sg13g2_xor2_1)
     1    0.001776    0.016329    0.039483    0.374483 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016329    0.000069    0.374552 v _297_/D (sg13g2_dfrbpq_2)
                                              0.374552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238594   clock uncertainty
                                  0.000000    0.238594   clock reconvergence pessimism
                                 -0.021803    0.216790   library hold time
                                              0.216790   data required time
---------------------------------------------------------------------------------------------
                                              0.216790   data required time
                                             -0.374552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.157762   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018297    0.000925    0.263348 v _199_/A (sg13g2_xnor2_1)
     2    0.011705    0.055238    0.066393    0.329740 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.055275    0.000770    0.330511 v _200_/B (sg13g2_xor2_1)
     1    0.003293    0.019044    0.047086    0.377596 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.019044    0.000217    0.377813 v _296_/D (sg13g2_dfrbpq_1)
                                              0.377813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239014   clock uncertainty
                                  0.000000    0.239014   clock reconvergence pessimism
                                 -0.022429    0.216585   library hold time
                                              0.216585   data required time
---------------------------------------------------------------------------------------------
                                              0.216585   data required time
                                             -0.377813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.161228   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009574    0.031482    0.121284    0.210663 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031484    0.000297    0.210960 ^ _127_/A (sg13g2_inv_1)
     1    0.006442    0.020606    0.026781    0.237741 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.020629    0.000544    0.238285 v output3/A (sg13g2_buf_2)
     1    0.050632    0.059025    0.086349    0.324634 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.059147    0.002191    0.326825 v signB (out)
                                              0.326825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.326825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.176825   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031773    0.000320    0.213847 v fanout55/A (sg13g2_buf_2)
     5    0.029386    0.039669    0.071409    0.285256 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.039960    0.002677    0.287933 v _206_/B (sg13g2_xnor2_1)
     2    0.011430    0.054930    0.066927    0.354859 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.054931    0.000372    0.355231 v _208_/A (sg13g2_xor2_1)
     1    0.002072    0.017070    0.045626    0.400857 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.017071    0.000078    0.400936 v _298_/D (sg13g2_dfrbpq_1)
                                              0.400936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088597 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238597   clock uncertainty
                                  0.000000    0.238597   clock reconvergence pessimism
                                 -0.021975    0.216622   library hold time
                                              0.216622   data required time
---------------------------------------------------------------------------------------------
                                              0.216622   data required time
                                             -0.400936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.184313   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025432    0.002228    0.283862 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004700    0.017036    0.023920    0.307782 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.017055    0.000298    0.308080 v output11/A (sg13g2_buf_2)
     1    0.051807    0.059835    0.086328    0.394409 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.059916    0.001526    0.395934 v sine_out[16] (out)
                                              0.395934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.395934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245934   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025243    0.001347    0.282981 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.007104    0.023550    0.030131    0.313112 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023572    0.000548    0.313661 v output12/A (sg13g2_buf_2)
     1    0.051809    0.059929    0.088813    0.402474 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.060009    0.001526    0.403999 v sine_out[17] (out)
                                              0.403999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.403999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253999   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025131    0.000551    0.282186 ^ _281_/A (sg13g2_nor2_1)
     1    0.011493    0.031777    0.037450    0.319635 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031896    0.001579    0.321215 v output35/A (sg13g2_buf_2)
     1    0.052309    0.060924    0.090931    0.412146 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061253    0.003633    0.415779 v sine_out[8] (out)
                                              0.415779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.415779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025406    0.002125    0.283759 ^ _160_/A (sg13g2_nor2_1)
     1    0.011226    0.031110    0.037342    0.321101 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.031196    0.001324    0.322425 v output14/A (sg13g2_buf_2)
     1    0.051948    0.060176    0.091782    0.414207 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060262    0.001581    0.415788 v sine_out[19] (out)
                                              0.415788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.415788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265788   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025293    0.006326    0.284229 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005255    0.032513    0.039576    0.323805 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.032519    0.000374    0.324179 v output15/A (sg13g2_buf_2)
     1    0.053151    0.061720    0.093065    0.417244 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.061822    0.001789    0.419033 v sine_out[1] (out)
                                              0.419033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.419033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269033   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017021    0.000959    0.089551 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019231    0.033714    0.131367    0.220918 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033726    0.000586    0.221504 ^ fanout72/A (sg13g2_buf_8)
     7    0.044636    0.023447    0.056331    0.277834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024016    0.002569    0.280403 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006366    0.039037    0.050831    0.331234 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.039044    0.000404    0.331638 v output28/A (sg13g2_buf_2)
     1    0.056373    0.065193    0.096250    0.427888 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.065626    0.004315    0.432203 v sine_out[31] (out)
                                              0.432203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.432203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282203   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026777    0.006516    0.303020 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003837    0.025231    0.040408    0.343427 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.025232    0.000280    0.343707 v output5/A (sg13g2_buf_2)
     1    0.051870    0.060013    0.089637    0.433344 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.060078    0.001324    0.434669 v sine_out[10] (out)
                                              0.434669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.434669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284669   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.025477    0.004658    0.301162 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005413    0.028114    0.044680    0.345842 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.028129    0.000347    0.346189 v output6/A (sg13g2_buf_2)
     1    0.052518    0.061006    0.090973    0.437162 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061101    0.001702    0.438864 v sine_out[11] (out)
                                              0.438864   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.438864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288864   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.024328    0.002509    0.299014 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007502    0.032489    0.050438    0.349452 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032502    0.000528    0.349980 v output36/A (sg13g2_buf_2)
     1    0.052156    0.060407    0.092434    0.442414 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.060492    0.001586    0.444000 v sine_out[9] (out)
                                              0.444000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294000   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026882    0.006645    0.303149 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006283    0.029848    0.047681    0.350830 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.029873    0.000468    0.351298 v output8/A (sg13g2_buf_2)
     1    0.052009    0.060220    0.091324    0.442621 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060305    0.001582    0.444204 v sine_out[13] (out)
                                              0.444204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294204   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021017    0.002825    0.337524 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004184    0.015329    0.022068    0.359592 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.015329    0.000164    0.359756 v output16/A (sg13g2_buf_2)
     1    0.052105    0.060116    0.085857    0.445613 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060200    0.001580    0.447193 v sine_out[20] (out)
                                              0.447193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297193   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020794    0.002184    0.336883 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005730    0.018172    0.024454    0.361337 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.018191    0.000445    0.361782 v output13/A (sg13g2_buf_2)
     1    0.051840    0.059885    0.086773    0.448555 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059967    0.001544    0.450099 v sine_out[18] (out)
                                              0.450099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300099   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020629    0.001603    0.336302 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.006175    0.019002    0.025198    0.361500 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019014    0.000380    0.361880 v output18/A (sg13g2_buf_2)
     1    0.052044    0.060388    0.087202    0.449082 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.060476    0.001608    0.450690 v sine_out[22] (out)
                                              0.450690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300690   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020798    0.002197    0.336896 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006790    0.020230    0.026130    0.363026 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020263    0.000644    0.363670 v output17/A (sg13g2_buf_2)
     1    0.052113    0.060475    0.087738    0.451408 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060562    0.001597    0.453004 v sine_out[21] (out)
                                              0.453004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.453004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303004   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026392    0.000494    0.316551 v _284_/A (sg13g2_and2_1)
     1    0.006078    0.019651    0.050405    0.366955 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.019663    0.000437    0.367392 v output7/A (sg13g2_buf_2)
     1    0.052432    0.060877    0.086327    0.453719 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.061209    0.003655    0.457374 v sine_out[12] (out)
                                              0.457374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.457374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307374   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021060    0.002935    0.337634 ^ _167_/A (sg13g2_nor2_1)
     1    0.007173    0.023341    0.029608    0.367242 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.023367    0.000469    0.367711 v output19/A (sg13g2_buf_2)
     1    0.052152    0.060640    0.087548    0.455259 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.060974    0.003655    0.458914 v sine_out[23] (out)
                                              0.458914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.458914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308914   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029469    0.000414    0.348644 ^ _278_/A (sg13g2_nor2_1)
     1    0.003039    0.017336    0.025257    0.373901 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.017336    0.000120    0.374021 v output33/A (sg13g2_buf_2)
     1    0.052596    0.060645    0.087087    0.461109 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.060719    0.001458    0.462567 v sine_out[6] (out)
                                              0.462567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.462567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312567   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024435    0.000641    0.315778 v _147_/A (sg13g2_nand2_1)
     2    0.007592    0.027296    0.030418    0.346196 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.027300    0.000242    0.346438 ^ _275_/B (sg13g2_nor2_1)
     1    0.006831    0.021307    0.027973    0.374410 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.021337    0.000625    0.375035 v output30/A (sg13g2_buf_2)
     1    0.052383    0.060484    0.088347    0.463382 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.060569    0.001590    0.464972 v sine_out[3] (out)
                                              0.464972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314972   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022996    0.001941    0.282227 v fanout56/A (sg13g2_buf_8)
     8    0.034717    0.018915    0.052924    0.335151 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019570    0.002836    0.337987 v _175_/A (sg13g2_nand2_1)
     1    0.008199    0.027881    0.030209    0.368196 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027898    0.000547    0.368742 ^ output22/A (sg13g2_buf_2)
     1    0.053218    0.074835    0.093138    0.461881 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075138    0.003851    0.465732 ^ sine_out[26] (out)
                                              0.465732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315732   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029492    0.000776    0.349006 ^ _279_/A (sg13g2_nor2_1)
     1    0.004380    0.019776    0.027522    0.376529 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.019777    0.000285    0.376814 v output34/A (sg13g2_buf_2)
     1    0.052207    0.060650    0.086409    0.463222 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060934    0.003378    0.466600 v sine_out[7] (out)
                                              0.466600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316600   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029499    0.000848    0.349078 ^ _277_/A (sg13g2_nor2_1)
     1    0.004921    0.020757    0.028440    0.377518 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.020758    0.000313    0.377831 v output32/A (sg13g2_buf_2)
     1    0.051918    0.060000    0.087792    0.465623 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.060084    0.001568    0.467191 v sine_out[5] (out)
                                              0.467191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.467191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317191   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029500    0.000862    0.349092 ^ _276_/A (sg13g2_nor2_1)
     1    0.005570    0.021931    0.029532    0.378624 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.021933    0.000368    0.378992 v output31/A (sg13g2_buf_2)
     1    0.051961    0.060061    0.088267    0.467258 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.060145    0.001576    0.468835 v sine_out[4] (out)
                                              0.468835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.468835   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318835   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022996    0.001941    0.282227 v fanout56/A (sg13g2_buf_8)
     8    0.034717    0.018915    0.052924    0.335151 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019635    0.002990    0.338141 v _170_/A (sg13g2_nand2_1)
     1    0.009414    0.030880    0.032366    0.370507 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.030918    0.000857    0.371364 ^ output20/A (sg13g2_buf_2)
     1    0.052969    0.074537    0.094098    0.465462 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074835    0.003819    0.469281 ^ sine_out[24] (out)
                                              0.469281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319281   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022996    0.001941    0.282227 v fanout56/A (sg13g2_buf_8)
     8    0.034717    0.018915    0.052924    0.335151 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019715    0.003174    0.338325 v _172_/A (sg13g2_nand2_1)
     1    0.009305    0.030621    0.032217    0.370542 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030648    0.000714    0.371256 ^ output21/A (sg13g2_buf_2)
     1    0.053404    0.075078    0.094501    0.465757 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075350    0.003665    0.469422 ^ sine_out[25] (out)
                                              0.469422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319422   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023742    0.004123    0.282026 ^ _255_/A (sg13g2_nor4_1)
     1    0.004008    0.024256    0.029618    0.311644 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024256    0.000160    0.311804 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007679    0.055609    0.053905    0.365709 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055636    0.000928    0.366637 ^ output4/A (sg13g2_buf_2)
     1    0.052931    0.074403    0.103586    0.470222 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.074714    0.003897    0.474119 ^ sine_out[0] (out)
                                              0.474119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.474119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324119   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024424    0.000503    0.315639 v _144_/B (sg13g2_nand2_1)
     2    0.007232    0.028468    0.032685    0.348324 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028481    0.000219    0.348543 ^ _212_/B (sg13g2_nor2_1)
     2    0.011223    0.030514    0.035794    0.384337 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.030532    0.000617    0.384954 v output26/A (sg13g2_buf_2)
     1    0.053125    0.061366    0.092459    0.477413 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.061446    0.001530    0.478942 v sine_out[2] (out)
                                              0.478942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.478942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328942   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022735    0.000481    0.280768 v fanout57/A (sg13g2_buf_1)
     4    0.019505    0.047168    0.067559    0.348327 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047275    0.001866    0.350194 v _180_/A (sg13g2_nand2_1)
     1    0.007201    0.030574    0.035244    0.385438 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.030599    0.000666    0.386104 ^ output24/A (sg13g2_buf_2)
     1    0.054822    0.076914    0.095583    0.481687 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.077231    0.003999    0.485686 ^ sine_out[28] (out)
                                              0.485686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.485686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335686   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022735    0.000481    0.280768 v fanout57/A (sg13g2_buf_1)
     4    0.019505    0.047168    0.067559    0.348327 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047367    0.002514    0.350842 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005235    0.029577    0.036586    0.387428 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.029590    0.000382    0.387809 ^ output23/A (sg13g2_buf_2)
     1    0.054548    0.076555    0.094950    0.482760 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.076871    0.003983    0.486742 ^ sine_out[27] (out)
                                              0.486742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336742   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024435    0.000641    0.315778 v _147_/A (sg13g2_nand2_1)
     2    0.007592    0.027296    0.030418    0.346196 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.027299    0.000230    0.346426 ^ _149_/B (sg13g2_nand2_1)
     1    0.006938    0.035859    0.044545    0.390970 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.035898    0.000928    0.391899 v output10/A (sg13g2_buf_2)
     1    0.051863    0.060156    0.093536    0.485435 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060238    0.001544    0.486979 v sine_out[15] (out)
                                              0.486979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336979   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050993    0.001143    0.234886 ^ fanout68/A (sg13g2_buf_8)
     6    0.039161    0.022688    0.062176    0.297063 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022880    0.001657    0.298720 ^ fanout67/A (sg13g2_buf_8)
     8    0.037461    0.020851    0.050895    0.349615 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021459    0.002826    0.352441 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002922    0.027042    0.040169    0.392610 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.027042    0.000117    0.392727 v output29/A (sg13g2_buf_2)
     1    0.055612    0.064640    0.090914    0.483641 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.065108    0.004458    0.488099 v sine_out[32] (out)
                                              0.488099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.488099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338099   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024424    0.000503    0.315639 v _144_/B (sg13g2_nand2_1)
     2    0.007232    0.028468    0.032685    0.348324 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028481    0.000223    0.348547 ^ _145_/B (sg13g2_nand2_1)
     1    0.009059    0.043853    0.051265    0.399812 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043866    0.000625    0.400437 v output9/A (sg13g2_buf_2)
     1    0.051886    0.060288    0.096741    0.497178 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060354    0.001333    0.498511 v sine_out[14] (out)
                                              0.498511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.498511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348511   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031691    0.000612    0.568517 v _293_/D (sg13g2_dfrbpq_1)
                                              0.568517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239317   clock uncertainty
                                  0.000000    0.239317   clock reconvergence pessimism
                                 -0.025284    0.214033   library hold time
                                              0.214033   data required time
---------------------------------------------------------------------------------------------
                                              0.214033   data required time
                                             -0.568517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354484   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050993    0.001143    0.234886 ^ fanout68/A (sg13g2_buf_8)
     6    0.039161    0.022688    0.062176    0.297063 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022880    0.001657    0.298720 ^ fanout67/A (sg13g2_buf_8)
     8    0.037461    0.020851    0.050895    0.349615 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021040    0.001325    0.350940 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029328    0.061823    0.412763 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029336    0.000470    0.413233 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004489    0.021293    0.045330    0.458563 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.021294    0.000296    0.458860 v output25/A (sg13g2_buf_2)
     1    0.055440    0.063992    0.088888    0.547748 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064395    0.004129    0.551877 v sine_out[29] (out)
                                              0.551877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.551877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401877   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050993    0.001143    0.234886 ^ fanout68/A (sg13g2_buf_8)
     6    0.039161    0.022688    0.062176    0.297063 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022880    0.001657    0.298720 ^ fanout67/A (sg13g2_buf_8)
     8    0.037461    0.020851    0.050895    0.349615 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021040    0.001325    0.350940 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029328    0.061823    0.412763 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029336    0.000478    0.413241 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007442    0.027081    0.051954    0.465195 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.027098    0.000540    0.465734 v output27/A (sg13g2_buf_2)
     1    0.054459    0.063728    0.088868    0.554602 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.064679    0.006242    0.560844 v sine_out[30] (out)
                                              0.560844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.560844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410844   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006901    0.020847    0.115016    0.204333 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020847    0.000191    0.204524 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009966    0.039725    0.266156    0.470680 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039725    0.000420    0.471100 v fanout76/A (sg13g2_buf_8)
     8    0.045936    0.022213    0.061392    0.532491 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.023154    0.003324    0.535815 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011690    0.055461    0.076740    0.612555 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.055472    0.000625    0.613180 v _250_/B (sg13g2_nand2_1)
     2    0.011105    0.044086    0.050268    0.663447 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.044099    0.000605    0.664052 ^ _252_/A (sg13g2_nand2_1)
     2    0.011265    0.056092    0.060420    0.724471 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.056115    0.000943    0.725415 v _253_/A (sg13g2_nor2b_1)
     2    0.011226    0.074441    0.073583    0.798997 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.074482    0.001410    0.800408 ^ _254_/C (sg13g2_nor3_1)
     1    0.005399    0.034838    0.039180    0.839588 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.034838    0.000349    0.839937 v _255_/D (sg13g2_nor4_1)
     1    0.004135    0.084151    0.074197    0.914134 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.084151    0.000165    0.914299 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007612    0.058975    0.064971    0.979270 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.059020    0.000915    0.980185 v output4/A (sg13g2_buf_2)
     1    0.052931    0.061945    0.101573    1.081759 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.062317    0.003890    1.085649 v sine_out[0] (out)
                                              1.085649   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.085649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.764352   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006901    0.020847    0.115016    0.204333 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020847    0.000191    0.204524 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009966    0.039725    0.266156    0.470680 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039725    0.000420    0.471100 v fanout76/A (sg13g2_buf_8)
     8    0.045936    0.022213    0.061392    0.532491 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.023154    0.003324    0.535815 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011690    0.055461    0.076740    0.612555 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.055472    0.000625    0.613180 v _250_/B (sg13g2_nand2_1)
     2    0.011105    0.044086    0.050268    0.663447 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.044099    0.000605    0.664052 ^ _252_/A (sg13g2_nand2_1)
     2    0.011265    0.056092    0.060420    0.724471 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.056115    0.000943    0.725415 v _253_/A (sg13g2_nor2b_1)
     2    0.011226    0.074441    0.073583    0.798997 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.074482    0.001420    0.800417 ^ _257_/B1 (sg13g2_a22oi_1)
     1    0.004296    0.042045    0.052073    0.852490 v _257_/Y (sg13g2_a22oi_1)
                                                         _081_ (net)
                      0.042045    0.000268    0.852758 v _258_/A_N (sg13g2_nand2b_1)
     1    0.005803    0.036119    0.065308    0.918067 v _258_/Y (sg13g2_nand2b_1)
                                                         _082_ (net)
                      0.036124    0.000397    0.918464 v _274_/A1 (sg13g2_a22oi_1)
     1    0.005322    0.054609    0.057058    0.975522 ^ _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.054609    0.000380    0.975902 ^ output15/A (sg13g2_buf_2)
     1    0.053151    0.074741    0.104765    1.080666 ^ output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.074806    0.001790    1.082457 ^ sine_out[1] (out)
                                              1.082457   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.082457   data arrival time
---------------------------------------------------------------------------------------------
                                              2.767543   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031809    0.001696    0.569601 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023803    0.171699    0.153165    0.722766 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.171715    0.001365    0.724131 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006790    0.058979    0.087588    0.811719 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.058981    0.000645    0.812364 v output17/A (sg13g2_buf_2)
     1    0.052113    0.060732    0.102482    0.914846 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060819    0.001597    0.916443 v sine_out[21] (out)
                                              0.916443   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.916443   data arrival time
---------------------------------------------------------------------------------------------
                                              2.933557   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031809    0.001696    0.569601 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023803    0.171699    0.153165    0.722766 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.171714    0.001293    0.724059 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004489    0.058314    0.080204    0.804262 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.058314    0.000296    0.804559 v output25/A (sg13g2_buf_2)
     1    0.055440    0.064503    0.103014    0.907573 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064905    0.004130    0.911702 v sine_out[29] (out)
                                              0.911702   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.911702   data arrival time
---------------------------------------------------------------------------------------------
                                              2.938298   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031809    0.001696    0.569601 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023803    0.171699    0.153165    0.722766 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.171711    0.001159    0.723925 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003837    0.049067    0.076159    0.800083 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.049067    0.000280    0.800363 v output5/A (sg13g2_buf_2)
     1    0.051870    0.060345    0.098716    0.899079 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.060411    0.001325    0.900404 v sine_out[10] (out)
                                              0.900404   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.900404   data arrival time
---------------------------------------------------------------------------------------------
                                              2.949596   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031809    0.001696    0.569601 v _163_/A1 (sg13g2_o21ai_1)
     4    0.023803    0.171699    0.153165    0.722766 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.171711    0.001185    0.723951 ^ _276_/B (sg13g2_nor2_1)
     1    0.005570    0.042546    0.054126    0.778076 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.042547    0.000368    0.778444 v output31/A (sg13g2_buf_2)
     1    0.051961    0.060348    0.096120    0.874564 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.060433    0.001576    0.876141 v sine_out[4] (out)
                                              0.876141   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.876141   data arrival time
---------------------------------------------------------------------------------------------
                                              2.973860   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031816    0.001732    0.569637 v _138_/A (sg13g2_nor2_1)
     2    0.012512    0.092320    0.074506    0.644144 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.092328    0.000715    0.644859 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006283    0.047182    0.068921    0.713780 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.047183    0.000468    0.714248 v output8/A (sg13g2_buf_2)
     1    0.052009    0.060462    0.097919    0.812167 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060547    0.001582    0.813749 v sine_out[13] (out)
                                              0.813749   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.813749   data arrival time
---------------------------------------------------------------------------------------------
                                              3.036251   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031816    0.001732    0.569637 v _138_/A (sg13g2_nor2_1)
     2    0.012512    0.092320    0.074506    0.644144 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.092330    0.000793    0.644937 ^ _279_/B (sg13g2_nor2_1)
     1    0.004380    0.028155    0.038658    0.683595 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028156    0.000285    0.683881 v output34/A (sg13g2_buf_2)
     1    0.052207    0.060769    0.089604    0.773484 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.061053    0.003378    0.776862 v sine_out[7] (out)
                                              0.776862   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.776862   data arrival time
---------------------------------------------------------------------------------------------
                                              3.073138   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.023050    0.004930    0.321748 v _125_/A (sg13g2_inv_2)
     3    0.021154    0.033277    0.032535    0.354283 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033453    0.001950    0.356233 ^ fanout53/A (sg13g2_buf_8)
     8    0.038375    0.021649    0.055284    0.411517 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021972    0.002055    0.413572 ^ _161_/A (sg13g2_nand2_1)
     3    0.012496    0.059931    0.056989    0.470561 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059952    0.000349    0.470910 v _177_/B (sg13g2_nand2_1)
     3    0.011325    0.045444    0.052425    0.523334 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.045453    0.000518    0.523853 ^ _179_/A (sg13g2_nand2_1)
     2    0.007928    0.043597    0.050302    0.574154 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043605    0.000455    0.574610 v _281_/B (sg13g2_nor2_1)
     1    0.011560    0.074022    0.071051    0.645660 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.074075    0.001598    0.647258 ^ output35/A (sg13g2_buf_2)
     1    0.052309    0.073761    0.110316    0.757574 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.074035    0.003640    0.761214 ^ sine_out[8] (out)
                                              0.761214   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.761214   data arrival time
---------------------------------------------------------------------------------------------
                                              3.088786   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119304    0.208555 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.208951 v fanout75/A (sg13g2_buf_8)
     6    0.043808    0.021197    0.056320    0.265271 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021506    0.001834    0.267105 v fanout74/A (sg13g2_buf_1)
     4    0.019379    0.046702    0.067419    0.334524 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.046709    0.000483    0.335007 v _141_/A (sg13g2_or2_1)
     3    0.016084    0.045121    0.098430    0.433437 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.045124    0.000430    0.433867 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013210    0.108072    0.105891    0.539759 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.108080    0.000736    0.540494 ^ _174_/B (sg13g2_nand2_1)
     1    0.007998    0.049015    0.068031    0.608526 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.049042    0.000922    0.609447 v _175_/B (sg13g2_nand2_1)
     1    0.008199    0.035706    0.041877    0.651325 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.035721    0.000547    0.651872 ^ output22/A (sg13g2_buf_2)
     1    0.053218    0.074893    0.096159    0.748031 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075195    0.003851    0.751882 ^ sine_out[26] (out)
                                              0.751882   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.751882   data arrival time
---------------------------------------------------------------------------------------------
                                              3.098118   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085145    0.001655    0.443792 v _143_/B (sg13g2_nor2_1)
     2    0.007645    0.061021    0.067073    0.510865 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061029    0.000529    0.511394 ^ _144_/B (sg13g2_nand2_1)
     2    0.006770    0.045828    0.052896    0.564290 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045828    0.000205    0.564495 v _212_/B (sg13g2_nor2_1)
     2    0.011593    0.074642    0.072258    0.636753 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.074650    0.000636    0.637389 ^ output26/A (sg13g2_buf_2)
     1    0.053125    0.074519    0.112649    0.750038 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.074595    0.001530    0.751568 ^ sine_out[2] (out)
                                              0.751568   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.751568   data arrival time
---------------------------------------------------------------------------------------------
                                              3.098431   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119304    0.208555 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.208951 v fanout75/A (sg13g2_buf_8)
     6    0.043808    0.021197    0.056320    0.265271 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021435    0.001559    0.266830 v fanout73/A (sg13g2_buf_8)
     8    0.043659    0.020943    0.054242    0.321072 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022100    0.003792    0.324865 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023273    0.168253    0.147220    0.472085 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168283    0.001821    0.473906 ^ _185_/B (sg13g2_nor2_2)
     5    0.026988    0.064793    0.087486    0.561392 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.064876    0.001852    0.563244 v _186_/A2 (sg13g2_a21oi_1)
     1    0.007509    0.060005    0.074370    0.637614 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.060010    0.000547    0.638161 ^ output27/A (sg13g2_buf_2)
     1    0.054459    0.076872    0.105023    0.743184 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.077665    0.006265    0.749449 ^ sine_out[30] (out)
                                              0.749449   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.749449   data arrival time
---------------------------------------------------------------------------------------------
                                              3.100551   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119304    0.208555 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.208951 v fanout75/A (sg13g2_buf_8)
     6    0.043808    0.021197    0.056320    0.265271 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021435    0.001559    0.266830 v fanout73/A (sg13g2_buf_8)
     8    0.043659    0.020943    0.054242    0.321072 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022100    0.003792    0.324865 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023273    0.168253    0.147220    0.472085 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168283    0.001821    0.473906 ^ _185_/B (sg13g2_nor2_2)
     5    0.026988    0.064793    0.087486    0.561392 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.064853    0.001579    0.562971 v _189_/A2 (sg13g2_o21ai_1)
     1    0.002990    0.052176    0.064263    0.627234 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.052177    0.000119    0.627353 ^ output29/A (sg13g2_buf_2)
     1    0.055612    0.078135    0.104225    0.731579 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.078525    0.004468    0.736047 ^ sine_out[32] (out)
                                              0.736047   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.736047   data arrival time
---------------------------------------------------------------------------------------------
                                              3.113953   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085145    0.001655    0.443792 v _143_/B (sg13g2_nor2_1)
     2    0.007645    0.061021    0.067073    0.510865 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061033    0.000664    0.511529 ^ _147_/A (sg13g2_nand2_1)
     2    0.007130    0.053507    0.052225    0.563755 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053507    0.000228    0.563982 v _275_/B (sg13g2_nor2_1)
     1    0.006899    0.052569    0.055608    0.619590 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.052582    0.000634    0.620225 ^ output30/A (sg13g2_buf_2)
     1    0.052383    0.073739    0.103417    0.723642 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.073790    0.001591    0.725233 ^ sine_out[3] (out)
                                              0.725233   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.725233   data arrival time
---------------------------------------------------------------------------------------------
                                              3.124767   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085493    0.004708    0.446846 v _168_/B (sg13g2_nor2_1)
     2    0.010519    0.075153    0.079786    0.526631 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.075160    0.000613    0.527244 ^ _171_/B (sg13g2_nand2_1)
     1    0.004545    0.050236    0.049092    0.576336 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.050236    0.000183    0.576519 v _172_/B (sg13g2_nand2_1)
     1    0.009305    0.038625    0.044576    0.621094 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.038647    0.000714    0.621809 ^ output21/A (sg13g2_buf_2)
     1    0.053404    0.075137    0.097591    0.719399 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075409    0.003665    0.723064 ^ sine_out[25] (out)
                                              0.723064   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.723064   data arrival time
---------------------------------------------------------------------------------------------
                                              3.126936   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085493    0.004708    0.446846 v _168_/B (sg13g2_nor2_1)
     2    0.010519    0.075153    0.079786    0.526631 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.075161    0.000658    0.527289 ^ _169_/B (sg13g2_nand2_1)
     1    0.005475    0.041275    0.052120    0.579409 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.041278    0.000371    0.579780 v _170_/B (sg13g2_nand2_1)
     1    0.009414    0.037205    0.041949    0.621729 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037238    0.000857    0.622587 ^ output20/A (sg13g2_buf_2)
     1    0.052969    0.074584    0.096539    0.719126 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074882    0.003819    0.722944 ^ sine_out[24] (out)
                                              0.722944   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.722944   data arrival time
---------------------------------------------------------------------------------------------
                                              3.127056   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.023050    0.004930    0.321748 v _125_/A (sg13g2_inv_2)
     3    0.021154    0.033277    0.032535    0.354283 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033453    0.001950    0.356233 ^ fanout53/A (sg13g2_buf_8)
     8    0.038375    0.021649    0.055284    0.411517 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021972    0.002055    0.413572 ^ _161_/A (sg13g2_nand2_1)
     3    0.012496    0.059931    0.056989    0.470561 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059952    0.000349    0.470910 v _177_/B (sg13g2_nand2_1)
     3    0.011325    0.045444    0.052425    0.523334 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.045453    0.000518    0.523853 ^ _179_/A (sg13g2_nand2_1)
     2    0.007928    0.043597    0.050302    0.574154 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.043605    0.000470    0.574624 v _180_/B (sg13g2_nand2_1)
     1    0.007201    0.032317    0.038089    0.612713 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.032341    0.000667    0.613379 ^ output24/A (sg13g2_buf_2)
     1    0.054822    0.076926    0.096256    0.709635 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.077243    0.003999    0.713634 ^ sine_out[28] (out)
                                              0.713634   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.713634   data arrival time
---------------------------------------------------------------------------------------------
                                              3.136366   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085145    0.001655    0.443792 v _143_/B (sg13g2_nor2_1)
     2    0.007645    0.061021    0.067073    0.510865 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061029    0.000529    0.511394 ^ _144_/B (sg13g2_nand2_1)
     2    0.006770    0.045828    0.052896    0.564290 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045828    0.000207    0.564497 v _145_/B (sg13g2_nand2_1)
     1    0.009127    0.039327    0.042867    0.607364 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.039343    0.000631    0.607995 ^ output9/A (sg13g2_buf_2)
     1    0.051886    0.072720    0.098043    0.706038 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.072756    0.001333    0.707371 ^ sine_out[14] (out)
                                              0.707371   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.707371   data arrival time
---------------------------------------------------------------------------------------------
                                              3.142629   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009780    0.031976    0.121601    0.210851 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031981    0.000406    0.211257 ^ fanout75/A (sg13g2_buf_8)
     6    0.044472    0.023362    0.056030    0.267286 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023652    0.001861    0.269148 ^ fanout74/A (sg13g2_buf_1)
     4    0.019838    0.057193    0.071951    0.341099 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.057272    0.001748    0.342847 ^ _137_/B (sg13g2_nand3_1)
     5    0.019420    0.128070    0.128843    0.471690 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.128075    0.000612    0.472302 v _156_/B (sg13g2_nand2b_1)
     2    0.012939    0.063559    0.076426    0.548728 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.063572    0.000757    0.549485 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.005730    0.042141    0.058800    0.608285 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.042143    0.000445    0.608730 v output13/A (sg13g2_buf_2)
     1    0.051840    0.060220    0.095897    0.704628 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060302    0.001544    0.706172 v sine_out[18] (out)
                                              0.706172   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.706172   data arrival time
---------------------------------------------------------------------------------------------
                                              3.143828   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119304    0.208555 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.208951 v fanout75/A (sg13g2_buf_8)
     6    0.043808    0.021197    0.056320    0.265271 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021435    0.001559    0.266830 v fanout73/A (sg13g2_buf_8)
     8    0.043659    0.020943    0.054242    0.321072 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022100    0.003792    0.324865 v _146_/A1 (sg13g2_o21ai_1)
     4    0.023273    0.168253    0.147220    0.472085 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.168283    0.001821    0.473906 ^ _185_/B (sg13g2_nor2_2)
     5    0.026988    0.064793    0.087486    0.561392 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.064835    0.001333    0.562725 v _278_/B (sg13g2_nor2_1)
     1    0.003106    0.037039    0.042783    0.605508 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.037039    0.000123    0.605631 ^ output33/A (sg13g2_buf_2)
     1    0.052596    0.073894    0.097698    0.703330 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.073937    0.001459    0.704789 ^ sine_out[6] (out)
                                              0.704789   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.704789   data arrival time
---------------------------------------------------------------------------------------------
                                              3.145211   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085145    0.001655    0.443792 v _143_/B (sg13g2_nor2_1)
     2    0.007645    0.061021    0.067073    0.510865 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061033    0.000664    0.511529 ^ _147_/A (sg13g2_nand2_1)
     2    0.007130    0.053507    0.052225    0.563755 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.053507    0.000214    0.563969 v _149_/B (sg13g2_nand2_1)
     1    0.007005    0.034044    0.040409    0.604378 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.034088    0.000941    0.605319 ^ output10/A (sg13g2_buf_2)
     1    0.051863    0.072936    0.095844    0.701163 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.072985    0.001545    0.702708 ^ sine_out[15] (out)
                                              0.702708   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.702708   data arrival time
---------------------------------------------------------------------------------------------
                                              3.147292   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009780    0.031976    0.121601    0.210851 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031981    0.000406    0.211257 ^ fanout75/A (sg13g2_buf_8)
     6    0.044472    0.023362    0.056030    0.267286 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023652    0.001861    0.269148 ^ fanout74/A (sg13g2_buf_1)
     4    0.019838    0.057193    0.071951    0.341099 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.057272    0.001748    0.342847 ^ _137_/B (sg13g2_nand3_1)
     5    0.019420    0.128070    0.128843    0.471690 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.128075    0.000612    0.472302 v _156_/B (sg13g2_nand2b_1)
     2    0.012939    0.063559    0.076426    0.548728 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.063581    0.000971    0.549699 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005168    0.035733    0.050388    0.600088 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035737    0.000376    0.600464 v output23/A (sg13g2_buf_2)
     1    0.054548    0.063272    0.093914    0.694378 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.063651    0.003975    0.698352 v sine_out[27] (out)
                                              0.698352   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.698352   data arrival time
---------------------------------------------------------------------------------------------
                                              3.151648   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119304    0.208555 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.208951 v fanout75/A (sg13g2_buf_8)
     6    0.043808    0.021197    0.056320    0.265271 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021435    0.001559    0.266830 v fanout73/A (sg13g2_buf_8)
     8    0.043659    0.020943    0.054242    0.321072 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.022294    0.004153    0.325226 v _140_/A (sg13g2_nor2_2)
     5    0.029291    0.086205    0.080442    0.405667 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.086388    0.003195    0.408862 ^ _152_/B (sg13g2_nor2_2)
     4    0.022981    0.044666    0.059752    0.468614 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.044728    0.001376    0.469990 v _155_/B1 (sg13g2_a221oi_1)
     1    0.007171    0.101091    0.104632    0.574622 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.101092    0.000555    0.575177 ^ output12/A (sg13g2_buf_2)
     1    0.051809    0.073056    0.121119    0.696296 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.073132    0.001527    0.697823 ^ sine_out[17] (out)
                                              0.697823   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.697823   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152177   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088597 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007086    0.021202    0.115169    0.203765 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021219    0.000220    0.203985 v fanout61/A (sg13g2_buf_1)
     4    0.030892    0.069581    0.084011    0.287996 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.070027    0.004515    0.292511 v fanout60/A (sg13g2_buf_8)
     8    0.033933    0.020840    0.070838    0.363349 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021043    0.002331    0.365680 v _131_/A (sg13g2_or2_1)
     6    0.028766    0.068383    0.112865    0.478545 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.068520    0.002235    0.480780 v _280_/B1 (sg13g2_a21oi_1)
     1    0.007570    0.063659    0.070805    0.551585 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.063664    0.000535    0.552120 ^ output36/A (sg13g2_buf_2)
     1    0.052156    0.073199    0.107500    0.659620 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.073279    0.001587    0.661207 ^ sine_out[9] (out)
                                              0.661207   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.661207   data arrival time
---------------------------------------------------------------------------------------------
                                              3.188793   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009780    0.031976    0.121601    0.210851 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031981    0.000406    0.211257 ^ fanout75/A (sg13g2_buf_8)
     6    0.044472    0.023362    0.056030    0.267286 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.023652    0.001861    0.269148 ^ fanout74/A (sg13g2_buf_1)
     4    0.019838    0.057193    0.071951    0.341099 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.057272    0.001748    0.342847 ^ _137_/B (sg13g2_nand3_1)
     5    0.019420    0.128070    0.128843    0.471690 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.128079    0.000894    0.472584 v _166_/A (sg13g2_nor2_1)
     1    0.003739    0.044779    0.058641    0.531225 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.044779    0.000148    0.531374 ^ _167_/B (sg13g2_nor2_1)
     1    0.007173    0.025123    0.033263    0.564637 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025137    0.000469    0.565106 v output19/A (sg13g2_buf_2)
     1    0.052152    0.060665    0.088223    0.653329 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.060999    0.003655    0.656984 v sine_out[23] (out)
                                              0.656984   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.656984   data arrival time
---------------------------------------------------------------------------------------------
                                              3.193016   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.023022    0.004890    0.321709 v _158_/A (sg13g2_nor2_1)
     3    0.016483    0.095891    0.086789    0.408497 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.095903    0.000884    0.409381 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003703    0.044281    0.061377    0.470759 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.044281    0.000145    0.470904 v _160_/B (sg13g2_nor2_1)
     1    0.011294    0.072767    0.070447    0.541351 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.072805    0.001341    0.542692 ^ output14/A (sg13g2_buf_2)
     1    0.051948    0.073001    0.110845    0.653537 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.073082    0.001582    0.655119 ^ sine_out[19] (out)
                                              0.655119   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.655119   data arrival time
---------------------------------------------------------------------------------------------
                                              3.194881   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085548    0.005013    0.447151 v _187_/A2 (sg13g2_o21ai_1)
     1    0.006433    0.074330    0.087835    0.534985 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.074331    0.000410    0.535395 ^ output28/A (sg13g2_buf_2)
     1    0.056373    0.078938    0.113603    0.648998 ^ output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.079299    0.004325    0.653323 ^ sine_out[31] (out)
                                              0.653323   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.653323   data arrival time
---------------------------------------------------------------------------------------------
                                              3.196677   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088597 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007086    0.021202    0.115169    0.203765 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021219    0.000220    0.203985 v fanout61/A (sg13g2_buf_1)
     4    0.030892    0.069581    0.084011    0.287996 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.070027    0.004515    0.292511 v fanout60/A (sg13g2_buf_8)
     8    0.033933    0.020840    0.070838    0.363349 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021043    0.002331    0.365680 v _131_/A (sg13g2_or2_1)
     6    0.028766    0.068383    0.112865    0.478545 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.068511    0.002141    0.480686 v _283_/B1 (sg13g2_a21oi_1)
     1    0.005481    0.054093    0.062202    0.542888 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.054094    0.000353    0.543241 ^ output6/A (sg13g2_buf_2)
     1    0.052518    0.073925    0.104055    0.647296 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.073984    0.001703    0.648999 ^ sine_out[11] (out)
                                              0.648999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.648999   data arrival time
---------------------------------------------------------------------------------------------
                                              3.201001   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009860    0.032171    0.121590    0.210604 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.032176    0.000412    0.211017 ^ fanout70/A (sg13g2_buf_8)
     5    0.031811    0.019770    0.053171    0.264187 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.019983    0.002065    0.266252 ^ fanout69/A (sg13g2_buf_8)
     8    0.044542    0.022824    0.050350    0.316603 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.024785    0.005009    0.321612 ^ _125_/A (sg13g2_inv_2)
     3    0.021012    0.027822    0.030364    0.351976 v _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.028022    0.001918    0.353894 v fanout53/A (sg13g2_buf_8)
     8    0.038252    0.019920    0.055997    0.409892 v fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.020109    0.001348    0.411240 v _152_/A (sg13g2_nor2_2)
     4    0.023208    0.073104    0.069128    0.480368 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.073156    0.001566    0.481934 ^ _165_/A2 (sg13g2_a21oi_1)
     1    0.006175    0.044726    0.063032    0.544966 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.044727    0.000380    0.545346 v output18/A (sg13g2_buf_2)
     1    0.052044    0.060743    0.096998    0.642344 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.060831    0.001608    0.643952 v sine_out[22] (out)
                                              0.643952   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.643952   data arrival time
---------------------------------------------------------------------------------------------
                                              3.206048   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088597 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007086    0.021202    0.115169    0.203765 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021219    0.000220    0.203985 v fanout61/A (sg13g2_buf_1)
     4    0.030892    0.069581    0.084011    0.287996 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.070027    0.004515    0.292511 v fanout60/A (sg13g2_buf_8)
     8    0.033933    0.020840    0.070838    0.363349 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021048    0.002352    0.365701 v _130_/A (sg13g2_nor2_1)
     2    0.009545    0.060934    0.060755    0.426456 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.060945    0.000656    0.427112 ^ _136_/B (sg13g2_nand2b_2)
     4    0.017355    0.050738    0.057877    0.484989 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.050761    0.000879    0.485869 v _277_/A (sg13g2_nor2_1)
     1    0.004988    0.042060    0.050431    0.536299 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.042066    0.000319    0.536618 ^ output32/A (sg13g2_buf_2)
     1    0.051918    0.073065    0.098958    0.635575 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.073115    0.001569    0.637145 ^ sine_out[5] (out)
                                              0.637145   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.637145   data arrival time
---------------------------------------------------------------------------------------------
                                              3.212855   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.023050    0.004930    0.321748 v _125_/A (sg13g2_inv_2)
     3    0.021154    0.033277    0.032535    0.354283 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.033453    0.001950    0.356233 ^ fanout53/A (sg13g2_buf_8)
     8    0.038375    0.021649    0.055284    0.411517 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.021972    0.002055    0.413572 ^ _161_/A (sg13g2_nand2_1)
     3    0.012496    0.059931    0.056989    0.470561 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.059952    0.000329    0.470890 v _162_/A2 (sg13g2_a21oi_1)
     1    0.004251    0.044220    0.060411    0.531301 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.044220    0.000167    0.531468 ^ output16/A (sg13g2_buf_2)
     1    0.052105    0.073321    0.099949    0.631417 ^ output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.073372    0.001581    0.632998 ^ sine_out[20] (out)
                                              0.632998   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.632998   data arrival time
---------------------------------------------------------------------------------------------
                                              3.217002   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085520    0.004861    0.446998 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004768    0.049391    0.069095    0.516093 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.049392    0.000304    0.516398 ^ output11/A (sg13g2_buf_2)
     1    0.051807    0.072975    0.101713    0.618111 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.073023    0.001527    0.619637 ^ sine_out[16] (out)
                                              0.619637   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.619637   data arrival time
---------------------------------------------------------------------------------------------
                                              3.230362   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088597 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.007086    0.021202    0.115169    0.203765 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.021219    0.000220    0.203985 v fanout61/A (sg13g2_buf_1)
     4    0.030892    0.069581    0.084011    0.287996 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.070027    0.004515    0.292511 v fanout60/A (sg13g2_buf_8)
     8    0.033933    0.020840    0.070838    0.363349 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.021048    0.002352    0.365701 v _130_/A (sg13g2_nor2_1)
     2    0.009545    0.060934    0.060755    0.426456 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.060940    0.000494    0.426950 ^ _284_/A (sg13g2_and2_1)
     1    0.006145    0.026139    0.070944    0.497894 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.026160    0.000443    0.498337 ^ output7/A (sg13g2_buf_2)
     1    0.052432    0.073803    0.091870    0.590207 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074079    0.003662    0.593869 ^ sine_out[12] (out)
                                              0.593869   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.593869   data arrival time
---------------------------------------------------------------------------------------------
                                              3.256131   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009444    0.025885    0.119192    0.208571 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025888    0.000291    0.208862 v _127_/A (sg13g2_inv_1)
     1    0.006510    0.023860    0.026963    0.235825 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.023881    0.000553    0.236378 ^ output3/A (sg13g2_buf_2)
     1    0.050632    0.071347    0.090357    0.326735 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.071449    0.002193    0.328928 ^ signB (out)
                                              0.328928   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.328928   data arrival time
---------------------------------------------------------------------------------------------
                                              3.521072   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009574    0.031482    0.121284    0.210663 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031484    0.000296    0.210959 ^ output2/A (sg13g2_buf_2)
     1    0.050810    0.071569    0.093440    0.304400 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.071675    0.002240    0.306640 ^ sign (out)
                                              0.306640   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.306640   data arrival time
---------------------------------------------------------------------------------------------
                                              3.543360   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031698    0.000729    0.568634 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096380    0.095308    0.663941 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096386    0.000585    0.664527 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079276    0.097094    0.761620 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079302    0.001184    0.762804 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010359    0.092858    0.106553    0.869357 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092891    0.000439    0.869796 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013080    0.073964    0.091581    0.961377 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.073977    0.000805    0.962182 v _209_/A2 (sg13g2_o21ai_1)
     1    0.008246    0.082556    0.092653    1.054835 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.082561    0.000633    1.055469 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002574    0.041120    0.072947    1.128415 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.041121    0.000161    1.128577 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.128577   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    5.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    5.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.938610   clock uncertainty
                                  0.000000    4.938610   clock reconvergence pessimism
                                 -0.079165    4.859446   library setup time
                                              4.859446   data required time
---------------------------------------------------------------------------------------------
                                              4.859446   data required time
                                             -1.128577   data arrival time
---------------------------------------------------------------------------------------------
                                              3.730869   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031698    0.000729    0.568634 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096380    0.095308    0.663941 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096386    0.000585    0.664527 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079276    0.097094    0.761620 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079302    0.001184    0.762804 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010359    0.092858    0.106553    0.869357 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092891    0.000439    0.869796 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.013080    0.073964    0.091581    0.961377 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.073978    0.000833    0.962210 v _208_/B (sg13g2_xor2_1)
     1    0.002072    0.038053    0.073623    1.035833 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.038053    0.000078    1.035911 v _298_/D (sg13g2_dfrbpq_1)
                                              1.035911   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    5.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    5.088597 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.938597   clock uncertainty
                                  0.000000    4.938597   clock reconvergence pessimism
                                 -0.074059    4.864538   library setup time
                                              4.864538   data required time
---------------------------------------------------------------------------------------------
                                              4.864538   data required time
                                             -1.035911   data arrival time
---------------------------------------------------------------------------------------------
                                              3.828626   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031698    0.000729    0.568634 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096380    0.095308    0.663941 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096386    0.000585    0.664527 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079276    0.097094    0.761620 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079302    0.001184    0.762804 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010359    0.092858    0.106553    0.869357 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.092889    0.000341    0.869698 ^ _204_/B (sg13g2_xor2_1)
     1    0.001749    0.034358    0.077083    0.946781 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.034358    0.000068    0.946849 ^ _297_/D (sg13g2_dfrbpq_2)
                                              0.946849   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    5.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000314    5.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.938594   clock uncertainty
                                  0.000000    4.938594   clock reconvergence pessimism
                                 -0.077485    4.861109   library setup time
                                              4.861109   data required time
---------------------------------------------------------------------------------------------
                                              4.861109   data required time
                                             -0.946849   data arrival time
---------------------------------------------------------------------------------------------
                                              3.914260   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031698    0.000729    0.568634 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096380    0.095308    0.663941 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096386    0.000585    0.664527 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.013735    0.079276    0.097094    0.761620 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.079293    0.000967    0.762587 v _200_/A (sg13g2_xor2_1)
     1    0.003293    0.041206    0.079050    0.841637 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.041206    0.000217    0.841854 v _296_/D (sg13g2_dfrbpq_1)
                                              0.841854   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    5.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    5.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000734    5.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939014   clock uncertainty
                                  0.000000    4.939014   clock reconvergence pessimism
                                 -0.074902    4.864112   library setup time
                                              4.864112   data required time
---------------------------------------------------------------------------------------------
                                              4.864112   data required time
                                             -0.841854   data arrival time
---------------------------------------------------------------------------------------------
                                              4.022258   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085145    0.001655    0.443792 v _143_/B (sg13g2_nor2_1)
     2    0.007645    0.061021    0.067073    0.510865 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061029    0.000529    0.511394 ^ _144_/B (sg13g2_nand2_1)
     2    0.006770    0.045828    0.052896    0.564290 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045828    0.000205    0.564495 v _212_/B (sg13g2_nor2_1)
     2    0.011593    0.074642    0.072258    0.636753 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.074658    0.000894    0.637647 ^ _213_/C (sg13g2_nand3_1)
     2    0.010712    0.079457    0.095934    0.733581 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.079467    0.000714    0.734295 v _214_/B (sg13g2_xnor2_1)
     1    0.003255    0.029797    0.075600    0.809894 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.029797    0.000180    0.810074 v _300_/D (sg13g2_dfrbpq_1)
                                              0.810074   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    5.088592 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000787    5.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939379   clock uncertainty
                                  0.000000    4.939379   clock reconvergence pessimism
                                 -0.071764    4.867615   library setup time
                                              4.867615   data required time
---------------------------------------------------------------------------------------------
                                              4.867615   data required time
                                             -0.810074   data arrival time
---------------------------------------------------------------------------------------------
                                              4.057540   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018483    0.002015    0.264437 v fanout69/A (sg13g2_buf_8)
     8    0.043988    0.020977    0.052381    0.316818 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.022961    0.004802    0.321620 v _142_/B (sg13g2_or2_1)
     7    0.036734    0.085100    0.120517    0.442137 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.085145    0.001655    0.443792 v _143_/B (sg13g2_nor2_1)
     2    0.007645    0.061021    0.067073    0.510865 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.061029    0.000529    0.511394 ^ _144_/B (sg13g2_nand2_1)
     2    0.006770    0.045828    0.052896    0.564290 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.045828    0.000205    0.564495 v _212_/B (sg13g2_nor2_1)
     2    0.011593    0.074642    0.072258    0.636753 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.074658    0.000894    0.637647 ^ _213_/C (sg13g2_nand3_1)
     2    0.010712    0.079457    0.095934    0.733581 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.079463    0.000582    0.734163 v _218_/B1 (sg13g2_o21ai_1)
     1    0.005721    0.060800    0.046429    0.780592 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.060801    0.000381    0.780972 ^ _219_/A (sg13g2_inv_1)
     1    0.002853    0.018838    0.026126    0.807099 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018838    0.000172    0.807271 v _301_/D (sg13g2_dfrbpq_1)
                                              0.807271   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    5.088592 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001021    5.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939613   clock uncertainty
                                  0.000000    4.939613   clock reconvergence pessimism
                                 -0.068824    4.870789   library setup time
                                              4.870789   data required time
---------------------------------------------------------------------------------------------
                                              4.870789   data required time
                                             -0.807271   data arrival time
---------------------------------------------------------------------------------------------
                                              4.063517   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031698    0.000729    0.568634 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011048    0.096380    0.095308    0.663941 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.096390    0.000752    0.664693 ^ _196_/A (sg13g2_xor2_1)
     1    0.001941    0.037060    0.082302    0.746995 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.037060    0.000073    0.747068 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.747068   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    5.088592 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017021    0.000959    5.089550 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.150000    4.939551   clock uncertainty
                                  0.000000    4.939551   clock reconvergence pessimism
                                 -0.078108    4.861442   library setup time
                                              4.861442   data required time
---------------------------------------------------------------------------------------------
                                              4.861442   data required time
                                             -0.747068   data arrival time
---------------------------------------------------------------------------------------------
                                              4.114374   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025996    0.005072    0.533693 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001714    0.040418    0.055013    0.588706 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.040418    0.000066    0.588773 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.588773   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    5.088592 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    5.089251 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939250   clock uncertainty
                                  0.000000    4.939250   clock reconvergence pessimism
                                 -0.081289    4.857962   library setup time
                                              4.857962   data required time
---------------------------------------------------------------------------------------------
                                              4.857962   data required time
                                             -0.588773   data arrival time
---------------------------------------------------------------------------------------------
                                              4.269189   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006901    0.020847    0.115016    0.204333 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020847    0.000191    0.204524 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009966    0.039725    0.266156    0.470680 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039725    0.000420    0.471100 v fanout76/A (sg13g2_buf_8)
     8    0.045936    0.022213    0.061392    0.532491 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024057    0.004952    0.537444 v _128_/A (sg13g2_inv_2)
     5    0.024613    0.037712    0.036569    0.574012 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.037726    0.000611    0.574624 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.574624   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.018581    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    5.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    5.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    5.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    5.088592 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    5.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.939317   clock uncertainty
                                  0.000000    4.939317   clock reconvergence pessimism
                                 -0.080634    4.858683   library setup time
                                              4.858683   data required time
---------------------------------------------------------------------------------------------
                                              4.858683   data required time
                                             -0.574624   data arrival time
---------------------------------------------------------------------------------------------
                                              4.284060   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006901    0.020847    0.115016    0.204333 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020847    0.000191    0.204524 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009966    0.039725    0.266156    0.470680 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039725    0.000420    0.471100 v fanout76/A (sg13g2_buf_8)
     8    0.045936    0.022213    0.061392    0.532491 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.023154    0.003324    0.535815 v _216_/A_N (sg13g2_nand2b_1)
     3    0.011690    0.055461    0.076740    0.612555 v _216_/Y (sg13g2_nand2b_1)
                                                         _042_ (net)
                      0.055472    0.000625    0.613180 v _250_/B (sg13g2_nand2_1)
     2    0.011105    0.044086    0.050268    0.663447 ^ _250_/Y (sg13g2_nand2_1)
                                                         _075_ (net)
                      0.044099    0.000605    0.664052 ^ _252_/A (sg13g2_nand2_1)
     2    0.011265    0.056092    0.060420    0.724471 v _252_/Y (sg13g2_nand2_1)
                                                         _077_ (net)
                      0.056115    0.000943    0.725415 v _253_/A (sg13g2_nor2b_1)
     2    0.011226    0.074441    0.073583    0.798997 ^ _253_/Y (sg13g2_nor2b_1)
                                                         _078_ (net)
                      0.074482    0.001410    0.800408 ^ _254_/C (sg13g2_nor3_1)
     1    0.005399    0.034838    0.039180    0.839588 v _254_/Y (sg13g2_nor3_1)
                                                         _079_ (net)
                      0.034838    0.000349    0.839937 v _255_/D (sg13g2_nor4_1)
     1    0.004135    0.084151    0.074197    0.914134 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.084151    0.000165    0.914299 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.007612    0.058975    0.064971    0.979270 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.059020    0.000915    0.980185 v output4/A (sg13g2_buf_2)
     1    0.052931    0.061945    0.101573    1.081759 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.062317    0.003890    1.085649 v sine_out[0] (out)
                                              1.085649   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.085649   data arrival time
---------------------------------------------------------------------------------------------
                                              2.764352   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_fast_1p32V_m40C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_fast_1p32V_m40C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.141293e-04 0.000000e+00 9.760496e-09 1.141390e-04  57.6%
Combinational        7.646757e-07 1.951065e-06 8.609547e-08 2.801836e-06   1.4%
Clock                5.596859e-05 2.521067e-05 6.570909e-08 8.124498e-05  41.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.708625e-04 2.716174e-05 1.615654e-07 1.981858e-04 100.0%
                            86.2%        13.7%         0.1%
%OL_METRIC_F power__internal__total 0.00017086253501474857
%OL_METRIC_F power__switching__total 2.7161737307324074e-5
%OL_METRIC_F power__leakage__total 1.6156535309619358e-7
%OL_METRIC_F power__total 0.000198185836779885

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_fast_1p32V_m40C -0.15101911815204705
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.088594 source latency _297_/CLK ^
-0.089613 target latency _301_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151019 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_fast_1p32V_m40C 0.15101911815204705
======================= nom_fast_1p32V_m40C Corner ===================================

Clock clk
0.089613 source latency _301_/CLK ^
-0.088594 target latency _297_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151019 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_fast_1p32V_m40C 0.13801989108933865
nom_fast_1p32V_m40C: 0.13801989108933865
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_fast_1p32V_m40C 2.764351492622734
nom_fast_1p32V_m40C: 2.764351492622734
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_fast_1p32V_m40C 0
nom_fast_1p32V_m40C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_fast_1p32V_m40C 0.0
nom_fast_1p32V_m40C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C 0.138020
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C 3.730869
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.088594         network latency _297_/CLK
        0.089613 network latency _301_/CLK
---------------
0.088594 0.089613 latency
        0.001019 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.093896         network latency _297_/CLK
        0.094774 network latency _301_/CLK
---------------
0.093896 0.094774 latency
        0.000878 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.27 fmax = 787.94
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_fast_1p32V_m40C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2025-12-15_17-20-01/55-openroad-stapostpnr/nom_fast_1p32V_m40C/DigitalSine__nom_fast_1p32V_m40C.lib…
