#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 27 20:11:04 2020
# Process ID: 11803
# Current directory: /home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3
# Command line: vivado -nojournal -log vivado.log -mode batch -source synth_system.tcl -tclargs  ../../../submodules/UART/submodules/INTERCON/hardware/include  ../../../submodules/UART/hardware/include  ../../../submodules/TIMER/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include   ../../../submodules/KNN/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include  . ../../../hardware/include DDR_ADDR_W=30 BOOTROM_ADDR_W=14 SRAM_ADDR_W=16 FIRM_ADDR_W=16 CACHE_ADDR_W=24 INIT_MEM N_SLAVES=3 E=31  P=31 B=30 BAUD=115200 FREQ=100000000 UART=0 TIMER=1 KNN=2  DATA_W=32  HW_K=10  N_SOLVERS=36 ../../../submodules/CPU/hardware/src/picorv32.v ../../../submodules/CPU/hardware/src/iob_picorv32.v ../../../submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v ../../../submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v ../../../submodules/UART/submodules/INTERCON/hardware/src/merge.v ../../../submodules/UART/submodules/INTERCON/hardware/src/split.v ../../../submodules/UART/hardware/src/iob_uart.v ../../../submodules/TIMER/hardware/src/iob_timer.v ../../../submodules/TIMER/hardware/src/timer.v ../../../submodules/KNN/hardware/src/iob_knn.v ../../../submodules/KNN/hardware/src/mult.v ../../../submodules/KNN/hardware/src/dist.v ../../../submodules/KNN/hardware/src/modulo.v ../../../submodules/KNN/hardware/src/sorter3.v ../../../submodules/KNN/hardware/src/pipeline_sorter.v ../../../hardware/src/boot_ctr.v ../../../hardware/src/int_mem.v  ../../../hardware/src/sram.v  system.v ./verilog/top_system.v
# Log file: /home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/vivado.log
# Journal file: 
#-----------------------------------------------------------
source synth_system.tcl
# set TOP top_system
# set PART xc7a35tcpg236-1
# set INCLUDE [lindex $argv 0]
# set DEFINE [lindex $argv 1]
# set VSRC [lindex $argv 2]
# set USE_DDR [string last "USE_DDR" $DEFINE]
# foreach file [split $VSRC \ ] {
#     if {$file != ""} {
#         read_verilog -sv $file
#     }
# }
# set_property part $PART [current_project]
# if { $USE_DDR < 0 } {
#     read_verilog verilog/clock_wizard.v
# } else {
# 
#     read_xdc ./ddr.xdc
# 
# 
#     if { ![file isdirectory "./ip"]} {
#         file mkdir ./ip
#     }
# 
#     #async interconnect MIG<->Cache
#     if { [file isdirectory "./ip/axi_interconnect_0"] } {
#         read_ip ./ip/axi_interconnect_0/axi_interconnect_0.xci
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#     } else {
# 
#         create_ip -name axi_interconnect -vendor xilinx.com -library ip -version 1.7 -module_name axi_interconnect_0 -dir ./ip -force
# 
#         set_property -dict \
#             [list \
#                  CONFIG.NUM_SLAVE_PORTS {1}\
#                  CONFIG.AXI_ADDR_WIDTH {30}\
#                  CONFIG.ACLK_PERIOD {5000} \
#                  CONFIG.INTERCONNECT_DATA_WIDTH {32}\
#                  CONFIG.M00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.M00_AXI_WRITE_FIFO_DEPTH {32}\
#                  CONFIG.M00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_IS_ACLK_ASYNC {1}\
#                  CONFIG.S00_AXI_READ_FIFO_DEPTH {32}\
#                  CONFIG.S00_AXI_WRITE_FIFO_DEPTH {32}] [get_ips axi_interconnect_0]
# 
#         generate_target all [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#         report_property [get_ips axi_interconnect_0]
#         report_property [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
#         exec sed -i s/100/5/g ip/axi_interconnect_0/axi_interconnect_0_ooc.xdc
#         synth_ip [get_files ./ip/axi_interconnect_0/axi_interconnect_0.xci]
# 
#     }
# 
#     if { [file isdirectory "./ip/ddr4_0"] } {
# 	read_ip ./ip/ddr4_0/ddr4_0.xci
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
#     } else {
# 
#         create_ip -name ddr4 -vendor xilinx.com -library ip -version 2.2 -module_name ddr4_0 -dir ./ip -force
# 
#         set_property -dict \
#         [list \
#              CONFIG.C0.DDR4_TimePeriod {1250} \
#              CONFIG.C0.DDR4_InputClockPeriod {4000} \
#              CONFIG.C0.DDR4_CLKOUT0_DIVIDE {5} \
#              CONFIG.C0.DDR4_MemoryPart {EDY4016AABG-DR-F} \
#              CONFIG.C0.DDR4_DataWidth {32} \
#              CONFIG.C0.DDR4_AxiSelection {true} \
#              CONFIG.C0.DDR4_CasLatency {11} \
#              CONFIG.C0.DDR4_CasWriteLatency {11} \
#              CONFIG.C0.DDR4_AxiDataWidth {32} \
#              CONFIG.C0.DDR4_AxiAddressWidth {30} \
#              CONFIG.ADDN_UI_CLKOUT1_FREQ_HZ {100} \
#              CONFIG.C0.BANK_GROUP_WIDTH {1}] [get_ips ddr4_0]
# 
#         generate_target all [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         report_property [get_ips ddr4_0]
#         report_property [get_files ./ip/ddr4_0/ddr4_0.xci]
# 
#         synth_ip [get_files ./ip/ddr4_0/ddr4_0.xci]
#     }
# 
# }
# read_xdc ./synth_system.xdc
# synth_design -include_dirs $INCLUDE -verilog_define $DEFINE -part $PART -top $TOP
Command: synth_design -include_dirs {../../../submodules/UART/submodules/INTERCON/hardware/include  ../../../submodules/UART/hardware/include  ../../../submodules/TIMER/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include   ../../../submodules/KNN/hardware/include  ../../../submodules/KNN/submodules/LIB/hardware/include  ../../../submodules/KNN/submodules/INTERCON/hardware/include  . ../../../hardware/include} -verilog_define {DDR_ADDR_W=30 BOOTROM_ADDR_W=14 SRAM_ADDR_W=16 FIRM_ADDR_W=16 CACHE_ADDR_W=24 INIT_MEM N_SLAVES=3 E=31  P=31 B=30 BAUD=115200 FREQ=100000000 UART=0 TIMER=1 KNN=2  DATA_W=32  HW_K=10  N_SOLVERS=36} -part xc7a35tcpg236-1 -top top_system
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11810
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2121.441 ; gain = 0.000 ; free physical = 707 ; free virtual = 10667
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_system' [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/verilog/top_system.v:4]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/system.v:13]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iob_picorv32' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:28]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'picorv32' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:57]
	Parameter ENABLE_COUNTERS bound to: 1'b1 
	Parameter ENABLE_COUNTERS64 bound to: 1'b1 
	Parameter ENABLE_REGS_16_31 bound to: 1'b1 
	Parameter ENABLE_REGS_DUALPORT bound to: 1'b1 
	Parameter LATCHED_MEM_RDATA bound to: 1'b0 
	Parameter TWO_STAGE_SHIFT bound to: 1'b1 
	Parameter BARREL_SHIFTER bound to: 1'b1 
	Parameter TWO_CYCLE_COMPARE bound to: 1'b0 
	Parameter TWO_CYCLE_ALU bound to: 1'b0 
	Parameter COMPRESSED_ISA bound to: 1'b0 
	Parameter CATCH_MISALIGN bound to: 1'b1 
	Parameter CATCH_ILLINSN bound to: 1'b1 
	Parameter ENABLE_PCPI bound to: 1'b0 
	Parameter ENABLE_MUL bound to: 1'b0 
	Parameter ENABLE_FAST_MUL bound to: 1'b1 
	Parameter ENABLE_DIV bound to: 1'b1 
	Parameter ENABLE_IRQ bound to: 1'b0 
	Parameter ENABLE_IRQ_QREGS bound to: 1'b1 
	Parameter ENABLE_IRQ_TIMER bound to: 1'b1 
	Parameter ENABLE_TRACE bound to: 1'b0 
	Parameter REGS_INIT_ZERO bound to: 1'b0 
	Parameter MASKED_IRQ bound to: 0 - type: integer 
	Parameter LATCHED_IRQ bound to: -1 - type: integer 
	Parameter PROGADDR_RESET bound to: 0 - type: integer 
	Parameter PROGADDR_IRQ bound to: 16 - type: integer 
	Parameter STACKADDR bound to: -1 - type: integer 
	Parameter irq_timer bound to: 0 - type: integer 
	Parameter irq_ebreak bound to: 1 - type: integer 
	Parameter irq_buserror bound to: 2 - type: integer 
	Parameter irqregs_offset bound to: 32 - type: integer 
	Parameter regfile_size bound to: 32 - type: integer 
	Parameter regindex_bits bound to: 5 - type: integer 
	Parameter WITH_PCPI bound to: 1'b1 
	Parameter TRACE_BRANCH bound to: 36'b000100000000000000000000000000000000 
	Parameter TRACE_ADDR bound to: 36'b001000000000000000000000000000000000 
	Parameter TRACE_IRQ bound to: 36'b100000000000000000000000000000000000 
	Parameter cpu_state_trap bound to: 8'b10000000 
	Parameter cpu_state_fetch bound to: 8'b01000000 
	Parameter cpu_state_ld_rs1 bound to: 8'b00100000 
	Parameter cpu_state_ld_rs2 bound to: 8'b00010000 
	Parameter cpu_state_exec bound to: 8'b00001000 
	Parameter cpu_state_shift bound to: 8'b00000100 
	Parameter cpu_state_stmem bound to: 8'b00000010 
	Parameter cpu_state_ldmem bound to: 8'b00000001 
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_fast_mul' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2271]
	Parameter EXTRA_MUL_FFS bound to: 0 - type: integer 
	Parameter EXTRA_INSN_FFS bound to: 0 - type: integer 
	Parameter MUL_CLKGATE bound to: 0 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2308]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_fast_mul' (1#1) [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2271]
INFO: [Synth 8-6157] synthesizing module 'picorv32_pcpi_div' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2398]
INFO: [Synth 8-6155] done synthesizing module 'picorv32_pcpi_div' (2#1) [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:2373]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:386]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:1496]
INFO: [Synth 8-6155] done synthesizing module 'picorv32' (3#1) [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:57]
WARNING: [Synth 8-7071] port 'mem_la_read' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_write' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_addr' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_wdata' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7071] port 'mem_la_wstrb' of module 'picorv32' is unconnected for instance 'picorv32_core' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
WARNING: [Synth 8-7023] instance 'picorv32_core' of module 'picorv32' has 27 connections declared, but only 22 given [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:87]
INFO: [Synth 8-6155] done synthesizing module 'iob_picorv32' (4#1) [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/iob_picorv32.v:28]
INFO: [Synth 8-6157] synthesizing module 'split' [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 1 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split' (5#1) [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'split__parameterized0' [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 2 - type: integer 
	Parameter P_SLAVES bound to: 67 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split__parameterized0' (5#1) [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'split__parameterized1' [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 3 - type: integer 
	Parameter P_SLAVES bound to: 66 - type: integer 
	Parameter Nb bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split__parameterized1' (5#1) [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'int_mem' [/home/cesar/EComp/iob-soc-knn/hardware/src/int_mem.v:5]
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'split__parameterized2' [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter N_SLAVES bound to: 2 - type: integer 
	Parameter P_SLAVES bound to: 66 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'split__parameterized2' (5#1) [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/split.v:4]
INFO: [Synth 8-6157] synthesizing module 'boot_ctr' [/home/cesar/EComp/iob-soc-knn/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-6157] synthesizing module 'sp_rom' [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:3]
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 12 - type: integer 
	Parameter FILE bound to: boot.hex - type: string 
	Parameter mem_init_file_int bound to: boot.hex - type: string 
INFO: [Synth 8-3876] $readmem data file 'boot.hex' is read successfully [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sp_rom' (6#1) [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/sp_rom/sp_rom.v:3]
INFO: [Synth 8-6155] done synthesizing module 'boot_ctr' (7#1) [/home/cesar/EComp/iob-soc-knn/hardware/src/boot_ctr.v:5]
INFO: [Synth 8-6157] synthesizing module 'merge' [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/merge.v:5]
	Parameter N_MASTERS bound to: 2 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter ADDR_W bound to: 32 - type: integer 
	Parameter Nb bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'merge' (8#1) [/home/cesar/EComp/iob-soc-knn/submodules/UART/submodules/INTERCON/hardware/src/merge.v:5]
INFO: [Synth 8-6157] synthesizing module 'sram' [/home/cesar/EComp/iob-soc-knn/hardware/src/sram.v:4]
	Parameter FILE bound to: firmware - type: string 
	Parameter file_suffix bound to: 858927408 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram' [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000000101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 14 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000000101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_0.hex' is read successfully [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram' (9#1) [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram__parameterized0' [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000100101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 14 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011000100101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_1.hex' is read successfully [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram__parameterized0' (9#1) [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram__parameterized1' [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001000101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 14 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001000101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_2.hex' is read successfully [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram__parameterized1' (9#1) [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6157] synthesizing module 'iob_tdp_ram__parameterized2' [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
	Parameter MEM_INIT_FILE bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001100101110011010000110010101111000 
	Parameter DATA_W bound to: 8 - type: integer 
	Parameter ADDR_W bound to: 14 - type: integer 
	Parameter mem_init_file_int bound to: 112'b0110011001101001011100100110110101110111011000010111001001100101010111110011001100101110011010000110010101111000 
INFO: [Synth 8-3876] $readmem data file 'firmware_3.hex' is read successfully [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:35]
INFO: [Synth 8-6155] done synthesizing module 'iob_tdp_ram__parameterized2' (9#1) [/home/cesar/EComp/iob-soc-knn/submodules/CACHE/submodules/MEM/tdp_ram/iob_tdp_ram.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sram' (10#1) [/home/cesar/EComp/iob-soc-knn/hardware/src/sram.v:4]
INFO: [Synth 8-6155] done synthesizing module 'int_mem' (11#1) [/home/cesar/EComp/iob-soc-knn/hardware/src/int_mem.v:5]
INFO: [Synth 8-6157] synthesizing module 'iob_uart' [/home/cesar/EComp/iob-soc-knn/submodules/UART/hardware/src/iob_uart.v:4]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'iob_uart' (12#1) [/home/cesar/EComp/iob-soc-knn/submodules/UART/hardware/src/iob_uart.v:4]
INFO: [Synth 8-6157] synthesizing module 'iob_timer' [/home/cesar/EComp/iob-soc-knn/submodules/TIMER/hardware/src/iob_timer.v:6]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'timer_core' [/home/cesar/EComp/iob-soc-knn/submodules/TIMER/hardware/src/timer.v:5]
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'timer_core' (13#1) [/home/cesar/EComp/iob-soc-knn/submodules/TIMER/hardware/src/timer.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iob_timer' (14#1) [/home/cesar/EComp/iob-soc-knn/submodules/TIMER/hardware/src/iob_timer.v:6]
INFO: [Synth 8-6157] synthesizing module 'iob_knn' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
	Parameter ADDR_W bound to: 3 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
	Parameter WDATA_W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
	Parameter N_SOLVERS bound to: 36 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'knn' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/modulo.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
	Parameter N_SOLVERS bound to: 36 - type: integer 
	Parameter DATA_W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipeline_sorter' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/pipeline_sorter.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dist_calc' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:4]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/mult.v:4]
	Parameter W bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult' (15#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/mult.v:4]
INFO: [Synth 8-6155] done synthesizing module 'dist_calc' (16#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:4]
INFO: [Synth 8-6157] synthesizing module 'sorter' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/sorter3.v:4]
	Parameter W bound to: 32 - type: integer 
	Parameter HW_K bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sorter' (17#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/sorter3.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_sorter' (18#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/pipeline_sorter.v:4]
INFO: [Synth 8-6155] done synthesizing module 'knn' (19#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/modulo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'iob_knn' (20#1) [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/iob_knn.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (21#1) [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'top_system' (22#1) [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/verilog/top_system.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2121.441 ; gain = 0.000 ; free physical = 751 ; free virtual = 10713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.273 ; gain = 5.832 ; free physical = 760 ; free virtual = 10723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2127.273 ; gain = 5.832 ; free physical = 760 ; free virtual = 10723
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2127.273 ; gain = 0.000 ; free physical = 724 ; free virtual = 10686
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
Finished Parsing XDC File [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.945 ; gain = 0.000 ; free physical = 574 ; free virtual = 10537
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2281.945 ; gain = 0.000 ; free physical = 574 ; free virtual = 10537
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2281.945 ; gain = 160.504 ; free physical = 729 ; free virtual = 10693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2281.945 ; gain = 160.504 ; free physical = 729 ; free virtual = 10693
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2281.945 ; gain = 160.504 ; free physical = 729 ; free virtual = 10693
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'mem_rdata_word_reg' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:390]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wdata_reg' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:388]
WARNING: [Synth 8-327] inferring latch for variable 'mem_la_wstrb_reg' [/home/cesar/EComp/iob-soc-knn/submodules/CPU/hardware/src/picorv32.v:389]
INFO: [Synth 8-3971] The signal "iob_tdp_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iob_tdp_ram__parameterized0:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iob_tdp_ram__parameterized1:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "iob_tdp_ram__parameterized2:/ram_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'sqr2_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'sqr1_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'a_int_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/dist.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'idx_out_reg' [/home/cesar/EComp/iob-soc-knn/submodules/KNN/hardware/src/sorter3.v:36]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2281.945 ; gain = 160.504 ; free physical = 726 ; free virtual = 10692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   63 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 36    
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 72    
	   2 Input   16 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 36    
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               36 Bit    Registers := 1     
	               33 Bit    Registers := 398   
	               32 Bit    Registers := 127   
	               16 Bit    Registers := 545   
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 433   
+---Multipliers : 
	              33x33  Multipliers := 1     
+---RAMs : 
	             128K Bit	(16384 X 8 bit)          RAMs := 4     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   69 Bit        Muxes := 10    
	   3 Input   69 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 335   
	   4 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 44    
	   7 Input   32 Bit        Muxes := 1     
	   9 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 403   
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   9 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 248   
	  11 Input    1 Bit        Muxes := 36    
	   4 Input    1 Bit        Muxes := 18    
	   9 Input    1 Bit        Muxes := 25    
	   6 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dist_calc0/mult0/DATA_OUT0, operation Mode is: A*B.
DSP Report: operator dist_calc0/mult0/DATA_OUT0 is absorbed into DSP dist_calc0/mult0/DATA_OUT0.
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register rs1_reg is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rs1_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: Generating DSP rd0, operation Mode is: A2*B2.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: register rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: operator rd0 is absorbed into DSP rd0.
DSP Report: Generating DSP rd_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rs2_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: register rd_reg is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
DSP Report: operator rd0 is absorbed into DSP rd_reg.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "top_system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2281.945 ; gain = 160.504 ; free physical = 670 ; free virtual = 10653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-----------------------------+---------------+----------------+
|Module Name | RTL Object                  | Depth x Width | Implemented As | 
+------------+-----------------------------+---------------+----------------+
|int_mem     | boot_ctr0/sp_rom0/rdata_reg | 4096x32       | Block RAM      | 
+------------+-----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping	Report (see note below)
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_system  | int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------------------------+-------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+-------------+-----------+----------------------+--------------+
|systemi_3/\cpu/picorv32_core  | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------------------------+-------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name            | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mult                   | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|picorv32_pcpi_fast_mul | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|picorv32_pcpi_fast_mul | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 2281.945 ; gain = 160.504 ; free physical = 499 ; free virtual = 10484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2281.945 ; gain = 160.504 ; free physical = 490 ; free virtual = 10478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_system  | int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
|top_system  | int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg | 16 K x 8(NO_CHANGE)    | W | R | 16 K x 8(NO_CHANGE)    | W | R | Port A and B     | 0      | 4      | 
+------------+--------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+------------------------------+-------------+-----------+----------------------+--------------+
|Module Name                   | RTL Object  | Inference | Size (Depth x Width) | Primitives   | 
+------------------------------+-------------+-----------+----------------------+--------------+
|systemi_3/\cpu/picorv32_core  | cpuregs_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------------------------+-------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[0].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[1].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[2].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/int_sram/gen_main_mem_byte[3].main_mem_byte/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 2362.430 ; gain = 240.988 ; free physical = 401 ; free virtual = 10389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2415.836 ; gain = 294.395 ; free physical = 387 ; free virtual = 10379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2415.836 ; gain = 294.395 ; free physical = 388 ; free virtual = 10380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 2415.836 ; gain = 294.395 ; free physical = 376 ; free virtual = 10363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:13 ; elapsed = 00:01:19 . Memory (MB): peak = 2415.836 ; gain = 294.395 ; free physical = 377 ; free virtual = 10364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2415.836 ; gain = 294.395 ; free physical = 377 ; free virtual = 10364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2415.836 ; gain = 294.395 ; free physical = 377 ; free virtual = 10364
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |    12|
|2     |CARRY4   |  2739|
|3     |DSP48E1  |    40|
|8     |LUT1     |   192|
|9     |LUT2     |  3288|
|10    |LUT3     | 16641|
|11    |LUT4     | 11880|
|12    |LUT5     |  1606|
|13    |LUT6     |  2706|
|14    |MUXF7    |   656|
|15    |RAM32M   |    12|
|16    |RAMB36E1 |    20|
|36    |FDCE     |  2056|
|37    |FDPE     |    30|
|38    |FDRE     | 13496|
|39    |FDSE     | 11534|
|40    |LD       |  3524|
|41    |IBUF     |     3|
|42    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 2415.836 ; gain = 294.395 ; free physical = 377 ; free virtual = 10364
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 2415.836 ; gain = 139.723 ; free physical = 449 ; free virtual = 10436
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 2415.844 ; gain = 294.395 ; free physical = 449 ; free virtual = 10436
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2415.844 ; gain = 0.000 ; free physical = 489 ; free virtual = 10479
INFO: [Netlist 29-17] Analyzing 6991 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
Finished Parsing XDC File [/home/cesar/EComp/iob-soc-knn/hardware/fpga/BASYS3/synth_system.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2449.055 ; gain = 0.000 ; free physical = 409 ; free virtual = 10396
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3536 instances were transformed.
  LD => LDCE: 3524 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 2449.055 ; gain = 327.719 ; free physical = 668 ; free virtual = 10655
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2489.977 ; gain = 40.922 ; free physical = 666 ; free virtual = 10653

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 160097c25

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2613.805 ; gain = 123.828 ; free physical = 337 ; free virtual = 10325

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ad0c472

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 259 ; free virtual = 10247
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ba274659

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 259 ; free virtual = 10247
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1aea8cbbd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 252 ; free virtual = 10240
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1aea8cbbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 253 ; free virtual = 10241
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1aea8cbbd

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 253 ; free virtual = 10241
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1aea8cbbd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 255 ; free virtual = 10243
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 258 ; free virtual = 10247
Ending Logic Optimization Task | Checksum: 149dc3441

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2736.773 ; gain = 0.000 ; free physical = 258 ; free virtual = 10247

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 40
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 1e73f0f00

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3102.875 ; gain = 0.000 ; free physical = 359 ; free virtual = 10177
Ending Power Optimization Task | Checksum: 1e73f0f00

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.875 ; gain = 366.102 ; free physical = 405 ; free virtual = 10223

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: fafe9fc7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3102.875 ; gain = 0.000 ; free physical = 397 ; free virtual = 10216
Ending Final Cleanup Task | Checksum: fafe9fc7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3102.875 ; gain = 0.000 ; free physical = 397 ; free virtual = 10216

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.875 ; gain = 0.000 ; free physical = 397 ; free virtual = 10216
Ending Netlist Obfuscation Task | Checksum: fafe9fc7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3102.875 ; gain = 0.000 ; free physical = 397 ; free virtual = 10216
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 3102.875 ; gain = 653.820 ; free physical = 397 ; free virtual = 10216
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
ERROR: [DRC UTLZ-1] Resource utilization: LUT as Logic over-utilized in Top Level Design (This design requires more LUT as Logic cells than are available in the target device. This design requires 22082 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
ERROR: [DRC UTLZ-1] Resource utilization: Slice LUTs over-utilized in Top Level Design (This design requires more Slice LUTs cells than are available in the target device. This design requires 22130 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.)
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[10] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[7]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[11] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[8]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[12] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[9]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[13] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[10]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[14] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[11]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[3] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[0]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[4] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[1]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[5] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[2]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[6] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[3]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[7] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[4]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[8] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[5]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ADDRARDADDR[9] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[6]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ENARDEN (net: system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_ENARDEN_cooolgate_en_sig_3) which is driven by a register (sys_rst_int_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ENARDEN (net: system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_ENARDEN_cooolgate_en_sig_3) which is driven by a register (system/int_mem0/boot_ctr0/cpu_rst_req_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0/ENARDEN (net: system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_0_ENARDEN_cooolgate_en_sig_3) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1/ADDRARDADDR[10] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[7]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1/ADDRARDADDR[11] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[8]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1/ADDRARDADDR[12] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[9]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1/ADDRARDADDR[13] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[10]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1 has an input control pin system/int_mem0/boot_ctr0/sp_rom0/rdata_reg_1/ADDRARDADDR[14] (net: system/int_mem0/boot_ctr0/sp_rom0/Q[11]) which is driven by a register (system/int_mem0/boot_ctr0/rom_r_addr_reg_rep[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 2 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado_Tcl 4-23] Error(s) found during DRC. Placer not run.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 21 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-39] 'place_design' failed due to earlier errors.

    while executing
"place_design"
    (file "synth_system.tcl" line 103)
INFO: [Common 17-206] Exiting Vivado at Sun Dec 27 20:13:17 2020...
