<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>PL_NN_hardmax_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rstn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">10000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">PL_NN_ACLK_0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>rstn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rstn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RSTN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rstn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_tValid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>z_tValid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>z_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>reg</spirit:typeName>
              <spirit:viewNameRef>dummy_view</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:description>hardmax_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PL_NN_hardmax_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>hardmax_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4caba5cd_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eb07b0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd732cc_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56e3e375_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e828f26_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b6ec997_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa43665_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29a5e2dd_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c78767_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c75c420_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3223aa84_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3714a210_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39becc75_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf0d8b8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29d2c206_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8bf6d6_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8680e73_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616eeab9_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49147c59_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@720a610e_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3566f27e_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f49fc0_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6082fa18_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@443f1b14_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@712ceed8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@774e8ebe_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bf3274_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5c82f7_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d4f0c8_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2c9bbe_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72206101_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f5b885_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5914e5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f94f13_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ea2adbe_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6f8631_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60181522_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3727ce0f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12fb5ec1_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4751ce73_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1034df9f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4498d3ec_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6538968e_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559b77c5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2683e4e3_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@126dd7f1_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e11afa_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec7e2f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a6797bb_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@965b368_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bac4995_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@951cd53_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47996092_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcbe9c9_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f565949_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20edf3d5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f257_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2689e4aa_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e052d8f_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785461b2_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9bbe90_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4544446a_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@753d9b14_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9610c5_ARCHIVE_LOCATION">c:/git_repos/mnist_neuralnet/fpga/source/hardmax/rtl</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RSTN.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8b6bf9f6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="8b3ef386"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="177e7557"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="398d76a7"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
