// SPDX-License-Identifier: GPL-2.0+
/*
 *  Copyright (C) 2011 - 2015 Xilinx
 *  Copyright (C) 2012 National Instruments Corp.
 */
/dts-v1/;
/include/ "zynq-7000.dtsi"
/* #include "settings.h" */

/ {
	model = "Zynq Cora Development Board";
	compatible = "xlnx,zynq-coraz7", "xlnx,zynq-7000";

	aliases {
		ethernet0 = &gem0;
		serial0 = &uart0;
		mmc0 = &sdhci0;
	};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x20000000>;
	};


    	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
	        rmem: rmem@10000000 {
			reg = <0x10000000 0x10000000>;
/*
			no-map;
*/
		};
	};

	amba_pl {
		compatible = "simple-bus";
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges;


		htif@43c00000 {
			compatible = "generic-uio", "uio", "uio_pdrv";
			reg = <0x43c00000 0x1000>;
                        xlnx,dram-base = <0x1>;
			xlnx,dram-bits = <0x1d>;
			xlnx,s-axi-id-width = <0xc>;
		};
	};

    chosen {
		bootargs = "console=ttyPS0,115200 ram=256M root=/dev/mmcblk0p3  rw rootwait earlyprintk uio_pdrv_genirq.of_id=generic-uio";
		stdout-path = "serial0:115200n8";

	};

	usb_phy0: phy0@e0002000 {
		compatible = "ulpi-phy";
		#phy-cells = <0>;
		reg = <0xe0002000 0x1000>;
		view-port = <0x0170>;
		drv-vbus;
	};
};


&gem0 {
	status = "okay";
	phy-mode = "rgmii-id";
	phy-handle = <&ethernet_phy>;

	ethernet_phy: ethernet-phy@0 {
		reg = <0>;
		device_type = "ethernet-phy";
	};
};


&sdhci0 {
	u-boot,dm-pre-reloc;
	status = "okay";
};

&uart0 {
	u-boot,dm-pre-reloc;
	status = "okay";
/*
current-speed = <0x1c200>; 
*/
};

&usb0 {
	status = "okay";
	dr_mode = "host";
	usb-phy = <&usb_phy0>;
};
