// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_fft_stage_4_024_Pipeline_SKIP_X (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        trunc_ln10,
        IN_r_address0,
        IN_r_ce0,
        IN_r_q0,
        IN_r_address1,
        IN_r_ce1,
        IN_r_q1,
        OUT_r_address0,
        OUT_r_ce0,
        OUT_r_we0,
        OUT_r_d0,
        OUT_r_address1,
        OUT_r_ce1,
        OUT_r_we1,
        OUT_r_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [6:0] trunc_ln10;
output  [5:0] IN_r_address0;
output   IN_r_ce0;
input  [63:0] IN_r_q0;
output  [5:0] IN_r_address1;
output   IN_r_ce1;
input  [63:0] IN_r_q1;
output  [5:0] OUT_r_address0;
output   OUT_r_ce0;
output   OUT_r_we0;
output  [63:0] OUT_r_d0;
output  [5:0] OUT_r_address1;
output   OUT_r_ce1;
output   OUT_r_we1;
output  [63:0] OUT_r_d1;

reg ap_idle;
reg IN_r_ce0;
reg IN_r_ce1;
reg OUT_r_ce0;
reg OUT_r_we0;
reg OUT_r_ce1;
reg OUT_r_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln1057_fu_212_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [7:0] w_M_value_138_address0;
reg    w_M_value_138_ce0;
wire   [31:0] w_M_value_138_q0;
wire   [7:0] w_M_value27_address0;
reg    w_M_value27_ce0;
wire   [31:0] w_M_value27_q0;
wire    ap_block_pp0_stage0_11001;
wire   [7:0] trunc_ln22_fu_237_p1;
reg   [7:0] trunc_ln22_reg_449;
wire   [5:0] add_ln23_fu_241_p2;
reg   [5:0] add_ln23_reg_454;
reg   [5:0] add_ln23_reg_454_pp0_iter2_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter3_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter4_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter5_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter6_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter7_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter8_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter9_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter10_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter11_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter12_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter13_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter14_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter15_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter16_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter17_reg;
reg   [5:0] add_ln23_reg_454_pp0_iter18_reg;
wire   [63:0] zext_ln24_fu_334_p1;
reg   [63:0] zext_ln24_reg_470;
reg   [63:0] zext_ln24_reg_470_pp0_iter3_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter4_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter5_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter6_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter7_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter8_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter9_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter10_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter11_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter12_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter13_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter14_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter15_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter16_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter17_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter18_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter19_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter20_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter21_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter22_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter23_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter24_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter25_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter26_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter27_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter28_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter29_reg;
reg   [63:0] zext_ln24_reg_470_pp0_iter30_reg;
reg   [31:0] w1_M_value_reg_480;
reg   [31:0] w1_M_value_8_reg_486;
wire   [31:0] p_r_M_value_fu_353_p1;
reg   [31:0] p_r_M_value_reg_492;
wire   [31:0] p_r_M_value_24_fu_357_p1;
reg   [31:0] p_r_M_value_24_reg_498;
wire   [31:0] grp_fu_178_p2;
reg   [31:0] mul_ac_i_i_reg_504;
wire   [31:0] grp_fu_182_p2;
reg   [31:0] mul_bd_i_i_reg_509;
wire   [31:0] grp_fu_186_p2;
reg   [31:0] mul_ad_i_i_reg_514;
wire   [31:0] grp_fu_190_p2;
reg   [31:0] mul_bc_i_i_reg_519;
wire   [63:0] zext_ln23_fu_361_p1;
reg   [63:0] zext_ln23_reg_524;
reg   [63:0] zext_ln23_reg_524_pp0_iter20_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter21_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter22_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter23_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter24_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter25_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter26_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter27_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter28_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter29_reg;
reg   [63:0] zext_ln23_reg_524_pp0_iter30_reg;
wire   [31:0] trunc_ln23_fu_365_p1;
reg   [31:0] trunc_ln23_reg_534;
reg   [31:0] trunc_ln23_1_reg_539;
wire   [31:0] grp_fu_154_p2;
reg   [31:0] p_r_M_value_28_reg_544;
wire   [31:0] grp_fu_158_p2;
reg   [31:0] p_r_M_value_29_reg_550;
wire   [31:0] t1_M_value_fu_379_p1;
wire   [31:0] t1_M_value_8_fu_384_p1;
wire   [31:0] grp_fu_162_p2;
reg   [31:0] p_r_M_value_6_reg_568;
wire   [31:0] grp_fu_166_p2;
reg   [31:0] p_r_M_value_7_reg_573;
wire   [31:0] grp_fu_170_p2;
reg   [31:0] p_r_M_value_8_reg_578;
wire   [31:0] grp_fu_174_p2;
reg   [31:0] p_r_M_value_9_reg_583;
wire   [63:0] zext_ln22_fu_323_p1;
wire    ap_block_pp0_stage0;
reg   [6:0] k1_fu_60;
wire   [6:0] k1_8_fu_217_p2;
wire    ap_loop_init;
reg   [31:0] j1_fu_64;
wire   [31:0] j1_12_fu_287_p3;
reg   [31:0] m1_fu_68;
wire   [31:0] m1_8_fu_295_p3;
wire   [5:0] trunc_ln1057_4_fu_233_p1;
wire   [5:0] trunc_ln1057_fu_229_p1;
wire   [0:0] icmp_ln31_fu_259_p2;
wire   [31:0] add_ln34_fu_265_p2;
wire   [0:0] icmp_ln27_fu_247_p2;
wire   [31:0] j1_10_fu_253_p2;
wire   [31:0] j1_11_fu_271_p3;
wire   [31:0] m1_7_fu_279_p3;
wire   [7:0] xor_ln22_fu_318_p2;
wire   [5:0] add_ln24_fu_329_p2;
wire   [31:0] trunc_ln388_fu_339_p1;
wire   [31:0] trunc_ln388_1_fu_343_p4;
wire   [31:0] bitcast_ln25_1_fu_392_p1;
wire   [31:0] bitcast_ln25_fu_389_p1;
wire   [31:0] bitcast_ln26_1_fu_407_p1;
wire   [31:0] bitcast_ln26_fu_404_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_done_reg = 1'b0;
end

fwd_fft_fft_stage_0_020_w_M_value_142 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
w_M_value_138_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_M_value_138_address0),
    .ce0(w_M_value_138_ce0),
    .q0(w_M_value_138_q0)
);

fwd_fft_fft_stage_0_020_w_M_value31 #(
    .DataWidth( 32 ),
    .AddressRange( 192 ),
    .AddressWidth( 8 ))
w_M_value27_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w_M_value27_address0),
    .ce0(w_M_value27_ce0),
    .q0(w_M_value27_q0)
);

fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_10_full_dsp_1_U163(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ac_i_i_reg_504),
    .din1(mul_bd_i_i_reg_509),
    .ce(1'b1),
    .dout(grp_fu_154_p2)
);

fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U164(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ad_i_i_reg_514),
    .din1(mul_bc_i_i_reg_519),
    .ce(1'b1),
    .dout(grp_fu_158_p2)
);

fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U165(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_value_fu_379_p1),
    .din1(p_r_M_value_28_reg_544),
    .ce(1'b1),
    .dout(grp_fu_162_p2)
);

fwd_fft_fadd_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_10_full_dsp_1_U166(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_value_8_fu_384_p1),
    .din1(p_r_M_value_29_reg_550),
    .ce(1'b1),
    .dout(grp_fu_166_p2)
);

fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_10_full_dsp_1_U167(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_value_fu_379_p1),
    .din1(p_r_M_value_28_reg_544),
    .ce(1'b1),
    .dout(grp_fu_170_p2)
);

fwd_fft_fsub_32ns_32ns_32_10_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsub_32ns_32ns_32_10_full_dsp_1_U168(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(t1_M_value_8_fu_384_p1),
    .din1(p_r_M_value_29_reg_550),
    .ce(1'b1),
    .dout(grp_fu_174_p2)
);

fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U169(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_value_reg_492),
    .din1(w1_M_value_reg_480),
    .ce(1'b1),
    .dout(grp_fu_178_p2)
);

fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U170(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_value_24_reg_498),
    .din1(w1_M_value_8_reg_486),
    .ce(1'b1),
    .dout(grp_fu_182_p2)
);

fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U171(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_value_reg_492),
    .din1(w1_M_value_8_reg_486),
    .ce(1'b1),
    .dout(grp_fu_186_p2)
);

fwd_fft_fmul_32ns_32ns_32_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_7_max_dsp_1_U172(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_r_M_value_24_reg_498),
    .din1(w1_M_value_reg_480),
    .ce(1'b1),
    .dout(grp_fu_190_p2)
);

fwd_fft_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            j1_fu_64 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_212_p2 == 1'd0))) begin
            j1_fu_64 <= j1_12_fu_287_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            k1_fu_60 <= 7'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_212_p2 == 1'd0))) begin
            k1_fu_60 <= k1_8_fu_217_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_loop_init == 1'b1)) begin
            m1_fu_68 <= 32'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1057_fu_212_p2 == 1'd0))) begin
            m1_fu_68 <= m1_8_fu_295_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1057_fu_212_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln23_reg_454 <= add_ln23_fu_241_p2;
        trunc_ln22_reg_449 <= trunc_ln22_fu_237_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln23_reg_454_pp0_iter10_reg <= add_ln23_reg_454_pp0_iter9_reg;
        add_ln23_reg_454_pp0_iter11_reg <= add_ln23_reg_454_pp0_iter10_reg;
        add_ln23_reg_454_pp0_iter12_reg <= add_ln23_reg_454_pp0_iter11_reg;
        add_ln23_reg_454_pp0_iter13_reg <= add_ln23_reg_454_pp0_iter12_reg;
        add_ln23_reg_454_pp0_iter14_reg <= add_ln23_reg_454_pp0_iter13_reg;
        add_ln23_reg_454_pp0_iter15_reg <= add_ln23_reg_454_pp0_iter14_reg;
        add_ln23_reg_454_pp0_iter16_reg <= add_ln23_reg_454_pp0_iter15_reg;
        add_ln23_reg_454_pp0_iter17_reg <= add_ln23_reg_454_pp0_iter16_reg;
        add_ln23_reg_454_pp0_iter18_reg <= add_ln23_reg_454_pp0_iter17_reg;
        add_ln23_reg_454_pp0_iter2_reg <= add_ln23_reg_454;
        add_ln23_reg_454_pp0_iter3_reg <= add_ln23_reg_454_pp0_iter2_reg;
        add_ln23_reg_454_pp0_iter4_reg <= add_ln23_reg_454_pp0_iter3_reg;
        add_ln23_reg_454_pp0_iter5_reg <= add_ln23_reg_454_pp0_iter4_reg;
        add_ln23_reg_454_pp0_iter6_reg <= add_ln23_reg_454_pp0_iter5_reg;
        add_ln23_reg_454_pp0_iter7_reg <= add_ln23_reg_454_pp0_iter6_reg;
        add_ln23_reg_454_pp0_iter8_reg <= add_ln23_reg_454_pp0_iter7_reg;
        add_ln23_reg_454_pp0_iter9_reg <= add_ln23_reg_454_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        mul_ac_i_i_reg_504 <= grp_fu_178_p2;
        mul_ad_i_i_reg_514 <= grp_fu_186_p2;
        mul_bc_i_i_reg_519 <= grp_fu_190_p2;
        mul_bd_i_i_reg_509 <= grp_fu_182_p2;
        p_r_M_value_24_reg_498 <= p_r_M_value_24_fu_357_p1;
        p_r_M_value_28_reg_544 <= grp_fu_154_p2;
        p_r_M_value_29_reg_550 <= grp_fu_158_p2;
        p_r_M_value_6_reg_568 <= grp_fu_162_p2;
        p_r_M_value_7_reg_573 <= grp_fu_166_p2;
        p_r_M_value_8_reg_578 <= grp_fu_170_p2;
        p_r_M_value_9_reg_583 <= grp_fu_174_p2;
        p_r_M_value_reg_492 <= p_r_M_value_fu_353_p1;
        trunc_ln23_1_reg_539 <= {{IN_r_q0[63:32]}};
        trunc_ln23_reg_534 <= trunc_ln23_fu_365_p1;
        w1_M_value_8_reg_486 <= w_M_value27_q0;
        w1_M_value_reg_480 <= w_M_value_138_q0;
        zext_ln23_reg_524[5 : 0] <= zext_ln23_fu_361_p1[5 : 0];
        zext_ln23_reg_524_pp0_iter20_reg[5 : 0] <= zext_ln23_reg_524[5 : 0];
        zext_ln23_reg_524_pp0_iter21_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter20_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter22_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter21_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter23_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter22_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter24_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter23_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter25_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter24_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter26_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter25_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter27_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter26_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter28_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter27_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter29_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter28_reg[5 : 0];
        zext_ln23_reg_524_pp0_iter30_reg[5 : 0] <= zext_ln23_reg_524_pp0_iter29_reg[5 : 0];
        zext_ln24_reg_470[5 : 0] <= zext_ln24_fu_334_p1[5 : 0];
        zext_ln24_reg_470_pp0_iter10_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter9_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter11_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter10_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter12_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter11_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter13_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter12_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter14_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter13_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter15_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter14_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter16_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter15_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter17_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter16_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter18_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter17_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter19_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter18_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter20_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter19_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter21_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter20_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter22_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter21_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter23_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter22_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter24_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter23_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter25_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter24_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter26_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter25_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter27_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter26_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter28_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter27_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter29_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter28_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter30_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter29_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter3_reg[5 : 0] <= zext_ln24_reg_470[5 : 0];
        zext_ln24_reg_470_pp0_iter4_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter3_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter5_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter4_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter6_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter5_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter7_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter6_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter8_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter7_reg[5 : 0];
        zext_ln24_reg_470_pp0_iter9_reg[5 : 0] <= zext_ln24_reg_470_pp0_iter8_reg[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IN_r_ce0 = 1'b1;
    end else begin
        IN_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        IN_r_ce1 = 1'b1;
    end else begin
        IN_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        OUT_r_ce0 = 1'b1;
    end else begin
        OUT_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        OUT_r_ce1 = 1'b1;
    end else begin
        OUT_r_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        OUT_r_we0 = 1'b1;
    end else begin
        OUT_r_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        OUT_r_we1 = 1'b1;
    end else begin
        OUT_r_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1057_fu_212_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter30_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_M_value27_ce0 = 1'b1;
    end else begin
        w_M_value27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        w_M_value_138_ce0 = 1'b1;
    end else begin
        w_M_value_138_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IN_r_address0 = zext_ln23_fu_361_p1;

assign IN_r_address1 = zext_ln24_fu_334_p1;

assign OUT_r_address0 = zext_ln24_reg_470_pp0_iter30_reg;

assign OUT_r_address1 = zext_ln23_reg_524_pp0_iter30_reg;

assign OUT_r_d0 = {{bitcast_ln26_1_fu_407_p1}, {bitcast_ln26_fu_404_p1}};

assign OUT_r_d1 = {{bitcast_ln25_1_fu_392_p1}, {bitcast_ln25_fu_389_p1}};

assign add_ln23_fu_241_p2 = (trunc_ln1057_4_fu_233_p1 + trunc_ln1057_fu_229_p1);

assign add_ln24_fu_329_p2 = (add_ln23_reg_454 + 6'd16);

assign add_ln34_fu_265_p2 = (m1_fu_68 + 32'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign bitcast_ln25_1_fu_392_p1 = p_r_M_value_7_reg_573;

assign bitcast_ln25_fu_389_p1 = p_r_M_value_6_reg_568;

assign bitcast_ln26_1_fu_407_p1 = p_r_M_value_9_reg_583;

assign bitcast_ln26_fu_404_p1 = p_r_M_value_8_reg_578;

assign icmp_ln1057_fu_212_p2 = ((k1_fu_60 == trunc_ln10) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_247_p2 = ((j1_fu_64 < 32'd15) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_259_p2 = ((j1_fu_64 == 32'd15) ? 1'b1 : 1'b0);

assign j1_10_fu_253_p2 = (j1_fu_64 + 32'd1);

assign j1_11_fu_271_p3 = ((icmp_ln31_fu_259_p2[0:0] == 1'b1) ? 32'd0 : j1_fu_64);

assign j1_12_fu_287_p3 = ((icmp_ln27_fu_247_p2[0:0] == 1'b1) ? j1_10_fu_253_p2 : j1_11_fu_271_p3);

assign k1_8_fu_217_p2 = (k1_fu_60 + 7'd1);

assign m1_7_fu_279_p3 = ((icmp_ln31_fu_259_p2[0:0] == 1'b1) ? add_ln34_fu_265_p2 : m1_fu_68);

assign m1_8_fu_295_p3 = ((icmp_ln27_fu_247_p2[0:0] == 1'b1) ? m1_fu_68 : m1_7_fu_279_p3);

assign p_r_M_value_24_fu_357_p1 = trunc_ln388_1_fu_343_p4;

assign p_r_M_value_fu_353_p1 = trunc_ln388_fu_339_p1;

assign t1_M_value_8_fu_384_p1 = trunc_ln23_1_reg_539;

assign t1_M_value_fu_379_p1 = trunc_ln23_reg_534;

assign trunc_ln1057_4_fu_233_p1 = j1_fu_64[5:0];

assign trunc_ln1057_fu_229_p1 = m1_fu_68[5:0];

assign trunc_ln22_fu_237_p1 = j1_fu_64[7:0];

assign trunc_ln23_fu_365_p1 = IN_r_q0[31:0];

assign trunc_ln388_1_fu_343_p4 = {{IN_r_q1[63:32]}};

assign trunc_ln388_fu_339_p1 = IN_r_q1[31:0];

assign w_M_value27_address0 = zext_ln22_fu_323_p1;

assign w_M_value_138_address0 = zext_ln22_fu_323_p1;

assign xor_ln22_fu_318_p2 = (trunc_ln22_reg_449 ^ 8'd128);

assign zext_ln22_fu_323_p1 = xor_ln22_fu_318_p2;

assign zext_ln23_fu_361_p1 = add_ln23_reg_454_pp0_iter18_reg;

assign zext_ln24_fu_334_p1 = add_ln24_fu_329_p2;

always @ (posedge ap_clk) begin
    zext_ln24_reg_470[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter10_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter11_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter12_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter13_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter14_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter15_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter16_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter17_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter18_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter19_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln24_reg_470_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter20_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter21_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter22_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter23_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter24_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter25_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter26_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter27_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter28_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter29_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    zext_ln23_reg_524_pp0_iter30_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //fwd_fft_fft_stage_4_024_Pipeline_SKIP_X
