INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/clk_pll/clk_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/axi_ram/sim/axi_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/axi_crossbar_1x2/sim/axi_crossbar_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/xilinx_ip/axi_clock_converter/sim/axi_clock_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/ReadData_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReadData_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/WriteData_handle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteData_handle
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/alu_dec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/axi_wrap/axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/ram_wrap/axi_wrap_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrap_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/branch_predict_global.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_global
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/branch_predict_local.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predict_local
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/bridge_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/compete_predict.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compete_predict
INFO: [VRFC 10-2458] undeclared symbol CPHT_value, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/compete_predict.v:74]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/cpu_axi_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_axi_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/d_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/d_sram2sraml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_sram2sraml
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/div_radix2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_radix2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/exceptiondec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exceptiondec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowmips
INFO: [VRFC 10-2458] undeclared symbol syscallD, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v:144]
INFO: [VRFC 10-2458] undeclared symbol breakD, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v:145]
INFO: [VRFC 10-2458] undeclared symbol eretD, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v:146]
INFO: [VRFC 10-2458] undeclared symbol pcsrcD, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v:162]
INFO: [VRFC 10-2458] undeclared symbol pcsrcE, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v:162]
INFO: [VRFC 10-2458] undeclared symbol EqualD, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v:164]
INFO: [VRFC 10-2458] undeclared symbol EqualE, assumed default net type wire [D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/flowmips.v:164]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/i_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/i_sram2sraml.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i_sram2sraml
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/instdec.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../../../rtl/myCPU/defines2.vh:191]
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/main_dec.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'CP0_REG_CAUSE' redefined [../../../../../../rtl/myCPU/defines.vh:266]
INFO: [VRFC 10-311] analyzing module main_dec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/mmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/my_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/mycpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/myCPU/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/rtl/soc_axi_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_axi_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/0_now_pro/hardware_mips_cpu/MIPS_HARDWARE/perf_test_v0.01/soc_axi_perf/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
