//note: only works under seg <= 255.

module detect_errors2 #(parameter whereis_aux = 0, maxaux = 16'h0fff, maxaux_bits = 'd12)(
	input wire clk,
	(* mark_debug = "true" *) input wire rst,
	(* mark_debug = "true" *) input wire [15:0] segment_number_max,
	(* mark_debug = "true" *) input wire [15:0] seg,
	(* mark_debug = "true" *) input wire rx_en,
	(* mark_debug = "true" *) input wire [7:0] rx_data,
	(* mark_debug = "true" *) output reg [31:0] count,
	(* mark_debug = "true" *) output reg [31:0] ok,
	(* mark_debug = "true" *) output reg [31:0] ng,
	(* mark_debug = "true" *) output reg [31:0] lostnum,
	output reg valid,
	(* mark_debug = "true" *) output reg [2:0] state='d0
);

localparam maxcount = 500000;
//localparam maxaux = 16'hffff;
//localparam maxaux = 8'd5;
reg [15:0] count_edge;

reg [15:0] seg_prev,seg_tmp;

wire aux_on = (whereis_aux == count_edge && rx_en);// && valid;
//wire aux_on_delay = (whereis_aux + 3 == count_edge);
wire aux_on_1 = (whereis_aux + 5 == count_edge);// && valid;
wire aux_on_2 = (whereis_aux + 6 == count_edge);
wire aux_on_3 = (whereis_aux + 7 == count_edge);




reg count_on;
//reg [0:0] mem [65535:0];ã€€
reg [15:0] aux_tmp;
reg [15:0] addr;
(* mark_debug = "true" *) reg [15:0] aux_new,aux_old;
reg endflag;

localparam state_wait = 0;
wire [15:0] aux_new_pros = (aux_old < 16'hffff) ? aux_old + 1'b1 : 0;
wire [15:0] aux_oldp1 = aux_old + 1'b1;


wire [15:0] ok_sub,ng_sub,lostnum_sub,count_sub;
(* mark_debug = "true" *) reg cal_rst = 1'b0;
wire done;
loss_calculator #(.maxaux(maxaux),.maxaux_bits(maxaux_bits)) loss_calculator_this (
    .clk(clk),
    .rst(rst || cal_rst),
    .segment_number_max(segment_number_max),
    .segment_number(seg),
    .valid_in(aux_on_2),
    .aux(aux_new[maxaux_bits: 0]),
    .ok(ok_sub),
    .ng(ng_sub),
    .lostnum(lostnum_sub),
    .count(count_sub),
    .done(done)
);


//(* mark_debug = "true" *) reg error_detected;
always @(posedge clk) begin
    if (rst) begin
        count_edge <= 16'b0;
        endflag <= 0;
        count <= 0;
        ok <= 0;
        lostnum = 0;
        valid <= 1'b0;

        ng <= 0;
        addr <= 0;
        aux_new <= 0;
        aux_old <= 0;

        count_on = 0;
        seg_prev = 0;
        state = 0;
//        error_detected = 0;
    end
    else begin //!rst
        if (rx_en) begin
            count_edge <= count_edge + 1'b1;
            if (aux_on) begin
                aux_old <= aux_new;
                aux_new[15:8] <= rx_data;
            end
            else if (aux_on_1) begin
            aux_new[7:0] <= rx_data;
            end
        end
        else begin
            count_edge <= 0;
        end

        case (state)
            0: 
            begin
                if (count > maxcount) begin
                    state <= 'd3;
                    cal_rst <= 1'b0;
                end
                else if (done) begin
                   ok <= ok + ok_sub;
                   ng <= ng + ng_sub;
                   count <= count + count_sub;
                   lostnum <= lostnum + lostnum_sub;
                   cal_rst <= 1'b1;
                   state <= 'd2;
               end 
               else begin
                   cal_rst <= 1'b0;

               end
            end
            2:
            begin
                if (count>maxcount) begin
                    state<='d3;
                    cal_rst = 1'b0;
                end
                else begin
                    cal_rst = 1'b0;
                    state <= 'd0;
                end
                
            end
            3: //END
            begin
            cal_rst = 1'b0;
                
            end
            default: begin
                state<='d0;
                cal_rst = 1'b0;
                end
        endcase
    end
end


//         case (state)
//             0:
//                 begin
//                     if (aux_on_2 && (aux_new == 0)) begin
//                         state <= 1;
//                         count <= 1;
//                         ok <= 1;
//                         ng <= 0;
                    
//                     end
//                 end
//             1:
//                 begin
//                     if (aux_on_2) begin
//                         count <= count + 1'b1;
//                         if (aux_new_pros == aux_new) begin
//                             ok <= ok + 1'b1;
//                             error_detected = 0;
//                         end
//                         else begin
//                         if (error_detected) begin
//                             error_detected <= 'd0;
//                             ok <= ok + 1'b1;
//                         end
//                         else begin
//                             error_detected = 1'b1;
//                             ng <= ng + 1'b1;
//                             lostnum <= lostnum + (/*(aux_new[11:0] > aux_old[11:0])*/ ( (aux_old-aux_new)>(aux_new - aux_old) ) ?
//                             (aux_new - aux_old) : (aux_old - aux_new)); // ????????
//                         end
//                     end
//                 end
//                 if (aux_on_3 && count >= maxcount) begin
//                     state <= 2;
//                 end
//             end
//             2:
//                 begin
//                 end
//         endcase
//     end
// end

/*
	//~~-~-~-~-~-~-~-~-~-~-~-~-~--
		case (state)
		    state_initram: begin
		      addr <= addr + 1'b1;
		      mem[addr] <= 0;
		      if (addr == 16'hffff) begin
					state <= state_init;
					addr <= 0;
			 end
		    end
		
			state_init: begin
			 lostnum = 0;

				if (aux_on_3 && aux_tmp == 0) begin
				    seg_prev = 0;
				    aux = 0;
				    aux_prev = 0;
					state = state_count_off;
				end
			end
			state_count_off: begin
				//for (i = 0; i < 65535; i = i + 1) begin
				//	mem[i] = 1'b0;
				//end
                if (aux_on_delay) begin
                    aux <= aux_tmp;
                 end
				if ((seg == segment_number_max - 1 && aux == maxaux && aux_on_3))
					state <= state_count_on;

			end
			state_count_on: begin
				if (aux_on_delay) begin
					seg_tmp <= seg;
					seg_prev <= seg_tmp;
					aux <= aux_tmp;
					aux_prev <= aux;
				end
				if (aux_on_2) begin
					mem[memaddr_reg] <= 1'b1;
				end
				if ((seg == segment_number_max - 1 && aux == maxaux && aux_on_3)) begin
					addr <= 0;
					state <= state_ref;
				end
			end // end of state_count_on

			state_ref: begin
			    mem_late <= mem[addr];

				addr <= addr + 1'b1;
				if ((0 <= addr[15:8] && addr[15:8] <= maxaux) && (0 <= addr[7:0] && addr[7:0] < segment_number_max)) begin
					if (count >= maxcount) begin
						state <= state_finished;
					end
					count <= count + 1'b1;
					if (mem_late == 1'b1) begin
						ok <= ok + 1'b1;
					end
					else begin
						ng <= ng + 1'b1;
					end
				end
				
				mem[addr] <= 1'b0;
				if (addr[15:8] == maxaux && addr[7:0] == segment_number_max - 1'b1) begin
					state <= state_count_off;
					addr <= 0;
				end
			
			end

			state_finished: begin
			end
		endcase
	end
end
*/
endmodule