$date
	Fri Sep 23 22:30:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 16 ! pc_count [15:0] $end
$var wire 16 " pc_branch [15:0] $end
$var reg 1 # clk $end
$var reg 16 $ pc_next [15:0] $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 16 % pc_next [15:0] $end
$var wire 16 & pc_branch [15:0] $end
$var reg 16 ' pc_count [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
1#
bx "
bx !
$end
#10000
b0 $
b0 %
0#
#20000
b10 "
b10 &
b0 !
b0 '
1#
#30000
0#
#40000
1#
#50000
0#
b1 $
b1 %
#60000
b11 "
b11 &
b1 !
b1 '
1#
#70000
0#
b101 $
b101 %
#80000
b111 "
b111 &
b101 !
b101 '
1#
#90000
0#
#100000
1#
