CAPI=1
[main]
description = "bootloaderModule core"

depend =
  counter
  register
  

[verilog]
src_files =
  RISC-V/SERV/rtl/bootloaderModule.sv

[provider]
name = github
user = germancq
repo = IRIS-RV
version = master  
