#
# Copyright (c) 2022 Arm Limited
# Copyright (c) 2022 Hanno Becker
# Copyright (c) 2023 Matthias Kannwischer
# Copyright (c) 2024 Justus Bergermann, Amin Abdulrahman
# SPDX-License-Identifier: MIT
#
# Permission is hereby granted, free of charge, to any person obtaining a copy
# of this software and associated documentation files (the "Software"), to deal
# in the Software without restriction, including without limitation the rights
# to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
# copies of the Software, and to permit persons to whom the Software is
# furnished to do so, subject to the following conditions:
#
# The above copyright notice and this permission notice shall be included in all
# copies or substantial portions of the Software.
#
# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
# OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
# SOFTWARE.
#
# Authors: Hanno Becker <hannobecker@posteo.de>
#          Justus Bergermann <mail@justus-bergermann.de>
#          Amin Abdulrahman <amin@abdulrahman.de>
#

"""
Partial SLOTHY architecture model for RISCV
"""

import inspect
import math
from enum import Enum
from functools import cache
from slothy.helper import Loop
from slothy.targets.riscv.instruction_core import Instruction
from slothy.targets.riscv.exceptions import UnknownInstruction

llvm_mca_arch = "aarch64"

llvm_mc_arch = None
llvm_mc_attr = None
unicorn_arch = None
unicorn_mode = None


class RegisterType(Enum):
    """
    Enum of all register types
    """

    BASE_INT = 1  # 32 scalar x-registers, 32-bit width + additional pc register
    VECT = 2  # 32 vector v-registers, VLEN width
    CSR = 3

    def __str__(self):
        return self.name

    def __repr__(self):
        return self.name

    @cache
    def _spillable(reg_type):
        # return reg_type in [RegisterType.BASE_INT, RegisterType.NEON]
        return

    spillable = staticmethod(_spillable)

    @cache
    def _list_registers(
        reg_type, only_extra=False, only_normal=False, with_variants=False
    ):
        """Return the list of all registers of a given type"""

        base_int = [f"x{i}" for i in range(32)]
        # TODO: check for reserved regs
        vector_regs = [f"v{i}" for i in range(32)]
        csr = ["vstart", "vxsat", "vxrm", "vcsr", "vtype", "vl", "vlenb"]
        return {
            RegisterType.BASE_INT: base_int,
            RegisterType.VECT: vector_regs,
            RegisterType.CSR: csr,
        }[reg_type]

    list_registers = staticmethod(_list_registers)

    @staticmethod
    def find_type(r):
        """Find type of architectural register"""

        # if r.startswith("hint_"):
        #    return RegisterType.HINT

        for ty in RegisterType:
            if r in RegisterType.list_registers(ty):
                return ty
        return None

    @staticmethod
    def is_renamed(ty):
        """Indicate if register type should be subject to renaming"""

        # if ty == RegisterType.HINT:
        #    return False
        return True

    @staticmethod
    def from_string(string):
        """Find register type from string"""

        string = string.lower()
        return {"base_int": RegisterType.BASE_INT}.get(string, None)

    @staticmethod
    def default_reserved():
        """Return the list of registers that should be reserved by default"""

        # return set(["flags", "sp"] + RegisterType.list_registers(RegisterType.HINT))
        return ["x2", "x0"]

    @staticmethod
    def default_aliases():
        "Register aliases used by the architecture"

        return {
            # RISC-V ABI default aliases
            "zero": "x0",  # Hardwired zero register
            "ra": "x1",  # Return address
            "sp": "x2",  # Stack pointer
            "gp": "x3",  # Global pointer
            "tp": "x4",  # Thread pointer
            "t0": "x5",  # Temporary register 0
            "t1": "x6",  # Temporary register 1
            "t2": "x7",  # Temporary register 2
            "s0": "x8",  # Saved register / frame pointer
            "fp": "x8",  # Alias for frame pointer (same as s0)
            "s1": "x9",  # Saved register 1
            "a0": "x10",  # Function argument / return value 0
            "a1": "x11",  # Function argument / return value 1
            "a2": "x12",  # Function argument 2
            "a3": "x13",  # Function argument 3
            "a4": "x14",  # Function argument 4
            "a5": "x15",  # Function argument 5
            "a6": "x16",  # Function argument 6
            "a7": "x17",  # Function argument 7
            "s2": "x18",  # Saved register 2
            "s3": "x19",  # Saved register 3
            "s4": "x20",  # Saved register 4
            "s5": "x21",  # Saved register 5
            "s6": "x22",  # Saved register 6
            "s7": "x23",  # Saved register 7
            "s8": "x24",  # Saved register 8
            "s9": "x25",  # Saved register 9
            "s10": "x26",  # Saved register 10
            "s11": "x27",  # Saved register 11
            "t3": "x28",  # Temporary register 3
            "t4": "x29",  # Temporary register 4
            "t5": "x30",  # Temporary register 5
            "t6": "x31",  # Temporary register 6
        }


class AddiLoop(Loop):
    """
    Loop ending in an addition and a branch.

    Example:
    ```
           loop_lbl:
               {code}
               addi <cnt>, <cnt>, -<imm>
               (beq|bne|bge|blt|bgt|ble|bltu|bgtu|bleu|bgeu) <cnt>, <end>, loop_lbl
    ```
    """

    def __init__(self, lbl=None, lbl_start=None, lbl_end=None, loop_init=None) -> None:
        super().__init__(lbl_start=lbl_start, lbl_end=lbl_end, loop_init=loop_init)
        self.lbl = lbl
        # The group naming in the regex should be consistent; give same group
        # names to the same registers
        self.lbl_regex = r"^\s*(?P<label>\w+)\s*:(?P<remainder>.*)$"
        self.end_regex = (
            r"^\s*addi?\s+(?P<cnt>\w+),\s*(\w+),\s*(?P<imm>-*\d+)",
            (
                rf"^\s*(?P<branch_type>beq|bne|bge|blt|bgt|ble|bltu|bgtu|bleu|bgeu)"
                rf"\s+(?P<cnt>\w+),\s+(?P<end>\w+),\s*{lbl}"
            ),
        )

    def start(
        self,
        loop_cnt,
        indentation=0,
        fixup=0,
        unroll=1,
        jump_if_empty=None,
        preamble_code=None,
        body_code=None,
        postamble_code=None,
        register_aliases=None,
    ):
        """Emit starting instruction(s) and jump label for loop"""
        indent = " " * indentation
        if unroll > 1:
            assert unroll in [1, 2, 4, 8, 16, 32]
            yield f"{indent}lsr {loop_cnt}, {loop_cnt}, #{int(math.log2(unroll))}"
        if fixup != 0:
            # In case the immediate is >1, we need to scale the fixup. This
            # allows for loops that do not use an increment of 1
            fixup *= self.additional_data["imm"]
            yield f"{indent}addi {loop_cnt}, {loop_cnt}, {fixup}"
        if jump_if_empty is not None:
            yield f"beq {loop_cnt}, {loop_cnt}, {jump_if_empty}"
        yield f"{self.lbl}:"

    def end(self, other, indentation=0):
        """Emit compare-and-branch at the end of the loop"""
        indent = " " * indentation

        yield f"{indent}addi {other['cnt']}, {other['cnt']}, {other['imm']}"
        yield f"{indent}{other['branch_type']} {other['cnt']}, {other['end']}, {self.lbl}"


class AddiStashLoop(Loop):
    """
    Loop ending in an addition and a branch.

    Example:
    ```
           loop_lbl:
               {code}
               ld <cnt>, <offset>(<ptr>)
               addi <cnt>, <cnt>, -<imm>
               sd <cnt>, <offset>(<ptr>)
               (bne|bge) <cnt>, <end>, loop_lbl
    ```
    """

    def __init__(self, lbl=None, lbl_start=None, lbl_end=None, loop_init=None) -> None:
        super().__init__(lbl_start=lbl_start, lbl_end=lbl_end, loop_init=loop_init)
        self.lbl = lbl
        # The group naming in the regex should be consistent; give same group
        # names to the same registers
        self.lbl_regex = r"^\s*(?P<label>\w+)\s*:(?P<remainder>.*)$"
        self.end_regex = (
            r"^\s*ld?\s+(?P<cnt>\w+).*",
            r"^\s*addi?\s+(?P<cnt>\w+),\s*(\w+),\s*(?P<imm>-*\d+)",
            r"^\s*sd?\s+(?P<cnt>\w+).*",
            rf"^\s*(?P<branch_type>bne|bge)\s+(?P<cnt>\w+),\s+(?P<end>\w+),\s*{lbl}",
        )

    def start(
        self,
        loop_cnt,
        indentation=0,
        fixup=0,
        unroll=1,
        jump_if_empty=None,
        preamble_code=None,
        body_code=None,
        postamble_code=None,
        register_aliases=None,
    ):
        """Emit starting instruction(s) and jump label for loop"""
        indent = " " * indentation
        if unroll > 1:
            assert unroll in [1, 2, 4, 8, 16, 32]
            yield f"{indent}lsr {loop_cnt}, {loop_cnt}, #{int(math.log2(unroll))}"
        if fixup != 0:
            # In case the immediate is >1, we need to scale the fixup. This
            # allows for loops that do not use an increment of 1
            fixup *= self.additional_data["imm"]
            yield f"{indent}addi {loop_cnt}, {loop_cnt}, {fixup}"
        if jump_if_empty is not None:
            yield f"beq {loop_cnt}, {loop_cnt}, {jump_if_empty}"
        yield f"{self.lbl}:"

    def end(self, other, indentation=0):
        """Emit compare-and-branch at the end of the loop"""
        indent = " " * indentation

        yield f"{indent}addi {other['cnt']}, {other['cnt']}, {other['imm']}"
        yield f"{indent}{other['branch_type']} {other['cnt']}, {other['end']}, {self.lbl}"


def iter_riscv_instructions():
    yield from Instruction.all_subclass_leaves(Instruction)


def find_class(src):
    for inst_class in iter_riscv_instructions():
        if isinstance(src, inst_class):
            return inst_class
    raise UnknownInstruction(
        f"Couldn't find instruction class for {src} (type {type(src)})"
    )


def lookup_multidict(d: any, inst: any, default: any = None) -> any:
    """Multidict lookup

     Multidict entries can be the following:
       - An instruction class. It matches any instruction of that class.
       - A callable. It matches any instruction returning `True` when passed
         to the callable.
       - A tuple of instruction classes or callables. It matches any instruction
         which matches at least one element in the tuple.

    :param d: dictionary
    :type d: any
    :param inst:
    :type inst: any
    :param default:
    :type default: any

    :return:
    :rtype: any

    :raises UnknownInstruction: Couldn't find instruction class for instruction
    """
    instclass = find_class(inst)
    for l, v in d.items():

        def match(x):
            if inspect.isclass(x):
                return isinstance(inst, x)
            # assert callable(x)
            return x(inst)

        if not isinstance(l, tuple):
            l = [l]
        for lp in l:
            if match(lp):
                return v
    if default is None:
        raise UnknownInstruction(f"Couldn't find {instclass} for {inst}")
    return default
