--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.214 ns
From           : FLAGC
To             : async_usb:usb1|FX_state~25
From Clock     : --
To Clock       : IF_clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.111 ns
From           : led_blinker:BLINK_D4|led_timer[14]
To             : DEBUG_LED3
From Clock     : IF_clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.339 ns
From           : SDOBACK
To             : FX2_PE1
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.386 ns
From           : C5
To             : I2S_rcv:J_IQ|bc0
From Clock     : --
To Clock       : IF_clk
Failed Paths   : 0

Type           : Clock Setup: 'clkmult3:cm3|altpll:altpll_component|_clk0'
Slack          : -0.495 ns
Required Time  : 144.01 MHz ( period = 6.944 ns )
Actual Time    : 134.43 MHz ( period = 7.439 ns )
From           : NWire_rcv:MDC[2].M_IQ|DB_LEN[2][1]
To             : NWire_rcv:MDC[2].M_IQ|tb_width[11]
From Clock     : clkmult3:cm3|altpll:altpll_component|_clk0
To Clock       : clkmult3:cm3|altpll:altpll_component|_clk0
Failed Paths   : 44

Type           : Clock Setup: 'IF_clk'
Slack          : 0.248 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : NWire_rcv:MDC[1].M_IQ|idata[15]
To             : NWire_rcv:MDC[1].M_IQ|DIFF_CLK.xd0[15]
From Clock     : clkmult3:cm3|altpll:altpll_component|_clk0
To Clock       : IF_clk
Failed Paths   : 0

Type           : Clock Setup: 'C5'
Slack          : 74.140 ns
Required Time  : 12.29 MHz ( period = 81.366 ns )
Actual Time    : 138.39 MHz ( period = 7.226 ns )
From           : I2S_xmit:J_IQPWM|TLV_state~12
To             : I2S_xmit:J_IQPWM|last_data[10]
From Clock     : C5
To Clock       : C5
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : 75.836 ns
Required Time  : 12.29 MHz ( period = 81.366 ns )
Actual Time    : 180.83 MHz ( period = 5.530 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'clkmult3:cm3|altpll:altpll_component|_clk0'
Slack          : 0.499 ns
Required Time  : 144.01 MHz ( period = 6.944 ns )
Actual Time    : N/A
From           : NWire_rcv:MDC[2].M_IQ|TB_state~13
To             : NWire_rcv:MDC[2].M_IQ|TB_state~13
From Clock     : clkmult3:cm3|altpll:altpll_component|_clk0
To Clock       : clkmult3:cm3|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Hold: 'IF_clk'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : CC_address[1]
To             : CC_address[1]
From Clock     : IF_clk
To Clock       : IF_clk
Failed Paths   : 0

Type           : Clock Hold: 'C5'
Slack          : 0.499 ns
Required Time  : 12.29 MHz ( period = 81.366 ns )
Actual Time    : N/A
From           : I2S_xmit:J_IQPWM|last_data[0]
To             : I2S_xmit:J_IQPWM|last_data[0]
From Clock     : C5
To Clock       : C5
Failed Paths   : 0

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 12.29 MHz ( period = 81.366 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 44

--------------------------------------------------------------------------------------

