<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf40.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<a name="bms_M_K"></a><a name="subkey_M_K"></a><a href="../PentiumM_HH/AdviceB_HH/significant_floating_point_activity.htm"><b>mkl</b></a> <br><nobr><a name="bms_M_L"></a><a name="subkey_M_L"></a>ml <a href="../Pentium4_HH/Advice4_HH/found_x87_denormal_numbers_.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/eliminating_branches.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>MLA</b></a> <br><nobr><a name="bm_M"></a>mla <a href="../xscinstruct_hh/INST_MLA.htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.htm"><b>3</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mlas <a href="../xscinstruct_hh/INST_MLA.htm"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mli <a href="../Itanium2_HH/Events642/syll_not_dispersed.html"><b>1</b></a> <a href="../instruct64_hh/6400310.htm"><b>2</b></a> <a href="../instruct64_hh/6400306.htm"><b>3</b></a> <a href="../instruct64_hh/6400155.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mlx <a href="../Itanium2_HH/Events642/IA64_TAGGED_INST_RETIRED.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>2</b></a> </nobr><br><nobr><a name="bms_M_M"></a><a name="subkey_M_M"></a>mm <a href="../instruct32_hh/instruction.htm"><b>1</b></a> <a href="../instruct32_hh/vc56.htm"><b>2</b></a> <a href="../instruct32_hh/vc53.htm"><b>3</b></a> <a href="../instruct32_hh/vc52.htm"><b>4</b></a> <a href="../instruct32_hh/vc50.htm"><b>5</b></a> <a href="../instruct32_hh/vc66.htm"><b>6</b></a> <a href="../instruct32_hh/vc63.htm"><b>7</b></a> <a href="../instruct32_hh/vc185.htm"><b>8</b></a> <a href="../instruct32_hh/vc182.htm"><b>9</b></a> <a href="../instruct32_hh/vc200.htm"><b>10</b></a> <a href="../instruct32_hh/vc199.htm"><b>11</b></a> <a href="../instruct32_hh/vc198.htm"><b>12</b></a> <a href="../instruct32_hh/vc228.htm"><b>13</b></a> <a href="../instruct32_hh/vc227.htm"><b>14</b></a> <a href="../instruct32_hh/vc226.htm"><b>15</b></a> <a href="../instruct32_hh/vc225.htm"><b>16</b></a> <a href="../instruct32_hh/vc223.htm"><b>17</b></a> <a href="../instruct32_hh/vc222.htm"><b>18</b></a> <a href="../instruct32_hh/vc243.htm"><b>19</b></a> <a href="../instruct32_hh/vc242.htm"><b>20</b></a> <a href="../instruct32_hh/vc240.htm"><b>21</b></a> <a href="../instruct32_hh/vc235.htm"><b>22</b></a> <a href="../instruct32_hh/vc234.htm"><b>23</b></a> <a href="../instruct32_hh/vc233.htm"><b>24</b></a> <a href="../instruct32_hh/vc232.htm"><b>25</b></a> <a href="../instruct32_hh/vc231.htm"><b>26</b></a> <a href="../instruct32_hh/vc259.htm"><b>27</b></a> <a href="../instruct32_hh/vc257.htm"><b>28</b></a> <a href="../instruct32_hh/vc256.htm"><b>29</b></a> <a href="../instruct32_hh/vc248.htm"><b>30</b></a> <a href="../instruct32_hh/vc269.htm"><b>31</b></a> <a href="../instruct32_hh/vc265.htm"><b>32</b></a> <a href="../instruct32_hh/vc264.htm"><b>33</b></a> <a href="../instruct32_hh/vc263.htm"><b>34</b></a> <a href="../instruct32_hh/vc262.htm"><b>35</b></a> <a href="../instruct32_hh/vc260.htm"><b>36</b></a> </nobr><br><nobr><a name="bm_M"></a>mm0 <a href="../instruct32_hh/instruction.htm"><b>1</b></a> <a href="../instruct32_hh/vc129.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipspmul_stall.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>4</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>5</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.htm"><b>6</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>mm02</b></a> <br><nobr><a name="bm_M"></a>mm03 <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>mm06</b></a> <br><nobr><a name="bm_M"></a>mm1 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>4</b></a> <a href="../instruct32_hh/vc167.htm"><b>5</b></a> <a href="../instruct32_hh/vc230.htm"><b>6</b></a> <a href="../instruct32_hh/vc224.htm"><b>7</b></a> <a href="../instruct32_hh/vc221.htm"><b>8</b></a> <a href="../instruct32_hh/vc244.htm"><b>9</b></a> <a href="../instruct32_hh/vc243.htm"><b>10</b></a> <a href="../instruct32_hh/vc242.htm"><b>11</b></a> <a href="../instruct32_hh/vc241.htm"><b>12</b></a> <a href="../instruct32_hh/vc239.htm"><b>13</b></a> <a href="../instruct32_hh/vc238.htm"><b>14</b></a> <a href="../instruct32_hh/vc237.htm"><b>15</b></a> <a href="../instruct32_hh/vc236.htm"><b>16</b></a> <a href="../instruct32_hh/vc254.htm"><b>17</b></a> <a href="../instruct32_hh/vc250.htm"><b>18</b></a> <a href="../instruct32_hh/vc261.htm"><b>19</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspmul_stall.htm"><b>mm12</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspmul_stall.htm"><b>mm13</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>mm14</b></a> <br><nobr><a name="bm_M"></a>mm2 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>4</b></a> <a href="../instruct32_hh/vc167.htm"><b>5</b></a> <a href="../instruct32_hh/vc230.htm"><b>6</b></a> <a href="../instruct32_hh/vc224.htm"><b>7</b></a> <a href="../instruct32_hh/vc221.htm"><b>8</b></a> <a href="../instruct32_hh/vc244.htm"><b>9</b></a> <a href="../instruct32_hh/vc243.htm"><b>10</b></a> <a href="../instruct32_hh/vc242.htm"><b>11</b></a> <a href="../instruct32_hh/vc241.htm"><b>12</b></a> <a href="../instruct32_hh/vc239.htm"><b>13</b></a> <a href="../instruct32_hh/vc238.htm"><b>14</b></a> <a href="../instruct32_hh/vc237.htm"><b>15</b></a> <a href="../instruct32_hh/vc236.htm"><b>16</b></a> <a href="../instruct32_hh/vc254.htm"><b>17</b></a> <a href="../instruct32_hh/vc250.htm"><b>18</b></a> <a href="../instruct32_hh/vc261.htm"><b>19</b></a> </nobr><br><nobr><a name="bm_M"></a>mm3 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipspmul_stall.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>4</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspmul_stall.htm"><b>mm34</b></a> <br><nobr><a name="bm_M"></a>mm4 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipspmul_stall.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mm43 <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mm44 <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>mm5 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mm6 <a href="../instruct32_hh/vc129.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>mm7 <a href="../instruct32_hh/instruction.htm"><b>1</b></a> <a href="../instruct32_hh/vc129.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>3</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>4</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc291.htm"><b>mm8</b></a> <br><a name="bm_M"></a><a href="../Itanium2_HH/Lips642/it_mm_flush.htm"><b>mm_flush</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_int_mem.htm"><b>mm_int_mem</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>mm_mov_dep</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>mm_mul</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>mm_shift</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.htm"><b>mmnm</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.htm"><b>mmnp</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.htm"><b>mmtm</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/branches_retired.htm"><b>mmtp</b></a> <br><nobr><a name="bm_M"></a>MMX <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> <a href="../instruct32_hh/vc46.htm"><b>3</b></a> <a href="../instruct32_hh/vc56.htm"><b>4</b></a> <a href="../instruct32_hh/vc50.htm"><b>5</b></a> <a href="../instruct32_hh/vc66.htm"><b>6</b></a> <a href="../instruct32_hh/vc63.htm"><b>7</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.htm"><b>8</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>9</b></a> <a href="../xscinstruct_hh/Conditional_Execution.htm"><b>10</b></a> </nobr><br><nobr><a name="bm_M"></a>mmx <a href="../PentiumM_HH/EventsB/ev3_074.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/ev3_073.htm"><b>2</b></a> <a href="../PentiumM_HH/EventsB/ev3_072.htm"><b>3</b></a> <a href="../PentiumM_HH/EventsB/ev3_071.htm"><b>4</b></a> <a href="../PentiumM_HH/EventsB/ev3_070.htm"><b>5</b></a> <a href="../PentiumM_HH/EventsB/ev3_069.htm"><b>6</b></a> <a href="../disclaimer.htm"><b>7</b></a> <a href="../PentiumM_HH/EventsB/ev3_078.htm"><b>8</b></a> <a href="../instruct32_hh/simd_fp_except.htm"><b>9</b></a> <a href="../instruct32_hh/operations.htm"><b>10</b></a> <a href="../instruct32_hh/intrins_api.htm"><b>11</b></a> <a href="../instruct32_hh/instruction.htm"><b>12</b></a> <a href="../Pentium4_HH/Lips/FIFO_Buffer.htm"><b>13</b></a> <a href="../Pentium4_HH/Lips/about_penalties_for_pentium_4_processor.htm"><b>14</b></a> <a href="../instruct32_hh/vc56.htm"><b>15</b></a> <a href="../instruct32_hh/vc53.htm"><b>16</b></a> <a href="../instruct32_hh/vc52.htm"><b>17</b></a> <a href="../instruct32_hh/vc50.htm"><b>18</b></a> <a href="../Pentium4_HH/Lips/lipsimm_disp.htm"><b>19</b></a> <a href="../instruct32_hh/vc66.htm"><b>20</b></a> <a href="../instruct32_hh/vc63.htm"><b>21</b></a> <a href="../instruct32_hh/vc129.htm"><b>22</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>23</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>24</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>25</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_int_mem.htm"><b>26</b></a> <a href="../Pentium4_HH/Lips/LipsLongInst.htm"><b>27</b></a> <a href="../instruct32_hh/vc79.htm"><b>28</b></a> <a href="../instruct32_hh/vc130.htm"><b>29</b></a> <a href="../Pentium4_HH/Lips/lipspro_mmx_trans.htm"><b>30</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.htm"><b>31</b></a> <a href="../Pentium4_HH/Lips/lipsprev_np_fp.htm"><b>32</b></a> <a href="../Pentium4_HH/Lips/lipsprev_mm_int_mem.htm"><b>33</b></a> <a href="../Pentium4_HH/Lips/lipsprev_imm_disp.htm"><b>34</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.htm"><b>35</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.htm"><b>36</b></a> <a href="../xscinstruct_hh/TMRRC.htm"><b>37</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>38</b></a> <a href="../xscinstruct_hh/TMOVMSK.htm"><b>39</b></a> <a href="../xscinstruct_hh/TMIAPH.htm"><b>40</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>41</b></a> <a href="../xscinstruct_hh/TMCRR.htm"><b>42</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>43</b></a> <a href="../xscinstruct_hh/TINSR.htm"><b>44</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>45</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>46</b></a> <a href="../xscinstruct_hh/TBCST.htm"><b>47</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_with_mmx(tm_technology_processor.htm"><b>48</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.htm"><b>49</b></a> <a href="../Pentium4_HH/Lips/lipsuncond_jmp_to_next.htm"><b>50</b></a> <a href="../instruct32_hh/vc167.htm"><b>51</b></a> <a href="../xscinstruct_hh/WMIN.htm"><b>52</b></a> <a href="../xscinstruct_hh/WMAX.htm"><b>53</b></a> <a href="../xscinstruct_hh/WMADD.htm"><b>54</b></a> <a href="../xscinstruct_hh/WMAC.htm"><b>55</b></a> <a href="../xscinstruct_hh/WLDR.htm"><b>56</b></a> <a href="../xscinstruct_hh/WCMPGT.htm"><b>57</b></a> <a href="../xscinstruct_hh/WCMPEQ.htm"><b>58</b></a> <a href="../xscinstruct_hh/WAVG2.htm"><b>59</b></a> <a href="../xscinstruct_hh/WANDN.htm"><b>60</b></a> <a href="../xscinstruct_hh/WAND.htm"><b>61</b></a> <a href="../xscinstruct_hh/WALIGNR.htm"><b>62</b></a> <a href="../xscinstruct_hh/WALIGNI.htm"><b>63</b></a> <a href="../xscinstruct_hh/WADD.htm"><b>64</b></a> <a href="../xscinstruct_hh/WACC.htm"><b>65</b></a> <a href="../instruct32_hh/vc185.htm"><b>66</b></a> <a href="../instruct32_hh/vc182.htm"><b>67</b></a> <a href="../xscinstruct_hh/WUNPCKIL.htm"><b>68</b></a> <a href="../xscinstruct_hh/WUNPCKIH.htm"><b>69</b></a> <a href="../xscinstruct_hh/WUNPCKEL.htm"><b>70</b></a> <a href="../xscinstruct_hh/WUNPCKEH.htm"><b>71</b></a> <a href="../xscinstruct_hh/WSUB.htm"><b>72</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>73</b></a> <a href="../xscinstruct_hh/WSRL.htm"><b>74</b></a> <a href="../xscinstruct_hh/WSRA.htm"><b>75</b></a> <a href="../xscinstruct_hh/WSLL.htm"><b>76</b></a> <a href="../xscinstruct_hh/WSHUFH.htm"><b>77</b></a> <a href="../xscinstruct_hh/WSAD.htm"><b>78</b></a> <a href="../xscinstruct_hh/WROR.htm"><b>79</b></a> <a href="../xscinstruct_hh/WPACK.htm"><b>80</b></a> <a href="../xscinstruct_hh/WOR.htm"><b>81</b></a> <a href="../xscinstruct_hh/WMUL.htm"><b>82</b></a> <a href="../xscinstruct_hh/WMOV.htm"><b>83</b></a> <a href="../Reference_HH/streaming_simd_extensions_2_(sse2)_technology.htm"><b>84</b></a> <a href="../Reference_HH/About_Instruction_Sets.htm"><b>85</b></a> <a href="../PentiumM_HH/LipsB/about_pentium(r)_m_penalties.htm"><b>86</b></a> <a href="../PentiumM_HH/EventsB/transitions_from_floating-point_to_mmxtm_instructions.htm"><b>87</b></a> <a href="../PentiumM_HH/EventsB/transition_from_mmxtm_instructions_to_fp_instructions.htm"><b>88</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.htm"><b>89</b></a> <a href="../Pentium4_HH/Advice4_HH/mmx(tm)_instructions.htm"><b>90</b></a> <a href="../instruct32_hh/vc200.htm"><b>91</b></a> <a href="../instruct32_hh/vc199.htm"><b>92</b></a> <a href="../instruct32_hh/vc198.htm"><b>93</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>94</b></a> <a href="../xscinstruct_hh/WXOR.htm"><b>95</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>96</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>97</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>98</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>99</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.htm"><b>100</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/mmx_trade_instructions.htm"><b>101</b></a> <a href="../Pentium4_HH/Advice4_HH/mmx_trade__instructions.htm"><b>102</b></a> <a href="../XScale_HH/XscEvents/about_events.htm"><b>103</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>104</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>105</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>106</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/64-bit_mmxtm_instructions.htm"><b>107</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/128_bit_mmx_tm_instructions.htm"><b>108</b></a> <a href="../Pentium4_HH/ER4/64-bit_mmxtm_instructions.htm"><b>109</b></a> <a href="../Pentium4_HH/ER4/128_bit_mmx_tm_instructions.htm"><b>110</b></a> <a href="../instruct32_hh/vc230.htm"><b>111</b></a> <a href="../instruct32_hh/vc228.htm"><b>112</b></a> <a href="../instruct32_hh/vc227.htm"><b>113</b></a> <a href="../instruct32_hh/vc226.htm"><b>114</b></a> <a href="../instruct32_hh/vc225.htm"><b>115</b></a> <a href="../instruct32_hh/vc224.htm"><b>116</b></a> <a href="../instruct32_hh/vc223.htm"><b>117</b></a> <a href="../instruct32_hh/vc222.htm"><b>118</b></a> <a href="../instruct32_hh/vc221.htm"><b>119</b></a> <a href="../XScale_HH/XscEvents/wmmx_data_dependency_stall_(0x17).htm"><b>120</b></a> <a href="../instruct32_hh/vc244.htm"><b>121</b></a> <a href="../instruct32_hh/vc243.htm"><b>122</b></a> <a href="../instruct32_hh/vc242.htm"><b>123</b></a> <a href="../instruct32_hh/vc241.htm"><b>124</b></a> <a href="../instruct32_hh/vc240.htm"><b>125</b></a> <a href="../instruct32_hh/vc239.htm"><b>126</b></a> <a href="../instruct32_hh/vc238.htm"><b>127</b></a> <a href="../instruct32_hh/vc237.htm"><b>128</b></a> <a href="../instruct32_hh/vc236.htm"><b>129</b></a> <a href="../instruct32_hh/vc235.htm"><b>130</b></a> <a href="../instruct32_hh/vc234.htm"><b>131</b></a> <a href="../instruct32_hh/vc233.htm"><b>132</b></a> <a href="../instruct32_hh/vc232.htm"><b>133</b></a> <a href="../instruct32_hh/vc231.htm"><b>134</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>135</b></a> <a href="../Pentium4_HH/Events4/128-bit_mmx(tm)_instructions_retired.htm"><b>136</b></a> <a href="../instruct32_hh/vc259.htm"><b>137</b></a> <a href="../instruct32_hh/vc257.htm"><b>138</b></a> <a href="../instruct32_hh/vc256.htm"><b>139</b></a> <a href="../instruct32_hh/vc254.htm"><b>140</b></a> <a href="../instruct32_hh/vc250.htm"><b>141</b></a> <a href="../instruct32_hh/vc248.htm"><b>142</b></a> <a href="../PentiumM_HH/ERB/abouteventratios_for_intel(r)_b_processors.htm"><b>143</b></a> <a href="../Pentium4_HH/Events4/64-bit_mmx(tm)_instructions_retired.htm"><b>144</b></a> <a href="../instruct32_hh/vc269.htm"><b>145</b></a> <a href="../instruct32_hh/vc265.htm"><b>146</b></a> <a href="../instruct32_hh/vc264.htm"><b>147</b></a> <a href="../instruct32_hh/vc263.htm"><b>148</b></a> <a href="../instruct32_hh/vc262.htm"><b>149</b></a> <a href="../instruct32_hh/vc261.htm"><b>150</b></a> <a href="../instruct32_hh/vc260.htm"><b>151</b></a> <a href="../instruct32_hh/vc274.htm"><b>152</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipspro_mmx_trans.htm"><b>mmx_transition</b></a> <br><nobr><a name="bms_M_N"></a><a name="subkey_M_N"></a>mnemonic <a href="../instruct32_hh/vc3a.htm"><b>1</b></a> <a href="../instruct32_hh/vc4a.htm"><b>2</b></a> </nobr><br><nobr><a name="bms_M_O"></a><a name="subkey_M_O"></a>mob <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/blocked_store_forwards.htm"><b>1</b></a> <a href="../Pentium4_HH/Advice4_HH/blocked_store_forwards.htm"><b>2</b></a> <a href="../Pentium4_HH/Advice4_HH/memory_operands.htm"><b>3</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/store_forward_performance_impact.htm"><b>4</b></a> <a href="../Pentium4_HH/ER4/store_forward_performance_impact.htm"><b>5</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_resource_stalls.htm"><b>6</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays_retired.htm"><b>7</b></a> <a href="../Pentium4_HH/Events4/mob_load_replays.htm"><b>8</b></a> </nobr><br><a name="bm_M"></a><a href="../ht_index.htm"><b>MOB</b></a> <br><a name="bm_M"></a><a href="../Pentium4_HH/Events4/machine_clear_count.htm"><b>moclear</b></a> <br><nobr><a name="bm_M"></a>mod <a href="../instruct32_hh/operations.htm"><b>1</b></a> <a href="../instruct32_hh/vc4a.htm"><b>2</b></a> <a href="../instruct32_hh/vc74.htm"><b>3</b></a> <a href="../instruct32_hh/vc80.htm"><b>4</b></a> <a href="../instruct32_hh/vc167.htm"><b>5</b></a> <a href="../xscinstruct_hh/WLDR.htm"><b>6</b></a> <a href="../instruct32_hh/vc179.htm"><b>7</b></a> <a href="../instruct32_hh/vc178.htm"><b>8</b></a> <a href="../xscinstruct_hh/WSTR.htm"><b>9</b></a> <a href="../Pentium4_HH/Advice4_HH/Loop_Unrolling.htm"><b>10</b></a> <a href="../instruct32_hh/vc270.htm"><b>11</b></a> <a href="../instruct32_hh/vc291.htm"><b>12</b></a> <a href="../instruct32_hh/vc290.htm"><b>13</b></a> </nobr><br><nobr><a name="bm_M"></a>mode <a href="../xscinstruct_hh/INST_LDRT.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>7</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>10</b></a> <a href="../instruct32_hh/vc32.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_STRBT.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_STRB.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_STC.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>28</b></a> <a href="../xscinstruct_hh/INST_STRT.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_STRH.htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_STRD.htm"><b>31</b></a> <a href="../instruct64_hh/loadrs_-_Load_Register_Stack_Instruction.htm"><b>32</b></a> <a href="../instruct64_hh/loadrs-operation.htm"><b>33</b></a> <a href="../instruct32_hh/vc143.htm"><b>34</b></a> <a href="../instruct32_hh/vc140.htm"><b>35</b></a> <a href="../instruct32_hh/vc139.htm"><b>36</b></a> <a href="../instruct32_hh/vc137.htm"><b>37</b></a> <a href="../instruct32_hh/vc149.htm"><b>38</b></a> <a href="../instruct32_hh/vc145.htm"><b>39</b></a> <a href="../instruct64_hh/6400292.htm"><b>40</b></a> <a href="../instruct32_hh/vc220.htm"><b>41</b></a> <a href="../instruct32_hh/vc219.htm"><b>42</b></a> <a href="../instruct32_hh/vc247.htm"><b>43</b></a> <a href="../instruct32_hh/vc268.htm"><b>44</b></a> <a href="../instruct32_hh/vc26.htm"><b>45</b></a> <a href="../instruct64_hh/6400154.htm"><b>46</b></a> <a href="../instruct32_hh/vc277.htm"><b>47</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>49</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>50</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>51</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>52</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>53</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>54</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>55</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>56</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>57</b></a> <a href="../instruct32_hh/vc311.htm"><b>58</b></a> <a href="../instruct32_hh/vc303.htm"><b>59</b></a> </nobr><br><nobr><a name="bm_M"></a>Mode <a href="../instruct32_hh/vc220.htm"><b>1</b></a> <a href="../instruct32_hh/vc219.htm"><b>2</b></a> <a href="../instruct64_hh/6400154.htm"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc311.htm"><b>model</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc46.htm"><b>Model</b></a> <br><nobr><a name="bm_M"></a>modified <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct64_hh/6400372.htm"><b>2</b></a> <a href="../instruct32_hh/vc247.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>modify <a href="../instruct32_hh/vc36.htm"><b>1</b></a> <a href="../instruct32_hh/vc165.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc36.htm"><b>modifystatusflags</b></a> <br><nobr><a name="bm_M"></a>modr <a href="../instruct32_hh/opcode_column.htm"><b>1</b></a> <a href="../instruct32_hh/instruction.htm"><b>2</b></a> <a href="../instruct32_hh/vc167.htm"><b>3</b></a> <a href="../instruct32_hh/vc179.htm"><b>4</b></a> <a href="../instruct32_hh/vc178.htm"><b>5</b></a> <a href="../instruct32_hh/vc249.htm"><b>6</b></a> </nobr><br><nobr><a name="bm_M"></a>modulo_form <a href="../instruct64_hh/6400317.htm"><b>1</b></a> <a href="../instruct64_hh/6400316.htm"><b>2</b></a> <a href="../instruct64_hh/6400345.htm"><b>3</b></a> <a href="../instruct64_hh/6400344.htm"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/instruction.htm"><b>moffs</b></a> <br><nobr><a name="bm_M"></a>moffs16 <a href="../instruct32_hh/instruction.htm"><b>1</b></a> <a href="../instruct32_hh/vc177.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>moffs32 <a href="../instruct32_hh/instruction.htm"><b>1</b></a> <a href="../instruct32_hh/vc177.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>moffs8 <a href="../instruct32_hh/instruction.htm"><b>1</b></a> <a href="../instruct32_hh/vc177.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>monitor <a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>1</b></a> <a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>2</b></a> <a href="../instruct32_hh/MONITOR--Setup_Monitor_Address.htm"><b>3</b></a> <a href="../instruct32_hh/vc143.htm"><b>4</b></a> <a href="../Pentium4_HH/Lips/possible_spin_loop.htm"><b>5</b></a> <a href="../instruct64_hh/6400305.htm"><b>6</b></a> <a href="../instruct64_hh/6400347.htm"><b>7</b></a> <a href="../instruct64_hh/6400369.htm"><b>8</b></a> <a href="../instruct32_hh/vc247.htm"><b>9</b></a> <a href="../instruct32_hh/vc268.htm"><b>10</b></a> <a href="../instruct32_hh/vc303.htm"><b>11</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>MONITOR</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>monitor_event_pending_flag</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/MWAIT--Monitor_Wait.htm"><b>monitor_not_active</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>MONITORDATARANGE</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>MONTIOR</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc26.htm"><b>MORE</b></a> <br><a name="bm_M"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>MOV</b></a> <br><nobr><a name="bm_M"></a>mov <a href="../xscinstruct_hh/INST_MIAxy.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MIAPH.htm"><b>2</b></a> <a href="../xscinstruct_hh/INST_MIA.htm"><b>3</b></a> <a href="../xscinstruct_hh/INST_MCRR.htm"><b>4</b></a> <a href="../xscinstruct_hh/INST_MAR.htm"><b>5</b></a> <a href="../xscinstruct_hh/INST_LDRT.htm"><b>6</b></a> <a href="../xscinstruct_hh/INST_LDRSH.htm"><b>7</b></a> <a href="../xscinstruct_hh/INST_LDRSB.htm"><b>8</b></a> <a href="../xscinstruct_hh/INST_LDRH.htm"><b>9</b></a> <a href="../xscinstruct_hh/INST_LDRD.htm"><b>10</b></a> <a href="../xscinstruct_hh/INST_LDRBT.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_LDRB.htm"><b>12</b></a> <a href="../xscinstruct_hh/inst_ldr.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_LDM(2).htm"><b>14</b></a> <a href="../PentiumM_HH/EventsB/decoder_added_sync_micro-ops.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_QSUB.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_QDSUB.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_QDADD.htm"><b>18</b></a> <a href="../xscinstruct_hh/INST_QADD.htm"><b>19</b></a> <a href="../xscinstruct_hh/INST_PLD.htm"><b>20</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>21</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>22</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>23</b></a> <a href="../xscinstruct_hh/INST_MRS.htm"><b>24</b></a> <a href="../xscinstruct_hh/INST_MRRC.htm"><b>25</b></a> <a href="../xscinstruct_hh/INST_MRA.htm"><b>26</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>27</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>28</b></a> <a href="../instruct32_hh/instruction.htm"><b>29</b></a> <a href="../xscinstruct_hh/INST_STM(2).htm"><b>30</b></a> <a href="../xscinstruct_hh/INST_STM(1).htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMULW.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_SMUL.htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_SMLAW.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).htm"><b>36</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>37</b></a> <a href="../xscinstruct_hh/INST_SMLA.htm"><b>38</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>39</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>40</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>43</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>44</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>45</b></a> <a href="../xscinstruct_hh/INST_SWPB.htm"><b>46</b></a> <a href="../xscinstruct_hh/INST_SWP.htm"><b>47</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>48</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.htm"><b>49</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.htm"><b>50</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi.htm"><b>51</b></a> <a href="../Pentium4_HH/Lips/lipsimm_disp.htm"><b>52</b></a> <a href="../Pentium4_HH/Lips/lipsfdiv_stall.htm"><b>53</b></a> <a href="../Pentium4_HH/Lips/lipsexp_output_dep.htm"><b>54</b></a> <a href="../Pentium4_HH/Lips/lipsexp_flow_dep.htm"><b>55</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.htm"><b>56</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.htm"><b>57</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi.htm"><b>58</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.htm"><b>59</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>60</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>61</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>62</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>63</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>64</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>65</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>66</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>67</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>68</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>69</b></a> <a href="../instruct32_hh/vc142.htm"><b>70</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>71</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>72</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>73</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>74</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>75</b></a> <a href="../Pentium4_HH/Lips/lipspro_serialized.htm"><b>76</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>77</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_at_target.htm"><b>78</b></a> <a href="../Pentium4_HH/Lips/lipsprev_imm_disp.htm"><b>79</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.htm"><b>80</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.htm"><b>81</b></a> <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.htm"><b>82</b></a> <a href="../instruct64_hh/mov_psr-operation.htm"><b>83</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>84</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>85</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>86</b></a> <a href="../Pentium4_HH/Lips/V_pipe.htm"><b>87</b></a> <a href="../Pentium4_HH/Lips/LipsUnreachable_Code.htm"><b>88</b></a> <a href="../instruct64_hh/6400301.htm"><b>89</b></a> <a href="../instruct64_hh/6400300.htm"><b>90</b></a> <a href="../instruct64_hh/6400299.htm"><b>91</b></a> <a href="../instruct64_hh/6400298.htm"><b>92</b></a> <a href="../instruct64_hh/6400297.htm"><b>93</b></a> <a href="../instruct64_hh/6400296.htm"><b>94</b></a> <a href="../instruct64_hh/6400295.htm"><b>95</b></a> <a href="../instruct64_hh/6400294.htm"><b>96</b></a> <a href="../instruct64_hh/6400293.htm"><b>97</b></a> <a href="../instruct64_hh/6400292.htm"><b>98</b></a> <a href="../instruct64_hh/6400291.htm"><b>99</b></a> <a href="../instruct64_hh/6400290.htm"><b>100</b></a> <a href="../instruct32_hh/vc159.htm"><b>101</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>102</b></a> <a href="../instruct64_hh/6400305.htm"><b>103</b></a> <a href="../instruct64_hh/6400304.htm"><b>104</b></a> <a href="../instruct64_hh/6400303.htm"><b>105</b></a> <a href="../instruct64_hh/6400302.htm"><b>106</b></a> <a href="../instruct32_hh/vc179.htm"><b>107</b></a> <a href="../instruct32_hh/vc178.htm"><b>108</b></a> <a href="../instruct32_hh/vc177.htm"><b>109</b></a> <a href="../PentiumM_HH/LipsB/long_latency.htm"><b>110</b></a> <a href="../PentiumM_HH/LipsB/leave_instruction.htm"><b>111</b></a> <a href="../xscinstruct_hh/WZERO.htm"><b>112</b></a> <a href="../XScale_HH/LipsXSc/IS_SWP.htm"><b>113</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.htm"><b>114</b></a> <a href="../XScale_HH/LipsXSc/IS_MULtoShift.htm"><b>115</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.htm"><b>116</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>117</b></a> <a href="../XScale_HH/LipsXSc/CDP_RES.htm"><b>118</b></a> <a href="../XScale_HH/XscEvents/Branch_Misprediction_(0x6).htm"><b>119</b></a> <a href="../XScale_HH/XscEvents/Branch_Instruction_Executed_(0x5).htm"><b>120</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>121</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.htm"><b>122</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.htm"><b>123</b></a> <a href="../instruct32_hh/vc22a.htm"><b>124</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>125</b></a> <a href="../xscinstruct_hh/16-bit_instructions.htm"><b>126</b></a> <a href="../XScale_HH/XscEvents/PC_Software_Changes_(0xd).htm"><b>127</b></a> <a href="../instruct32_hh/vc245.htm"><b>128</b></a> <a href="../xscinstruct_hh/Address_Data_Processing_Operands_Overview_1.htm"><b>129</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>130</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>131</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>132</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>133</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>134</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>135</b></a> <a href="../instruct64_hh/6400396.htm"><b>136</b></a> <a href="../instruct32_hh/vc249.htm"><b>137</b></a> <a href="../PentiumM_HH/AdviceB_HH/misaligned_memory_references.htm"><b>138</b></a> <a href="../instruct64_hh/6400411.htm"><b>139</b></a> <a href="../instruct64_hh/6400405.htm"><b>140</b></a> <a href="../instruct64_hh/6400431.htm"><b>141</b></a> <a href="../instruct64_hh/6400430.htm"><b>142</b></a> <a href="../instruct64_hh/6400426.htm"><b>143</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>144</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>145</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>146</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>147</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>148</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>149</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>150</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>151</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>152</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>153</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>154</b></a> <a href="../instruct32_hh/vc296.htm"><b>155</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>156</b></a> <a href="../xscinstruct_hh/INST_LDC.htm"><b>157</b></a> <a href="../xscinstruct_hh/INST_EOR.htm"><b>158</b></a> <a href="../xscinstruct_hh/INST_CMP.htm"><b>159</b></a> <a href="../xscinstruct_hh/INST_CMN.htm"><b>160</b></a> <a href="../xscinstruct_hh/INST_CLZ.htm"><b>161</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>162</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>163</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>164</b></a> <a href="../xscinstruct_hh/INST_BKPT.htm"><b>165</b></a> <a href="../xscinstruct_hh/INST_BIC.htm"><b>166</b></a> <a href="../xscinstruct_hh/INST_BBL.htm"><b>167</b></a> <a href="../xscinstruct_hh/INST_AND.htm"><b>168</b></a> <a href="../xscinstruct_hh/INST_ADD.htm"><b>169</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>170</b></a> </nobr><br><a name="bm_M"></a><a href="../Pentium4_HH/Lips/lipsmov_from_eax.htm"><b>mov_from_eax</b></a> <br><nobr><a name="bm_M"></a>movapd <a href="../instruct32_hh/vc180.htm"><b>1</b></a> <a href="../instruct32_hh/vc205.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movaps <a href="../instruct32_hh/vc181.htm"><b>1</b></a> <a href="../instruct32_hh/vc206.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>movcr</b></a> <br><nobr><a name="bm_M"></a>movd <a href="../Pentium4_HH/Lips/lipspmul_stall.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>2</b></a> <a href="../instruct32_hh/vc182.htm"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/movddup--move_one_double-fp_and_duplicate.htm"><b>movddup</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc185.htm"><b>movdq2q</b></a> <br><nobr><a name="bm_M"></a>movdqa <a href="../instruct32_hh/lddqu--load_unaligned_integer_128_bits.htm"><b>1</b></a> <a href="../instruct32_hh/vc184.htm"><b>2</b></a> <a href="../instruct32_hh/vc183.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>movdqu <a href="../instruct32_hh/lddqu--load_unaligned_integer_128_bits.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/inefficient_unaligned_load.htm"><b>2</b></a> <a href="../instruct32_hh/vc184.htm"><b>3</b></a> <a href="../instruct32_hh/vc183.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>move <a href="../instruct32_hh/movsldup--move_packed_single-fp_low_and_duplicate.htm"><b>1</b></a> <a href="../instruct32_hh/movshdup--move_packed_single-fp_high_and_duplicate.htm"><b>2</b></a> <a href="../instruct32_hh/movddup--move_one_double-fp_and_duplicate.htm"><b>3</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>6</b></a> <a href="../instruct32_hh/vc187.htm"><b>7</b></a> <a href="../instruct32_hh/vc201.htm"><b>8</b></a> <a href="../instruct32_hh/vc191.htm"><b>9</b></a> <a href="../instruct32_hh/vc190.htm"><b>10</b></a> <a href="../instruct32_hh/vc188.htm"><b>11</b></a> <a href="../instruct64_hh/6400154.htm"><b>12</b></a> </nobr><br><nobr><a name="bm_M"></a>movhlps <a href="../instruct32_hh/vc186.htm"><b>1</b></a> <a href="../instruct32_hh/vc189.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc186.htm"><b>movhlpsxmm1</b></a> <br><nobr><a name="bm_M"></a>movhpd <a href="../instruct32_hh/vc187.htm"><b>1</b></a> <a href="../instruct32_hh/vc188.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc188.htm"><b>movhps</b></a> <br><nobr><a name="bm_M"></a>movl <a href="../instruct64_hh/rfi_-_return_from_interruption_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/6400307.htm"><b>2</b></a> <a href="../instruct64_hh/6400306.htm"><b>3</b></a> <a href="../instruct64_hh/6400396.htm"><b>4</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc189.htm"><b>movlhps</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc189.htm"><b>movlhpsxmm1</b></a> <br><nobr><a name="bm_M"></a>movlpd <a href="../instruct32_hh/vc191.htm"><b>1</b></a> <a href="../instruct32_hh/vc190.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc191.htm"><b>movlps</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc192.htm"><b>movmskpd</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc193.htm"><b>movmskps</b></a> <br><a name="bm_M"></a><a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.htm"><b>movntd</b></a> <br><nobr><a name="bm_M"></a>movntdq <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.htm"><b>1</b></a> <a href="../instruct32_hh/vc197.htm"><b>2</b></a> <a href="../instruct32_hh/vc196.htm"><b>3</b></a> <a href="../instruct32_hh/vc195.htm"><b>4</b></a> <a href="../instruct32_hh/vc194.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_M"></a>movnti <a href="../instruct32_hh/vc198.htm"><b>1</b></a> <a href="../instruct32_hh/vc195.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movntpd <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.htm"><b>1</b></a> <a href="../instruct32_hh/vc196.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movntps <a href="../PentiumM_HH/EventsB/external_bus_partial_write_transactions.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/external_bus_partial_memory_transactions.htm"><b>2</b></a> <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.htm"><b>3</b></a> <a href="../instruct32_hh/vc197.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_M"></a>movntq <a href="../PentiumM_HH/EventsB/sse_prefetch_weakly-ordered_instructions_dispatched_weakly-ordered_stores.htm"><b>1</b></a> <a href="../instruct32_hh/vc198.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.htm"><b>movpsr</b></a> <br><nobr><a name="bm_M"></a>movq <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>1</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.htm"><b>2</b></a> <a href="../instruct32_hh/vc199.htm"><b>3</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc200.htm"><b>movq2dq</b></a> <br><nobr><a name="bm_M"></a>movr <a href="../instruct64_hh/mov_psr_-_move_processor_status_register_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../xscinstruct_hh/INST_QDADD.htm"><b>movr1</b></a> <br><nobr><a name="bm_M"></a>movs <a href="../xscinstruct_hh/INST_MVN.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.htm"><b>3</b></a> <a href="../instruct32_hh/vc201.htm"><b>4</b></a> <a href="../instruct32_hh/vc276.htm"><b>5</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/vc201.htm"><b>movsb</b></a> <br><nobr><a name="bm_M"></a>movsd <a href="../instruct32_hh/vc201.htm"><b>1</b></a> <a href="../instruct32_hh/vc202.htm"><b>2</b></a> </nobr><br><a name="bm_M"></a><a href="../instruct32_hh/movshdup--move_packed_single-fp_high_and_duplicate.htm"><b>movshdup</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/movsldup--move_packed_single-fp_low_and_duplicate.htm"><b>movsldup</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc203.htm"><b>movss</b></a> <br><a name="bm_M"></a><a href="../instruct32_hh/vc201.htm"><b>movsw</b></a> <br><nobr><a name="bm_M"></a>movsx <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>1</b></a> <a href="../instruct32_hh/vc204.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movupd <a href="../instruct32_hh/vc180.htm"><b>1</b></a> <a href="../instruct32_hh/vc205.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_M"></a>movups <a href="../instruct32_hh/simd_fp_except.htm"><b>1</b></a> <a href="../instruct32_hh/vc181.htm"><b>2</b></a> <a href="../instruct32_hh/vc206.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_M"></a>movzx <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>1</b></a> <a href="../instruct32_hh/vc207.htm"><b>2</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf42.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

