// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _filtering_network_HH_
#define _filtering_network_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_latency_0_0_0_s.h"
#include "dense_latency_0_0_0_1.h"
#include "sigmoid.h"
#include "relu.h"
#include "normalize_0_0_0_0_0_s.h"

namespace ap_rtl {

struct filtering_network : public sc_module {
    // Port declarations 44
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_logic > input_V_ap_vld;
    sc_in< sc_lv<192> > input_V;
    sc_out< sc_lv<6> > layer8_out_0_V;
    sc_out< sc_logic > layer8_out_0_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_1_V;
    sc_out< sc_logic > layer8_out_1_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_2_V;
    sc_out< sc_logic > layer8_out_2_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_3_V;
    sc_out< sc_logic > layer8_out_3_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_4_V;
    sc_out< sc_logic > layer8_out_4_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_5_V;
    sc_out< sc_logic > layer8_out_5_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_6_V;
    sc_out< sc_logic > layer8_out_6_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_7_V;
    sc_out< sc_logic > layer8_out_7_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_8_V;
    sc_out< sc_logic > layer8_out_8_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_9_V;
    sc_out< sc_logic > layer8_out_9_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_10_V;
    sc_out< sc_logic > layer8_out_10_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_11_V;
    sc_out< sc_logic > layer8_out_11_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_12_V;
    sc_out< sc_logic > layer8_out_12_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_13_V;
    sc_out< sc_logic > layer8_out_13_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_14_V;
    sc_out< sc_logic > layer8_out_14_V_ap_vld;
    sc_out< sc_lv<6> > layer8_out_15_V;
    sc_out< sc_logic > layer8_out_15_V_ap_vld;
    sc_out< sc_lv<16> > const_size_in_1;
    sc_out< sc_logic > const_size_in_1_ap_vld;
    sc_out< sc_lv<16> > const_size_out_1;
    sc_out< sc_logic > const_size_out_1_ap_vld;


    // Module declarations
    filtering_network(sc_module_name name);
    SC_HAS_PROCESS(filtering_network);

    ~filtering_network();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    dense_latency_0_0_0_s* call_ret3_dense_latency_0_0_0_s_fu_212;
    dense_latency_0_0_0_1* call_ret1_dense_latency_0_0_0_1_fu_232;
    sigmoid* grp_sigmoid_fu_252;
    relu* call_ret2_relu_fu_274;
    normalize_0_0_0_0_0_s* call_ret_normalize_0_0_0_0_0_s_fu_294;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > input_V_ap_vld_in_sig;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<192> > input_V_preg;
    sc_signal< sc_lv<192> > input_V_in_sig;
    sc_signal< sc_logic > input_V_ap_vld_preg;
    sc_signal< sc_logic > input_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<16> > layer3_out_0_V_reg_668;
    sc_signal< sc_lv<16> > layer3_out_1_V_reg_673;
    sc_signal< sc_lv<16> > layer3_out_2_V_reg_678;
    sc_signal< sc_lv<16> > layer3_out_3_V_reg_683;
    sc_signal< sc_lv<16> > layer3_out_4_V_reg_688;
    sc_signal< sc_lv<16> > layer3_out_5_V_reg_693;
    sc_signal< sc_lv<16> > layer3_out_6_V_reg_698;
    sc_signal< sc_lv<16> > layer3_out_7_V_reg_703;
    sc_signal< sc_lv<16> > layer3_out_8_V_reg_708;
    sc_signal< sc_lv<16> > layer3_out_9_V_reg_713;
    sc_signal< sc_lv<16> > layer3_out_10_V_reg_718;
    sc_signal< sc_lv<16> > layer3_out_11_V_reg_723;
    sc_signal< sc_lv<16> > layer3_out_12_V_reg_728;
    sc_signal< sc_lv<16> > layer3_out_13_V_reg_733;
    sc_signal< sc_lv<16> > layer3_out_14_V_reg_738;
    sc_signal< sc_lv<16> > layer3_out_15_V_reg_743;
    sc_signal< sc_lv<16> > layer6_out_0_V_reg_748;
    sc_signal< sc_lv<16> > layer6_out_1_V_reg_753;
    sc_signal< sc_lv<16> > layer6_out_2_V_reg_758;
    sc_signal< sc_lv<16> > layer6_out_3_V_reg_763;
    sc_signal< sc_lv<16> > layer6_out_4_V_reg_768;
    sc_signal< sc_lv<16> > layer6_out_5_V_reg_773;
    sc_signal< sc_lv<16> > layer6_out_6_V_reg_778;
    sc_signal< sc_lv<16> > layer6_out_7_V_reg_783;
    sc_signal< sc_lv<16> > layer6_out_8_V_reg_788;
    sc_signal< sc_lv<16> > layer6_out_9_V_reg_793;
    sc_signal< sc_lv<16> > layer6_out_10_V_reg_798;
    sc_signal< sc_lv<16> > layer6_out_11_V_reg_803;
    sc_signal< sc_lv<16> > layer6_out_12_V_reg_808;
    sc_signal< sc_lv<16> > layer6_out_13_V_reg_813;
    sc_signal< sc_lv<16> > layer6_out_14_V_reg_818;
    sc_signal< sc_lv<16> > layer6_out_15_V_reg_823;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > call_ret3_dense_latency_0_0_0_s_fu_212_ap_ready;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_0;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_1;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_2;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_3;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_4;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_5;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_6;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_7;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_8;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_9;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_10;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_11;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_12;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_13;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_14;
    sc_signal< sc_lv<16> > call_ret3_dense_latency_0_0_0_s_fu_212_ap_return_15;
    sc_signal< sc_logic > call_ret1_dense_latency_0_0_0_1_fu_232_ap_ready;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_0;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_1;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_2;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_3;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_4;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_5;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_6;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_7;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_8;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_9;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_10;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_11;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_12;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_13;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_14;
    sc_signal< sc_lv<16> > call_ret1_dense_latency_0_0_0_1_fu_232_ap_return_15;
    sc_signal< sc_logic > grp_sigmoid_fu_252_ap_start;
    sc_signal< sc_logic > grp_sigmoid_fu_252_ap_done;
    sc_signal< sc_logic > grp_sigmoid_fu_252_ap_idle;
    sc_signal< sc_logic > grp_sigmoid_fu_252_ap_ready;
    sc_signal< sc_logic > grp_sigmoid_fu_252_ap_ce;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_0;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_1;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_2;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_3;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_4;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_5;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_6;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_7;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_8;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_9;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_10;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_11;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_12;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_13;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_14;
    sc_signal< sc_lv<6> > grp_sigmoid_fu_252_ap_return_15;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0_ignore_call94;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1_ignore_call94;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2_ignore_call94;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3_ignore_call94;
    sc_signal< bool > ap_block_pp0_stage0_11001_ignoreCallOp74;
    sc_signal< sc_logic > call_ret2_relu_fu_274_ap_ready;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_0;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_1;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_2;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_3;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_4;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_5;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_6;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_7;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_8;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_9;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_10;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_11;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_12;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_13;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_14;
    sc_signal< sc_lv<8> > call_ret2_relu_fu_274_ap_return_15;
    sc_signal< sc_logic > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_ready;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_0;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_1;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_2;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_3;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_4;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_5;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_6;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_7;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_8;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_9;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_10;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_11;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_12;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_13;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_14;
    sc_signal< sc_lv<16> > call_ret_normalize_0_0_0_0_0_s_fu_294_ap_return_15;
    sc_signal< sc_logic > grp_sigmoid_fu_252_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to2;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<192> ap_const_lv192_lc_1;
    static const sc_lv<16> ap_const_lv16_10;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_11001_ignoreCallOp74();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state1_pp0_stage0_iter0_ignore_call94();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state2_pp0_stage0_iter1_ignore_call94();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state3_pp0_stage0_iter2_ignore_call94();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state4_pp0_stage0_iter3_ignore_call94();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_const_size_in_1();
    void thread_const_size_in_1_ap_vld();
    void thread_const_size_out_1();
    void thread_const_size_out_1_ap_vld();
    void thread_grp_sigmoid_fu_252_ap_ce();
    void thread_grp_sigmoid_fu_252_ap_start();
    void thread_input_V_ap_vld_in_sig();
    void thread_input_V_blk_n();
    void thread_input_V_in_sig();
    void thread_layer8_out_0_V();
    void thread_layer8_out_0_V_ap_vld();
    void thread_layer8_out_10_V();
    void thread_layer8_out_10_V_ap_vld();
    void thread_layer8_out_11_V();
    void thread_layer8_out_11_V_ap_vld();
    void thread_layer8_out_12_V();
    void thread_layer8_out_12_V_ap_vld();
    void thread_layer8_out_13_V();
    void thread_layer8_out_13_V_ap_vld();
    void thread_layer8_out_14_V();
    void thread_layer8_out_14_V_ap_vld();
    void thread_layer8_out_15_V();
    void thread_layer8_out_15_V_ap_vld();
    void thread_layer8_out_1_V();
    void thread_layer8_out_1_V_ap_vld();
    void thread_layer8_out_2_V();
    void thread_layer8_out_2_V_ap_vld();
    void thread_layer8_out_3_V();
    void thread_layer8_out_3_V_ap_vld();
    void thread_layer8_out_4_V();
    void thread_layer8_out_4_V_ap_vld();
    void thread_layer8_out_5_V();
    void thread_layer8_out_5_V_ap_vld();
    void thread_layer8_out_6_V();
    void thread_layer8_out_6_V_ap_vld();
    void thread_layer8_out_7_V();
    void thread_layer8_out_7_V_ap_vld();
    void thread_layer8_out_8_V();
    void thread_layer8_out_8_V_ap_vld();
    void thread_layer8_out_9_V();
    void thread_layer8_out_9_V_ap_vld();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
