# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {tb_simulate.do}
# vsim -do "do {tb_simulate.do}" -l simulate.log 
# Start time: 16:16:31 on Nov 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb(fast)
# Loading work.Top(fast)
# Loading work.data(fast)
# Loading work.error(fast)
# Loading work.filter_out(fast)
# Loading work.w_update(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-PLI-3691) ../../../../filter_lms.srcs/sim_1/new/tb.v(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: ../../../../filter_lms.srcs/sim_1/new/tb.v
# ** Warning: (vsim-PLI-3691) ../../../../filter_lms.srcs/sim_1/new/tb.v(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: ../../../../filter_lms.srcs/sim_1/new/tb.v
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run -all
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/w_update.v 
# -- Compiling module w_update
# 
# Top level modules:
# 	w_update
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/Top.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/Top.v 
# -- Compiling module Top
# 
# Top level modules:
# 	Top
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/ip/rom_xn/sim/rom_xn.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/ip/rom_xn/sim/rom_xn.v 
# ** Error: (vlog-7) Failed to open design unit file "F:/FPGA/filter_lms/filter_lms.srcs/sources_1/ip/rom_xn/sim/rom_xn.v" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/software/fpga/modelsim/win64/vlog failed.
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/ip/rom_dn/sim/rom_dn.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/ip/rom_dn/sim/rom_dn.v 
# ** Error: (vlog-7) Failed to open design unit file "F:/FPGA/filter_lms/filter_lms.srcs/sources_1/ip/rom_dn/sim/rom_dn.v" in read mode.
# 
# No such file or directory. (errno = ENOENT)
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# D:/software/fpga/modelsim/win64/vlog failed.
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.sim/sim_1/behav/modelsim/glbl.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.sim/sim_1/behav/modelsim/glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/filter_out.v 
# -- Compiling module filter_out
# 
# Top level modules:
# 	filter_out
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/error.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/error.v 
# -- Compiling module error
# 
# Top level modules:
# 	error
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/data.v
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 16:27:54 on Nov 09,2023
# vlog -reportprogress 300 -work xil_defaultlib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact F:/FPGA/filter_lms/filter_lms.srcs/sources_1/new/data.v 
# -- Compiling module data
# 
# Top level modules:
# 	data
# End time: 16:27:54 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# Loading work.tb(fast)
# Loading work.Top(fast)
# Loading work.data(fast)
# Loading work.error(fast)
# Loading work.filter_out(fast)
# Loading work.w_update(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-PLI-3691) F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v
# ** Warning: (vsim-PLI-3691) F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v
run -all
add wave -position insertpoint  \
sim:/tb/Top_0/data_0/x0
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# 
# Loading work.tb(fast)
# Loading work.Top(fast)
# Loading work.data(fast)
# Loading work.error(fast)
# Loading work.filter_out(fast)
# Loading work.w_update(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-PLI-3691) F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v(32): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v
# ** Warning: (vsim-PLI-3691) F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v(33): Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: F:/FPGA/filter_lms/filter_lms.srcs/sim_1/new/tb.v
run -all
# End time: 19:23:28 on Nov 09,2023, Elapsed time: 3:06:57
# Errors: 4, Warnings: 6
