#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sun Dec 18 16:20:07 2016
# Process ID: 3564
# Log file: D:/Test04/planAhead_run_3/planAhead.log
# Journal file: D:/Test04/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/Test04/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  {SF_D[10]}]]
startgroup
set_property package_pin M15 [get_ports {SF_D[11]}]
endgroup
startgroup
set_property package_pin P17 [get_ports {SF_D[10]}]
endgroup
startgroup
set_property package_pin R16 [get_ports {SF_D[9]}]
endgroup
startgroup
set_property package_pin R15 [get_ports {SF_D[8]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {SF_D[11]}]]
set_property iostandard LVCMOS33 [get_ports [list {SF_D[10]}]]
set_property iostandard LVCMOS33 [get_ports [list {SF_D[9]}]]
set_property iostandard LVCMOS33 [get_ports [list {SF_D[8]}]]
set_property drive 4 [get_ports [list {SF_D[11]} {SF_D[10]} {SF_D[9]} {SF_D[8]}]]
startgroup
set_property package_pin M18 [get_ports LCD_E]
endgroup
startgroup
set_property package_pin L18 [get_ports LCD_RS]
endgroup
startgroup
set_property package_pin L17 [get_ports LCD_RW]
endgroup
set_property iostandard LVCMOS33 [get_ports [list LCD_E]]
set_property iostandard LVCMOS33 [get_ports [list LCD_RS]]
set_property iostandard LVCMOS33 [get_ports [list LCD_RW]]
set_property drive 4 [get_ports [list LCD_E]]
set_property drive 4 [get_ports [list LCD_RS]]
set_property drive 4 [get_ports [list LCD_RW]]
startgroup
set_property package_pin F9 [get_ports {LED[7]}]
endgroup
startgroup
set_property package_pin E9 [get_ports {LED[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {LED[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {LED[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {LED[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {LED[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {LED[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {LED[0]}]
endgroup
set_property iostandard LVTTL [get_ports [list {LED[7]} {LED[6]} {LED[5]} {LED[4]} {LED[3]} {LED[2]} {LED[1]} {LED[0]}]]
set_property drive 8 [get_ports [list {LED[7]} {LED[6]} {LED[5]} {LED[4]} {LED[3]} {LED[2]} {LED[1]} {LED[0]}]]
save_constraints
