{"vcs1":{"timestamp_begin":1729342152.953681932, "rt":2.24, "ut":0.58, "st":0.32}}
{"vcselab":{"timestamp_begin":1729342155.282313178, "rt":0.98, "ut":0.31, "st":0.21}}
{"link":{"timestamp_begin":1729342156.334977183, "rt":0.35, "ut":0.12, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729342152.283501955}
{"VCS_COMP_START_TIME": 1729342152.283501955}
{"VCS_COMP_END_TIME": 1729342158.197984342}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331488}}
{"stitch_vcselab": {"peak_mem": 215224}}
