// Seed: 668923135
module module_0;
  always_ff begin : LABEL_0
    if (id_1) begin : LABEL_0
      id_1 = id_1;
    end else id_1 <= id_1;
    $display(1);
    `define pp_2 0
    `pp_2 = 1;
    id_1  <= 1;
    `pp_2 <= id_1 - 1'b0;
  end
  reg id_3;
  supply0 id_4;
  always_latch begin : LABEL_0
    id_4 = 1;
    id_3 <= 1;
  end
  assign id_4 = 1 == id_3;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    output logic id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    input supply0 id_10
);
  assign id_4 = 1'b0;
  assign id_4 = 1 & 1;
  wire id_12;
  always disable id_13;
  always_ff @(posedge 1) begin : LABEL_0
    id_4 <= 1;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
  assign id_13 = 1;
endmodule
