 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Thu Nov 19 19:10:54 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss_1p08v_125c   Library: scmetropmk_cmos10lp_rvt_ss_1p08v_125c_sadhm
Wire Load Model Mode: top

  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad27/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.53 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.53 r
  khu_sensor_top/ads1292_controller/U307/Y (NOR2X1MTR)
                                                          0.05       1.58 f
  khu_sensor_top/ads1292_controller/U301/Y (AOI211X1MTR)
                                                          0.12       1.70 r
  khu_sensor_top/ads1292_controller/U297/Y (NAND4BX1MTR)
                                                          0.13       1.83 f
  khu_sensor_top/ads1292_controller/U13/Y (AO2B2X1MTR)
                                                          0.25       2.08 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/D (DFFRQX1MTR)
                                                          0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_controller/r_pstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                      0.01       5.78
  data required time                                                 5.78
  --------------------------------------------------------------------------
  data required time                                                 5.78
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (MET)                                                        3.70


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad27/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.53 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.53 r
  khu_sensor_top/ads1292_controller/U348/Y (AOI31X1MTR)
                                                          0.13       1.66 f
  khu_sensor_top/ads1292_controller/U347/Y (OAI2B2X1MTR)
                                                          0.12       1.77 r
  khu_sensor_top/ads1292_controller/U346/Y (AOI211X1MTR)
                                                          0.06       1.84 f
  khu_sensor_top/ads1292_controller/U313/Y (OAI2B11X1MTR)
                                                          0.05       1.89 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/D (DFFRQX1MTR)
                                                          0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_controller/r_pstate_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.12       5.65
  data required time                                                 5.65
  --------------------------------------------------------------------------
  data required time                                                 5.65
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        3.77


  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  input external delay                                    0.35       6.50 r
  UART_RXD (in)                                           0.00       6.50 r
  pad36/PAD (pvhbcudtbrt)                                 0.00       6.50 r
  pad36/Y (pvhbcudtbrt)                                   0.43       6.93 r
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00       6.93 r
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00       6.93 r
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00       6.93 r
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (DFFSQX1MTR)
                                                          0.00       6.93 r
  data arrival time                                                  6.93

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTR)
                                                          0.00      10.79 r
  library setup time                                     -0.04      10.75
  data required time                                                10.75
  --------------------------------------------------------------------------
  data required time                                                10.75
  data arrival time                                                 -6.93
  --------------------------------------------------------------------------
  slack (MET)                                                        3.82


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad27/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.53 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.53 r
  khu_sensor_top/ads1292_controller/U348/Y (AOI31X1MTR)
                                                          0.13       1.66 f
  khu_sensor_top/ads1292_controller/U266/Y (OAI211X1MTR)
                                                          0.11       1.76 r
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/D (DFFRQX1MTR)
                                                          0.00       1.76 r
  data arrival time                                                  1.76

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_controller/r_pstate_reg[4]/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.12       5.65
  data required time                                                 5.65
  --------------------------------------------------------------------------
  data required time                                                 5.65
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (MET)                                                        3.89


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad27/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.53 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.53 r
  khu_sensor_top/ads1292_controller/U307/Y (NOR2X1MTR)
                                                          0.05       1.58 f
  khu_sensor_top/ads1292_controller/U280/Y (AOI211X1MTR)
                                                          0.12       1.70 r
  khu_sensor_top/ads1292_controller/U279/Y (NAND4X1MTR)
                                                          0.13       1.83 f
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/D (DFFRQX1MTR)
                                                          0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_controller/r_pstate_reg[2]/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.03       5.74
  data required time                                                 5.74
  --------------------------------------------------------------------------
  data required time                                                 5.74
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (MET)                                                        3.91


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_ldrdy_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  ADS1292_DRDY (in)                                       0.00       1.10 r
  pad27/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad27/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       1.53 r
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       1.53 r
  khu_sensor_top/ads1292_controller/r_ldrdy_reg/D (DFFRQX1MTR)
                                                          0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_controller/r_ldrdy_reg/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.11       5.66
  data required time                                                 5.66
  --------------------------------------------------------------------------
  data required time                                                 5.66
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.13


  Startpoint: MPR121_SCL (input port clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  MPR121_SCL (inout)                                      0.00       1.10 r
  pad43/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad43/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/MPR121_SCL_IN (khu_sensor_top)           0.00       1.53 r
  khu_sensor_top/mpr121_controller/i_I2C_SCL_IN (mpr121_controller)
                                                          0.00       1.53 r
  khu_sensor_top/mpr121_controller/i2c_master/scl_i (i2c_master)
                                                          0.00       1.53 r
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/D (DFFSX1MTR)
                                                          0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/mpr121_controller/i2c_master/scl_i_reg_reg/CK (DFFSX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.05       5.73
  data required time                                                 5.73
  --------------------------------------------------------------------------
  data required time                                                 5.73
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.20


  Startpoint: MPR121_SDA (input port clocked by clk)
  Endpoint: khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  input external delay                                    0.35       1.10 r
  MPR121_SDA (inout)                                      0.00       1.10 r
  pad45/PAD (pvhbcudtbrt)                                 0.00       1.10 r
  pad45/Y (pvhbcudtbrt)                                   0.43       1.53 r
  khu_sensor_top/MPR121_SDA_IN (khu_sensor_top)           0.00       1.53 r
  khu_sensor_top/mpr121_controller/i_I2C_SDA_IN (mpr121_controller)
                                                          0.00       1.53 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_i (i2c_master)
                                                          0.00       1.53 r
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/D (DFFSX1MTR)
                                                          0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/mpr121_controller/i2c_master/sda_i_reg_reg/CK (DFFSX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.05       5.73
  data required time                                                 5.73
  --------------------------------------------------------------------------
  data required time                                                 5.73
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        4.20


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_MOSI
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI_reg/Q (DFFRQX1MTR)
                                                          0.45       1.20 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_MOSI (spi_master)
                                                          0.00       1.20 f
  khu_sensor_top/ads1292_controller/o_SPI_MOSI (ads1292_controller)
                                                          0.00       1.20 f
  khu_sensor_top/ADS1292_MOSI (khu_sensor_top)            0.00       1.20 f
  pad25/PAD (pvhbcudtbrt)                                 2.09       3.29 f
  ADS1292_MOSI (out)                                      0.00       3.29 f
  data arrival time                                                  3.29

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  output external delay                                  -0.50       5.27
  data required time                                                 5.27
  --------------------------------------------------------------------------
  data required time                                                 5.27
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ADS1292_SCLK
            (output port clocked by clk)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk_reg/Q (DFFRQX1MTR)
                                                          0.44       1.19 f
  khu_sensor_top/ads1292_controller/spi_master/o_SPI_Clk (spi_master)
                                                          0.00       1.19 f
  khu_sensor_top/ads1292_controller/o_SPI_CLK (ads1292_controller)
                                                          0.00       1.19 f
  khu_sensor_top/ADS1292_SCLK (khu_sensor_top)            0.00       1.19 f
  pad17/PAD (pvhbcudtbrt)                                 2.09       3.28 f
  ADS1292_SCLK (out)                                      0.00       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  output external delay                                  -0.50       5.27
  data required time                                                 5.27
  --------------------------------------------------------------------------
  data required time                                                 5.27
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]/Q (DFFRQX1MTR)
                                                          0.92       1.67 f
  khu_sensor_top/ads1292_filter/iir_notch/U1213/Y (INVX1MTR)
                                                          0.22       1.89 r
  khu_sensor_top/ads1292_filter/iir_notch/U1212/Y (NAND2X1MTR)
                                                          0.52       2.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U1211/Y (NOR2X1MTR)
                                                          0.31       2.73 r
  khu_sensor_top/ads1292_filter/iir_notch/U1146/Y (NAND2X1MTR)
                                                          0.14       2.87 f
  khu_sensor_top/ads1292_filter/iir_notch/U1167/Y (OAI21X1MTR)
                                                          0.18       3.05 r
  khu_sensor_top/ads1292_filter/iir_notch/U1166/Y (AOI21X1MTR)
                                                          0.12       3.18 f
  khu_sensor_top/ads1292_filter/iir_notch/U1165/Y (NOR2X1MTR)
                                                          0.78       3.96 r
  khu_sensor_top/ads1292_filter/iir_notch/U1164/Y (INVX1MTR)
                                                          0.63       4.58 f
  khu_sensor_top/ads1292_filter/iir_notch/U409/Y (OAI21X1MTR)
                                                          0.17       4.76 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       4.76 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/latch/E (TLATNTSCAX2MTR)
                                                          0.00       4.76 r
  data arrival time                                                  4.76

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_A_reg/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.30       5.47
  data required time                                                 5.47
  --------------------------------------------------------------------------
  data required time                                                 5.47
  data arrival time                                                 -4.76
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (DFFRQX1MTR)
                                                          0.90       1.65 f
  khu_sensor_top/ads1292_filter/iir_notch/U1216/Y (NOR2X1MTR)
                                                          0.60       2.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U1210/Y (NAND2X1MTR)
                                                          0.94       3.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U548/Y (AOI21X1MTR)
                                                          0.92       4.12 r
  khu_sensor_top/ads1292_filter/iir_notch/U454/Y (AOI22X1MTR)
                                                          0.26       4.37 f
  khu_sensor_top/ads1292_filter/iir_notch/U588/Y (OAI2BB1X1MTR)
                                                          0.09       4.46 r
  khu_sensor_top/ads1292_filter/iir_notch/U587/Y (OAI2B1X1MTR)
                                                          0.08       4.54 f
  khu_sensor_top/ads1292_filter/iir_notch/U586/Y (OAI211X1MTR)
                                                          0.07       4.61 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_4)
                                                          0.00       4.61 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00       4.61 r
  data arrival time                                                  4.61

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_2_A_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.31       5.46
  data required time                                                 5.46
  --------------------------------------------------------------------------
  data required time                                                 5.46
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (DFFRQX1MTR)
                                                          0.39       1.14 r
  khu_sensor_top/ads1292_filter/iir_notch/U1226/Y (INVX1MTR)
                                                          0.12       1.26 f
  khu_sensor_top/ads1292_filter/iir_notch/U12/Y (NOR2X3MTR)
                                                          0.78       2.04 r
  khu_sensor_top/ads1292_filter/iir_notch/U1193/Y (NAND4X1MTR)
                                                          0.48       2.51 f
  khu_sensor_top/ads1292_filter/iir_notch/U1184/Y (INVX1MTR)
                                                          0.73       3.24 r
  khu_sensor_top/ads1292_filter/iir_notch/U1236/Y (BUFX2MTR)
                                                          0.49       3.73 r
  khu_sensor_top/ads1292_filter/iir_notch/U1132/Y (OAI32X1MTR)
                                                          0.21       3.94 f
  khu_sensor_top/ads1292_filter/iir_notch/U789/Y (INVX1MTR)
                                                          0.08       4.02 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_8)
                                                          0.00       4.02 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/latch/E (TLATNTSCAX2MTR)
                                                          0.00       4.02 r
  data arrival time                                                  4.02

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_mult_3_AB_STB_reg/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.28       5.49
  data required time                                                 5.49
  --------------------------------------------------------------------------
  data required time                                                 5.49
  data arrival time                                                 -4.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.48


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[0]/Q (DFFRQX1MTR)
                                                          0.45       1.20 f
  khu_sensor_top/ads1292_filter/iir_lpf/U720/Y (INVX1MTR)
                                                          0.09       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/U694/Y (NAND2X1MTR)
                                                          0.54       1.84 f
  khu_sensor_top/ads1292_filter/iir_lpf/U701/Y (NOR2X1MTR)
                                                          0.80       2.63 r
  khu_sensor_top/ads1292_filter/iir_lpf/U692/Y (INVX1MTR)
                                                          0.58       3.21 f
  khu_sensor_top/ads1292_filter/iir_lpf/U357/Y (OAI222X1MTR)
                                                          0.29       3.50 r
  khu_sensor_top/ads1292_filter/iir_lpf/U120/Y (AOI22X1MTR)
                                                          0.15       3.65 f
  khu_sensor_top/ads1292_filter/iir_lpf/U118/Y (OAI222X1MTR)
                                                          0.12       3.77 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_4)
                                                          0.00       3.77 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00       3.77 r
  data arrival time                                                  3.77

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_o_Y_DATA_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.32       5.45
  data required time                                                 5.45
  --------------------------------------------------------------------------
  data required time                                                 5.45
  data arrival time                                                 -3.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.68


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[0]/Q (DFFRQX1MTR)
                                                          0.43       1.18 f
  khu_sensor_top/ads1292_filter/iir_notch/U1226/Y (INVX1MTR)
                                                          0.12       1.30 r
  khu_sensor_top/ads1292_filter/iir_notch/U11/Y (NAND2X1MTR)
                                                          0.58       1.88 f
  khu_sensor_top/ads1292_filter/iir_notch/U786/Y (INVX1MTR)
                                                          0.76       2.64 r
  khu_sensor_top/ads1292_filter/iir_notch/U1186/Y (NAND2X1MTR)
                                                          0.91       3.55 f
  khu_sensor_top/ads1292_filter/iir_notch/U610/Y (OAI2BB1X1MTR)
                                                          0.15       3.69 r
  khu_sensor_top/ads1292_filter/iir_notch/U16/Y (AO22X1MTR)
                                                          0.13       3.83 r
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/D (DFFRQX1MTR)
                                                          0.00       3.83 r
  data arrival time                                                  3.83

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/r_mult_3_Z_ACK_reg/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.11       5.66
  data required time                                                 5.66
  --------------------------------------------------------------------------
  data required time                                                 5.66
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                        1.83


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[0]/Q (DFFRQX1MTR)
                                                          0.92       1.67 f
  khu_sensor_top/ads1292_filter/iir_notch/U1213/Y (INVX1MTR)
                                                          0.22       1.89 r
  khu_sensor_top/ads1292_filter/iir_notch/U1212/Y (NAND2X1MTR)
                                                          0.52       2.41 f
  khu_sensor_top/ads1292_filter/iir_notch/U1211/Y (NOR2X1MTR)
                                                          0.31       2.73 r
  khu_sensor_top/ads1292_filter/iir_notch/U1197/Y (INVX1MTR)
                                                          0.31       3.04 f
  khu_sensor_top/ads1292_filter/iir_notch/U1196/Y (OAI21X1MTR)
                                                          0.16       3.20 r
  khu_sensor_top/ads1292_filter/iir_notch/U1195/Y (AOI211X1MTR)
                                                          0.07       3.27 f
  khu_sensor_top/ads1292_filter/iir_notch/U70/Y (NAND2X1MTR)
                                                          0.09       3.35 r
  khu_sensor_top/ads1292_filter/iir_notch/U68/Y (AOI32X1MTR)
                                                          0.14       3.50 f
  khu_sensor_top/ads1292_filter/iir_notch/U18/Y (AO2B2X1MTR)
                                                          0.19       3.69 r
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/D (DFFRQX1MTR)
                                                          0.00       3.69 r
  data arrival time                                                  3.69

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/r_pstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       5.77 r
  library setup time                                     -0.11       5.66
  data required time                                                 5.66
  --------------------------------------------------------------------------
  data required time                                                 5.66
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        1.97


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg[1]/CK (DFFQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/state_reg[1]/Q (DFFQX1MTR)
                                                          0.44       1.19 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U30/Y (INVX1MTR)
                                                          0.19       1.38 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U3/Y (NAND2X1MTR)
                                                          0.13       1.51 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U751/Y (NOR2X1MTR)
                                                          0.39       1.89 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U745/Y (NAND2X1MTR)
                                                          0.59       2.48 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U699/Y (OAI31X1MTR)
                                                          0.34       2.82 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U9/Y (NAND2X1MTR)
                                                          0.12       2.95 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U698/Y (INVX1MTR)
                                                          0.24       3.18 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U223/Y (NAND2X1MTR)
                                                          0.13       3.31 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U222/Y (NAND2X1MTR)
                                                          0.07       3.38 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U217/Y (INVX1MTR)
                                                          0.05       3.43 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/U216/Y (OAI211X1MTR)
                                                          0.04       3.48 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6)
                                                          0.00       3.48 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/latch/E (TLATNTSCAX2MTR)
                                                          0.00       3.48 r
  data arrival time                                                  3.48

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_sticky_reg/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.31       5.47
  data required time                                                 5.47
  --------------------------------------------------------------------------
  data required time                                                 5.47
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg[1]/CK (DFFQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/state_reg[1]/Q (DFFQX1MTR)
                                                          0.44       1.19 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U31/Y (INVX1MTR)
                                                          0.19       1.38 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U3/Y (NAND2X1MTR)
                                                          0.13       1.51 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U751/Y (NOR2X1MTR)
                                                          0.39       1.89 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U745/Y (NAND2X1MTR)
                                                          0.59       2.48 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U699/Y (OAI31X1MTR)
                                                          0.34       2.82 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U14/Y (NAND2X1MTR)
                                                          0.12       2.95 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U697/Y (INVX1MTR)
                                                          0.24       3.18 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U224/Y (NAND2X1MTR)
                                                          0.13       3.31 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U223/Y (NAND2X1MTR)
                                                          0.07       3.38 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U218/Y (INVX1MTR)
                                                          0.05       3.43 f
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/U217/Y (OAI211X1MTR)
                                                          0.04       3.48 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/EN (SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6)
                                                          0.00       3.48 r
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/latch/E (TLATNTSCAX2MTR)
                                                          0.00       3.48 r
  data arrival time                                                  3.48

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/mult_3/clk_gate_sticky_reg/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.31       5.47
  data required time                                                 5.47
  --------------------------------------------------------------------------
  data required time                                                 5.47
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[0]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_lpf/r_pstate_reg[0]/Q (DFFRQX1MTR)
                                                          0.45       1.20 f
  khu_sensor_top/ads1292_filter/iir_lpf/U720/Y (INVX1MTR)
                                                          0.09       1.30 r
  khu_sensor_top/ads1292_filter/iir_lpf/U694/Y (NAND2X1MTR)
                                                          0.54       1.84 f
  khu_sensor_top/ads1292_filter/iir_lpf/U701/Y (NOR2X1MTR)
                                                          0.80       2.63 r
  khu_sensor_top/ads1292_filter/iir_lpf/U697/Y (AOI21X1MTR)
                                                          0.17       2.81 f
  khu_sensor_top/ads1292_filter/iir_lpf/U696/Y (OAI2BB1X1MTR)
                                                          0.09       2.90 r
  khu_sensor_top/ads1292_filter/iir_lpf/U693/Y (INVX1MTR)
                                                          0.28       3.18 f
  khu_sensor_top/ads1292_filter/iir_lpf/U326/Y (OAI31X1MTR)
                                                          0.20       3.38 r
  khu_sensor_top/ads1292_filter/iir_lpf/U325/Y (AO21X1MTR)
                                                          0.11       3.49 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_lpf_3)
                                                          0.00       3.49 r
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/E (TLATNTSCAX2MTR)
                                                          0.00       3.49 r
  data arrival time                                                  3.49

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_lpf/clk_gate_r_add_B_reg/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.28       5.49
  data required time                                                 5.49
  --------------------------------------------------------------------------
  data required time                                                 5.49
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                        2.00


  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.75       0.75
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/CK (DFFRQX1MTR)
                                                          0.00       0.75 r
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg[1]/Q (DFFRQX1MTR)
                                                          0.90       1.65 f
  khu_sensor_top/ads1292_filter/iir_notch/U1216/Y (NOR2X1MTR)
                                                          0.60       2.26 r
  khu_sensor_top/ads1292_filter/iir_notch/U1210/Y (NAND2X1MTR)
                                                          0.94       3.20 f
  khu_sensor_top/ads1292_filter/iir_notch/U1155/Y (OAI22X1MTR)
                                                          0.19       3.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_7)
                                                          0.00       3.39 r
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00       3.39 r
  data arrival time                                                  3.39

  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  clock uncertainty                                      -0.38       5.77
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_o_Y_DATA_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00       5.77 r
  clock gating setup time                                -0.33       5.44
  data required time                                                 5.44
  --------------------------------------------------------------------------
  data required time                                                 5.44
  data arrival time                                                 -3.39
  --------------------------------------------------------------------------
  slack (MET)                                                        2.04


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.14       6.72 r
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.17       6.89 f
  khu_sensor_top/sensor_core/U550/Y (NOR4X1MTR)           0.20       7.09 r
  khu_sensor_top/sensor_core/U540/Y (OAI211X1MTR)         0.13       7.21 f
  khu_sensor_top/sensor_core/U43/Y (AO2B2X1MTR)           0.25       7.46 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/D (DFFRQX1MTR)
                                                          0.00       7.46 f
  data arrival time                                                  7.46

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[2]/CK (DFFRQX1MTR)
                                                          0.00      10.79 r
  library setup time                                      0.01      10.80
  data required time                                                10.80
  --------------------------------------------------------------------------
  data required time                                                10.80
  data arrival time                                                 -7.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.34


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.14       6.72 r
  khu_sensor_top/sensor_core/U551/Y (AOI32X1MTR)          0.17       6.89 f
  khu_sensor_top/sensor_core/U525/Y (NOR4X1MTR)           0.15       7.04 r
  khu_sensor_top/sensor_core/U524/Y (OAI211X1MTR)         0.12       7.16 f
  khu_sensor_top/sensor_core/U42/Y (AO2B2X1MTR)           0.25       7.41 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/D (DFFSQX2MTR)
                                                          0.00       7.41 f
  data arrival time                                                  7.41

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[4]/CK (DFFSQX2MTR)
                                                          0.00      10.79 r
  library setup time                                      0.02      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -7.41
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U577/Y (AOI22X1MTR)          0.14       6.72 r
  khu_sensor_top/sensor_core/U576/Y (OAI211X1MTR)         0.13       6.85 f
  khu_sensor_top/sensor_core/U575/Y (AOI211X1MTR)         0.13       6.97 r
  khu_sensor_top/sensor_core/U574/Y (OAI211X1MTR)         0.12       7.09 f
  khu_sensor_top/sensor_core/U45/Y (AO2B2X1MTR)           0.24       7.33 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/D (DFFRQX1MTR)
                                                          0.00       7.33 f
  data arrival time                                                  7.33

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[0]/CK (DFFRQX1MTR)
                                                          0.00      10.79 r
  library setup time                                      0.01      10.80
  data required time                                                10.80
  --------------------------------------------------------------------------
  data required time                                                10.80
  data arrival time                                                 -7.33
  --------------------------------------------------------------------------
  slack (MET)                                                        3.46


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U586/Y (NOR2X1MTR)           0.11       6.68 r
  khu_sensor_top/sensor_core/U585/Y (INVX1MTR)            0.07       6.76 f
  khu_sensor_top/sensor_core/U564/Y (AOI211X1MTR)         0.13       6.89 r
  khu_sensor_top/sensor_core/U561/Y (NAND4X1MTR)          0.13       7.02 f
  khu_sensor_top/sensor_core/U44/Y (AO2B2X1MTR)           0.26       7.27 f
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/D (DFFRQX1MTR)
                                                          0.00       7.27 f
  data arrival time                                                  7.27

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[1]/CK (DFFRQX1MTR)
                                                          0.00      10.79 r
  library setup time                                      0.01      10.80
  data required time                                                10.80
  --------------------------------------------------------------------------
  data required time                                                10.80
  data arrival time                                                 -7.27
  --------------------------------------------------------------------------
  slack (MET)                                                        3.53


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U586/Y (NOR2X1MTR)           0.11       6.68 r
  khu_sensor_top/sensor_core/U266/Y (AOI31X1MTR)          0.12       6.80 f
  khu_sensor_top/sensor_core/U265/Y (INVX1MTR)            0.06       6.86 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_7)
                                                          0.00       6.86 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00       6.86 r
  data arrival time                                                  6.86

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_0_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00      10.79 r
  clock gating setup time                                -0.27      10.52
  data required time                                                10.52
  --------------------------------------------------------------------------
  data required time                                                10.52
  data arrival time                                                 -6.86
  --------------------------------------------------------------------------
  slack (MET)                                                        3.66


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U586/Y (NOR2X1MTR)           0.11       6.68 r
  khu_sensor_top/sensor_core/U179/Y (AOI31X1MTR)          0.12       6.80 f
  khu_sensor_top/sensor_core/U178/Y (INVX1MTR)            0.06       6.86 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_16)
                                                          0.00       6.86 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00       6.86 r
  data arrival time                                                  6.86

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/clk_gate_r_mpr_touch_status_1_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00      10.79 r
  clock gating setup time                                -0.27      10.52
  data required time                                                10.52
  --------------------------------------------------------------------------
  data required time                                                10.52
  data arrival time                                                 -6.86
  --------------------------------------------------------------------------
  slack (MET)                                                        3.66


  Startpoint: khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/mpr121_controller/o_MPR121_BUSY (mpr121_controller)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_MPR121_BUSY (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U586/Y (NOR2X1MTR)           0.11       6.68 r
  khu_sensor_top/sensor_core/U585/Y (INVX1MTR)            0.07       6.76 f
  khu_sensor_top/sensor_core/U283/Y (OAI21BX1MTR)         0.08       6.84 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_5)
                                                          0.00       6.84 r
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/E (TLATNTSCAX2MTR)
                                                          0.00       6.84 r
  data arrival time                                                  6.84

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/clk_gate_r_mpr_read_reg_done_reg/latch/CK (TLATNTSCAX2MTR)
                                                          0.00      10.79 r
  clock gating setup time                                -0.29      10.51
  data required time                                                10.51
  --------------------------------------------------------------------------
  data required time                                                10.51
  data arrival time                                                 -6.84
  --------------------------------------------------------------------------
  slack (MET)                                                        3.67


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_ads_pstate_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (DFFRQX1MTR)
                                                          0.43       6.58 f
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00       6.58 f
  khu_sensor_top/sensor_core/U61/Y (INVX1MTR)             0.05       6.63 r
  khu_sensor_top/sensor_core/U60/Y (OAI32X1MTR)           0.08       6.71 f
  khu_sensor_top/sensor_core/U58/Y (AOI22X1MTR)           0.09       6.80 r
  khu_sensor_top/sensor_core/U57/Y (NAND2X1MTR)           0.07       6.87 f
  khu_sensor_top/sensor_core/U54/Y (AO2B2X1MTR)           0.23       7.09 f
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/D (DFFSQX1MTR)
                                                          0.00       7.09 f
  data arrival time                                                  7.09

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/r_ads_pstate_reg[0]/CK (DFFSQX1MTR)
                                                          0.00      10.79 r
  library setup time                                      0.02      10.82
  data required time                                                10.82
  --------------------------------------------------------------------------
  data required time                                                10.82
  data arrival time                                                 -7.09
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/CK (DFFQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack_reg_reg/Q (DFFQX1MTR)
                                                          0.39       6.54 f
  khu_sensor_top/mpr121_controller/i2c_master/missed_ack (i2c_master)
                                                          0.00       6.54 f
  khu_sensor_top/mpr121_controller/o_MPR121_FAIL (mpr121_controller)
                                                          0.00       6.54 f
  khu_sensor_top/sensor_core/i_MPR121_FAIL (sensor_core)
                                                          0.00       6.54 f
  khu_sensor_top/sensor_core/U132/Y (AOI21X1MTR)          0.09       6.64 r
  khu_sensor_top/sensor_core/U130/Y (OAI211X1MTR)         0.14       6.77 f
  khu_sensor_top/sensor_core/U41/Y (AO2B2X1MTR)           0.18       6.95 r
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]/D (DFFRQX1MTR)
                                                          0.00       6.95 r
  data arrival time                                                  6.95

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/r_mpr_pstate_reg[5]/CK (DFFRQX1MTR)
                                                          0.00      10.79 r
  library setup time                                     -0.11      10.69
  data required time                                                10.69
  --------------------------------------------------------------------------
  data required time                                                10.69
  data arrival time                                                 -6.95
  --------------------------------------------------------------------------
  slack (MET)                                                        3.74


  Startpoint: khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch
            (gating element for clock clk_half)
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   5.40       5.40
  clock network delay (ideal)                             0.75       6.15
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/CK (DFFRQX1MTR)
                                                          0.00       6.15 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID_reg/Q (DFFRQX1MTR)
                                                          0.38       6.53 r
  khu_sensor_top/ads1292_filter/o_ADS1292_FILTERED_DATA_VALID (ads1292_filter)
                                                          0.00       6.53 r
  khu_sensor_top/sensor_core/i_ADS1292_FILTERED_DATA_VALID (sensor_core)
                                                          0.00       6.53 r
  khu_sensor_top/sensor_core/U309/Y (NOR3BX1MTR)          0.14       6.67 r
  khu_sensor_top/sensor_core/U5/Y (CLKOR2X1MTR)           0.10       6.77 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/EN (SNPS_CLOCK_GATE_HIGH_sensor_core_1)
                                                          0.00       6.77 r
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/E (TLATNTSCAX2MTR)
                                                          0.00       6.77 r
  data arrival time                                                  6.77

  clock clk_half (rise edge)                             10.80      10.80
  clock network delay (ideal)                             0.75      11.55
  clock uncertainty                                      -0.76      10.79
  khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/latch/CK (TLATNTSCAX2MTR)
                                                          0.00      10.79 r
  clock gating setup time                                -0.27      10.53
  data required time                                                10.53
  --------------------------------------------------------------------------
  data required time                                                10.53
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                        3.76


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[2]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[7]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[6]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[5]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[4]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[3]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[1]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[0]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_DATA_OUT_reg_0/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_2)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_DATA_OUT_reg[8]/CK (DFFQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK
              (internal path startpoint)
  Endpoint: khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK
            (internal path endpoint)
  Path Group: default
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  input external delay                                    0.00       0.00 r
  khu_sensor_top/ads1292_controller/clk_gate_o_ADS1292_BUSY_reg/ENCLK (SNPS_CLOCK_GATE_HIGH_ads1292_controller_8)
                                                          0.00       0.00 r
  khu_sensor_top/ads1292_controller/o_ADS1292_BUSY_reg/CK (DFFRQX1MTR)
                                                          0.00       0.00 r
  data arrival time                                                  0.00

  max_delay                                               0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
