#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Apr 29 12:54:46 2024
# Process ID: 10268
# Current directory: C:/Users/246899/Downloads/parking_sys/parking_sys.runs/synth_1
# Command line: vivado.exe -log TopLevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file: C:/Users/246899/Downloads/parking_sys/parking_sys.runs/synth_1/TopLevel.vds
# Journal file: C:/Users/246899/Downloads/parking_sys/parking_sys.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4948
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/TopLevel.vhd:23]
INFO: [Synth 8-3491] module 'clk_gen' declared at 'C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/ClockConverter.vhd:5' bound to instance 'clock_instance' of component 'clk_gen' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/TopLevel.vhd:68]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/ClockConverter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (1#1) [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/ClockConverter.vhd:12]
	Parameter N_PERIODS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Trigger' declared at 'C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Trigger.vhd:6' bound to instance 'trigger_instance' of component 'Trigger' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/TopLevel.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Trigger' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Trigger.vhd:18]
	Parameter N_PERIODS bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'en_in' is read in the process but is not in the sensitivity list [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Trigger.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Trigger' (2#1) [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Trigger.vhd:18]
INFO: [Synth 8-3491] module 'DistanceCalculation' declared at 'C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/DistanceCalculation.vhd:5' bound to instance 'distance_instance' of component 'DistanceCalculation' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/TopLevel.vhd:84]
INFO: [Synth 8-638] synthesizing module 'DistanceCalculation' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/DistanceCalculation.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DistanceCalculation' (3#1) [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/DistanceCalculation.vhd:15]
INFO: [Synth 8-3491] module 'Driver' declared at 'C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Driver.vhd:4' bound to instance 'driver_instance' of component 'Driver' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/TopLevel.vhd:91]
INFO: [Synth 8-638] synthesizing module 'Driver' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Driver.vhd:13]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Driver.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'Driver' (4#1) [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Driver.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (5#1) [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/TopLevel.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1000.418 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/constrs_1/new/nexys_a7_50t.xdc]
Finished Parsing XDC File [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/constrs_1/new/nexys_a7_50t.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/constrs_1/new/nexys_a7_50t.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [C:/Users/246899/Downloads/parking_sys/parking_sys.srcs/sources_1/new/Driver.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   31 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	               5x32  Multipliers := 1     
	              10x32  Multipliers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	  10 Input    9 Bit        Muxes := 1     
	  11 Input    7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.418 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    31|
|3     |LUT1   |     6|
|4     |LUT2   |    82|
|5     |LUT3   |    14|
|6     |LUT4   |    15|
|7     |LUT5   |     8|
|8     |LUT6   |    11|
|9     |FDRE   |    89|
|10    |FDSE   |     7|
|11    |LD     |     8|
|12    |IBUF   |     3|
|13    |OBUF   |    26|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1004.492 ; gain = 4.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1004.492 ; gain = 4.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1015.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE (inverted pins: G): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1020.418 ; gain = 20.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/246899/Downloads/parking_sys/parking_sys.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 12:55:17 2024...
