	component pcie_gen2_fPLL is
		port (
			pll_refclk0   : in  std_logic := 'X'; -- clk
			tx_serial_clk : out std_logic;        -- clk
			pll_locked    : out std_logic;        -- pll_locked
			pll_pcie_clk  : out std_logic;        -- pll_pcie_clk
			pll_cal_busy  : out std_logic         -- pll_cal_busy
		);
	end component pcie_gen2_fPLL;

	u0 : component pcie_gen2_fPLL
		port map (
			pll_refclk0   => CONNECTED_TO_pll_refclk0,   --   pll_refclk0.clk
			tx_serial_clk => CONNECTED_TO_tx_serial_clk, -- tx_serial_clk.clk
			pll_locked    => CONNECTED_TO_pll_locked,    --    pll_locked.pll_locked
			pll_pcie_clk  => CONNECTED_TO_pll_pcie_clk,  --  pll_pcie_clk.pll_pcie_clk
			pll_cal_busy  => CONNECTED_TO_pll_cal_busy   --  pll_cal_busy.pll_cal_busy
		);

