{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591178351026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591178351038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 18:59:10 2020 " "Processing started: Wed Jun 03 18:59:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591178351038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178351038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off fp_adder -c fp_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178351038 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591178351965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591178351965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file fp_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_adder " "Found entity 1: fp_adder" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178367048 ""} { "Info" "ISGN_ENTITY_NAME" "2 comp_exp " "Found entity 2: comp_exp" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178367048 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_mant " "Found entity 3: shift_mant" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178367048 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_mant " "Found entity 4: add_mant" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178367048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178367048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fp_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fp_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fp_adder " "Found entity 1: tb_fp_adder" {  } { { "tb_fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/tb_fp_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591178367051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178367051 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fp_adder " "Elaborating entity \"fp_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591178367089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_exp comp_exp:dut_exp " "Elaborating entity \"comp_exp\" for hierarchy \"comp_exp:dut_exp\"" {  } { { "fp_adder.sv" "dut_exp" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591178367092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_mant shift_mant:dut_shift " "Elaborating entity \"shift_mant\" for hierarchy \"shift_mant:dut_shift\"" {  } { { "fp_adder.sv" "dut_shift" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591178367093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_mant add_mant:dut_add " "Elaborating entity \"add_mant\" for hierarchy \"add_mant:dut_add\"" {  } { { "fp_adder.sv" "dut_add" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591178367094 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fp_adder.sv(82) " "Verilog HDL assignment warning at fp_adder.sv(82): truncated value with size 32 to match size of target (8)" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591178367095 "|fp_adder|add_mant:dut_add"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sum\[31\] GND " "Pin \"sum\[31\]\" is stuck at GND" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591178367815 "|fp_adder|sum[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591178367815 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591178367906 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591178368459 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591178368459 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[31\] " "No output dependent on input pin \"a\[31\]\"" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591178368539 "|fp_adder|a[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[31\] " "No output dependent on input pin \"b\[31\]\"" {  } { { "fp_adder.sv" "" { Text "C:/Users/ansal/OneDrive/Desktop/Source code/Quartus/fp_adder/fp_adder.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591178368539 "|fp_adder|b[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591178368539 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "323 " "Implemented 323 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591178368541 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591178368541 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591178368541 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591178368541 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591178368560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 03 18:59:28 2020 " "Processing ended: Wed Jun 03 18:59:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591178368560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591178368560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591178368560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591178368560 ""}
