library verilog;
use verilog.vl_types.all;
entity RegFile is
    port(
        CLK_I           : in     vl_logic;
        RS1_I           : in     vl_logic_vector(4 downto 0);
        RS2_I           : in     vl_logic_vector(4 downto 0);
        RD_I            : in     vl_logic_vector(4 downto 0);
        RegWr_I         : in     vl_logic;
        WData_I         : in     vl_logic_vector(31 downto 0);
        RS1_O           : out    vl_logic_vector(31 downto 0);
        RS2_O           : out    vl_logic_vector(31 downto 0)
    );
end RegFile;
