INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.srcs/sources_1/ip/bram_fifo_1/sim/bram_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FIFO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.srcs/sources_1/new/input_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity input_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.srcs/sources_1/new/FIFO_write_clk_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity write_clk_generator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.srcs/sources_1/new/logic_analyser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Keon/Dropbox/Senior_Design_3/Senior_Design_Built_In_FIFO/Senior_Design_Built_In_FIFO.srcs/sim_1/new/logic_analyser_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_analyser_tb
