INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Nov 27 23:12:08 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : getTanh
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.110ns  (required time - arrival time)
  Source:                 c_LSQ_A/loadQ/head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/storeQ/dataQ_0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 1.883ns (21.382%)  route 6.923ns (78.618%))
  Logic Levels:           16  (CARRY4=4 LUT2=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.377ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4393, unset)         1.377     1.377    c_LSQ_A/loadQ/clk
    SLICE_X56Y184        FDRE                                         r  c_LSQ_A/loadQ/head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y184        FDRE (Prop_fdre_C_Q)         0.246     1.623 f  c_LSQ_A/loadQ/head_reg[0]/Q
                         net (fo=118, routed)         0.873     2.496    c_LSQ_A/loadQ/head_reg[3]_0[0]
    SLICE_X56Y187        LUT4 (Prop_lut4_I2_O)        0.153     2.649 f  c_LSQ_A/loadQ/loadCompleted_1_i_2/O
                         net (fo=13, routed)          0.550     3.199    c_LSQ_A/loadQ/loadCompleted_1_i_2_n_0
    SLICE_X54Y186        LUT5 (Prop_lut5_I2_O)        0.053     3.252 r  c_LSQ_A/loadQ/reg_value_i_3__5/O
                         net (fo=4, routed)           0.449     3.701    c_LSQ_A/loadQ/reg_value_i_3__5_n_0
    SLICE_X57Y185        LUT6 (Prop_lut6_I0_O)        0.053     3.754 r  c_LSQ_A/loadQ/data_reg[31]_i_7/O
                         net (fo=64, routed)          0.627     4.381    c_LSQ_A/loadQ/data_reg[31]_i_7_n_0
    SLICE_X55Y181        MUXF7 (Prop_muxf7_S_O)       0.174     4.555 r  c_LSQ_A/loadQ/data_reg_reg[5]_i_2/O
                         net (fo=1, routed)           0.512     5.067    c_LSQ_A/loadQ/data_reg_reg[5]_i_2_n_0
    SLICE_X55Y178        LUT6 (Prop_lut6_I1_O)        0.153     5.220 f  c_LSQ_A/loadQ/data_reg[5]_i_1__8/O
                         net (fo=6, routed)           0.518     5.738    c_LSQ_A/loadQ/dataKnown_7_reg_6
    SLICE_X56Y177        LUT2 (Prop_lut2_I0_O)        0.053     5.791 r  c_LSQ_A/loadQ/dataOutArray[0]0_carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.791    icmp_8/dataOutArray[0]0_carry__0_2[1]
    SLICE_X56Y177        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.115 r  icmp_8/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.115    icmp_8/dataOutArray[0]0_carry_n_0
    SLICE_X56Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.173 r  icmp_8/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.173    icmp_8/dataOutArray[0]0_carry__0_n_0
    SLICE_X56Y179        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.231 r  icmp_8/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.231    icmp_8/dataOutArray[0]0_carry__1_n_0
    SLICE_X56Y180        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     6.363 f  icmp_8/dataOutArray[0]0_carry__2/CO[2]
                         net (fo=30, routed)          0.403     6.766    phiC_7/tehb1/CO[0]
    SLICE_X60Y179        LUT6 (Prop_lut6_I1_O)        0.161     6.927 f  phiC_7/tehb1/full_reg_i_2__8/O
                         net (fo=32, routed)          0.623     7.550    Buffer_12/fifo/full_reg_i_4__3_0
    SLICE_X63Y176        LUT6 (Prop_lut6_I2_O)        0.053     7.603 f  Buffer_12/fifo/full_reg_i_7/O
                         net (fo=2, routed)           0.351     7.954    phi_16/tehb1/cnt_reg[0]_3
    SLICE_X63Y175        LUT6 (Prop_lut6_I5_O)        0.053     8.007 f  phi_16/tehb1/full_reg_i_4__3/O
                         net (fo=9, routed)           0.497     8.504    fork_3/generateBlocks[0].regblock/dataKnown_15_i_3
    SLICE_X66Y176        LUT2 (Prop_lut2_I1_O)        0.053     8.557 r  fork_3/generateBlocks[0].regblock/dataKnown_15_i_7/O
                         net (fo=1, routed)           0.254     8.812    c_LSQ_A/STORE_DATA_PORT_LSQ_A/cnt_reg[0]_0
    SLICE_X68Y176        LUT6 (Prop_lut6_I0_O)        0.053     8.865 r  c_LSQ_A/STORE_DATA_PORT_LSQ_A/dataKnown_15_i_3/O
                         net (fo=33, routed)          0.538     9.402    c_LSQ_A/storeQ/storeQ_io_storeDataEnable_0
    SLICE_X70Y174        LUT5 (Prop_lut5_I1_O)        0.053     9.455 r  c_LSQ_A/storeQ/dataQ_0[31]_i_1/O
                         net (fo=32, routed)          0.728    10.183    c_LSQ_A/storeQ/dataQ_0
    SLICE_X67Y166        FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4393, unset)         1.264     5.264    c_LSQ_A/storeQ/clk
    SLICE_X67Y166        FDRE                                         r  c_LSQ_A/storeQ/dataQ_0_reg[15]/C
                         clock pessimism              0.089     5.353    
                         clock uncertainty           -0.035     5.318    
    SLICE_X67Y166        FDRE (Setup_fdre_C_CE)      -0.244     5.074    c_LSQ_A/storeQ/dataQ_0_reg[15]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                 -5.110    




