Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o Z:/ECE 368/Poject_Lab01/Instruction_Memory1/Inst_Mem_ts_isim_beh.exe -prj Z:/ECE 368/Poject_Lab01/Instruction_Memory1/Inst_Mem_ts_beh.prj work.Inst_Mem_ts 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "Z:/ECE 368/Poject_Lab01/Instruction_Memory1/../Intruction_Memory/ProgramCounter.vhd" into library work
Parsing VHDL file "Z:/ECE 368/Poject_Lab01/Instruction_Memory1/../Intruction_Memory/Instruction_Memory.vhd" into library work
Parsing VHDL file "Z:/ECE 368/Poject_Lab01/Instruction_Memory1/../Intruction_Memory/Instruction_Memory_TL.vhd" into library work
Parsing VHDL file "Z:/ECE 368/Poject_Lab01/Instruction_Memory1/Inst_Mem_ts.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity programCounter [\programCounter(5)\]
Compiling package textio
Compiling package std_logic_textio
Compiling architecture output_stage_behavioral of entity BLK_MEM_GEN_V7_3_output_stage [\BLK_MEM_GEN_V7_3_output_stage("...]
Compiling architecture softecc_output_reg_stage_behavioral of entity BLK_MEM_GEN_V7_3_softecc_output_reg_stage [\BLK_MEM_GEN_V7_3_softecc_output...]
Compiling architecture mem_module_behavioral of entity BLK_MEM_GEN_V7_3_mem_module [\BLK_MEM_GEN_V7_3_mem_module("bl...]
Compiling architecture behavioral of entity BLK_MEM_GEN_V7_3 [\BLK_MEM_GEN_V7_3("blk_mem_gen_v...]
Compiling architecture instruction_memory_a of entity Instruction_Memory [instruction_memory_default]
Compiling architecture structural of entity Instruction_Memory_TL [instruction_memory_tl_default]
Compiling architecture behavior of entity inst_mem_ts
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 21 VHDL Units
Built simulation executable Z:/ECE 368/Poject_Lab01/Instruction_Memory1/Inst_Mem_ts_isim_beh.exe
Fuse Memory Usage: 38696 KB
Fuse CPU Usage: 592 ms
