<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="voltage_sample.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ad7076.tfi"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ad7076_load.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ad7076_load.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ad7076_load.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ad7076_load.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ad7076_load.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ad7076_load.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ad7076_load.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ad7076_load.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ad7076_load_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ad7076_load_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad7076_load_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ad7606.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="bcd.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_function.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="main_function.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="main_function.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="main_function.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="main_function.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="main_function.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_function.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="main_function.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="main_function.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="main_function.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="main_function.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="main_function.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="main_function.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="main_function.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="main_function.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="main_function.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="main_function.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="main_function.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="main_function.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="main_function.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="main_function.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="main_function.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="main_function.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_function_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="main_function_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_function_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="main_function_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="main_function_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="main_function_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_function_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_function_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="main_function_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="main_function_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_function_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="main_function_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="main_function_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="main_function_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="main_function_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="uart_drive.tfi"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="uart_drive_test.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="voltage_cal.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1594278379" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1594278379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594278379" xil_pn:in_ck="-5573331657058018983" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1594278379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mainfunction_test.v"/>
      <outfile xil_pn:name="src/ad7606.v"/>
      <outfile xil_pn:name="src/bcd.v"/>
      <outfile xil_pn:name="src/main_function.v"/>
      <outfile xil_pn:name="src/uart_drive.v"/>
      <outfile xil_pn:name="src/uart_tx.v"/>
      <outfile xil_pn:name="uart_drive_test.v"/>
      <outfile xil_pn:name="voltage_cal.v"/>
    </transform>
    <transform xil_pn:end_ts="1594278379" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8678779088312493141" xil_pn:start_ts="1594278379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594278379" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7021294902674041193" xil_pn:start_ts="1594278379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594278379" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2535646260072592231" xil_pn:start_ts="1594278379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1594278379" xil_pn:in_ck="-5573331657058018983" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1594278379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mainfunction_test.v"/>
      <outfile xil_pn:name="src/ad7606.v"/>
      <outfile xil_pn:name="src/bcd.v"/>
      <outfile xil_pn:name="src/main_function.v"/>
      <outfile xil_pn:name="src/uart_drive.v"/>
      <outfile xil_pn:name="src/uart_tx.v"/>
      <outfile xil_pn:name="uart_drive_test.v"/>
      <outfile xil_pn:name="voltage_cal.v"/>
    </transform>
    <transform xil_pn:end_ts="1594278380" xil_pn:in_ck="-5573331657058018983" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="5638028357711377890" xil_pn:start_ts="1594278379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="uart_drive_test.fdo"/>
    </transform>
    <transform xil_pn:end_ts="1591080520" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1591080520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591080520" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5951279477501259393" xil_pn:start_ts="1591080520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591080520" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2535646260072592231" xil_pn:start_ts="1591080520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591080520" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1591080520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591080520" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6764353726840276161" xil_pn:start_ts="1591080520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591080520" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1591080520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591080520" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9137744104205433487" xil_pn:start_ts="1591080520">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591236613" xil_pn:in_ck="3109761041120786867" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5033023511977424790" xil_pn:start_ts="1591236602">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="main_function.lso"/>
      <outfile xil_pn:name="main_function.ngc"/>
      <outfile xil_pn:name="main_function.ngr"/>
      <outfile xil_pn:name="main_function.prj"/>
      <outfile xil_pn:name="main_function.stx"/>
      <outfile xil_pn:name="main_function.syr"/>
      <outfile xil_pn:name="main_function.xst"/>
      <outfile xil_pn:name="main_function_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1591175812" xil_pn:in_ck="5848341612631455199" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5962530302662796820" xil_pn:start_ts="1591175812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591236619" xil_pn:in_ck="7294926590356903053" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-572735855651273176" xil_pn:start_ts="1591236613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="main_function.bld"/>
      <outfile xil_pn:name="main_function.ngd"/>
      <outfile xil_pn:name="main_function_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1591236628" xil_pn:in_ck="3102345885748520784" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1591236619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="main_function.pcf"/>
      <outfile xil_pn:name="main_function_map.map"/>
      <outfile xil_pn:name="main_function_map.mrp"/>
      <outfile xil_pn:name="main_function_map.ncd"/>
      <outfile xil_pn:name="main_function_map.ngm"/>
      <outfile xil_pn:name="main_function_map.xrpt"/>
      <outfile xil_pn:name="main_function_summary.xml"/>
      <outfile xil_pn:name="main_function_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1591236641" xil_pn:in_ck="-8632344891825634519" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1591236628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="main_function.ncd"/>
      <outfile xil_pn:name="main_function.pad"/>
      <outfile xil_pn:name="main_function.par"/>
      <outfile xil_pn:name="main_function.ptwx"/>
      <outfile xil_pn:name="main_function.unroutes"/>
      <outfile xil_pn:name="main_function.xpi"/>
      <outfile xil_pn:name="main_function_pad.csv"/>
      <outfile xil_pn:name="main_function_pad.txt"/>
      <outfile xil_pn:name="main_function_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1591236649" xil_pn:in_ck="-1047968898028691795" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1591236641">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="main_function.bgn"/>
      <outfile xil_pn:name="main_function.bit"/>
      <outfile xil_pn:name="main_function.drc"/>
      <outfile xil_pn:name="main_function.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1591786562" xil_pn:in_ck="-1047968898028704649" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1591786562">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1591182060" xil_pn:in_ck="-1047968898028704649" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="-572735855651273176" xil_pn:start_ts="1591182060">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1591236641" xil_pn:in_ck="7515031384043466188" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1591236636">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="main_function.twr"/>
      <outfile xil_pn:name="main_function.twx"/>
    </transform>
  </transforms>

</generated_project>
