$date
	Sat Dec  9 21:45:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mips_txt $end
$var wire 32 ! i_inst_rdata [31:0] $end
$var wire 32 " m_data_rdata [31:0] $end
$var wire 32 # w_inst_addr [31:0] $end
$var wire 1 $ w_grf_we $end
$var wire 32 % w_grf_wdata [31:0] $end
$var wire 5 & w_grf_addr [4:0] $end
$var wire 32 ' m_inst_addr [31:0] $end
$var wire 32 ( m_data_wdata [31:0] $end
$var wire 4 ) m_data_byteen [3:0] $end
$var wire 32 * m_data_addr [31:0] $end
$var wire 32 + i_inst_addr [31:0] $end
$var reg 1 , clk $end
$var reg 32 - fixed_addr [31:0] $end
$var reg 32 . fixed_wdata [31:0] $end
$var reg 1 / reset $end
$var integer 32 0 i [31:0] $end
$scope module uut $end
$var wire 32 1 IN_F [31:0] $end
$var wire 1 , clk $end
$var wire 1 2 enEX $end
$var wire 1 3 enMEM $end
$var wire 1 4 enWB $end
$var wire 32 5 i_inst_addr [31:0] $end
$var wire 32 6 i_inst_rdata [31:0] $end
$var wire 32 7 m_data_addr [31:0] $end
$var wire 4 8 m_data_byteen [3:0] $end
$var wire 32 9 m_data_rdata [31:0] $end
$var wire 32 : m_data_wdata [31:0] $end
$var wire 32 ; m_inst_addr [31:0] $end
$var wire 1 / reset $end
$var wire 1 < tmp_01 $end
$var wire 1 = tmp_02 $end
$var wire 5 > w_grf_addr [4:0] $end
$var wire 32 ? w_grf_wdata [31:0] $end
$var wire 1 $ w_grf_we $end
$var wire 32 @ w_inst_addr [31:0] $end
$var wire 32 A tmp_03 [31:0] $end
$var wire 1 B stallPC $end
$var wire 1 C stallID $end
$var wire 1 D isSuc_CMP $end
$var wire 1 E isRead_Rt_W $end
$var wire 1 F isRead_Rt_M $end
$var wire 1 G isRead_Rt_E $end
$var wire 1 H isRead_Rt_D $end
$var wire 1 I isRead_Rs_W $end
$var wire 1 J isRead_Rs_M $end
$var wire 1 K isRead_Rs_E $end
$var wire 1 L isRead_Rs_D $end
$var wire 1 M isMDFT_D $end
$var wire 26 N ins_index_W [25:0] $end
$var wire 26 O ins_index_M [25:0] $end
$var wire 26 P ins_index_E [25:0] $end
$var wire 26 Q ins_index_D [25:0] $end
$var wire 16 R imm_W [15:0] $end
$var wire 16 S imm_M [15:0] $end
$var wire 32 T imm_E_final [31:0] $end
$var wire 16 U imm_E [15:0] $end
$var wire 16 V imm_D [15:0] $end
$var wire 1 W flushEX $end
$var wire 2 X Tuse_Rt_W [1:0] $end
$var wire 2 Y Tuse_Rt_M [1:0] $end
$var wire 2 Z Tuse_Rt_E [1:0] $end
$var wire 2 [ Tuse_Rt_D [1:0] $end
$var wire 2 \ Tuse_Rs_W [1:0] $end
$var wire 2 ] Tuse_Rs_M [1:0] $end
$var wire 2 ^ Tuse_Rs_E [1:0] $end
$var wire 2 _ Tuse_Rs_D [1:0] $end
$var wire 2 ` Tnew_W [1:0] $end
$var wire 2 a Tnew_M [1:0] $end
$var wire 2 b Tnew_E [1:0] $end
$var wire 2 c Tnew_D [1:0] $end
$var wire 5 d Rt_W [4:0] $end
$var wire 5 e Rt_M [4:0] $end
$var wire 5 f Rt_E [4:0] $end
$var wire 5 g Rt_D [4:0] $end
$var wire 5 h Rs_W [4:0] $end
$var wire 5 i Rs_M [4:0] $end
$var wire 5 j Rs_E [4:0] $end
$var wire 5 k Rs_D [4:0] $end
$var wire 5 l Rd_W [4:0] $end
$var wire 5 m Rd_M [4:0] $end
$var wire 5 n Rd_E [4:0] $end
$var wire 5 o Rd_D [4:0] $end
$var wire 32 p RD2_W [31:0] $end
$var wire 32 q RD2_M_final [31:0] $end
$var wire 32 r RD2_M [31:0] $end
$var wire 32 s RD2_E_final [31:0] $end
$var wire 32 t RD2_E [31:0] $end
$var wire 32 u RD2_D_final [31:0] $end
$var wire 32 v RD2_D [31:0] $end
$var wire 32 w RD1_W [31:0] $end
$var wire 32 x RD1_M_final [31:0] $end
$var wire 32 y RD1_M [31:0] $end
$var wire 32 z RD1_E_final [31:0] $end
$var wire 32 { RD1_E [31:0] $end
$var wire 32 | RD1_D_final [31:0] $end
$var wire 32 } RD1_D [31:0] $end
$var wire 32 ~ PC_W [31:0] $end
$var wire 32 !" PC_M [31:0] $end
$var wire 32 "" PC_F [31:0] $end
$var wire 32 #" PC_E [31:0] $end
$var wire 32 $" PC_D [31:0] $end
$var wire 1 %" OutSelect_M $end
$var wire 2 &" OutSelect_E [1:0] $end
$var wire 1 '" OutSelect_D $end
$var wire 1 (" NPC_isJr_01 $end
$var wire 1 )" NPC_isJ_02 $end
$var wire 1 *" NPC_isBranch_03 $end
$var wire 32 +" NPC [31:0] $end
$var wire 1 ," MDU_Start_01 $end
$var wire 3 -" MDU_Op_02 [2:0] $end
$var wire 1 ." MDU_LO_Write_04 $end
$var wire 1 /" MDU_HI_Write_03 $end
$var wire 32 0" LO [31:0] $end
$var wire 32 1" IN_W [31:0] $end
$var wire 32 2" IN_M [31:0] $end
$var wire 32 3" IN_E [31:0] $end
$var wire 32 4" IN_D [31:0] $end
$var wire 32 5" HI [31:0] $end
$var wire 1 6" E_Busy $end
$var wire 32 7" Data_W [31:0] $end
$var wire 32 8" Data_M_final [31:0] $end
$var wire 32 9" Data_M [31:0] $end
$var wire 32 :" Data_E_final [31:0] $end
$var wire 32 ;" Data_E [31:0] $end
$var wire 32 <" Data_D_final [31:0] $end
$var wire 2 =" DM_Width_02 [1:0] $end
$var wire 1 >" DM_WE_01 $end
$var wire 32 ?" DM_WD [31:0] $end
$var wire 32 @" DM_RD [31:0] $end
$var wire 4 A" DM_Byteen [3:0] $end
$var wire 32 B" DM_A [31:0] $end
$var wire 1 C" CMP_Select $end
$var wire 1 D" ALU_immExt_02 $end
$var wire 4 E" ALU_Op_03 [3:0] $end
$var wire 32 F" ALU_C [31:0] $end
$var wire 1 G" ALU_B_01 $end
$var wire 5 H" A3_W [4:0] $end
$var wire 5 I" A3_M [4:0] $end
$var wire 5 J" A3_E [4:0] $end
$var wire 5 K" A3_D [4:0] $end
$scope module EX $end
$var wire 32 L" ALU [31:0] $end
$var wire 32 M" Data [31:0] $end
$var wire 1 , clk $end
$var wire 1 2 en $end
$var wire 1 < reset $end
$var wire 2 N" Tuse_Rt [1:0] $end
$var wire 2 O" Tuse_Rs [1:0] $end
$var wire 2 P" Tnew [1:0] $end
$var wire 32 Q" RD2 [31:0] $end
$var wire 32 R" RD1 [31:0] $end
$var wire 32 S" PC [31:0] $end
$var wire 32 T" INS [31:0] $end
$var wire 5 U" A3 [4:0] $end
$var reg 5 V" A3_n [4:0] $end
$var reg 32 W" ALU_n [31:0] $end
$var reg 32 X" Data_n [31:0] $end
$var reg 32 Y" INS_n [31:0] $end
$var reg 32 Z" PC_n [31:0] $end
$var reg 32 [" RD1_n [31:0] $end
$var reg 32 \" RD2_n [31:0] $end
$var reg 2 ]" Tnew_n [1:0] $end
$var reg 2 ^" Tuse_Rs_n [1:0] $end
$var reg 2 _" Tuse_Rt_n [1:0] $end
$upscope $end
$scope module ID $end
$var wire 5 `" A3 [4:0] $end
$var wire 32 a" ALU [31:0] $end
$var wire 32 b" Data [31:0] $end
$var wire 32 c" INS [31:0] $end
$var wire 32 d" RD1 [31:0] $end
$var wire 32 e" RD2 [31:0] $end
$var wire 2 f" Tnew [1:0] $end
$var wire 2 g" Tuse_Rs [1:0] $end
$var wire 2 h" Tuse_Rt [1:0] $end
$var wire 1 , clk $end
$var wire 1 i" en $end
$var wire 1 / reset $end
$var wire 32 j" PC [31:0] $end
$var reg 5 k" A3_n [4:0] $end
$var reg 32 l" ALU_n [31:0] $end
$var reg 32 m" Data_n [31:0] $end
$var reg 32 n" INS_n [31:0] $end
$var reg 32 o" PC_n [31:0] $end
$var reg 32 p" RD1_n [31:0] $end
$var reg 32 q" RD2_n [31:0] $end
$var reg 2 r" Tnew_n [1:0] $end
$var reg 2 s" Tuse_Rs_n [1:0] $end
$var reg 2 t" Tuse_Rt_n [1:0] $end
$upscope $end
$scope module MEM $end
$var wire 5 u" A3 [4:0] $end
$var wire 32 v" Data [31:0] $end
$var wire 32 w" INS [31:0] $end
$var wire 32 x" PC [31:0] $end
$var wire 2 y" Tnew [1:0] $end
$var wire 2 z" Tuse_Rs [1:0] $end
$var wire 2 {" Tuse_Rt [1:0] $end
$var wire 1 , clk $end
$var wire 1 3 en $end
$var wire 1 / reset $end
$var wire 32 |" RD2 [31:0] $end
$var wire 32 }" RD1 [31:0] $end
$var wire 32 ~" ALU [31:0] $end
$var reg 5 !# A3_n [4:0] $end
$var reg 32 "# ALU_n [31:0] $end
$var reg 32 ## Data_n [31:0] $end
$var reg 32 $# INS_n [31:0] $end
$var reg 32 %# PC_n [31:0] $end
$var reg 32 &# RD1_n [31:0] $end
$var reg 32 '# RD2_n [31:0] $end
$var reg 2 (# Tnew_n [1:0] $end
$var reg 2 )# Tuse_Rs_n [1:0] $end
$var reg 2 *# Tuse_Rt_n [1:0] $end
$upscope $end
$scope module WB $end
$var wire 5 +# A3 [4:0] $end
$var wire 32 ,# ALU [31:0] $end
$var wire 32 -# Data [31:0] $end
$var wire 32 .# INS [31:0] $end
$var wire 32 /# PC [31:0] $end
$var wire 2 0# Tnew [1:0] $end
$var wire 2 1# Tuse_Rs [1:0] $end
$var wire 2 2# Tuse_Rt [1:0] $end
$var wire 1 , clk $end
$var wire 1 4 en $end
$var wire 1 / reset $end
$var wire 32 3# RD2 [31:0] $end
$var wire 32 4# RD1 [31:0] $end
$var reg 5 5# A3_n [4:0] $end
$var reg 32 6# ALU_n [31:0] $end
$var reg 32 7# Data_n [31:0] $end
$var reg 32 8# INS_n [31:0] $end
$var reg 32 9# PC_n [31:0] $end
$var reg 32 :# RD1_n [31:0] $end
$var reg 32 ;# RD2_n [31:0] $end
$var reg 2 <# Tnew_n [1:0] $end
$var reg 2 =# Tuse_Rs_n [1:0] $end
$var reg 2 ># Tuse_Rt_n [1:0] $end
$upscope $end
$scope module u_ALU $end
$var wire 32 ?# B [31:0] $end
$var wire 1 @# isSltu $end
$var wire 1 A# isSlt $end
$var wire 32 B# C [31:0] $end
$var wire 4 C# ALUOp [3:0] $end
$var wire 32 D# A [31:0] $end
$upscope $end
$scope module u_BE_RD $end
$var wire 32 E# DM_A [31:0] $end
$var wire 32 F# DM_RD [31:0] $end
$var wire 2 G# DM_Width_02 [1:0] $end
$var reg 32 H# DM_RD_13 [31:0] $end
$upscope $end
$scope module u_BE_WD $end
$var wire 32 I# DM_A [31:0] $end
$var wire 32 J# RD2_M_final [31:0] $end
$var wire 2 K# DM_Width_02 [1:0] $end
$var wire 1 >" DM_WE_01 $end
$var reg 4 L# DM_Byteen_12 [3:0] $end
$var reg 32 M# DM_WD_11 [31:0] $end
$upscope $end
$scope module u_CMP $end
$var wire 1 D isSuc $end
$var wire 32 N# Rt [31:0] $end
$var wire 32 O# Rs [31:0] $end
$var wire 1 C" CMP_Select $end
$upscope $end
$scope module u_Controller_D $end
$var wire 1 P# ALU_B_01 $end
$var wire 1 Q# ALU_immExt_02 $end
$var wire 1 R# DM_WE_01 $end
$var wire 1 S# MDU_HI_Write_03 $end
$var wire 1 T# MDU_LO_Write_04 $end
$var wire 1 U# MDU_Start_01 $end
$var wire 1 *" NPC_isBranch_03 $end
$var wire 1 )" NPC_isJ_02 $end
$var wire 1 (" NPC_isJr_01 $end
$var wire 1 '" OutSelect_D $end
$var wire 1 V# OutSelect_M $end
$var wire 1 W# add $end
$var wire 1 X# and_ $end
$var wire 1 Y# bds $end
$var wire 1 Z# div $end
$var wire 1 [# divu $end
$var wire 32 \# ins [31:0] $end
$var wire 1 ]# isBranch $end
$var wire 1 ^# isCal_i $end
$var wire 1 _# isCal_r $end
$var wire 1 `# isJ $end
$var wire 1 a# isJReg $end
$var wire 1 b# isLink $end
$var wire 1 c# isLoad $end
$var wire 1 M isMDFT $end
$var wire 1 d# isMd $end
$var wire 1 e# isMf $end
$var wire 1 f# isMt $end
$var wire 1 L isRead_Rs $end
$var wire 1 H isRead_Rt $end
$var wire 1 g# isStore $end
$var wire 1 h# jalr $end
$var wire 1 i# jr $end
$var wire 1 j# mfhi $end
$var wire 1 k# mflo $end
$var wire 1 l# mthi $end
$var wire 1 m# mtlo $end
$var wire 1 n# mult $end
$var wire 1 o# multu $end
$var wire 1 p# or_ $end
$var wire 1 q# slt $end
$var wire 1 r# sltu $end
$var wire 1 s# sub $end
$var wire 1 t# sw $end
$var wire 1 u# sh $end
$var wire 1 v# sb $end
$var wire 1 w# ori $end
$var wire 6 x# op [5:0] $end
$var wire 1 y# nop $end
$var wire 1 z# lw $end
$var wire 1 {# lui $end
$var wire 1 |# lh $end
$var wire 1 }# lb $end
$var wire 1 ~# jal $end
$var wire 1 !$ j $end
$var wire 6 "$ func [5:0] $end
$var wire 1 #$ bne $end
$var wire 1 $$ beq $end
$var wire 1 %$ andi $end
$var wire 1 &$ addi $end
$var wire 2 '$ Tuse_Rt_D [1:0] $end
$var wire 2 ($ Tuse_Rs_D [1:0] $end
$var wire 2 )$ Tnew_D [1:0] $end
$var wire 5 *$ Rt [4:0] $end
$var wire 5 +$ Rs [4:0] $end
$var wire 5 ,$ Rd [4:0] $end
$var wire 1 -$ R $end
$var wire 2 .$ OutSelect_E [1:0] $end
$var wire 3 /$ MDU_Op_02 [2:0] $end
$var wire 2 0$ DM_Width_02 [1:0] $end
$var wire 1 C" CMP_Select $end
$var wire 4 1$ ALU_Op_03 [3:0] $end
$var wire 5 2$ A3_D [4:0] $end
$upscope $end
$scope module u_Controller_E $end
$var wire 1 G" ALU_B_01 $end
$var wire 1 D" ALU_immExt_02 $end
$var wire 1 3$ DM_WE_01 $end
$var wire 1 /" MDU_HI_Write_03 $end
$var wire 1 ." MDU_LO_Write_04 $end
$var wire 1 ," MDU_Start_01 $end
$var wire 1 4$ NPC_isBranch_03 $end
$var wire 1 5$ NPC_isJ_02 $end
$var wire 1 6$ NPC_isJr_01 $end
$var wire 1 7$ OutSelect_D $end
$var wire 1 8$ OutSelect_M $end
$var wire 1 9$ add $end
$var wire 1 :$ and_ $end
$var wire 1 ;$ bds $end
$var wire 1 <$ div $end
$var wire 1 =$ divu $end
$var wire 32 >$ ins [31:0] $end
$var wire 1 ?$ isBranch $end
$var wire 1 @$ isCal_i $end
$var wire 1 A$ isCal_r $end
$var wire 1 B$ isJ $end
$var wire 1 C$ isJReg $end
$var wire 1 D$ isLink $end
$var wire 1 E$ isLoad $end
$var wire 1 F$ isMDFT $end
$var wire 1 G$ isMd $end
$var wire 1 H$ isMf $end
$var wire 1 I$ isMt $end
$var wire 1 K isRead_Rs $end
$var wire 1 G isRead_Rt $end
$var wire 1 J$ isStore $end
$var wire 1 K$ jalr $end
$var wire 1 L$ jr $end
$var wire 1 M$ mfhi $end
$var wire 1 N$ mflo $end
$var wire 1 O$ mthi $end
$var wire 1 P$ mtlo $end
$var wire 1 Q$ mult $end
$var wire 1 R$ multu $end
$var wire 1 S$ or_ $end
$var wire 1 T$ slt $end
$var wire 1 U$ sltu $end
$var wire 1 V$ sub $end
$var wire 1 W$ sw $end
$var wire 1 X$ sh $end
$var wire 1 Y$ sb $end
$var wire 1 Z$ ori $end
$var wire 6 [$ op [5:0] $end
$var wire 1 \$ nop $end
$var wire 1 ]$ lw $end
$var wire 1 ^$ lui $end
$var wire 1 _$ lh $end
$var wire 1 `$ lb $end
$var wire 1 a$ jal $end
$var wire 1 b$ j $end
$var wire 6 c$ func [5:0] $end
$var wire 1 d$ bne $end
$var wire 1 e$ beq $end
$var wire 1 f$ andi $end
$var wire 1 g$ addi $end
$var wire 2 h$ Tuse_Rt_D [1:0] $end
$var wire 2 i$ Tuse_Rs_D [1:0] $end
$var wire 2 j$ Tnew_D [1:0] $end
$var wire 5 k$ Rt [4:0] $end
$var wire 5 l$ Rs [4:0] $end
$var wire 5 m$ Rd [4:0] $end
$var wire 1 n$ R $end
$var wire 2 o$ OutSelect_E [1:0] $end
$var wire 3 p$ MDU_Op_02 [2:0] $end
$var wire 2 q$ DM_Width_02 [1:0] $end
$var wire 1 r$ CMP_Select $end
$var wire 4 s$ ALU_Op_03 [3:0] $end
$var wire 5 t$ A3_D [4:0] $end
$upscope $end
$scope module u_Controller_M $end
$var wire 1 u$ ALU_B_01 $end
$var wire 1 v$ ALU_immExt_02 $end
$var wire 1 >" DM_WE_01 $end
$var wire 1 w$ MDU_HI_Write_03 $end
$var wire 1 x$ MDU_LO_Write_04 $end
$var wire 1 y$ MDU_Start_01 $end
$var wire 1 z$ NPC_isBranch_03 $end
$var wire 1 {$ NPC_isJ_02 $end
$var wire 1 |$ NPC_isJr_01 $end
$var wire 1 }$ OutSelect_D $end
$var wire 1 %" OutSelect_M $end
$var wire 1 ~$ add $end
$var wire 1 !% and_ $end
$var wire 1 "% bds $end
$var wire 1 #% div $end
$var wire 1 $% divu $end
$var wire 32 %% ins [31:0] $end
$var wire 1 &% isBranch $end
$var wire 1 '% isCal_i $end
$var wire 1 (% isCal_r $end
$var wire 1 )% isJ $end
$var wire 1 *% isJReg $end
$var wire 1 +% isLink $end
$var wire 1 ,% isLoad $end
$var wire 1 -% isMDFT $end
$var wire 1 .% isMd $end
$var wire 1 /% isMf $end
$var wire 1 0% isMt $end
$var wire 1 J isRead_Rs $end
$var wire 1 F isRead_Rt $end
$var wire 1 1% isStore $end
$var wire 1 2% jalr $end
$var wire 1 3% jr $end
$var wire 1 4% mfhi $end
$var wire 1 5% mflo $end
$var wire 1 6% mthi $end
$var wire 1 7% mtlo $end
$var wire 1 8% mult $end
$var wire 1 9% multu $end
$var wire 1 :% or_ $end
$var wire 1 ;% slt $end
$var wire 1 <% sltu $end
$var wire 1 =% sub $end
$var wire 1 >% sw $end
$var wire 1 ?% sh $end
$var wire 1 @% sb $end
$var wire 1 A% ori $end
$var wire 6 B% op [5:0] $end
$var wire 1 C% nop $end
$var wire 1 D% lw $end
$var wire 1 E% lui $end
$var wire 1 F% lh $end
$var wire 1 G% lb $end
$var wire 1 H% jal $end
$var wire 1 I% j $end
$var wire 6 J% func [5:0] $end
$var wire 1 K% bne $end
$var wire 1 L% beq $end
$var wire 1 M% andi $end
$var wire 1 N% addi $end
$var wire 2 O% Tuse_Rt_D [1:0] $end
$var wire 2 P% Tuse_Rs_D [1:0] $end
$var wire 2 Q% Tnew_D [1:0] $end
$var wire 5 R% Rt [4:0] $end
$var wire 5 S% Rs [4:0] $end
$var wire 5 T% Rd [4:0] $end
$var wire 1 U% R $end
$var wire 2 V% OutSelect_E [1:0] $end
$var wire 3 W% MDU_Op_02 [2:0] $end
$var wire 2 X% DM_Width_02 [1:0] $end
$var wire 1 Y% CMP_Select $end
$var wire 4 Z% ALU_Op_03 [3:0] $end
$var wire 5 [% A3_D [4:0] $end
$upscope $end
$scope module u_Controller_W $end
$var wire 1 \% ALU_B_01 $end
$var wire 1 ]% ALU_immExt_02 $end
$var wire 1 ^% DM_WE_01 $end
$var wire 1 _% MDU_HI_Write_03 $end
$var wire 1 `% MDU_LO_Write_04 $end
$var wire 1 a% MDU_Start_01 $end
$var wire 1 b% NPC_isBranch_03 $end
$var wire 1 c% NPC_isJ_02 $end
$var wire 1 d% NPC_isJr_01 $end
$var wire 1 e% OutSelect_D $end
$var wire 1 f% OutSelect_M $end
$var wire 1 g% add $end
$var wire 1 h% and_ $end
$var wire 1 i% bds $end
$var wire 1 j% div $end
$var wire 1 k% divu $end
$var wire 32 l% ins [31:0] $end
$var wire 1 m% isBranch $end
$var wire 1 n% isCal_i $end
$var wire 1 o% isCal_r $end
$var wire 1 p% isJ $end
$var wire 1 q% isJReg $end
$var wire 1 r% isLink $end
$var wire 1 s% isLoad $end
$var wire 1 t% isMDFT $end
$var wire 1 u% isMd $end
$var wire 1 v% isMf $end
$var wire 1 w% isMt $end
$var wire 1 I isRead_Rs $end
$var wire 1 E isRead_Rt $end
$var wire 1 x% isStore $end
$var wire 1 y% jalr $end
$var wire 1 z% jr $end
$var wire 1 {% mfhi $end
$var wire 1 |% mflo $end
$var wire 1 }% mthi $end
$var wire 1 ~% mtlo $end
$var wire 1 !& mult $end
$var wire 1 "& multu $end
$var wire 1 #& or_ $end
$var wire 1 $& slt $end
$var wire 1 %& sltu $end
$var wire 1 && sub $end
$var wire 1 '& sw $end
$var wire 1 (& sh $end
$var wire 1 )& sb $end
$var wire 1 *& ori $end
$var wire 6 +& op [5:0] $end
$var wire 1 ,& nop $end
$var wire 1 -& lw $end
$var wire 1 .& lui $end
$var wire 1 /& lh $end
$var wire 1 0& lb $end
$var wire 1 1& jal $end
$var wire 1 2& j $end
$var wire 6 3& func [5:0] $end
$var wire 1 4& bne $end
$var wire 1 5& beq $end
$var wire 1 6& andi $end
$var wire 1 7& addi $end
$var wire 2 8& Tuse_Rt_D [1:0] $end
$var wire 2 9& Tuse_Rs_D [1:0] $end
$var wire 2 :& Tnew_D [1:0] $end
$var wire 5 ;& Rt [4:0] $end
$var wire 5 <& Rs [4:0] $end
$var wire 5 =& Rd [4:0] $end
$var wire 1 >& R $end
$var wire 2 ?& OutSelect_E [1:0] $end
$var wire 3 @& MDU_Op_02 [2:0] $end
$var wire 2 A& DM_Width_02 [1:0] $end
$var wire 1 B& CMP_Select $end
$var wire 4 C& ALU_Op_03 [3:0] $end
$var wire 5 D& A3_D [4:0] $end
$upscope $end
$scope module u_EXT $end
$var wire 16 E& imm [15:0] $end
$var wire 1 D" zeroOrSigned $end
$var wire 32 F& immHasExted [31:0] $end
$upscope $end
$scope module u_Forward $end
$var wire 5 G& D_A1 [4:0] $end
$var wire 5 H& D_A2 [4:0] $end
$var wire 5 I& D_A3 [4:0] $end
$var wire 1 L D_Use_1 $end
$var wire 1 H D_Use_2 $end
$var wire 32 J& Data_E [31:0] $end
$var wire 32 K& Data_M [31:0] $end
$var wire 32 L& Data_W [31:0] $end
$var wire 5 M& E_A1 [4:0] $end
$var wire 5 N& E_A2 [4:0] $end
$var wire 5 O& E_A3 [4:0] $end
$var wire 32 P& E_RD1 [31:0] $end
$var wire 32 Q& E_RD2 [31:0] $end
$var wire 1 K E_Use_1 $end
$var wire 1 G E_Use_2 $end
$var wire 5 R& M_A1 [4:0] $end
$var wire 5 S& M_A2 [4:0] $end
$var wire 5 T& M_A3 [4:0] $end
$var wire 32 U& M_RD1 [31:0] $end
$var wire 32 V& M_RD2 [31:0] $end
$var wire 1 J M_Use_1 $end
$var wire 1 F M_Use_2 $end
$var wire 5 W& W_A3 [4:0] $end
$var wire 1 X& nfd1 $end
$var wire 1 Y& nfd10 $end
$var wire 1 Z& nfd2 $end
$var wire 1 [& nfd3 $end
$var wire 1 \& nfd4 $end
$var wire 1 ]& nfd5 $end
$var wire 1 ^& nfd6 $end
$var wire 1 _& nfd7 $end
$var wire 1 `& nfd8 $end
$var wire 1 a& nfd9 $end
$var wire 32 b& RD2_M_final [31:0] $end
$var wire 32 c& RD2_E_final [31:0] $end
$var wire 32 d& RD2_D_final [31:0] $end
$var wire 32 e& RD1_M_final [31:0] $end
$var wire 32 f& RD1_E_final [31:0] $end
$var wire 32 g& RD1_D_final [31:0] $end
$var wire 32 h& D_RD2 [31:0] $end
$var wire 32 i& D_RD1 [31:0] $end
$upscope $end
$scope module u_GRF $end
$var wire 5 j& A1 [4:0] $end
$var wire 5 k& A2 [4:0] $end
$var wire 5 l& A3 [4:0] $end
$var wire 32 m& PC_W [31:0] $end
$var wire 32 n& WD [31:0] $end
$var wire 1 , clk $end
$var wire 1 / reset $end
$var wire 32 o& RD2 [31:0] $end
$var wire 32 p& RD1 [31:0] $end
$var integer 32 q& i [31:0] $end
$upscope $end
$scope module u_Hazard $end
$var wire 5 r& A3_E [4:0] $end
$var wire 5 s& A3_M [4:0] $end
$var wire 1 ," E_Start $end
$var wire 5 t& Rs_D [4:0] $end
$var wire 5 u& Rt_D [4:0] $end
$var wire 2 v& Tnew_E [1:0] $end
$var wire 2 w& Tnew_M [1:0] $end
$var wire 2 x& Tuse_Rs_D [1:0] $end
$var wire 2 y& Tuse_Rt_D [1:0] $end
$var wire 1 z& clash1 $end
$var wire 1 {& clash2 $end
$var wire 1 |& clash3 $end
$var wire 1 }& clash4 $end
$var wire 1 ~& clashMD $end
$var wire 1 W flushEX $end
$var wire 1 M isMDFT_D $end
$var wire 1 L isRead_Rs_D $end
$var wire 1 H isRead_Rt_D $end
$var wire 1 !' stall $end
$var wire 1 C stallID $end
$var wire 1 B stallPC $end
$var wire 1 6" E_Busy $end
$upscope $end
$scope module u_MDU $end
$var wire 32 "' A [31:0] $end
$var wire 32 #' B [31:0] $end
$var wire 1 /" HI_Write $end
$var wire 1 ." LO_Write $end
$var wire 3 $' MDU_Op [2:0] $end
$var wire 1 , clk $end
$var wire 1 / reset $end
$var wire 1 ," start $end
$var wire 1 %' isABiggerThanB $end
$var reg 32 &' HI [31:0] $end
$var reg 32 '' HI_temp [31:0] $end
$var reg 32 (' LO [31:0] $end
$var reg 32 )' LO_temp [31:0] $end
$var reg 1 6" busy $end
$var reg 4 *' cnt [3:0] $end
$upscope $end
$scope module u_NPC $end
$var wire 32 +' PC_D [31:0] $end
$var wire 16 ,' imm [15:0] $end
$var wire 26 -' ins_index [25:0] $end
$var wire 1 = isBranchSuccess $end
$var wire 1 )" isJ $end
$var wire 1 (" isJr $end
$var wire 32 .' rs [31:0] $end
$var wire 32 /' PC_F [31:0] $end
$var wire 32 0' NPC [31:0] $end
$upscope $end
$scope module u_PC $end
$var wire 32 1' NPC [31:0] $end
$var wire 1 , clk $end
$var wire 1 2' en $end
$var wire 1 / reset $end
$var reg 32 3' PC [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11000000000000 3'
12'
b11000000000100 1'
b11000000000100 0'
b11000000000000 /'
b0 .'
b0 -'
b0 ,'
b0 +'
b0 *'
b0 )'
b0 ('
b0 ''
b0 &'
0%'
b0 $'
b0 #'
b0 "'
0!'
0~&
0}&
0|&
0{&
0z&
b11 y&
b11 x&
b0 w&
b0 v&
b0 u&
b0 t&
b0 s&
b0 r&
b100000 q&
b0 p&
b0 o&
b0 n&
b0 m&
b0 l&
b0 k&
b0 j&
b0 i&
b0 h&
b0 g&
b0 f&
b0 e&
b0 d&
b0 c&
b0 b&
0a&
0`&
0_&
0^&
0]&
0\&
0[&
0Z&
0Y&
0X&
b0 W&
b0 V&
b0 U&
b0 T&
b0 S&
b0 R&
b0 Q&
b0 P&
b0 O&
b0 N&
b0 M&
b0 L&
b0 K&
b0 J&
b0 I&
b0 H&
b0 G&
b0 F&
b0 E&
b0 D&
b0 C&
1B&
b0 A&
b0 @&
b0 ?&
1>&
b0 =&
b0 <&
b0 ;&
b0 :&
b11 9&
b11 8&
07&
06&
05&
04&
b0 3&
02&
01&
00&
0/&
0.&
0-&
1,&
b0 +&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
b0 l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
b0 [%
b0 Z%
1Y%
b0 X%
b0 W%
b0 V%
1U%
b0 T%
b0 S%
b0 R%
b0 Q%
b11 P%
b11 O%
0N%
0M%
0L%
0K%
b0 J%
0I%
0H%
0G%
0F%
0E%
0D%
1C%
b0 B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
b0 %%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
b0 t$
b0 s$
1r$
b0 q$
b0 p$
b0 o$
1n$
b0 m$
b0 l$
b0 k$
b0 j$
b11 i$
b11 h$
0g$
0f$
0e$
0d$
b0 c$
0b$
0a$
0`$
0_$
0^$
0]$
1\$
b0 [$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
b0 >$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
b0 2$
b0 1$
b0 0$
b0 /$
b0 .$
1-$
b0 ,$
b0 +$
b0 *$
b0 )$
b11 ($
b11 '$
0&$
0%$
0$$
0#$
b0 "$
0!$
0~#
0}#
0|#
0{#
0z#
1y#
b0 x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
b0 \#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
b0 O#
b0 N#
b0 M#
b0 L#
b0 K#
b0 J#
b0 I#
b0 H#
b0 G#
b0 F#
b0 E#
b0 D#
b0 C#
b0 B#
0A#
0@#
b0 ?#
b11 >#
b11 =#
b0 <#
b0 ;#
b0 :#
b0 9#
b0 8#
b0 7#
b0 6#
b0 5#
b0 4#
b0 3#
b11 2#
b11 1#
b0 0#
b0 /#
b0 .#
b0 -#
bz ,#
b0 +#
b11 *#
b11 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b11 {"
b11 z"
b0 y"
b0 x"
b0 w"
b0 v"
b0 u"
b11 t"
b11 s"
b0 r"
b0 q"
b0 p"
b0 o"
b0 n"
b0 m"
b0 l"
b0 k"
b11000000000000 j"
1i"
bz h"
bz g"
bz f"
bz e"
bz d"
b110100000000010000000000010000 c"
bz b"
bz a"
bz `"
b11 _"
b11 ^"
b0 ]"
b0 \"
b0 ["
b0 Z"
b0 Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b11 O"
b11 N"
bz M"
bz L"
b0 K"
b0 J"
b0 I"
b0 H"
0G"
b0 F"
b0 E"
0D"
1C"
b0 B"
b0 A"
b0 @"
b0 ?"
0>"
b0 ="
bz <"
b0 ;"
b0 :"
b0 9"
b0 8"
b0 7"
06"
b0 5"
b0 4"
b0 3"
b0 2"
b0 1"
b0 0"
0/"
0."
b0 -"
0,"
b11000000000100 +"
0*"
0)"
0("
0'"
b0 &"
0%"
b0 $"
b0 #"
b11000000000000 ""
b0 !"
b0 ~
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
b0 r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
b0 a
b0 `
b11 _
b11 ^
b11 ]
b11 \
b11 [
b11 Z
b11 Y
b11 X
0W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
b0 A
b0 @
b0 ?
b0 >
0=
1<
b0 ;
b0 :
b0 9
b0 8
b0 7
b110100000000010000000000010000 6
b11000000000000 5
14
13
12
b110100000000010000000000010000 1
b1000000000000 0
1/
b0 .
b0 -
0,
b11000000000000 +
b0 *
b0 )
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b110100000000010000000000010000 !
$end
#2000
b100000 q&
b1000000000000 0
1,
#4000
0,
#6000
b1000000000000 0
b100000 q&
1,
#8000
0,
#10000
b100000 q&
b1000000000000 0
1,
#12000
0,
#14000
b1000000000000 0
b100000 q&
1,
#16000
0,
#18000
b100000 q&
b1000000000000 0
1,
#20000
0,
0<
0/
#22000
b1 _
b1 O"
b1 ($
b1 x&
b1 .$
1L
b11 1$
b1 K"
b1 U"
b1 2$
b1 I&
b10 c
b10 P"
b10 )$
1P#
bz :"
bz v"
1^#
b11000000001000 +"
b11000000001000 0'
b11000000001000 1'
0-$
1w#
b1101 x#
b10000 "$
b1 *$
b10000000000010000 Q
b10000000000010000 -'
b10000 V
b10000 ,'
b1 g
b1 H&
b1 k&
b1 u&
b110100000000100000000000000101 1
b110100000000100000000000000101 c"
b110100000000100000000000000101 !
b110100000000100000000000000101 6
bz 6#
b10 X
b10 >#
b10 \
b10 =#
b10 Y
b10 *#
b10 2#
b10 ]
b10 )#
b10 1#
bz W"
bz ;"
bz X"
bz J&
b10 Z
b10 _"
b10 {"
b10 ^
b10 ^"
b10 z"
bz l"
bz m"
bz q"
bz p"
bx r"
bx t"
bx s"
bz k"
b11000000000000 $"
b11000000000000 S"
b11000000000000 o"
b11000000000000 +'
0y#
b110100000000010000000000010000 4"
b110100000000010000000000010000 T"
b110100000000010000000000010000 n"
b110100000000010000000000010000 \#
b11000000000100 +
b11000000000100 5
b11000000000100 ""
b11000000000100 j"
b11000000000100 /'
b11000000000100 3'
1,
#24000
0,
#26000
b10000 F"
b10000 ~"
b10000 B#
b10000 :"
b10000 v"
b1 i$
b1 &"
b1 o$
1K
b11 E"
b11 C#
b11 s$
b1 t$
b10 j$
1A#
1@#
b10000 A
b10000 ?#
1G"
b11000000001100 +"
b11000000001100 0'
b11000000001100 1'
b10 K"
b10 U"
b10 2$
b10 I&
0D
1@$
b0 |
b0 R"
b0 O#
b0 g&
b0 .'
b10000 T
b10000 F&
b10000010000000000111100 1
b10000010000000000111100 c"
b10000010000000000111100 !
b10000010000000000111100 6
b101 "$
b10 *$
b100000000000000101 Q
b100000000000000101 -'
b101 V
b101 ,'
b10 g
b10 H&
b10 k&
b10 u&
0X&
0n$
1Z$
b1101 [$
b10000 c$
b1 k$
b10000000000010000 P
b10000 U
b10000 E&
b1 f
b1 N&
bz 8"
bz -#
b11000000001000 +
b11000000001000 5
b11000000001000 ""
b11000000001000 j"
b11000000001000 /'
b11000000001000 3'
b11000000000100 $"
b11000000000100 S"
b11000000000100 o"
b11000000000100 +'
b110100000000100000000000000101 4"
b110100000000100000000000000101 T"
b110100000000100000000000000101 n"
b110100000000100000000000000101 \#
b1 b
b1 ]"
b1 y"
b1 v&
b0 ^
b0 ^"
b0 z"
b1 J"
b1 V"
b1 u"
b1 O&
b1 r&
b11000000000000 #"
b11000000000000 Z"
b11000000000000 x"
0\$
b110100000000010000000000010000 3"
b110100000000010000000000010000 Y"
b110100000000010000000000010000 w"
b110100000000010000000000010000 >$
bz 9"
bz ##
bz K&
b1 Y
b1 *#
b1 2#
b1 ]
b1 )#
b1 1#
b1 X
b1 >#
b1 \
b1 =#
1,
#28000
0,
#30000
b101 :"
b101 v"
b10000 u
b10000 Q"
b10000 N#
b10000 d&
b1 P%
b1 _
b1 O"
b1 ($
b1 x&
1\&
b101 F"
b101 ~"
b101 B#
b1 V%
1J
b0 .$
1L
b11 Z%
b1 [%
b10 Q%
b0 1$
b0 c
b0 P"
b0 )$
b1 [
b1 N"
b1 '$
b1 y&
1H
1u$
0P#
1M
xD
bz |
bz R"
bz O#
bz g&
bz .'
1'%
b10 t$
b101 A
b101 ?#
0^#
1U#
1d#
b100 /$
b0 K"
b0 U"
b0 2$
b0 I&
1X&
b11000000010000 +"
b11000000010000 0'
b11000000010000 1'
0%'
1@#
1A#
b0 z
b0 }"
b0 D#
b0 f&
b0 "'
b101 T
b101 F&
1Y#
b10000 -
b10000 8"
b10000 -#
0Z&
0]&
0U%
1A%
b1101 B%
b10000 J%
b1 R%
b10000000000010000 O
b10000 S
b1 e
b1 S&
b101 c$
b10 k$
b100000000000000101 P
b101 U
b101 E&
b10 f
b10 N&
1-$
0w#
b0 x#
b111100 "$
b10 +$
b1 *$
b10000010000000000111100 Q
b10000010000000000111100 -'
b111100 V
b111100 ,'
b1 g
b1 H&
b1 k&
b1 u&
b10 k
b10 G&
b10 j&
b10 t&
b1100000010000 1
b1100000010000 c"
b1100000010000 !
b1100000010000 6
bz %
bz ?
bz 7"
bz 7#
bz L&
bz n&
b0 X
b0 >#
b0 \
b0 =#
b10000 *
b10000 7
b10000 B"
b10000 "#
b10000 E#
b10000 I#
b10000 9"
b10000 ##
b10000 K&
b0 ]
b0 )#
b0 1#
b1 I"
b1 !#
b1 +#
b1 T&
b1 s&
b11000000000000 '
b11000000000000 ;
b11000000000000 !"
b11000000000000 %#
b11000000000000 /#
0C%
b110100000000010000000000010000 2"
b110100000000010000000000010000 $#
b110100000000010000000000010000 .#
b110100000000010000000000010000 %%
b10 J"
b10 V"
b10 u"
b10 O&
b10 r&
b11000000000100 #"
b11000000000100 Z"
b11000000000100 x"
b110100000000100000000000000101 3"
b110100000000100000000000000101 Y"
b110100000000100000000000000101 w"
b110100000000100000000000000101 >$
b11000000001000 $"
b11000000001000 S"
b11000000001000 o"
b11000000001000 +'
b10000010000000000111100 4"
b10000010000000000111100 T"
b10000010000000000111100 n"
b10000010000000000111100 \#
b11000000001100 +
b11000000001100 5
b11000000001100 ""
b11000000001100 j"
b11000000001100 /'
b11000000001100 3'
1,
#32000
0,
#34000
b11 _
b11 O"
b11 ($
b11 x&
0L
bz :"
bz v"
02'
0i"
1<
b1 i$
1B
1C
1W
1!'
1`&
b1 9&
b10 c
b10 P"
b10 )$
b10101 F"
b10101 ~"
b10101 B#
b0 &"
b0 o$
1K
b1 ?&
1I
b11 [
b11 N"
b11 '$
b11 y&
0H
b0 E"
b0 C#
b0 s$
b0 j$
b1 h$
1G
b11 C&
b1 D&
b10 :&
b11 K"
b11 U"
b11 2$
b11 I&
0G"
1F$
1~&
1\%
b10 .$
b11000000010100 +"
b11000000010100 0'
b11000000010100 1'
1e#
0U#
0d#
b0 /$
0D
0@$
1,"
1G$
b100 -"
b100 p$
b100 $'
b0 t$
b10000 A
b10000 ?#
1]&
b10 [%
1n%
1j#
0Y#
b10000 s
b10000 |"
b10000 c&
b10000 #'
0%'
1@#
1A#
b101 z
b101 }"
b101 D#
b101 f&
b101 "'
b0 |
b0 R"
b0 O#
b0 g&
b0 .'
1;$
b111100 T
b111100 F&
b0 u
b0 Q"
b0 N#
b0 d&
0Z&
0\&
b0 x
b0 4#
b0 e&
b0 v
b0 h&
b0 o&
b10000000010010 1
b10000000010010 c"
b10000000010010 !
b10000000010010 6
b10000 "$
b0 +$
b0 *$
b11 ,$
b1100000010000 Q
b1100000010000 -'
b1100000010000 V
b1100000010000 ,'
b11 o
b0 g
b0 H&
b0 k&
b0 u&
b0 k
b0 G&
b0 j&
b0 t&
0X&
1n$
0Z$
b0 [$
b111100 c$
b10 l$
b1 k$
b10000010000000000111100 P
b111100 U
b111100 E&
b1 f
b1 N&
b10 j
b10 M&
b100 -
b101 8"
b101 -#
b101 J%
b10 R%
b100000000000000101 O
b101 S
b10 e
b10 S&
0^&
0a&
1$
0>&
1*&
b1101 +&
b10000 3&
b1 ;&
b10000000000010000 N
b10000 R
b1 d
b11000000010000 +
b11000000010000 5
b11000000010000 ""
b11000000010000 j"
b11000000010000 /'
b11000000010000 3'
b11000000001100 $"
b11000000001100 S"
b11000000001100 o"
b11000000001100 +'
b1100000010000 4"
b1100000010000 T"
b1100000010000 n"
b1100000010000 \#
b10000 t
b10000 \"
b10000 Q&
bz {
bz ["
bz P&
b0 b
b0 ]"
b0 y"
b0 v&
b0 Z
b0 _"
b0 {"
b0 J"
b0 V"
b0 u"
b0 O&
b0 r&
b11000000001000 #"
b11000000001000 Z"
b11000000001000 x"
b10000010000000000111100 3"
b10000010000000000111100 Y"
b10000010000000000111100 w"
b10000010000000000111100 >$
b101 *
b101 7
b101 B"
b101 "#
b101 E#
b101 I#
b101 9"
b101 ##
b101 K&
b10 I"
b10 !#
b10 +#
b10 T&
b10 s&
b11000000000100 '
b11000000000100 ;
b11000000000100 !"
b11000000000100 %#
b11000000000100 /#
b110100000000100000000000000101 2"
b110100000000100000000000000101 $#
b110100000000100000000000000101 .#
b110100000000100000000000000101 %%
b10000 %
b10000 ?
b10000 7"
b10000 7#
b10000 L&
b10000 n&
b1 &
b1 >
b1 H"
b1 5#
b1 W&
b1 l&
b11000000000000 #
b11000000000000 @
b11000000000000 ~
b11000000000000 9#
b11000000000000 m&
0,&
b110100000000010000000000010000 1"
b110100000000010000000000010000 8#
b110100000000010000000000010000 l%
1,
#36000
0,
#38000
b11 i$
0K
b1 P%
b0 V%
1J
b0 Z%
b0 Q%
b1 O%
1F
b11 h$
0G
0A#
0@#
0u$
1-%
0F$
b0 A
b0 ?#
b10 D&
0'%
1y$
1.%
b100 W%
b0 [%
1a&
b0 :"
b0 v"
0,"
0G$
b0 -"
b0 p$
b0 $'
b0 s
b0 |"
b0 c&
b0 #'
0`&
b0 F"
b0 ~"
b0 B#
1"%
0;$
b0 T
b0 F&
b101 3&
b10 ;&
b100000000000000101 N
b101 R
b10 d
b10100 -
b0 z
b0 }"
b0 D#
b0 f&
b0 "'
bz 8"
bz -#
b10000 q
b10000 3#
b10000 J#
b10000 b&
b101 x
b101 4#
b101 e&
0]&
1U%
0A%
b0 B%
b111100 J%
b10 S%
b1 R%
b10000010000000000111100 O
b111100 S
b1 e
b1 S&
b10 i
b10 R&
b0 c$
b0 l$
b0 k$
b0 P
b0 U
b0 E&
b0 f
b0 N&
b0 j
b0 M&
16"
b1010 *'
b1 ''
b11 )'
b101 %
b101 ?
b101 7"
b101 7#
b101 L&
b101 n&
b10 &
b10 >
b10 H"
b10 5#
b10 W&
b10 l&
b11000000000100 #
b11000000000100 @
b11000000000100 ~
b11000000000100 9#
b11000000000100 m&
b110100000000100000000000000101 1"
b110100000000100000000000000101 8#
b110100000000100000000000000101 l%
b10101 *
b10101 7
b10101 B"
b10101 "#
b10101 E#
b10101 I#
bz 9"
bz ##
bz K&
b10000 r
b10000 '#
b10000 V&
b101 y
b101 &#
b101 U&
b0 Y
b0 *#
b0 2#
b0 I"
b0 !#
b0 +#
b0 T&
b0 s&
b11000000001000 '
b11000000001000 ;
b11000000001000 !"
b11000000001000 %#
b11000000001000 /#
b10000010000000000111100 2"
b10000010000000000111100 $#
b10000010000000000111100 .#
b10000010000000000111100 %%
b0 W"
b0 ;"
b0 X"
b0 J&
b0 t
b0 \"
b0 Q&
b0 {
b0 ["
b0 P&
b11 Z
b11 _"
b11 {"
b11 ^
b11 ^"
b11 z"
b0 #"
b0 Z"
b0 x"
1\$
b0 3"
b0 Y"
b0 w"
b0 >$
1,
#40000
0,
#42000
b11 P%
0J
b1 9&
b0 ?&
1I
b11 O%
0F
b0 C&
b0 :&
b1 8&
1E
0-%
0\%
1t%
0y$
0.%
b0 W%
0n%
1a%
1u%
b100 @&
b0 D&
0"%
1i%
b0 -
b0 8"
b0 -#
b0 q
b0 3#
b0 J#
b0 b&
b0 J%
b0 S%
b0 R%
b0 O
b0 S
b0 e
b0 S&
b0 i
b0 R&
b0 x
b0 4#
b0 e&
0a&
0$
1>&
0*&
b0 +&
b111100 3&
b10 <&
b1 ;&
b10000010000000000111100 N
b111100 R
b1 d
b10 h
b0 *
b0 7
b0 B"
b0 "#
b0 E#
b0 I#
b0 9"
b0 ##
b0 K&
b0 r
b0 '#
b0 V&
b0 y
b0 &#
b0 U&
b10 Y
b10 *#
b10 2#
b10 ]
b10 )#
b10 1#
b0 '
b0 ;
b0 !"
b0 %#
b0 /#
1C%
b0 2"
b0 $#
b0 .#
b0 %%
bz %
bz ?
bz 7"
bz 7#
bz L&
bz n&
b10000 p
b10000 ;#
b101 w
b101 :#
b0 &
b0 >
b0 H"
b0 5#
b0 W&
b0 l&
b11000000001000 #
b11000000001000 @
b11000000001000 ~
b11000000001000 9#
b11000000001000 m&
b10000010000000000111100 1"
b10000010000000000111100 8#
b10000010000000000111100 l%
b1001 *'
1,
#44000
0,
#46000
b11 9&
0I
b11 8&
0E
0t%
0a%
0u%
b0 @&
0i%
b0 3&
b0 <&
b0 ;&
b0 N
b0 R
b0 d
b0 h
b1000 *'
b0 %
b0 ?
b0 7"
b0 7#
b0 L&
b0 n&
b0 p
b0 ;#
b0 w
b0 :#
b1 X
b1 >#
b1 \
b1 =#
b0 #
b0 @
b0 ~
b0 9#
b0 m&
1,&
b0 1"
b0 8#
b0 l%
1,
#48000
0,
#50000
b111 *'
1,
#52000
0,
#54000
b110 *'
1,
#56000
0,
#58000
b101 *'
1,
#60000
0,
#62000
b100 *'
1,
#64000
0,
#66000
b11 *'
1,
#68000
0,
#70000
b10 *'
1,
#72000
0,
#74000
b1 *'
1,
#76000
0,
#78000
12'
1i"
0<
0B
0C
0W
0!'
0~&
b11 0"
b11 ('
b1 5"
b1 &'
06"
b0 *'
1,
#80000
0,
#82000
b10 j$
1F$
b11 t$
b10 &"
b10 o$
b11000000011000 +"
b11000000011000 0'
b11000000011000 1'
b11 .$
b1 :"
b1 v"
1H$
0j#
1k#
b100 K"
b100 U"
b100 2$
b100 I&
1M$
b1100000010000 T
b1100000010000 F&
bx 1
bx c"
bx !
bx 6
b10010 "$
b100 ,$
b10000000010010 Q
b10000000010010 -'
b10000000010010 V
b10000000010010 ,'
b100 o
b10000 c$
b11 m$
b1100000010000 P
b1100000010000 U
b1100000010000 E&
b11 n
b11000000010100 +
b11000000010100 5
b11000000010100 ""
b11000000010100 j"
b11000000010100 /'
b11000000010100 3'
b11000000010000 $"
b11000000010000 S"
b11000000010000 o"
b11000000010000 +'
b10000000010010 4"
b10000000010010 T"
b10000000010010 n"
b10000000010010 \#
bz W"
bz ;"
bz X"
bz J&
b1 b
b1 ]"
b1 y"
b1 v&
b10 Z
b10 _"
b10 {"
b10 ^
b10 ^"
b10 z"
b11 J"
b11 V"
b11 u"
b11 O&
b11 r&
b11000000001100 #"
b11000000001100 Z"
b11000000001100 x"
0\$
b1100000010000 3"
b1100000010000 Y"
b1100000010000 w"
b1100000010000 >$
1,
#84000
0,
#86000
b10 Q%
x=
1-%
b11 [%
xD
b10 V%
b11 :"
b11 v"
bx _
bx O"
bx ($
bx x&
b0xxx 1$
xM
bx u
bx Q"
bx N#
bx d&
bx |
bx R"
bx O#
bx g&
bx .'
1/%
b11 &"
b11 o$
xC"
bx [
bx N"
bx '$
bx y&
bx c
bx P"
bx )$
bx 0$
xP#
xQ#
xL
xH
bx <"
bx M"
x_#
xe#
bx .$
xf#
x("
xa#
xU#
xd#
bx /$
bx +"
bx 0'
bx 1'
14%
0M$
1N$
b100 t$
b10000000010010 T
b10000000010010 F&
x^#
x*"
x]#
xV#
xc#
xR#
xg#
x)"
x`#
x'"
xb#
xW#
xs#
xX#
xp#
xq#
xr#
xn#
xo#
xZ#
x[#
xj#
xk#
xS#
xl#
xT#
xm#
xi#
xh#
xY#
bx K"
bx U"
bx 2$
bx I&
bx v
bx h&
bx o&
bx }
bx i&
bx p&
b1 8"
b1 -#
b10000 J%
b11 T%
b1100000010000 O
b1100000010000 S
b11 m
b10010 c$
b100 m$
b10000000010010 P
b10000000010010 U
b10000000010010 E&
b100 n
x-$
x&$
x%$
xw#
x{#
x$$
x#$
xz#
x|#
x}#
xt#
xu#
xv#
x!$
x~#
bx x#
bx "$
bx +$
bx *$
bx ,$
bx Q
bx -'
bx V
bx ,'
bx o
bx g
bx H&
bx k&
bx u&
bx k
bx G&
bx j&
bx t&
b1 9"
b1 ##
b1 K&
b1 Y
b1 *#
b1 2#
b1 ]
b1 )#
b1 1#
b11 I"
b11 !#
b11 +#
b11 T&
b11 s&
b11000000001100 '
b11000000001100 ;
b11000000001100 !"
b11000000001100 %#
b11000000001100 /#
0C%
b1100000010000 2"
b1100000010000 $#
b1100000010000 .#
b1100000010000 %%
b100 J"
b100 V"
b100 u"
b100 O&
b100 r&
b11000000010000 #"
b11000000010000 Z"
b11000000010000 x"
b10000000010010 3"
b10000000010010 Y"
b10000000010010 w"
b10000000010010 >$
b11000000010100 $"
b11000000010100 S"
b11000000010100 o"
b11000000010100 +'
xy#
bx 4"
bx T"
bx n"
bx \#
b11000000011000 +
b11000000011000 5
b11000000011000 ""
b11000000011000 j"
b11000000011000 /'
b11000000011000 3'
1,
#88000
0,
#90000
x2'
xi"
x<
xB
xC
xW
x!'
b10 :&
x~&
1t%
b11 D&
bx i$
b0xxx E"
b0xxx C#
b0xxx s$
bx :"
bx v"
xF$
b10 ?&
bx A
bx ?#
bx F"
bx ~"
bx B#
xz&
x{&
xr$
bx h$
bx j$
bx q$
xG"
xD"
xK
xG
xA$
xH$
bx &"
bx o$
xI$
x6$
xC$
x,"
xG$
bx -"
bx p$
bx $'
b11 V%
1v%
bx s
bx |"
bx c&
bx #'
x%'
x@#
xA#
bx z
bx }"
bx D#
bx f&
bx "'
xX&
x[&
x@$
x4$
x?$
x8$
xE$
x3$
xJ$
x5$
xB$
x7$
xD$
x9$
xV$
x:$
xS$
xT$
xU$
xQ$
xR$
x<$
x=$
xM$
xN$
x/"
xO$
x."
xP$
xL$
xK$
x;$
bx t$
bx T
bx F&
04%
15%
b100 [%
1{%
xn$
xg$
xf$
xZ$
x^$
xe$
xd$
x]$
x_$
x`$
xW$
xX$
xY$
xb$
xa$
bx [$
bx c$
bx l$
bx k$
bx m$
bx P
bx U
bx E&
bx n
bx f
bx N&
bx j
bx M&
b11 8"
b11 -#
b10010 J%
b100 T%
b10000000010010 O
b10000000010010 S
b100 m
1$
b10000 3&
b11 =&
b1100000010000 N
b1100000010000 R
b11 l
bx +
bx 5
bx ""
bx j"
bx /'
bx 3'
b11000000011000 $"
b11000000011000 S"
b11000000011000 o"
b11000000011000 +'
bx ;"
bx X"
bx J&
bx t
bx \"
bx Q&
bx {
bx ["
bx P&
bx b
bx ]"
bx y"
bx v&
bx Z
bx _"
bx {"
bx ^
bx ^"
bx z"
bx J"
bx V"
bx u"
bx O&
bx r&
b11000000010100 #"
b11000000010100 Z"
b11000000010100 x"
x\$
bx 3"
bx Y"
bx w"
bx >$
b11 9"
b11 ##
b11 K&
b100 I"
b100 !#
b100 +#
b100 T&
b100 s&
b11000000010000 '
b11000000010000 ;
b11000000010000 !"
b11000000010000 %#
b11000000010000 /#
b10000000010010 2"
b10000000010010 $#
b10000000010010 .#
b10000000010010 %%
b1 %
b1 ?
b1 7"
b1 7#
b1 L&
b1 n&
b0 X
b0 >#
b0 \
b0 =#
b11 &
b11 >
b11 H"
b11 5#
b11 W&
b11 l&
b11000000001100 #
b11000000001100 @
b11000000001100 ~
b11000000001100 9#
b11000000001100 m&
0,&
b1100000010000 1"
b1100000010000 8#
b1100000010000 l%
1,
#92000
0,
#94000
xa&
xY&
bx P%
b0xxx Z%
x-%
b11 ?&
x|&
x}&
xY%
bx O%
bx Q%
bx ="
bx G#
bx K#
bx X%
xu$
xv$
xJ
xF
x(%
x/%
bx V%
x0%
x|$
x*%
xy$
x.%
bx W%
0{%
1|%
b100 D&
xZ&
x\&
x]&
x_&
x'%
xz$
x&%
x%"
x,%
x>"
x1%
x{$
x)%
x}$
x+%
x~$
x=%
x!%
x:%
x;%
x<%
x8%
x9%
x#%
x$%
x4%
x5%
xw$
x6%
xx$
x7%
x3%
x2%
x"%
bx [%
b10010 3&
b100 =&
b10000000010010 N
b10000000010010 R
b100 l
bx @"
bx H#
bx "
bx 9
bx F#
bx00 -
bx .
bx 8"
bx -#
bx q
bx 3#
bx J#
bx b&
bx x
bx 4#
bx e&
xU%
xN%
xM%
xA%
xE%
xL%
xK%
xD%
xF%
xG%
x>%
x?%
x@%
xI%
xH%
bx B%
bx J%
bx S%
bx R%
bx T%
bx O
bx S
bx m
bx e
bx S&
bx i
bx R&
b11 %
b11 ?
b11 7"
b11 7#
b11 L&
b11 n&
b100 &
b100 >
b100 H"
b100 5#
b100 W&
b100 l&
b11000000010000 #
b11000000010000 @
b11000000010000 ~
b11000000010000 9#
b11000000010000 m&
b10000000010010 1"
b10000000010010 8#
b10000000010010 l%
bx *
bx 7
bx B"
bx "#
bx E#
bx I#
bx 9"
bx ##
bx K&
bx r
bx '#
bx V&
bx y
bx &#
bx U&
bx a
bx (#
bx 0#
bx w&
bx Y
bx *#
bx 2#
bx ]
bx )#
bx 1#
bx I"
bx !#
bx +#
bx T&
bx s&
b11000000010100 '
b11000000010100 ;
b11000000010100 !"
b11000000010100 %#
b11000000010100 /#
xC%
bx 2"
bx $#
bx .#
bx %%
b11000000011000 #"
b11000000011000 Z"
b11000000011000 x"
1,
#96000
0,
#98000
bx 9&
b0xxx C&
xt%
xB&
bx 8&
bx :&
bx A&
x\%
x]%
xI
xE
xo%
xv%
bx ?&
xw%
xd%
xq%
xa%
xu%
bx @&
x^&
x`&
xn%
xb%
xm%
xf%
xs%
x^%
xx%
xc%
xp%
xe%
xr%
xg%
x&&
xh%
x#&
x$&
x%&
x!&
x"&
xj%
xk%
x{%
x|%
x_%
x}%
x`%
x~%
xz%
xy%
xi%
bx D&
0$
x>&
x7&
x6&
x*&
x.&
x5&
x4&
x-&
x/&
x0&
x'&
x(&
x)&
x2&
x1&
bx +&
bx 3&
bx <&
bx ;&
bx =&
bx N
bx R
bx l
bx d
bx h
b11000000011000 '
b11000000011000 ;
b11000000011000 !"
b11000000011000 %#
b11000000011000 /#
bx %
bx ?
bx 7"
bx 7#
bx L&
bx n&
bx p
bx ;#
bx w
bx :#
bx `
bx <#
bx X
bx >#
bx \
bx =#
bx &
bx >
bx H"
bx 5#
bx W&
bx l&
b11000000010100 #
b11000000010100 @
b11000000010100 ~
b11000000010100 9#
b11000000010100 m&
x,&
bx 1"
bx 8#
bx l%
1,
#100000
0,
