/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [23:0] _02_;
  wire [23:0] _03_;
  wire [18:0] _04_;
  wire [18:0] _05_;
  wire [28:0] _06_;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire [17:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [16:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_50z;
  wire celloutsig_0_55z;
  wire [5:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  reg [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [9:0] celloutsig_1_8z;
  reg [4:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = !(celloutsig_0_8z[2] ? celloutsig_0_15z : celloutsig_0_23z);
  assign celloutsig_1_0z = ~((in_data[120] | in_data[147]) & in_data[177]);
  assign celloutsig_0_19z = ~((celloutsig_0_4z | celloutsig_0_3z) & celloutsig_0_11z[1]);
  assign celloutsig_0_15z = celloutsig_0_4z | ~(celloutsig_0_2z);
  assign celloutsig_0_23z = celloutsig_0_3z | ~(celloutsig_0_18z);
  assign celloutsig_0_28z = celloutsig_0_19z | ~(celloutsig_0_23z);
  assign celloutsig_0_4z = in_data[89] | _01_;
  assign celloutsig_1_19z = celloutsig_1_6z | celloutsig_1_11z[21];
  assign celloutsig_0_10z = celloutsig_0_2z ^ celloutsig_0_5z;
  reg [28:0] _16_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 29'h00000000;
    else _16_ <= in_data[60:32];
  assign { _06_[28:21], _04_[18:13], _01_, _04_[11:0], _06_[1:0] } = _16_;
  reg [23:0] _17_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _17_ <= 24'h000000;
    else _17_ <= { _02_[23:9], celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_25z };
  assign { _03_[23:4], _00_, _03_[2:0] } = _17_;
  reg [18:0] _18_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _18_ <= 19'h00000;
    else _18_ <= { _04_[18:13], _01_, _04_[11:0] };
  assign { _05_[18:17], _02_[23:9], _05_[1:0] } = _18_;
  assign celloutsig_0_24z = { celloutsig_0_14z, celloutsig_0_22z } / { 1'h1, celloutsig_0_1z[11:9] };
  assign celloutsig_0_2z = { _06_[27:21], _04_[18:13], _01_, _04_[11:4] } == in_data[95:74];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } === { in_data[165], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_4z = { in_data[148:147], celloutsig_1_3z } === { in_data[166:165], celloutsig_1_0z };
  assign celloutsig_0_25z = { _02_[10:9], celloutsig_0_8z } === { celloutsig_0_8z[0], celloutsig_0_14z, celloutsig_0_23z };
  assign celloutsig_0_32z = celloutsig_0_24z >= { celloutsig_0_30z[2:0], celloutsig_0_26z };
  assign celloutsig_0_37z = celloutsig_0_1z[19:13] >= { _03_[12:7], celloutsig_0_17z };
  assign celloutsig_1_12z = celloutsig_1_7z[3:1] >= { celloutsig_1_7z[3], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_18z = { in_data[16:6], celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_8z } >= { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_3z = { _04_[18:13], _01_, _04_[11:3], celloutsig_0_2z } <= { celloutsig_0_1z[15:1], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_14z = celloutsig_1_8z[7:1] <= celloutsig_1_5z;
  assign celloutsig_0_34z = { celloutsig_0_14z[0], celloutsig_0_14z } && { celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_28z };
  assign celloutsig_0_60z = { in_data[72:51], celloutsig_0_28z } && { celloutsig_0_30z[3:0], celloutsig_0_15z, celloutsig_0_55z, celloutsig_0_34z, celloutsig_0_15z, celloutsig_0_34z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_45z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_16z };
  assign celloutsig_0_45z = { in_data[70:61], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z } || { celloutsig_0_39z[16:12], celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_34z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } || { in_data[174:171], celloutsig_1_4z };
  assign celloutsig_0_35z = celloutsig_0_28z & ~(celloutsig_0_34z);
  assign celloutsig_0_38z = celloutsig_0_25z & ~(celloutsig_0_25z);
  assign celloutsig_0_26z = celloutsig_0_8z[2] & ~(celloutsig_0_10z);
  assign celloutsig_0_50z = { _06_[24:22], celloutsig_0_2z } % { 1'h1, celloutsig_0_20z[4:3], celloutsig_0_23z };
  assign celloutsig_0_16z = { _05_[17], _02_[23:21] } % { 1'h1, celloutsig_0_8z };
  assign celloutsig_1_11z = { in_data[171:162], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_5z } * { celloutsig_1_9z[4:1], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_11z = ~ { _04_[18:13], _01_ };
  assign celloutsig_0_14z = ~ _04_[15:13];
  assign celloutsig_0_1z = ~ in_data[69:49];
  assign celloutsig_0_59z = { celloutsig_0_37z, celloutsig_0_26z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_37z, celloutsig_0_34z } | { celloutsig_0_45z, celloutsig_0_50z, celloutsig_0_45z };
  assign celloutsig_1_5z = { in_data[130:128], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } | { celloutsig_1_2z[0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[3:0], celloutsig_1_7z } | { celloutsig_1_2z[5], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_12z = & { celloutsig_0_4z, celloutsig_0_3z, in_data[63] };
  assign celloutsig_1_1z = ^ in_data[165:139];
  assign celloutsig_0_30z = in_data[76:69] << { _05_[17], _02_[23], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_1_7z = { celloutsig_1_2z[5:1], celloutsig_1_1z } << { celloutsig_1_2z[3:0], celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_20z = { celloutsig_0_1z[15:0], celloutsig_0_18z, celloutsig_0_6z } << { in_data[62:59], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_13z = _02_[20:18] - _04_[9:7];
  assign celloutsig_0_39z = { celloutsig_0_20z[17:5], celloutsig_0_3z, celloutsig_0_8z } ~^ { celloutsig_0_20z[15:2], celloutsig_0_13z };
  assign celloutsig_1_2z = in_data[103:98] ~^ { in_data[151:148], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z & _04_[8]) | celloutsig_0_2z);
  assign celloutsig_0_6z = ~((celloutsig_0_1z[9] & celloutsig_0_3z) | celloutsig_0_2z);
  assign celloutsig_0_21z = ~((celloutsig_0_6z & celloutsig_0_16z[3]) | celloutsig_0_20z[14]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_9z = 5'h00;
    else if (!clkin_data[160]) celloutsig_1_9z = { celloutsig_1_8z[5:3], celloutsig_1_1z, celloutsig_1_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_7z = 5'h00;
    else if (!clkin_data[128]) celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_8z = 3'h0;
    else if (clkin_data[96]) celloutsig_0_8z = { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_55z = ~((celloutsig_0_19z & celloutsig_0_10z) | (celloutsig_0_13z[2] & celloutsig_0_38z));
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_9z[0]) | (celloutsig_1_6z & celloutsig_1_5z[0]));
  assign celloutsig_1_18z = ~((celloutsig_1_5z[6] & celloutsig_1_12z) | (celloutsig_1_6z & celloutsig_1_14z));
  assign celloutsig_0_17z = ~((celloutsig_0_1z[2] & celloutsig_0_13z[1]) | (celloutsig_0_12z & celloutsig_0_6z));
  assign celloutsig_0_22z = ~((celloutsig_0_12z & celloutsig_0_5z) | (celloutsig_0_10z & celloutsig_0_14z[1]));
  assign _02_[8:0] = { celloutsig_0_5z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_25z };
  assign _03_[3] = _00_;
  assign _04_[12] = _01_;
  assign _05_[16:2] = _02_[23:9];
  assign _06_[20:2] = { _04_[18:13], _01_, _04_[11:0] };
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
