// Seed: 3199540849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  initial id_2 = id_1;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input wire id_2,
    input supply1 id_3,
    input tri id_4,
    output tri id_5,
    input supply0 id_6,
    output uwire id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri id_10,
    input wand id_11,
    input supply0 id_12,
    output wand id_13,
    output wor id_14,
    output wire id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_17, id_17
  );
  wire id_18;
  id_19 :
  assert property (@(posedge id_17) 1)
  else $display(1'h0, id_17 - 1);
endmodule
