#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  1 05:18:16 2023
# Process ID: 3715
# Current directory: /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1
# Command line: vivado -log fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_wrapper.tcl -notrace
# Log file: /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper.vdi
# Journal file: /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/vivado.jou
# Running On: ac441d3eae35, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14647 MB
#-----------------------------------------------------------
source fpga_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.391 ; gain = 28.168 ; free physical = 10860 ; free virtual = 14067
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1714.297 ; gain = 147.340 ; free physical = 10789 ; free virtual = 13992
Command: link_design -top fpga_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_1_bram_0/fpga_axi_bram_ctrl_1_bram_0.dcp' for cell 'fpga_i/A_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_3_bram_0/fpga_axi_bram_ctrl_3_bram_0.dcp' for cell 'fpga_i/O_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_0_bram_0/fpga_axi_bram_ctrl_0_bram_0.dcp' for cell 'fpga_i/SP_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_2_bram_0/fpga_axi_bram_ctrl_2_bram_0.dcp' for cell 'fpga_i/W_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_0_0/fpga_axi_bram_ctrl_0_0.dcp' for cell 'fpga_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_1_0/fpga_axi_bram_ctrl_1_0.dcp' for cell 'fpga_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_2_0/fpga_axi_bram_ctrl_2_0.dcp' for cell 'fpga_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_axi_bram_ctrl_3_0/fpga_axi_bram_ctrl_3_0.dcp' for cell 'fpga_i/axi_bram_ctrl_3'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_mat_mul_system_0_0/fpga_mat_mul_system_0_0.dcp' for cell 'fpga_i/mat_mul_system_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0.dcp' for cell 'fpga_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_processing_system7_0_0/fpga_processing_system7_0_0.dcp' for cell 'fpga_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_smartconnect_0_0/fpga_smartconnect_0_0.dcp' for cell 'fpga_i/smartconnect_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2141.793 ; gain = 0.051 ; free physical = 10202 ; free virtual = 13409
INFO: [Netlist 29-17] Analyzing 3361 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_processing_system7_0_0/fpga_processing_system7_0_0.xdc] for cell 'fpga_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_processing_system7_0_0/fpga_processing_system7_0_0.xdc] for cell 'fpga_i/processing_system7_0/inst'
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0_board.xdc] for cell 'fpga_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0_board.xdc] for cell 'fpga_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0.xdc] for cell 'fpga_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_proc_sys_reset_0_0/fpga_proc_sys_reset_0_0.xdc] for cell 'fpga_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_b08f_psr_aclk_0_board.xdc] for cell 'fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_b08f_psr_aclk_0_board.xdc] for cell 'fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_b08f_psr_aclk_0.xdc] for cell 'fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/user/vivado_step4_team4/vivado_step4_team4.gen/sources_1/bd/fpga/ip/fpga_smartconnect_0_0/bd_0/ip/ip_1/bd_b08f_psr_aclk_0.xdc] for cell 'fpga_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-1714] 85 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'fpga_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2469.504 ; gain = 0.000 ; free physical = 9972 ; free virtual = 13181
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2248 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 2048 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 193 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 7 instances

23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2469.504 ; gain = 755.207 ; free physical = 9972 ; free virtual = 13181
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 7 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2471.852 ; gain = 2.348 ; free physical = 9947 ; free virtual = 13157

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: e05301cf

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2910.262 ; gain = 438.410 ; free physical = 9469 ; free virtual = 12693

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_addr_reg[9]_i_109 into driver instance fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/write_req_array[7]_i_6, which resulted in an inversion of 115 pins
INFO: [Opt 31-1287] Pulled Inverter fpga_i/mat_mul_system_0/inst/sys_control_/critical_conditon_array_reg[5]_i_1__0 into driver instance fpga_i/mat_mul_system_0/inst/sys_control_/mem_reg_i_12__6, which resulted in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 43 inverter(s) to 201 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f3315b82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3204.430 ; gain = 1.137 ; free physical = 9302 ; free virtual = 12527
INFO: [Opt 31-389] Phase Retarget created 46 cells and removed 194 cells
INFO: [Opt 31-1021] In phase Retarget, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 2 Constant propagation | Checksum: ea66d6c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3204.488 ; gain = 1.195 ; free physical = 9302 ; free virtual = 12526
INFO: [Opt 31-389] Phase Constant propagation created 151 cells and removed 424 cells
INFO: [Opt 31-1021] In phase Constant propagation, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 103559e12

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3204.680 ; gain = 1.387 ; free physical = 9301 ; free virtual = 12525
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1662 cells
INFO: [Opt 31-1021] In phase Sweep, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 103559e12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3237.051 ; gain = 33.758 ; free physical = 9300 ; free virtual = 12524
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 103559e12

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3237.090 ; gain = 33.797 ; free physical = 9300 ; free virtual = 12524
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f586fdca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3237.113 ; gain = 33.820 ; free physical = 9299 ; free virtual = 12524
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              46  |             194  |                                             75  |
|  Constant propagation         |             151  |             424  |                                            100  |
|  Sweep                        |               0  |            1662  |                                            125  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             75  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3237.160 ; gain = 0.023 ; free physical = 9299 ; free virtual = 12524
Ending Logic Optimization Task | Checksum: 1722f7ded

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3237.160 ; gain = 33.867 ; free physical = 9299 ; free virtual = 12524

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 48
Ending PowerOpt Patch Enables Task | Checksum: 1be4e98a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3589.914 ; gain = 0.000 ; free physical = 9221 ; free virtual = 12450
Ending Power Optimization Task | Checksum: 1be4e98a0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3589.914 ; gain = 352.723 ; free physical = 9249 ; free virtual = 12478

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1be4e98a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3589.914 ; gain = 0.000 ; free physical = 9249 ; free virtual = 12478

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3589.914 ; gain = 0.000 ; free physical = 9249 ; free virtual = 12478
Ending Netlist Obfuscation Task | Checksum: 18b2767ea

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3589.914 ; gain = 0.000 ; free physical = 9249 ; free virtual = 12478
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3589.914 ; gain = 1120.410 ; free physical = 9249 ; free virtual = 12478
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3589.914 ; gain = 0.000 ; free physical = 9219 ; free virtual = 12454
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file fpga_wrapper_drc_opted.rpt -pb fpga_wrapper_drc_opted.pb -rpx fpga_wrapper_drc_opted.rpx
Command: report_drc -file fpga_wrapper_drc_opted.rpt -pb fpga_wrapper_drc_opted.pb -rpx fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 7 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 7 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 7 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 7 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 9190 ; free virtual = 12423
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fe4bb88a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 9190 ; free virtual = 12423
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 9190 ; free virtual = 12423

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d0cd14de

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 9109 ; free virtual = 12343

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c2d07ea5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 9020 ; free virtual = 12255

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c2d07ea5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 9020 ; free virtual = 12255
Phase 1 Placer Initialization | Checksum: c2d07ea5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 9020 ; free virtual = 12255

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: c218dd5a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8985 ; free virtual = 12220

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 5ae2df8b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8980 ; free virtual = 12216

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 5ae2df8b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:21 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8971 ; free virtual = 12207

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 139d9b8ab

Time (s): cpu = 00:01:18 ; elapsed = 00:00:38 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8956 ; free virtual = 12192

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4057 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1950 nets or LUTs. Breaked 0 LUT, combined 1950 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'fpga_i/mat_mul_system_0/inst/sys_control_/p_2_out_1[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1308 to 285 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 285.
INFO: [Physopt 32-1132] Very high fanout net 'fpga_i/mat_mul_system_0/inst/sys_control_/p_2_out_1[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1572 to 293 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 293.
INFO: [Physopt 32-1132] Very high fanout net 'fpga_i/mat_mul_system_0/inst/sys_control_/p_2_out_1[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1562 to 283 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 283.
INFO: [Physopt 32-1132] Very high fanout net 'fpga_i/mat_mul_system_0/inst/sys_control_/p_2_out_1[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1559 to 280 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 280.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8925 ; free virtual = 12164

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1950  |                  1950  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1950  |                  1950  |           0  |           4  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1f7aafb9d

Time (s): cpu = 00:01:29 ; elapsed = 00:00:45 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8927 ; free virtual = 12166
Phase 2.4 Global Placement Core | Checksum: 172028522

Time (s): cpu = 00:01:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8917 ; free virtual = 12156
Phase 2 Global Placement | Checksum: 172028522

Time (s): cpu = 00:01:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8931 ; free virtual = 12170

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b4073629

Time (s): cpu = 00:01:41 ; elapsed = 00:00:51 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8931 ; free virtual = 12170

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a2909a3

Time (s): cpu = 00:02:05 ; elapsed = 00:01:05 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8908 ; free virtual = 12147

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a7e7f44a

Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8908 ; free virtual = 12147

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ce6dc35c

Time (s): cpu = 00:02:06 ; elapsed = 00:01:05 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8908 ; free virtual = 12147

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c3149687

Time (s): cpu = 00:02:12 ; elapsed = 00:01:12 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8922 ; free virtual = 12162

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 197140868

Time (s): cpu = 00:02:13 ; elapsed = 00:01:13 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12165

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b1961932

Time (s): cpu = 00:02:14 ; elapsed = 00:01:13 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12165
Phase 3 Detail Placement | Checksum: 1b1961932

Time (s): cpu = 00:02:14 ; elapsed = 00:01:13 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8926 ; free virtual = 12165

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11b000a0a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 7 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=913.243 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18a7dc3af

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8901 ; free virtual = 12141
INFO: [Place 46-33] Processed net fpga_i/mat_mul_system_0/inst/sys_control_/sys_reset, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net fpga_i/mat_mul_system_0/inst/sys_control_/operation_signal_in[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: f773fe47

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8901 ; free virtual = 12140
Phase 4.1.1.1 BUFG Insertion | Checksum: 11b000a0a

Time (s): cpu = 00:02:40 ; elapsed = 00:01:24 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8902 ; free virtual = 12141

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=913.243. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e2026d5e

Time (s): cpu = 00:02:40 ; elapsed = 00:01:24 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8902 ; free virtual = 12141

Time (s): cpu = 00:02:40 ; elapsed = 00:01:24 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8902 ; free virtual = 12141
Phase 4.1 Post Commit Optimization | Checksum: e2026d5e

Time (s): cpu = 00:02:40 ; elapsed = 00:01:24 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8902 ; free virtual = 12141

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e2026d5e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:24 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8903 ; free virtual = 12143

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e2026d5e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:25 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8910 ; free virtual = 12150
Phase 4.3 Placer Reporting | Checksum: e2026d5e

Time (s): cpu = 00:02:41 ; elapsed = 00:01:25 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8910 ; free virtual = 12150

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8910 ; free virtual = 12150

Time (s): cpu = 00:02:41 ; elapsed = 00:01:25 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8910 ; free virtual = 12150
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aabb292d

Time (s): cpu = 00:02:42 ; elapsed = 00:01:25 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8910 ; free virtual = 12150
Ending Placer Task | Checksum: 33510ab6

Time (s): cpu = 00:02:42 ; elapsed = 00:01:25 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8910 ; free virtual = 12150
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:45 ; elapsed = 00:01:27 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8966 ; free virtual = 12206
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8898 ; free virtual = 12193
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8959 ; free virtual = 12199
INFO: [runtcl-4] Executing : report_io -file fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8944 ; free virtual = 12184
INFO: [runtcl-4] Executing : report_utilization -file fpga_wrapper_utilization_placed.rpt -pb fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8955 ; free virtual = 12195
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8932 ; free virtual = 12172
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8932 ; free virtual = 12172
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8842 ; free virtual = 12139
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8893 ; free virtual = 12134
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 7 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 7 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1d5df5bb ConstDB: 0 ShapeSum: 15f314fb RouteDB: 0
Post Restoration Checksum: NetGraph: ab1d96aa NumContArr: 88dad14a Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 133f867f4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8753 ; free virtual = 11995

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 133f867f4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8723 ; free virtual = 11965

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 133f867f4

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 3630.984 ; gain = 0.000 ; free physical = 8723 ; free virtual = 11965
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e5210a2f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:37 . Memory (MB): peak = 3666.695 ; gain = 35.711 ; free physical = 8698 ; free virtual = 11940
INFO: [Route 35-416] Intermediate Timing Summary | WNS=914.733| TNS=0.000  | WHS=-0.341 | THS=-481.374|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29498
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29497
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1519ff3b6

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3712.883 ; gain = 81.898 ; free physical = 8717 ; free virtual = 11960

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1519ff3b6

Time (s): cpu = 00:01:26 ; elapsed = 00:00:42 . Memory (MB): peak = 3712.883 ; gain = 81.898 ; free physical = 8717 ; free virtual = 11960
Phase 3 Initial Routing | Checksum: 1082c986f

Time (s): cpu = 00:01:50 ; elapsed = 00:00:50 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8701 ; free virtual = 11944

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3048
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=903.651| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20d129c25

Time (s): cpu = 00:02:16 ; elapsed = 00:01:01 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8695 ; free virtual = 11938

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=903.576| TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eae7ec34

Time (s): cpu = 00:02:17 ; elapsed = 00:01:02 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8692 ; free virtual = 11935
Phase 4 Rip-up And Reroute | Checksum: 1eae7ec34

Time (s): cpu = 00:02:17 ; elapsed = 00:01:02 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8692 ; free virtual = 11935

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eae7ec34

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8692 ; free virtual = 11935

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eae7ec34

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8692 ; free virtual = 11935
Phase 5 Delay and Skew Optimization | Checksum: 1eae7ec34

Time (s): cpu = 00:02:18 ; elapsed = 00:01:02 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8692 ; free virtual = 11935

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2a955303f

Time (s): cpu = 00:02:27 ; elapsed = 00:01:07 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8691 ; free virtual = 11935
INFO: [Route 35-416] Intermediate Timing Summary | WNS=903.576| TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 26e0432d0

Time (s): cpu = 00:02:27 ; elapsed = 00:01:07 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8691 ; free virtual = 11935
Phase 6 Post Hold Fix | Checksum: 26e0432d0

Time (s): cpu = 00:02:27 ; elapsed = 00:01:07 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8691 ; free virtual = 11935

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.4122 %
  Global Horizontal Routing Utilization  = 13.8264 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 22ba5808f

Time (s): cpu = 00:02:27 ; elapsed = 00:01:08 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8691 ; free virtual = 11935

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 22ba5808f

Time (s): cpu = 00:02:28 ; elapsed = 00:01:08 . Memory (MB): peak = 3867.441 ; gain = 236.457 ; free physical = 8691 ; free virtual = 11935

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a8098d17

Time (s): cpu = 00:02:31 ; elapsed = 00:01:10 . Memory (MB): peak = 3883.668 ; gain = 252.684 ; free physical = 8691 ; free virtual = 11934

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=903.576| TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a8098d17

Time (s): cpu = 00:02:36 ; elapsed = 00:01:11 . Memory (MB): peak = 3883.668 ; gain = 252.684 ; free physical = 8692 ; free virtual = 11935
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:36 ; elapsed = 00:01:11 . Memory (MB): peak = 3883.668 ; gain = 252.684 ; free physical = 8748 ; free virtual = 11992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:01:13 . Memory (MB): peak = 3883.668 ; gain = 252.684 ; free physical = 8747 ; free virtual = 11992
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3895.688 ; gain = 12.020 ; free physical = 8698 ; free virtual = 12005
INFO: [Common 17-1381] The checkpoint '/home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3895.688 ; gain = 12.020 ; free physical = 8739 ; free virtual = 11984
INFO: [runtcl-4] Executing : report_drc -file fpga_wrapper_drc_routed.rpt -pb fpga_wrapper_drc_routed.pb -rpx fpga_wrapper_drc_routed.rpx
Command: report_drc -file fpga_wrapper_drc_routed.rpt -pb fpga_wrapper_drc_routed.pb -rpx fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 7 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file fpga_wrapper_methodology_drc_routed.rpt -pb fpga_wrapper_methodology_drc_routed.pb -rpx fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file fpga_wrapper_methodology_drc_routed.rpt -pb fpga_wrapper_methodology_drc_routed.pb -rpx fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 7 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:10 . Memory (MB): peak = 3900.492 ; gain = 0.000 ; free physical = 8700 ; free virtual = 11949
INFO: [runtcl-4] Executing : report_power -file fpga_wrapper_power_routed.rpt -pb fpga_wrapper_power_summary_routed.pb -rpx fpga_wrapper_power_routed.rpx
Command: report_power -file fpga_wrapper_power_routed.rpt -pb fpga_wrapper_power_summary_routed.pb -rpx fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
130 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 4024.188 ; gain = 123.695 ; free physical = 8660 ; free virtual = 11920
INFO: [runtcl-4] Executing : report_route_status -file fpga_wrapper_route_status.rpt -pb fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_wrapper_timing_summary_routed.rpt -pb fpga_wrapper_timing_summary_routed.pb -rpx fpga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 7 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file fpga_wrapper_bus_skew_routed.rpt -pb fpga_wrapper_bus_skew_routed.pb -rpx fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 7 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 05:23:20 2023...
#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Dec  1 05:23:33 2023
# Process ID: 6821
# Current directory: /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1
# Command line: vivado -log fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source fpga_wrapper.tcl -notrace
# Log file: /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/fpga_wrapper.vdi
# Journal file: /home/user/vivado_step4_team4/vivado_step4_team4.runs/impl_1/vivado.jou
# Running On: ac441d3eae35, OS: Linux, CPU Frequency: , CPU Physical cores: 1, Host memory: 14647 MB
#-----------------------------------------------------------
source fpga_wrapper.tcl -notrace
Command: open_checkpoint fpga_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1535.152 ; gain = 0.246 ; free physical = 10889 ; free virtual = 14136
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2041.230 ; gain = 0.059 ; free physical = 10202 ; free virtual = 13453
INFO: [Netlist 29-17] Analyzing 3301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2922.277 ; gain = 41.520 ; free physical = 9306 ; free virtual = 12563
Restored from archive | CPU: 3.910000 secs | Memory: 49.022552 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2922.281 ; gain = 41.535 ; free physical = 9306 ; free virtual = 12563
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2922.629 ; gain = 0.000 ; free physical = 9313 ; free virtual = 12569
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2188 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 2048 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 135 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 16bd18dbe
----- Checksum: PlaceDB: 766891f9 ShapeSum: 15f314fb RouteDB: df75e6ca 
open_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2926.770 ; gain = 1392.531 ; free physical = 9305 ; free virtual = 12561
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the fpga_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/user/Xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 7 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_req1 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_req1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1__0 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1__0 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram2 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram2__0 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/counter2 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/counter2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/enable_a_bram1 input fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/enable_a_bram1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0 input fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0 input fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1 input fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1 input fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram0 input fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram0 input fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram1 input fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/p_2_out input fpga_i/mat_mul_system_0/inst/p_2_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/p_2_out input fpga_i/mat_mul_system_0/inst/p_2_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/p_2_out input fpga_i/mat_mul_system_0/inst/p_2_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out input fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_req1 output fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_req1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1 output fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1__0 output fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/addr_a_bram1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/counter2 output fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/counter2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/enable_a_bram1 output fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/enable_a_bram1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0 output fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1 output fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram0 output fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/addr_o_bram0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram1 output fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram2 output fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[0].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[1].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[3].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[4].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[5].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[6].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/add_/out output fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/addr_w_bram0 output fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/addr_w_bram0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/counter2 output fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/counter2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/enable_w_bram1 output fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/enable_w_bram1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/w_ram_write_req1 output fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/w_ram_write_req1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr0 output fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr1 output fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_req1 multiplier stage fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/a_ram_write_req1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/counter2 multiplier stage fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/counter2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/enable_a_bram1 multiplier stage fpga_i/mat_mul_system_0/inst/a_ram_address_generator_/enable_a_bram1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0 multiplier stage fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1 multiplier stage fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram1 multiplier stage fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram2 multiplier stage fpga_i/mat_mul_system_0/inst/o_ram_address_generator_/enable_o_bram2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/p_2_out multiplier stage fpga_i/mat_mul_system_0/inst/p_2_out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[1].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[2].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[3].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[4].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[5].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[6].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[0].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[0].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[1].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[1].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[2].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[3].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[3].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[4].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[4].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[5].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[5].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[6].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[6].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/add_/out multiplier stage fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[7].genblk1[7].pe_/add_/out/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/counter2 multiplier stage fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/counter2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/enable_w_bram1 multiplier stage fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/enable_w_bram1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/w_ram_write_req1 multiplier stage fpga_i/mat_mul_system_0/inst/w_ram_address_generator_/w_ram_write_req1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr0 multiplier stage fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr1 multiplier stage fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/a_ram_read_start_addr1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[0].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[1].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[2].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[3].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[4].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[5].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[6].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/sys_arr_/genblk1[0].genblk1[7].pe_/add_/out with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC DPREG-4] DSP48E1_PregDynOpmodeZmuxP:: The DSP48E1 cell fpga_i/mat_mul_system_0/inst/w_ram_read_start_addr1 with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[10] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[6]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[11] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[7]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[12] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[8]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[13] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[9]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[4] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[0]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[5] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[1]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[6] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[2]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[7] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[3]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[8] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[4]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ADDRARDADDR[9] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg_2[5]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/mem_reg/ENARDEN (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[0].ram_/Q[0]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_req_array_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[10] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[6]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[11] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[7]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[12] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[8]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[13] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[9]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[5] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[1]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[6] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[2]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[7] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[3]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[8] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[4]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg has an input control pin fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg/ADDRARDADDR[9] (net: fpga_i/mat_mul_system_0/inst/a_ram/genblk2[1].ram_/mem_reg_2[5]) which is driven by a register (fpga_i/mat_mul_system_0/inst/a_ram/write_addr_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are fpga_i/O_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_dly_D.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 410 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 7 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 289 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3365.641 ; gain = 421.371 ; free physical = 9261 ; free virtual = 12527
INFO: [Common 17-206] Exiting Vivado at Fri Dec  1 05:24:50 2023...
