{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"histogram"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"histogram.B0.runOnce"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"histogram.B1.start"
          , "children":
          [
            {
              "type":"inst"
              , "id":7
              , "name":"Stream Read"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":19
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"2"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":15
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"20"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":16
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"5"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"histogram.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":9
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":23
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"feature"
                  , "Start Cycle":"99"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":10
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":24
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"weight"
                  , "Start Cycle":"101"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":25
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Loads from":"hist"
                  , "Start Cycle":"133"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":26
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined"
                  , "Stall-free":"No"
                  , "Stores to":"hist"
                  , "Start Cycle":"165"
                  , "Latency":"31"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":17
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":22
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"18"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":18
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"196"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"196"
              , "II":"98"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Loop is pipelined with II of 98. See Loops Analysis for more information."
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"histogram.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":13
              , "name":"Stream Write"
              , "debug":
              [
                [
                  {
                    "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
                    , "line":28
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1 bit"
                  , "Depth":"0"
                  , "Stall-free":"No"
                  , "Start Cycle":"0"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":19
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":20
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"System Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":25
          , "name":"1"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"1"
              , "Arguments from histogram":"feature, weight, hist"
            }
          ]
        }
      ]
    }
    , {
      "type":"stream"
      , "id":8
      , "name":"call.histogram"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
            , "line":19
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"256 bits"
          , "Depth":"0"
          , "Bits per symbol":"256 bits"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Valid":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"stream"
      , "id":14
      , "name":"return.histogram"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
            , "line":19
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1 bit"
          , "Depth":"0"
          , "Bits per symbol":"1 bit"
          , "Uses Packets":"No"
          , "Uses Empty":"No"
          , "First symbol in high order bits":"No"
          , "Uses Ready":"Yes"
          , "Ready Latency":"0"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":21
      , "name":"feature"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
            , "line":19
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"32"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"histogram"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":23
      , "name":"hist"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
            , "line":19
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"32"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"histogram"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":24
      , "name":"n"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
            , "line":19
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Width":"32 bits"
          , "Component":"histogram"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":22
      , "name":"weight"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\histogram\\histogram.cpp"
            , "line":19
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"32"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"histogram"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":8
      , "to":7
    }
    , {
      "from":13
      , "to":14
    }
    , {
      "from":21
      , "to":7
    }
    , {
      "from":22
      , "to":7
    }
    , {
      "from":23
      , "to":7
    }
    , {
      "from":24
      , "to":7
    }
    , {
      "from":20
      , "to":15
    }
    , {
      "from":3
      , "to":15
    }
    , {
      "from":7
      , "to":16
    }
    , {
      "from":18
      , "to":17
    }
    , {
      "from":16
      , "to":17
    }
    , {
      "from":12
      , "to":18
    }
    , {
      "from":9
      , "to":18
    }
    , {
      "from":10
      , "to":18
    }
    , {
      "from":11
      , "to":18
    }
    , {
      "from":18
      , "to":19
    }
    , {
      "from":13
      , "to":20
    }
    , {
      "from":15
      , "to":7
    }
    , {
      "from":17
      , "to":9
    }
    , {
      "from":17
      , "to":10
    }
    , {
      "from":9
      , "to":11
    }
    , {
      "from":9
      , "to":12
    }
    , {
      "from":10
      , "to":12
    }
    , {
      "from":11
      , "to":12
    }
    , {
      "from":19
      , "to":13
    }
    , {
      "from":25
      , "to":11
    }
    , {
      "from":12
      , "to":25
    }
    , {
      "from":25
      , "to":9
    }
    , {
      "from":25
      , "to":10
    }
  ]
}
