`timescale 1ns/1ns
module tb_div_odd;

    reg clk_in;
    reg rst;

    wire clk_out;


    div_odd ints1 (
        .clk_in(clk_in),
        .rst(rst),
        .clk_out(clk_out)
    );

    always #10 clk_in = ~clk_in;

    initial begin
        clk_in = 0;
        rst = 0;
        #5 rst=1;
    
        clk_in = 1;
	$stop();
    end

endmodule

