#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Wed Dec 01 15:32:56 2021
# Process ID: 6976
# Log file: C:/usr/FPGA3/OneHz/planAhead_run_1/planAhead.log
# Journal file: C:/usr/FPGA3/OneHz/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/usr/FPGA3/OneHz/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P55 [get_ports CK]
endgroup
startgroup
set_property package_pin P75 [get_ports CLR]
endgroup
set_property package_pin "" [get_ports [list  SET]]
startgroup
set_property package_pin P79 [get_ports CLR]
endgroup
startgroup
set_property package_pin P75 [get_ports SET]
endgroup
startgroup
set_property package_pin P23 [get_ports S1]
endgroup
startgroup
set_property package_pin P22 [get_ports S01]
endgroup
startgroup
set_property package_pin P24 [get_ports S10]
endgroup
startgroup
set_property package_pin P21 [get_ports S001]
endgroup
save_constraints
