#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Apr 25 13:51:46 2025
# Process ID         : 39324
# Current directory  : C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.runs/synth_1
# Command line       : vivado.exe -log Wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Wrapper.tcl
# Log file           : C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.runs/synth_1/Wrapper.vds
# Journal file       : C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.runs/synth_1\vivado.jou
# Running On         : Nimaye-PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 5 5600X 6-Core Processor             
# CPU Frequency      : 3693 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 17084 MB
# Swap memory        : 18301 MB
# Total Virtual      : 35386 MB
# Available Virtual  : 6749 MB
#-----------------------------------------------------------
source Wrapper.tcl -notrace
Command: synth_design -top Wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 978.414 ; gain = 469.207
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'winState', assumed default net type 'wire' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:177]
INFO: [Synth 8-11241] undeclared symbol 'lossState', assumed default net type 'wire' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:178]
INFO: [Synth 8-6157] synthesizing module 'Wrapper' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/Wrapper_timing.v:27]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-39324-Nimaye-PC/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.runs/synth_1/.Xil/Vivado-39324-Nimaye-PC/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/latch.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/latch.v:1]
INFO: [Synth 8-6157] synthesizing module 'thirty_two_bit_adder' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/thirty_two_bit_adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'eight_bit_adder' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/eight_bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'eight_bit_adder' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/eight_bit_adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'thirty_two_bit_adder' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/thirty_two_bit_adder.v:1]
WARNING: [Synth 8-7071] port 'ovf' of module 'thirty_two_bit_adder' is unconnected for instance 'pc_incrementer' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/processor.v:119]
WARNING: [Synth 8-7023] instance 'pc_incrementer' of module 'thirty_two_bit_adder' has 5 connections declared, but only 4 given [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/processor.v:119]
INFO: [Synth 8-6157] synthesizing module 'latch_1bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/latch_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'latch_1bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/latch_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sx' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sx' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sx.v:1]
WARNING: [Synth 8-7071] port 'ovf' of module 'thirty_two_bit_adder' is unconnected for instance 'branch_adder' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/processor.v:175]
WARNING: [Synth 8-7023] instance 'branch_adder' of module 'thirty_two_bit_adder' has 5 connections declared, but only 4 given [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/processor.v:175]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'is_zero' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/is_zero.v:1]
INFO: [Synth 8-6155] done synthesizing module 'is_zero' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/is_zero.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll_barrel' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_barrel.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll_1bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll_1bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll_2bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_2bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll_2bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_2bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll_4bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_4bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll_4bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_4bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll_8bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll_8bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll_16bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_16bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll_16bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_16bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll_barrel' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_barrel.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra_barrel' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_barrel.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra_1bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_1bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra_1bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_1bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra_2bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_2bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra_2bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_2bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra_4bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_4bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra_4bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_4bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra_8bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra_8bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra_16bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_16bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra_16bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_16bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra_barrel' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_barrel.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_32' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_32' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'tff' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/tff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tff' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/tff.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra_2bit_66b_version' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_2bit_66b_version.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra_2bit_66b_version' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sra_2bit_66b_version.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_66' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/reg_66.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_66' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/reg_66.v:1]
INFO: [Synth 8-6157] synthesizing module 'multovf' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/multovf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multovf' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/multovf.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mult' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'divpos_to_neg' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/divpos_to_neg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'divpos_to_neg' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/divpos_to_neg.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll_1bit_64b_version' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_1bit_64b_version.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll_1bit_64b_version' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/sll_1bit_64b_version.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_64' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/reg_64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_64' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/reg_64.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'latch_5bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/latch_5bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'latch_5bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/latch_5bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'rng' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/rng.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rng' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/rng.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/processor.v:20]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM.v:2]
	Parameter MEMFILE bound to: 80'b01110100011010010110110101101001011011100110011100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'timing.mem' is read successfully [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:2]
WARNING: [Synth 8-7071] port 'addr3' of module 'RAM' is unconnected for instance 'ProcMem' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/Wrapper_timing.v:116]
WARNING: [Synth 8-7023] instance 'ProcMem' of module 'RAM' has 8 connections declared, but only 7 given [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/Wrapper_timing.v:116]
INFO: [Synth 8-6157] synthesizing module 'VGAController' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:2]
INFO: [Synth 8-6157] synthesizing module 'VGATimingGenerator' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGATimingGenerator.v:2]
	Parameter HEIGHT bound to: 480 - type: integer 
	Parameter WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VGATimingGenerator' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGATimingGenerator.v:2]
INFO: [Synth 8-6157] synthesizing module 'ROM_hex' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM_hex.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 18 - type: integer 
	Parameter DEPTH bound to: 110250 - type: integer 
	Parameter MEMFILE bound to: 728'b01000011001110100010111101010101011100110110010101110010011100110010111101001110011010010110110101100001011110010110010100100000010001110110000101110010011011110110010001101001011000010010111101101001010000110110110001101111011101010110010001000100011100100110100101110110011001010010111101000100011001010111001101101011011101000110111101110000001011110011001100101101001100100010111101000101010000110100010100100000001100110011010100110000001011110110001001101100011000010110001101101011011010100110000101100011011010110010110101101101011000010110001101101000011010010110111001100101001011110111001101101111011101010111001001100011011001010111001100101111011010010110110101100001011001110110010100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/image.mem' is read successfully [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM_hex.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM_hex' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM_hex.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized0' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 736'b0100001100111010001011110101010101110011011001010111001001110011001011110100111001101001011011010110000101111001011001010010000001000111011000010111001001101111011001000110100101100001001011110110100101000011011011000110111101110101011001000100010001110010011010010111011001100101001011110100010001100101011100110110101101110100011011110111000000101111001100110010110100110010001011110100010101000011010001010010000000110011001101010011000000101111011000100110110001100001011000110110101101101010011000010110001101101011001011010110110101100001011000110110100001101001011011100110010100101111011100110110111101110101011100100110001101100101011100110010111101100011011011110110110001101111011100100111001100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/colors.mem' is read successfully [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:20]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized0' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:2]
WARNING: [Synth 8-7071] port 'addr2' of module 'RAM' is unconnected for instance 'ColorPalette' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:100]
WARNING: [Synth 8-7071] port 'addr3' of module 'RAM' is unconnected for instance 'ColorPalette' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:100]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ColorPalette' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:100]
WARNING: [Synth 8-7071] port 'dataOut2' of module 'RAM' is unconnected for instance 'ColorPalette' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:100]
WARNING: [Synth 8-7023] instance 'ColorPalette' of module 'RAM' has 8 connections declared, but only 4 given [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:100]
INFO: [Synth 8-6157] synthesizing module 'ROM_hex__parameterized0' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM_hex.v:2]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 36000 - type: integer 
	Parameter MEMFILE bound to: 752'b01000011001110100010111101010101011100110110010101110010011100110010111101001110011010010110110101100001011110010110010100100000010001110110000101110010011011110110010001101001011000010010111101101001010000110110110001101111011101010110010001000100011100100110100101110110011001010010111101000100011001010111001101101011011101000110111101110000001011110011001100101101001100100010111101000101010000110100010100100000001100110011010100110000001011110110001001101100011000010110001101101011011010100110000101100011011010110010110101101101011000010110001101101000011010010110111001100101001011110111001101101111011101010111001001100011011001010111001100101111011010010110110101100001011001110110010101000010010101000100111000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/imageBTN.mem' is read successfully [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM_hex.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM_hex__parameterized0' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/ROM_hex.v:2]
INFO: [Synth 8-6157] synthesizing module 'RAM__parameterized1' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:2]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDRESS_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MEMFILE bound to: 760'b0100001100111010001011110101010101110011011001010111001001110011001011110100111001101001011011010110000101111001011001010010000001000111011000010111001001101111011001000110100101100001001011110110100101000011011011000110111101110101011001000100010001110010011010010111011001100101001011110100010001100101011100110110101101110100011011110111000000101111001100110010110100110010001011110100010101000011010001010010000000110011001101010011000000101111011000100110110001100001011000110110101101101010011000010110001101101011001011010110110101100001011000110110100001101001011011100110010100101111011100110110111101110101011100100110001101100101011100110010111101100011011011110110110001101111011100100111001101000010010101000100111000101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/colorsBTN.mem' is read successfully [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:20]
INFO: [Synth 8-6155] done synthesizing module 'RAM__parameterized1' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:2]
WARNING: [Synth 8-7071] port 'addr2' of module 'RAM' is unconnected for instance 'ColorPaletteBTN' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:124]
WARNING: [Synth 8-7071] port 'addr3' of module 'RAM' is unconnected for instance 'ColorPaletteBTN' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:124]
WARNING: [Synth 8-7071] port 'dataIn' of module 'RAM' is unconnected for instance 'ColorPaletteBTN' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:124]
WARNING: [Synth 8-7071] port 'dataOut2' of module 'RAM' is unconnected for instance 'ColorPaletteBTN' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:124]
WARNING: [Synth 8-7023] instance 'ColorPaletteBTN' of module 'RAM' has 8 connections declared, but only 4 given [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:124]
INFO: [Synth 8-6157] synthesizing module 'mux_8_12bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_8_12bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4_12bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_4_12bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2_12bit' [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_2_12bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_12bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_2_12bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_12bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_4_12bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8_12bit' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/mux_8_12bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VGAController' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/VGAController.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Wrapper' (0#1) [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/Wrapper_timing.v:27]
WARNING: [Synth 8-7129] Port addr[8] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2[8] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[8] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[7] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[6] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[5] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[4] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[3] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[2] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[1] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[0] in module RAM__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[8] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2[8] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[8] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[7] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[6] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[5] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[4] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[3] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[2] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[1] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[0] in module RAM__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[31] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[30] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[29] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[28] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[27] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[26] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[25] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[24] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[23] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[22] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[21] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[20] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[19] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port cardIndex[18] in module VGAController is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[11] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[10] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[9] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[8] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[7] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[6] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[5] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[4] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[3] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[2] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[1] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr3[0] in module RAM is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[63] in module sll_1bit_64b_version is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module sra_2bit_66b_version is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module sra_2bit_66b_version is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module sll_1bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module sra_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module sra_8bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module sra_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module sra_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module sra_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module sra_4bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[1] in module sra_2bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module sra_2bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module sra_1bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module sll_16bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module sll_8bit is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.809 ; gain = 720.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.809 ; gain = 720.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1229.809 ; gain = 720.602
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 1229.809 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [c:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'pll'
Parsing XDC File [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/constraints/master.xdc]
Finished Parsing XDC File [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/constraints/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/constraints/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1312.090 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1312.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1312.090 ; gain = 802.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1312.090 ; gain = 802.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {c:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100mhz. (constraint file  {c:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for pll. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1312.090 ; gain = 802.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1312.090 ; gain = 802.883
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CPU/muxA' (mux_4) to 'CPU/muxA_muldiv'
INFO: [Synth 8-223] decloning instance 'CPU/muxB' (mux_4) to 'CPU/muxB_muldiv'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[1].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[2].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[3].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[4].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[5].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[6].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[7].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[8].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[9].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[10].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[11].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[12].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[13].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[14].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[15].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[16].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[17].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[18].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[19].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[20].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[21].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[22].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[23].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[24].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[25].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[26].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[27].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[28].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[29].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[30].dff_0'
INFO: [Synth 8-223] decloning instance 'RegisterFile/bit_reg_0[0].dff_0' (dffe_ref) to 'RegisterFile/bit_reg_0[31].dff_0'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   18 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 320   
	   2 Input      1 Bit         XORs := 338   
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1713  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
	               3K Bit	(256 X 12 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 3     
+---Muxes : 
	   2 Input   66 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 151   
	   2 Input   12 Bit        Muxes := 7     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Debug: swapped A/B pins for adder 000001617220AFA0
DSP Debug: swapped A/B pins for adder 000001617220DBE0
DSP Report: Generating DSP VGA_display/imgAddress1, operation Mode is: A*(B:0x4b).
DSP Report: operator VGA_display/imgAddress1 is absorbed into DSP VGA_display/imgAddress1.
DSP Report: Generating DSP VGA_display/imgAddress, operation Mode is: C+A*(B:0x1ec3).
DSP Report: operator VGA_display/imgAddress is absorbed into DSP VGA_display/imgAddress.
DSP Report: operator VGA_display/imgAddress0 is absorbed into DSP VGA_display/imgAddress.
DSP Report: Generating DSP VGA_display/imgBTNAddress0, operation Mode is: (D+(A:0x3ffffed4))*(B:0xf0).
DSP Report: operator VGA_display/imgBTNAddress0 is absorbed into DSP VGA_display/imgBTNAddress0.
DSP Report: operator VGA_display/imgBTNAddress1 is absorbed into DSP VGA_display/imgBTNAddress0.
DSP Report: Generating DSP VGA_display/imgBTNAddress, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff38).
DSP Report: operator VGA_display/imgBTNAddress is absorbed into DSP VGA_display/imgBTNAddress.
WARNING: [Synth 8-3936] Found unconnected internal register 'ProcMem/dataOut2_reg' and it is trimmed from '32' to '17' bits. [C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/sources/RAM.v:29]
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module Wrapper.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module Wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:01:06 . Memory (MB): peak = 1744.426 ; gain = 1235.219
---------------------------------------------------------------------------------
 Sort Area is  VGA_display/imgAddress_2 : 0 0 : 659 659 : Used 1 time 0
 Sort Area is  VGA_display/imgBTNAddress0_4 : 0 0 : 333 403 : Used 1 time 0
 Sort Area is  VGA_display/imgBTNAddress0_4 : 0 1 : 70 403 : Used 1 time 0
 Sort Area is  VGA_display/imgAddress1_0 : 0 0 : 313 313 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------------------------+---------------+----------------+
|Module Name | RTL Object                           | Depth x Width | Implemented As | 
+------------+--------------------------------------+---------------+----------------+
|Wrapper     | InstMem/dataOut_reg                  | 4096x30       | Block RAM      | 
|Wrapper     | VGA_display/ImageData/dataOut_reg    | 131072x5      | Block RAM      | 
|Wrapper     | VGA_display/ImageDataBTN/dataOut_reg | 65536x9       | Block RAM      | 
+------------+--------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper              | ProcMem/MemoryArray_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|RAM__parameterized0: | MemoryArray_reg         | 256 x 12(READ_FIRST)   | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAM__parameterized1: | MemoryArray_reg         | 256 x 12(READ_FIRST)   | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGAController | A*(B:0x4b)                        | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGAController | C+A*(B:0x1ec3)                    | 17     | 13     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGAController | (D+(A:0x3ffffed4))*(B:0xf0)       | 16     | 8      | -      | 9      | 24     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Wrapper       | PCIN+(A:0x0):B+(C:0xffffffffff38) | 30     | 10     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1744.426 ; gain = 1235.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1764.262 ; gain = 1255.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Wrapper              | ProcMem/MemoryArray_reg | 4 K x 32(READ_FIRST)   | W | R | 4 K x 17(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|RAM__parameterized0: | MemoryArray_reg         | 256 x 12(READ_FIRST)   | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|RAM__parameterized1: | MemoryArray_reg         | 256 x 12(READ_FIRST)   | W | R | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+---------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ColorPalette/MemoryArray_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ColorPaletteBTN/MemoryArray_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageData/dataOut_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance VGA_display/ImageDataBTN/dataOut_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:25 . Memory (MB): peak = 1769.434 ; gain = 1260.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1811.652 ; gain = 1302.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:28 . Memory (MB): peak = 1811.652 ; gain = 1302.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1811.652 ; gain = 1302.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1811.652 ; gain = 1302.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:29 . Memory (MB): peak = 1820.816 ; gain = 1311.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1820.816 ; gain = 1311.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGAController | A*B         | 17     | 7      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGAController | C+A*B       | 17     | 13     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|VGAController | D+A*B       | 30     | 8      | -      | 9      | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|Wrapper       | PCIN+A:B+C  | 0      | 10     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |BUFG     |     1|
|3     |CARRY4   |    13|
|4     |DSP48E1  |     4|
|8     |LUT1     |    18|
|9     |LUT2     |   177|
|10    |LUT3     |   413|
|11    |LUT4     |   259|
|12    |LUT5     |   564|
|13    |LUT6     |  1257|
|14    |MUXF7    |   256|
|15    |RAMB18E1 |     2|
|17    |RAMB36E1 |    44|
|56    |FDCE     |  1625|
|57    |FDRE     |   123|
|58    |IBUF     |     3|
|59    |OBUF     |    30|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1820.816 ; gain = 1311.609
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:26 . Memory (MB): peak = 1820.816 ; gain = 1229.328
Synthesis Optimization Complete : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1820.816 ; gain = 1311.609
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1830.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 319 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1837.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6064e029
INFO: [Common 17-83] Releasing license: Synthesis
190 Infos, 144 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1837.871 ; gain = 1537.699
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1837.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Nimaye Garodia/iCloudDrive/Desktop/3-2/ECE 350/blackjack-machine/vivado_proj/vivado_proj.runs/synth_1/Wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Wrapper_utilization_synth.rpt -pb Wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 25 13:53:26 2025...
