#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Jan  6 00:32:38 2025
# Process ID: 2656
# Current directory: C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1
# Command line: vivado.exe -log nexys_PIC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nexys_PIC.tcl
# Log file: C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1/nexys_PIC.vds
# Journal file: C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1\vivado.jou
# Running On        :DESKTOP-NDA5VSL
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i5-1038NG7 CPU @ 2.00GHz
# CPU Frequency     :1997 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16972 MB
# Swap memory       :6979 MB
# Total Virtual     :23952 MB
# Available Virtual :10568 MB
#-----------------------------------------------------------
source nexys_PIC.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 550.812 ; gain = 238.953
Command: read_checkpoint -auto_incremental -incremental C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/utils_1/imports/synth_1/nexys_PIC.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/utils_1/imports/synth_1/nexys_PIC.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top nexys_PIC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1429.496 ; gain = 449.293
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'nexys_PIC' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:55]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1/.Xil/Vivado-2656-DESKTOP-NDA5VSL/realtime/clk_wiz_0_stub.vhdl:6' bound to instance 'clk_20MHz' of component 'clk_wiz_0' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:201]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1/.Xil/Vivado-2656-DESKTOP-NDA5VSL/realtime/clk_wiz_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'PICtop' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:6' bound to instance 'UUT' of component 'PICtop' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:207]
INFO: [Synth 8-638] synthesizing module 'PICtop' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:34]
INFO: [Synth 8-3491] module 'RS232_top' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd:6' bound to instance 'RS232_PHY' of component 'RS232_top' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:247]
INFO: [Synth 8-638] synthesizing module 'RS232_top' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd:28]
INFO: [Synth 8-3491] module 'trx' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/trx.vhd:6' bound to instance 'Transmitter' of component 'trx' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd:100]
INFO: [Synth 8-638] synthesizing module 'trx' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/trx.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'trx' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/trx.vhd:16]
INFO: [Synth 8-3491] module 'rrx' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/rrx.vhd:27' bound to instance 'Receiver' of component 'rrx' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd:110]
INFO: [Synth 8-638] synthesizing module 'rrx' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/rrx.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'rrx' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/rrx.vhd:35]
INFO: [Synth 8-3491] module 'shiftregister' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ShiftRegister.vhd:5' bound to instance 'Shift' of component 'ShiftRegister' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd:120]
INFO: [Synth 8-638] synthesizing module 'shiftregister' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ShiftRegister.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'shiftregister' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ShiftRegister.vhd:14]
INFO: [Synth 8-3491] module 'fifo' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1/.Xil/Vivado-2656-DESKTOP-NDA5VSL/realtime/fifo_stub.vhdl:6' bound to instance 'Internal_memory' of component 'fifo' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd:130]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1/.Xil/Vivado-2656-DESKTOP-NDA5VSL/realtime/fifo_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'RS232_top' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd:28]
INFO: [Synth 8-3491] module 'RAM_top' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_top.vhd:7' bound to instance 'RAM_PHY' of component 'RAM_top' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:266]
INFO: [Synth 8-638] synthesizing module 'RAM_top' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_top.vhd:24]
INFO: [Synth 8-3491] module 'RAM_PG' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_general.vhd:8' bound to instance 'RAM_general' of component 'RAM_PG' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_top.vhd:62]
INFO: [Synth 8-638] synthesizing module 'RAM_PG' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_general.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'RAM_PG' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_general.vhd:18]
INFO: [Synth 8-3491] module 'RAM_ES' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_especifica.vhd:15' bound to instance 'RAM_especifica' of component 'RAM_ES' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'RAM_ES' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_especifica.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'RAM_ES' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_especifica.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'RAM_top' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_top.vhd:24]
INFO: [Synth 8-3491] module 'DMA' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/DMA.vhd:21' bound to instance 'DMA_PHY' of component 'DMA' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:283]
INFO: [Synth 8-638] synthesizing module 'DMA' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/DMA.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DMA' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/DMA.vhd:54]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ROM.vhd:15' bound to instance 'ROM_PHY' of component 'ROM' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:313]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ROM.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ROM.vhd:21]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ALU.vhd:8' bound to instance 'ALU_PHY' of component 'ALU' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:318]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ALU.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ALU.vhd:22]
INFO: [Synth 8-3491] module 'CPU' declared at 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/CPU.vhd:9' bound to instance 'CPU_PHY' of component 'CPU' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:331]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/CPU.vhd:33]
INFO: [Synth 8-226] default block is never used [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/CPU.vhd:89]
INFO: [Synth 8-226] default block is never used [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/CPU.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'CPU' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/CPU.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'PICtop' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'nexys_PIC' (0#1) [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:55]
WARNING: [Synth 8-3917] design nexys_PIC has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design nexys_PIC has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design nexys_PIC has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design nexys_PIC has port AN[4] driven by constant 1
WARNING: [Synth 8-7129] Port ROM_Data[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_Data[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_Data[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_Data[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port FlagC in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port FlagN in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port FlagE in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_Full in module DMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module nexys_PIC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.434 ; gain = 585.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.434 ; gain = 585.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1565.434 ; gain = 585.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1565.434 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'UUT/RS232_PHY/Internal_memory'
Finished Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/fifo/fifo/fifo_in_context.xdc] for cell 'UUT/RS232_PHY/Internal_memory'
Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_20MHz'
Finished Parsing XDC File [c:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_20MHz'
Parsing XDC File [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/constrs_1/imports/new/Nexys_PIC.xdc]
Finished Parsing XDC File [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/constrs_1/imports/new/Nexys_PIC.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/constrs_1/imports/new/Nexys_PIC.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nexys_PIC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nexys_PIC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1662.672 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  c:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for UUT/RS232_PHY/Internal_memory. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_20MHz. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'trx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'rrx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DMA'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'CPU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                startbit |                               01 |                               01
                senddata |                               10 |                               10
                 stopbit |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'trx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                startbit |                             0010 |                               01
                 rcvdata |                             0100 |                               10
                 stopbit |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'rrx'
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'DMA', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
               read_fifo |                              001 |                              001
               write_ram |                              010 |                              010
          send_interrupt |                              111 |                              111
                 waiting |                              110 |                              110
        load_transmitter |                              011 |                              011
        send_transmitter |                              100 |                              100
         end_transmitter |                              101 |                              101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                 receive |                             0001 |                             0101
               interrupt |                             0010 |                             0111
                   fetch |                             0011 |                             0001
                  decode |                             0100 |                             0011
                op_fetch |                             0101 |                             0010
                 execute |                             0110 |                             0100
              resetstate |                             0111 |                             1000
                transmit |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'CPU'
WARNING: [Synth 8-327] inferring latch for variable 'CA_reg' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:162]
WARNING: [Synth 8-327] inferring latch for variable 'CB_reg' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:166]
WARNING: [Synth 8-327] inferring latch for variable 'CC_reg' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:170]
WARNING: [Synth 8-327] inferring latch for variable 'CD_reg' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:174]
WARNING: [Synth 8-327] inferring latch for variable 'CE_reg' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:178]
WARNING: [Synth 8-327] inferring latch for variable 'CF_reg' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:182]
WARNING: [Synth 8-327] inferring latch for variable 'CG_reg' [C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd:186]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   2 Input   27 Bit       Adders := 1     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 84    
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 8     
	   2 Input    8 Bit        Muxes := 37    
	   8 Input    8 Bit        Muxes := 2     
	  24 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 1     
	  24 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 12    
	   4 Input    4 Bit        Muxes := 5     
	   9 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 25    
	   8 Input    1 Bit        Muxes := 10    
	  25 Input    1 Bit        Muxes := 6     
	  24 Input    1 Bit        Muxes := 1     
	  16 Input    1 Bit        Muxes := 3     
	   9 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design nexys_PIC has port AN[7] driven by constant 1
WARNING: [Synth 8-3917] design nexys_PIC has port AN[6] driven by constant 1
WARNING: [Synth 8-3917] design nexys_PIC has port AN[5] driven by constant 1
WARNING: [Synth 8-3917] design nexys_PIC has port AN[4] driven by constant 1
WARNING: [Synth 8-7129] Port ROM_Data[11] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_Data[10] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_Data[9] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROM_Data[8] in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port FlagC in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port FlagN in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port FlagE in module CPU is either unconnected or has no load
WARNING: [Synth 8-7129] Port RX_Full in module DMA is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[7] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[6] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[5] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[4] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[3] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[2] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[1] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port LED[0] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[8] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[1] in module nexys_PIC is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[0] in module nexys_PIC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|ROM         | Instruction | 256x8         | LUT            | 
+------------+-------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                               | Inference | Size (Depth x Width) | Primitives                  | 
+------------+------------------------------------------+-----------+----------------------+-----------------------------+
|nexys_PIC   | UUT/RAM_PHY/RAM_general/contents_ram_reg | Implied   | 256 x 8              | RAM64X1S x 8 RAM128X1S x 8  | 
+------------+------------------------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                               | Inference | Size (Depth x Width) | Primitives                  | 
+------------+------------------------------------------+-----------+----------------------+-----------------------------+
|nexys_PIC   | UUT/RAM_PHY/RAM_general/contents_ram_reg | Implied   | 256 x 8              | RAM64X1S x 8 RAM128X1S x 8  | 
+------------+------------------------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |fifo          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |fifo_bbox      |     1|
|3     |CARRY4         |   275|
|4     |LUT1           |    24|
|5     |LUT2           |   390|
|6     |LUT3           |   340|
|7     |LUT4           |   736|
|8     |LUT5           |   289|
|9     |LUT6           |   800|
|10    |MUXF7          |    80|
|11    |MUXF8          |    40|
|12    |RAM128X1S      |     8|
|13    |RAM64X1S       |     8|
|14    |FDCE           |   611|
|15    |FDPE           |     7|
|16    |FDRE           |   209|
|17    |LDC            |     5|
|18    |LDP            |     3|
|19    |IBUF           |     4|
|20    |OBUF           |    27|
|21    |OBUFT          |     8|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.672 ; gain = 682.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 1662.672 ; gain = 585.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:57 . Memory (MB): peak = 1662.672 ; gain = 682.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1662.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 419 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1662.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  LDC => LDCE: 5 instances
  LDP => LDPE: 3 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 8 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Synth Design complete | Checksum: b727b2d9
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 76 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:15 . Memory (MB): peak = 1662.672 ; gain = 1098.578
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1662.672 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.runs/synth_1/nexys_PIC.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file nexys_PIC_utilization_synth.rpt -pb nexys_PIC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan  6 00:34:15 2025...
