{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717723274912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717723274914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 18:21:14 2024 " "Processing started: Thu Jun  6 18:21:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717723274914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723274914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDAV -c DDAV " "Command: quartus_map --read_settings_files=on --write_settings_files=off DDAV -c DDAV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723274914 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717723275388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717723275388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723283986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723283986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723283989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723283989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723283991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723283991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ping_pong_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file ping_pong_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ping_pong_ram " "Found entity 1: ping_pong_ram" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723283993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723283993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics " "Found entity 1: graphics" {  } { { "graphics.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/graphics.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723283996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723283996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_top " "Found entity 1: game_top" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723283998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723283998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_controller " "Found entity 1: nes_controller" {  } { { "nes_controller.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes_controller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes_controller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes_controller_top " "Found entity 1: nes_controller_top" {  } { { "nes_controller_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "player.sv(39) " "Verilog HDL information at player.sv(39): always construct contains both blocking and non-blocking assignments" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1717723284007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT player.sv(4) " "Verilog HDL Declaration information at player.sv(4): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717723284007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT player.sv(5) " "Verilog HDL Declaration information at player.sv(5): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717723284008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.sv 1 1 " "Found 1 design units, including 1 entities, in source file player.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_tb " "Found entity 1: player_tb" {  } { { "player_tb.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fireball.sv 1 1 " "Found 1 design units, including 1 entities, in source file fireball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fireball " "Found entity 1: fireball" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_handler " "Found entity 1: game_handler" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "player_one_start game_top.sv(248) " "Verilog HDL Implicit Net warning at game_top.sv(248): created implicit net for \"player_one_start\"" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "player_two_start game_top.sv(249) " "Verilog HDL Implicit Net warning at game_top.sv(249): created implicit net for \"player_two_start\"" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game_top " "Elaborating entity \"game_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717723284097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_top.sv(32) " "Verilog HDL assignment warning at game_top.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284099 "|game_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 game_top.sv(33) " "Verilog HDL assignment warning at game_top.sv(33): truncated value with size 32 to match size of target (10)" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284099 "|game_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_one_start 0 game_top.sv(248) " "Net \"player_one_start\" at game_top.sv(248) has no driver or initial value, using a default initial value '0'" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 248 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717723284099 "|game_top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_two_start 0 game_top.sv(249) " "Net \"player_two_start\" at game_top.sv(249) has no driver or initial value, using a default initial value '0'" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1717723284099 "|game_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds game_top.sv(18) " "Output port \"leds\" at game_top.sv(18) has no driver" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717723284099 "|game_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clk_ " "Elaborating entity \"clock\" for hierarchy \"clock:clk_\"" {  } { { "game_top.sv" "clk_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:clk_\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:clk_\|altpll:altpll_component\"" {  } { { "clock.v" "altpll_component" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clk_\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:clk_\|altpll:altpll_component\"" {  } { { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clk_\|altpll:altpll_component " "Instantiated megafunction \"clock:clk_\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284153 ""}  } { { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717723284153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_altpll " "Found entity 1: clock_altpll" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_altpll clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated " "Elaborating entity \"clock_altpll\" for hierarchy \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics graphics:graphics_ " "Elaborating entity \"graphics\" for hierarchy \"graphics:graphics_\"" {  } { { "game_top.sv" "graphics_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 graphics.sv(150) " "Verilog HDL assignment warning at graphics.sv(150): truncated value with size 32 to match size of target (14)" {  } { { "graphics.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/graphics.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284254 "|game_top|graphics:graphics_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717723284306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ping_pong_ram ping_pong_ram:ram_ " "Elaborating entity \"ping_pong_ram\" for hierarchy \"ping_pong_ram:ram_\"" {  } { { "game_top.sv" "ram_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284330 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ping_pong_ram.sv(35) " "Verilog HDL assignment warning at ping_pong_ram.sv(35): truncated value with size 32 to match size of target (14)" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284331 "|game_top|ping_pong_ram:ram_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ping_pong_ram:ram_\|ram:memory_a " "Elaborating entity \"ram\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\"" {  } { { "ping_pong_ram.sv" "memory_a" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284390 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component " "Instantiated megafunction \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 12288 " "Parameter \"numwords_a\" = \"12288\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723284391 ""}  } { { "ram.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717723284391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tte1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tte1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tte1 " "Found entity 1: altsyncram_tte1" {  } { { "db/altsyncram_tte1.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tte1 ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated " "Elaborating entity \"altsyncram_tte1\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_tte1.tdf" "decode3" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_2j9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_2j9 " "Found entity 1: decode_2j9" {  } { { "db/decode_2j9.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/decode_2j9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_2j9 ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_2j9:rden_decode " "Elaborating entity \"decode_2j9\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|decode_2j9:rden_decode\"" {  } { { "db/altsyncram_tte1.tdf" "rden_decode" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p1b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p1b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p1b " "Found entity 1: mux_p1b" {  } { { "db/mux_p1b.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/mux_p1b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723284637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723284637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p1b ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|mux_p1b:mux2 " "Elaborating entity \"mux_p1b\" for hierarchy \"ping_pong_ram:ram_\|ram:memory_a\|altsyncram:altsyncram_component\|altsyncram_tte1:auto_generated\|mux_p1b:mux2\"" {  } { { "db/altsyncram_tte1.tdf" "mux2" { Text "C:/Users/parth/Documents/DAV/DDAV/db/altsyncram_tte1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:vga_ " "Elaborating entity \"vga\" for hierarchy \"vga:vga_\"" {  } { { "game_top.sv" "vga_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(68) " "Verilog HDL assignment warning at vga.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284664 "|game_top|vga:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga.sv(71) " "Verilog HDL assignment warning at vga.sv(71): truncated value with size 32 to match size of target (10)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284664 "|game_top|vga:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(78) " "Verilog HDL assignment warning at vga.sv(78): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284664 "|game_top|vga:vga_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vga.sv(79) " "Verilog HDL assignment warning at vga.sv(79): truncated value with size 32 to match size of target (1)" {  } { { "vga.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/vga.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284664 "|game_top|vga:vga_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nes_controller nes_controller:nc_one_ " "Elaborating entity \"nes_controller\" for hierarchy \"nes_controller:nc_one_\"" {  } { { "game_top.sv" "nc_one_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 nes_controller.sv(49) " "Verilog HDL assignment warning at nes_controller.sv(49): truncated value with size 32 to match size of target (3)" {  } { { "nes_controller.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284667 "|nes_controller_top|nes_controller:nc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider nes_controller:nc_one_\|clock_divider:polling_clock_ " "Elaborating entity \"clock_divider\" for hierarchy \"nes_controller:nc_one_\|clock_divider:polling_clock_\"" {  } { { "nes_controller.sv" "polling_clock_" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284667 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clock_divider.sv(7) " "Verilog HDL assignment warning at clock_divider.sv(7): truncated value with size 32 to match size of target (21)" {  } { { "clock_divider.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284668 "|nes_controller_top|nes_controller:nc|clock_divider:polling_clock_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clock_divider.sv(26) " "Verilog HDL assignment warning at clock_divider.sv(26): truncated value with size 32 to match size of target (21)" {  } { { "clock_divider.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock_divider.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284668 "|nes_controller_top|nes_controller:nc|clock_divider:polling_clock_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player_one_ " "Elaborating entity \"player\" for hierarchy \"player:player_one_\"" {  } { { "game_top.sv" "player_one_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284670 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPRITE globals.svh(93) " "Verilog HDL or VHDL warning at globals.svh(93): object \"SPRITE\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAME_OVER_BITMAP globals.svh(115) " "Verilog HDL or VHDL warning at globals.svh(115): object \"GAME_OVER_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLAYER_BLANK_WINS_BITMAP globals.svh(128) " "Verilog HDL or VHDL warning at globals.svh(128): object \"PLAYER_BLANK_WINS_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_BITMAP globals.svh(140) " "Verilog HDL or VHDL warning at globals.svh(140): object \"ONE_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TWO_BITMAP globals.svh(152) " "Verilog HDL or VHDL warning at globals.svh(152): object \"TWO_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(26) " "Verilog HDL assignment warning at player.sv(26): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 player.sv(47) " "Verilog HDL assignment warning at player.sv(47): truncated value with size 2 to match size of target (1)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 player.sv(48) " "Verilog HDL assignment warning at player.sv(48): truncated value with size 32 to match size of target (2)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 player.sv(53) " "Verilog HDL assignment warning at player.sv(53): truncated value with size 32 to match size of target (4)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(65) " "Verilog HDL assignment warning at player.sv(65): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 player.sv(67) " "Verilog HDL assignment warning at player.sv(67): truncated value with size 32 to match size of target (3)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(102) " "Verilog HDL assignment warning at player.sv(102): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 player.sv(107) " "Verilog HDL assignment warning at player.sv(107): truncated value with size 32 to match size of target (2)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 player.sv(110) " "Verilog HDL assignment warning at player.sv(110): truncated value with size 32 to match size of target (10)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 player.sv(115) " "Verilog HDL assignment warning at player.sv(115): truncated value with size 32 to match size of target (2)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 6 player.sv(134) " "Verilog HDL assignment warning at player.sv(134): truncated value with size 35 to match size of target (6)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 6 player.sv(136) " "Verilog HDL assignment warning at player.sv(136): truncated value with size 35 to match size of target (6)" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 "|game_top|player:player_one_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717723284672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fireball fireball:fireball_one_ " "Elaborating entity \"fireball\" for hierarchy \"fireball:fireball_one_\"" {  } { { "game_top.sv" "fireball_one_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284673 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPRITE globals.svh(93) " "Verilog HDL or VHDL warning at globals.svh(93): object \"SPRITE\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAME_OVER_BITMAP globals.svh(115) " "Verilog HDL or VHDL warning at globals.svh(115): object \"GAME_OVER_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLAYER_BLANK_WINS_BITMAP globals.svh(128) " "Verilog HDL or VHDL warning at globals.svh(128): object \"PLAYER_BLANK_WINS_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_BITMAP globals.svh(140) " "Verilog HDL or VHDL warning at globals.svh(140): object \"ONE_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TWO_BITMAP globals.svh(152) " "Verilog HDL or VHDL warning at globals.svh(152): object \"TWO_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fireball.sv(40) " "Verilog HDL assignment warning at fireball.sv(40): truncated value with size 32 to match size of target (5)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(43) " "Verilog HDL assignment warning at fireball.sv(43): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(57) " "Verilog HDL assignment warning at fireball.sv(57): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(59) " "Verilog HDL assignment warning at fireball.sv(59): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(63) " "Verilog HDL assignment warning at fireball.sv(63): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(68) " "Verilog HDL assignment warning at fireball.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(70) " "Verilog HDL assignment warning at fireball.sv(70): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(75) " "Verilog HDL assignment warning at fireball.sv(75): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(79) " "Verilog HDL assignment warning at fireball.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(83) " "Verilog HDL assignment warning at fireball.sv(83): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(93) " "Verilog HDL assignment warning at fireball.sv(93): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(95) " "Verilog HDL assignment warning at fireball.sv(95): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(98) " "Verilog HDL assignment warning at fireball.sv(98): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284676 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fireball.sv(106) " "Verilog HDL assignment warning at fireball.sv(106): truncated value with size 32 to match size of target (2)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284677 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(108) " "Verilog HDL assignment warning at fireball.sv(108): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284677 "|game_top|fireball:fireball_one_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 fireball.sv(111) " "Verilog HDL assignment warning at fireball.sv(111): truncated value with size 32 to match size of target (10)" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284677 "|game_top|fireball:fireball_one_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717723284677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_handler game_handler:game_handler_ " "Elaborating entity \"game_handler\" for hierarchy \"game_handler:game_handler_\"" {  } { { "game_top.sv" "game_handler_" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723284679 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPRITE globals.svh(93) " "Verilog HDL or VHDL warning at globals.svh(93): object \"SPRITE\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GAME_OVER_BITMAP globals.svh(115) " "Verilog HDL or VHDL warning at globals.svh(115): object \"GAME_OVER_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLAYER_BLANK_WINS_BITMAP globals.svh(128) " "Verilog HDL or VHDL warning at globals.svh(128): object \"PLAYER_BLANK_WINS_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ONE_BITMAP globals.svh(140) " "Verilog HDL or VHDL warning at globals.svh(140): object \"ONE_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 140 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TWO_BITMAP globals.svh(152) " "Verilog HDL or VHDL warning at globals.svh(152): object \"TWO_BITMAP\" assigned a value but never read" {  } { { "globals.svh" "" { Text "C:/Users/parth/Documents/DAV/DDAV/globals.svh" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(46) " "Verilog HDL assignment warning at game_handler.sv(46): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(48) " "Verilog HDL assignment warning at game_handler.sv(48): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(57) " "Verilog HDL assignment warning at game_handler.sv(57): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 game_handler.sv(59) " "Verilog HDL assignment warning at game_handler.sv(59): truncated value with size 32 to match size of target (7)" {  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 "|game_top|game_handler:game_handler_"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SPRITE " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SPRITE\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1717723284681 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 polling_clock_ 32 21 " "Port \"ordered port 1\" on the entity instantiation of \"polling_clock_\" is connected to a signal of width 32. The formal width of the signal in the module is 21.  The extra bits will be ignored." {  } { { "nes_controller.sv" "polling_clock_" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717723284751 "|game_top|nes_controller:nc_one_|clock_divider:polling_clock_"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 polling_clock_ 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"polling_clock_\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "nes_controller.sv" "polling_clock_" { Text "C:/Users/parth/Documents/DAV/DDAV/nes_controller.sv" 18 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717723284751 "|game_top|nes_controller:nc_one_|clock_divider:polling_clock_"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ping_pong_ram:ram_\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ping_pong_ram:ram_\|Div0\"" {  } { { "ping_pong_ram.sv" "Div0" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717723286835 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ping_pong_ram:ram_\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ping_pong_ram:ram_\|Div1\"" {  } { { "ping_pong_ram.sv" "Div1" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717723286835 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717723286835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ping_pong_ram:ram_\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ping_pong_ram:ram_\|lpm_divide:Div0\"" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723286879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ping_pong_ram:ram_\|lpm_divide:Div0 " "Instantiated megafunction \"ping_pong_ram:ram_\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723286879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723286879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723286879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717723286879 ""}  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717723286879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_htl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_htl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_htl " "Found entity 1: lpm_divide_htl" {  } { { "db/lpm_divide_htl.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/lpm_divide_htl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723286940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723286940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/sign_div_unsign_jlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723286955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723286955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ghe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ghe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ghe " "Found entity 1: alt_u_div_ghe" {  } { { "db/alt_u_div_ghe.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/alt_u_div_ghe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723286972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723286972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723287043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723287043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717723287103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723287103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717723287439 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717723288317 "|game_top|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717723288317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717723288438 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.map.smsg " "Generated suppressed messages file C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723290467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717723290727 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717723290727 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1700 " "Implemented 1700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717723290885 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717723290885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1635 " "Implemented 1635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717723290885 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1717723290885 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1717723290885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717723290885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 82 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 82 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4905 " "Peak virtual memory: 4905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717723290917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 18:21:30 2024 " "Processing ended: Thu Jun  6 18:21:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717723290917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717723290917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717723290917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723290917 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 82 s " "Quartus Prime Flow was successful. 0 errors, 82 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717723291595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1717723292336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717723292336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 18:21:31 2024 " "Processing started: Thu Jun  6 18:21:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717723292336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1717723292336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DDAV -c DDAV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DDAV -c DDAV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1717723292337 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1717723292451 ""}
{ "Info" "0" "" "Project  = DDAV" {  } {  } 0 0 "Project  = DDAV" 0 0 "Fitter" 0 0 1717723292452 ""}
{ "Info" "0" "" "Revision = DDAV" {  } {  } 0 0 "Revision = DDAV" 0 0 "Fitter" 0 0 1717723292452 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1717723292595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1717723292596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DDAV 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DDAV\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1717723292615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717723292670 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1717723292670 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1717723292751 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1717723292751 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1717723292751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1717723292961 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1717723292970 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1717723293133 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1717723293133 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 3710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1717723293140 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1717723293140 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717723293140 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717723293140 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717723293140 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1717723293140 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1717723293142 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1717723293289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DDAV.sdc " "Synopsys Design Constraints File file not found: 'DDAV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1717723294438 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717723294438 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1717723294441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1717723294455 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1717723294456 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1717723294457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717723294606 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717723294606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717723294606 ""}  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717723294606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ping_pong_ram:ram_\|player_clk  " "Automatically promoted node ping_pong_ram:ram_\|player_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ping_pong_ram:ram_\|player_clk " "Destination node ping_pong_ram:ram_\|player_clk" {  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[1\] " "Destination node fireball:fireball_one_\|y\[1\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[2\] " "Destination node fireball:fireball_one_\|y\[2\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[3\] " "Destination node fireball:fireball_one_\|y\[3\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[4\] " "Destination node fireball:fireball_one_\|y\[4\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[5\] " "Destination node fireball:fireball_one_\|y\[5\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[6\] " "Destination node fireball:fireball_one_\|y\[6\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[7\] " "Destination node fireball:fireball_one_\|y\[7\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[8\] " "Destination node fireball:fireball_one_\|y\[8\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|y\[9\] " "Destination node fireball:fireball_one_\|y\[9\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1717723294606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717723294606 ""}  } { { "ping_pong_ram.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/ping_pong_ram.sv" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717723294606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_handler:game_handler_\|player_one_hit  " "Automatically promoted node game_handler:game_handler_\|player_one_hit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_two_\|opponent_hit_sr\[0\] " "Destination node fireball:fireball_two_\|opponent_hit_sr\[0\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|state_d.MELEE_STATE_RIGHT~1 " "Destination node player:player_one_\|state_d.MELEE_STATE_RIGHT~1" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|state~4 " "Destination node player:player_one_\|state~4" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|state~1 " "Destination node player:player_one_\|state~1" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|x_d\[9\]~0 " "Destination node player:player_one_\|x_d\[9\]~0" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|y\[8\]~17 " "Destination node player:player_one_\|y\[8\]~17" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2297 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|x\[4\]~16 " "Destination node player:player_one_\|x\[4\]~16" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|melee_cooldown_timer\[3\]~2 " "Destination node player:player_one_\|melee_cooldown_timer\[3\]~2" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2988 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|melee_cooldown_timer\[3\]~3 " "Destination node player:player_one_\|melee_cooldown_timer\[3\]~3" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_one_\|y_velocity\[5\]~4 " "Destination node player:player_one_\|y_velocity\[5\]~4" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717723294607 ""}  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717723294607 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "game_handler:game_handler_\|player_two_hit  " "Automatically promoted node game_handler:game_handler_\|player_two_hit " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fireball:fireball_one_\|opponent_hit_sr\[0\] " "Destination node fireball:fireball_one_\|opponent_hit_sr\[0\]" {  } { { "fireball.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/fireball.sv" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|state_d.MELEE_STATE_RIGHT~1 " "Destination node player:player_two_\|state_d.MELEE_STATE_RIGHT~1" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|state~4 " "Destination node player:player_two_\|state~4" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|state~1 " "Destination node player:player_two_\|state~1" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|x_d\[9\]~0 " "Destination node player:player_two_\|x_d\[9\]~0" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|y\[0\]~35 " "Destination node player:player_two_\|y\[0\]~35" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|x\[3\]~34 " "Destination node player:player_two_\|x\[3\]~34" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|y_velocity\[4\]~6 " "Destination node player:player_two_\|y_velocity\[4\]~6" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|melee_cooldown_timer\[3\]~2 " "Destination node player:player_two_\|melee_cooldown_timer\[3\]~2" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player:player_two_\|melee_cooldown_timer\[2\]~3 " "Destination node player:player_two_\|melee_cooldown_timer\[2\]~3" {  } { { "player.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/player.sv" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 2973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1717723294607 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1717723294607 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1717723294607 ""}  } { { "game_handler.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_handler.sv" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1717723294607 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1717723295247 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717723295249 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1717723295249 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717723295251 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1717723295253 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1717723295255 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1717723295255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1717723295256 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1717723295369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1717723295371 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1717723295371 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 clk\[1\] nes_clk_two~output " "PLL \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"nes_clk_two~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 22 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1717723295450 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1 clk\[1\] nes_clk_one~output " "PLL \"clock:clk_\|altpll:altpll_component\|clock_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"nes_clk_one~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clock_altpll.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/db/clock_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "clock.v" "" { Text "C:/Users/parth/Documents/DAV/DDAV/clock.v" 95 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 22 0 0 } } { "game_top.sv" "" { Text "C:/Users/parth/Documents/DAV/DDAV/game_top.sv" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1717723295451 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717723295616 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1717723295624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1717723297488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717723297829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1717723297864 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1717723308065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717723308065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1717723309085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/parth/Documents/DAV/DDAV/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1717723312466 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1717723312466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1717723318745 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1717723318745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717723318749 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.48 " "Total time spent on timing analysis during the Fitter is 2.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1717723319001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717723319023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717723319831 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1717723319832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1717723320775 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1717723321628 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.fit.smsg " "Generated suppressed messages file C:/Users/parth/Documents/DAV/DDAV/output_files/DDAV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1717723322324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6477 " "Peak virtual memory: 6477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717723323196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 18:22:03 2024 " "Processing ended: Thu Jun  6 18:22:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717723323196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717723323196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717723323196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717723323196 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 88 s " "Quartus Prime Flow was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1717723323945 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1717723324433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717723324433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  6 18:22:04 2024 " "Processing started: Thu Jun  6 18:22:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717723324433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1717723324433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DDAV -c DDAV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DDAV -c DDAV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1717723324433 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1717723324832 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1717723326694 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1717723326842 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717723328291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  6 18:22:08 2024 " "Processing ended: Thu Jun  6 18:22:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717723328291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717723328291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717723328291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717723328291 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 89 s " "Quartus Prime Flow was successful. 0 errors, 89 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1717723328973 ""}
