// Seed: 6727089
module module_0 ();
  assign id_1 = -1'b0;
  assign module_1.type_8 = 0;
  supply0 id_2 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4
);
  wire id_6;
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always
    if (-1) begin : LABEL_0
      id_1.id_10 = -1'b0;
    end
  wire id_24;
  wire id_25, id_26;
  wire id_27;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_11 = -1;
endmodule
