`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  logic id_3 (
      .id_2({1, id_2, {id_2, id_1[id_2-1], 1'b0, id_2}, 1'b0, id_4}),
      .id_2(1'd0),
      id_1,
      1
  );
  id_5 id_6 (
      .id_4(1),
      .id_5(1),
      .id_1(id_2[id_7])
  );
  logic [id_5[1] : id_5] id_8;
  assign id_5 = id_8[id_1];
  id_9 id_10 (
      .id_1(1'b0),
      id_8,
      .id_8(1)
  );
endmodule
