Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.34 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\sumador.v" into library work
Parsing module <SUMADOR>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\signExtension.v" into library work
Parsing module <signExtension>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\RegisterMemory.v" into library work
Parsing module <RegisterMemory>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ProgramMemory.v" into library work
Parsing module <ProgramMemory>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\Mux.v" into library work
Parsing module <Mux_2_1>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MEM_WB.v" into library work
Parsing module <MEM_WB>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\IF_ID.v" into library work
Parsing module <IF_ID>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_EX.v" into library work
Parsing module <ID_EX>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_MEM.v" into library work
Parsing module <EX_MEM>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\DataMemory.v" into library work
Parsing module <DataMemory>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ALUController.v" into library work
Parsing module <ALUController>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\WB_WriteBack.v" into library work
Parsing module <_5_WB_WriteBack>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MEM_MemoryAccess.v" into library work
Parsing module <_4_MEM_MemoryAccess>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\IF InstructionFetch.v" into library work
Parsing module <_1_IF_InstructionFetch>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" into library work
Parsing module <_2_ID_InstructionDecode>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" into library work
Parsing module <_3_EX_Execute>.
Analyzing Verilog file "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" into library work
Parsing module <MIPS>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 51: Port I_EXE_PC is not connected to this instance

Elaborating module <MIPS>.

Elaborating module <_1_IF_InstructionFetch>.

Elaborating module <Mux_2_1>.

Elaborating module <SUMADOR>.

Elaborating module <ProgramMemory>.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ProgramMemory.v" Line 29: Net <buffer[63][32]> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\IF InstructionFetch.v" Line 49: Size mismatch in connection of port <ADDR>. Formal port size is 33-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\IF InstructionFetch.v" Line 50: Size mismatch in connection of port <DATA>. Formal port size is 33-bit while actual signal size is 32-bit.

Elaborating module <IF_ID>.

Elaborating module <PC>.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 29: Size mismatch in connection of port <I_IF_PCEXT>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 30: Size mismatch in connection of port <O_IF_PC>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 30: Assignment to PC_OUT ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 31: Size mismatch in connection of port <O_IF_INSTRUCTION>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 31: Assignment to INSTR_OUT ignored, since the identifier is never used

Elaborating module <_2_ID_InstructionDecode>.

Elaborating module <RegisterMemory>.
WARNING:HDLCompiler:91 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\RegisterMemory.v" Line 57: Signal <REG> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\RegisterMemory.v" Line 58: Signal <REG> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
ERROR:HDLCompiler:1401 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\RegisterMemory.v" Line 37: Signal A[31] in unit RegisterMemory is connected to following multiple drivers:
Driver 0: output signal A[31] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[31] of instance Latch (A[31]).
Driver 0: output signal A[30] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[30] of instance Latch (A[30]).
Driver 0: output signal A[29] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[29] of instance Latch (A[29]).
Driver 0: output signal A[28] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[28] of instance Latch (A[28]).
Driver 0: output signal A[27] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[27] of instance Latch (A[27]).
Driver 0: output signal A[26] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[26] of instance Latch (A[26]).
Driver 0: output signal A[25] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[25] of instance Latch (A[25]).
Driver 0: output signal A[24] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[24] of instance Latch (A[24]).
Driver 0: output signal A[23] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[23] of instance Latch (A[23]).
Driver 0: output signal A[22] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[22] of instance Latch (A[22]).
Driver 0: output signal A[21] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[21] of instance Latch (A[21]).
Driver 0: output signal A[20] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[20] of instance Latch (A[20]).
Driver 0: output signal A[19] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[19] of instance Latch (A[19]).
Driver 0: output signal A[18] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[18] of instance Latch (A[18]).
Driver 0: output signal A[17] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[17] of instance Latch (A[17]).
Driver 0: output signal A[16] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[16] of instance Latch (A[16]).
Driver 0: output signal A[15] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[15] of instance Latch (A[15]).
Driver 0: output signal A[14] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[14] of instance Latch (A[14]).
Driver 0: output signal A[13] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[13] of instance Latch (A[13]).
Driver 0: output signal A[12] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[12] of instance Latch (A[12]).
Driver 0: output signal A[11] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[11] of instance Latch (A[11]).
Driver 0: output signal A[10] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[10] of instance Latch (A[10]).
Driver 0: output signal A[9] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[9] of instance Latch (A[9]).
Driver 0: output signal A[8] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[8] of instance Latch (A[8]).
Driver 0: output signal A[7] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[7] of instance Latch (A[7]).
Driver 0: output signal A[6] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[6] of instance Latch (A[6]).
Driver 0: output signal A[5] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[5] of instance Latch (A[5]).
Driver 0: output signal A[4] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[4] of instance Latch (A[4]).
Driver 0: output signal A[3] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[3] of instance Latch (A[3]).
Driver 0: output signal A[2] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[2] of instance Latch (A[2]).
Driver 0: output signal A[1] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[1] of instance Latch (A[1]).
Driver 0: output signal A[0] of instance I_REGMEM_RS[4]_REG[31][31]_wide_mux_37 (I_REGMEM_RS[4]_REG[31][31]_wide_mux_37).
Driver 1: output signal A[0] of instance Latch (A[0]).
Driver 0: output signal B[31] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[31] of instance Latch (B[31]).
Driver 0: output signal B[30] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[30] of instance Latch (B[30]).
Driver 0: output signal B[29] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[29] of instance Latch (B[29]).
Driver 0: output signal B[28] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[28] of instance Latch (B[28]).
Driver 0: output signal B[27] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[27] of instance Latch (B[27]).
Driver 0: output signal B[26] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[26] of instance Latch (B[26]).
Driver 0: output signal B[25] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[25] of instance Latch (B[25]).
Driver 0: output signal B[24] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[24] of instance Latch (B[24]).
Driver 0: output signal B[23] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[23] of instance Latch (B[23]).
Driver 0: output signal B[22] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[22] of instance Latch (B[22]).
Driver 0: output signal B[21] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[21] of instance Latch (B[21]).
Driver 0: output signal B[20] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[20] of instance Latch (B[20]).
Driver 0: output signal B[19] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[19] of instance Latch (B[19]).
Driver 0: output signal B[18] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[18] of instance Latch (B[18]).
Driver 0: output signal B[17] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[17] of instance Latch (B[17]).
Driver 0: output signal B[16] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[16] of instance Latch (B[16]).
Driver 0: output signal B[15] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[15] of instance Latch (B[15]).
Driver 0: output signal B[14] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[14] of instance Latch (B[14]).
Driver 0: output signal B[13] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[13] of instance Latch (B[13]).
Driver 0: output signal B[12] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[12] of instance Latch (B[12]).
Driver 0: output signal B[11] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[11] of instance Latch (B[11]).
Driver 0: output signal B[10] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[10] of instance Latch (B[10]).
Driver 0: output signal B[9] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[9] of instance Latch (B[9]).
Driver 0: output signal B[8] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[8] of instance Latch (B[8]).
Driver 0: output signal B[7] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[7] of instance Latch (B[7]).
Driver 0: output signal B[6] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[6] of instance Latch (B[6]).
Driver 0: output signal B[5] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[5] of instance Latch (B[5]).
Driver 0: output signal B[4] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[4] of instance Latch (B[4]).
Driver 0: output signal B[3] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[3] of instance Latch (B[3]).
Driver 0: output signal B[2] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[2] of instance Latch (B[2]).
Driver 0: output signal B[1] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[1] of instance Latch (B[1]).
Driver 0: output signal B[0] of instance I_REGMEM_RT[4]_REG[31][31]_wide_mux_38 (I_REGMEM_RT[4]_REG[31][31]_wide_mux_38).
Driver 1: output signal B[0] of instance Latch (B[0]).
Module RegisterMemory remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\RegisterMemory.v" Line 21: Empty module <RegisterMemory> remains a black box.

Elaborating module <signExtension>.

Elaborating module <ControlUnit>.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" Line 72: Size mismatch in connection of port <O_CU_ALUControl>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" Line 72: Assignment to ALUControl ignored, since the identifier is never used

Elaborating module <ID_EX>.
WARNING:HDLCompiler:413 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_EX.v" Line 55: Result of 15-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" Line 83: Size mismatch in connection of port <I_IDEX_RT>. Formal port size is 6-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" Line 84: Size mismatch in connection of port <I_IDEX_RD>. Formal port size is 6-bit while actual signal size is 5-bit.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" Line 85: Size mismatch in connection of port <O_IDEX_ControlReg>. Formal port size is 9-bit while actual signal size is 15-bit.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" Line 42: Net <W_ID_ControlReg[14]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ID_InstructionDecode.v" Line 52: Net <regwrite> does not have a driver.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 37: Size mismatch in connection of port <I_ID_PC>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 38: Size mismatch in connection of port <I_ID_Instr>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 39: Size mismatch in connection of port <I_ID_WRITE_DATA>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 40: Size mismatch in connection of port <O_ID_ControlReg>. Formal port size is 15-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 40: Assignment to O_ID_ControlReg ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 41: Size mismatch in connection of port <O_ID_PC>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 41: Assignment to O_ID_PC ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 42: Size mismatch in connection of port <O_ID_ReadData1>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 42: Assignment to O_ID_ReadData1 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 43: Size mismatch in connection of port <O_ID_ReadData2>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 43: Assignment to O_ID_ReadData2 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 44: Size mismatch in connection of port <O_ID_SignExt>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 44: Assignment to O_ID_SignExt ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 45: Size mismatch in connection of port <O_ID_RT>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 45: Assignment to O_ID_RT ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 46: Size mismatch in connection of port <O_ID_RD>. Formal port size is 6-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 46: Assignment to O_ID_RD ignored, since the identifier is never used
WARNING:HDLCompiler:25 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 67: Module <ALUController> does not have a port named <operacion>.
WARNING:HDLCompiler:25 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 68: Module <ALUController> does not have a port named <ALUOp>.
WARNING:HDLCompiler:1016 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 66: Port I_ALUCTR_Funct is not connected to this instance
WARNING:HDLCompiler:25 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 75: Module <Mux_2_1> does not have a port named <sel>.
WARNING:HDLCompiler:1016 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 72: Port SEL is not connected to this instance
WARNING:HDLCompiler:25 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 84: Module <Mux_2_1> does not have a port named <sel>.
WARNING:HDLCompiler:1016 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 81: Port SEL is not connected to this instance

Elaborating module <_3_EX_Execute>.

Elaborating module <ALU>.
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 60: Size mismatch in connection of port <O>. Formal port size is 4-bit while actual signal size is 3-bit.

Elaborating module <ALUController>.
ERROR:HDLCompiler:1401 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ALUController.v" Line 27: Signal selector[3] in unit ALUController is connected to following multiple drivers:
Driver 0: output signal selector[3] of instance Latch (selector[3]).
Driver 1: output signal selector[3] of instance Latch (_i000023).
Driver 0: output signal selector[2] of instance Latch (selector[2]).
Driver 1: output signal selector[2] of instance Latch (_i000026).
Driver 0: output signal selector[1] of instance Latch (selector[1]).
Driver 1: output signal selector[1] of instance Latch (_i000029).
Driver 0: output signal selector[0] of instance Latch (selector[0]).
Driver 1: output signal selector[0] of instance Latch (_i000032).
Module ALUController remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\ALUController.v" Line 21: Empty module <ALUController> remains a black box.
ERROR:HDLCompiler:267 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 67: Cannot find port operacion on this module
ERROR:HDLCompiler:267 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 68: Cannot find port ALUOp on this module
WARNING:HDLCompiler:189 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 69: Size mismatch in connection of port <selector>. Formal port size is 4-bit while actual signal size is 3-bit.
Module _3_EX_Execute remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\EX_Execute.v" Line 21: Empty module <_3_EX_Execute> remains a black box.
WARNING:HDLCompiler:1016 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MEM_MemoryAccess.v" Line 24: Port CLK is not connected to this instance

Elaborating module <_4_MEM_MemoryAccess>.

Elaborating module <DataMemory>.

Elaborating module <MEM_WB>.
WARNING:HDLCompiler:1499 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MEM_WB.v" Line 21: Empty module <MEM_WB> remains a black box.
WARNING:HDLCompiler:552 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MEM_MemoryAccess.v" Line 24: Input port CLK is not connected on this instance

Elaborating module <_5_WB_WriteBack>.
ERROR:HDLCompiler:558 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\WB_WriteBack.v" Line 24: Instantiating unknown empty module Mux
Module _5_WB_WriteBack remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\WB_WriteBack.v" Line 21: Empty module <_5_WB_WriteBack> remains a black box.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 26: Net <CLK> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 27: Net <RESET> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 28: Net <SEL> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 29: Net <PC_ext> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 37: Net <I_ID_PC> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 38: Net <I_ID_Instr> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\gaspa\Documents\win7VM\workspace\ArquitecturaDeComputadoras\TP4\MIPS.v" Line 39: Net <I_ID_WRITE_DATA> does not have a driver.
--> 

Total memory usage is 192528 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :   59 (   0 filtered)
Number of infos    :    0 (   0 filtered)

