<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='100' type='309'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='98'>/// VECINSERT - The PPC vector insert instruction
      ///</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1316' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8561' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTBEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8564' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTBEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8670' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTHEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8675' u='r' c='_ZNK4llvm17PPCTargetLowering15lowerToVINSERTHEPNS_19ShuffleVectorSDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8705' u='r' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='8709' u='r' c='_ZNK4llvm17PPCTargetLowering19LowerVECTOR_SHUFFLEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='9410' u='r' c='_ZNK4llvm17PPCTargetLowering22LowerINSERT_VECTOR_ELTENS_7SDValueERNS_12SelectionDAGE'/>
