
FW_ESS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007924  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08007a30  08007a30  00008a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a70  08007a70  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08007a70  08007a70  0000900c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08007a70  08007a70  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a70  08007a70  00008a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007a74  08007a74  00008a74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08007a78  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  2000000c  08007a84  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003b0  08007a84  000093b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000101c3  00000000  00000000  00009035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003075  00000000  00000000  000191f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b0  00000000  00000000  0001c270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ca3  00000000  00000000  0001d320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000195a8  00000000  00000000  0001dfc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000144d2  00000000  00000000  0003756b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091e6e  00000000  00000000  0004ba3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd8ab  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004424  00000000  00000000  000dd8f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003d  00000000  00000000  000e1d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08007a18 	.word	0x08007a18

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08007a18 	.word	0x08007a18

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b084      	sub	sp, #16
 800060c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000618:	4b18      	ldr	r3, [pc, #96]	@ (800067c <MX_ADC2_Init+0x74>)
 800061a:	4a19      	ldr	r2, [pc, #100]	@ (8000680 <MX_ADC2_Init+0x78>)
 800061c:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800061e:	4b17      	ldr	r3, [pc, #92]	@ (800067c <MX_ADC2_Init+0x74>)
 8000620:	2200      	movs	r2, #0
 8000622:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000624:	4b15      	ldr	r3, [pc, #84]	@ (800067c <MX_ADC2_Init+0x74>)
 8000626:	2200      	movs	r2, #0
 8000628:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800062a:	4b14      	ldr	r3, [pc, #80]	@ (800067c <MX_ADC2_Init+0x74>)
 800062c:	2200      	movs	r2, #0
 800062e:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000630:	4b12      	ldr	r3, [pc, #72]	@ (800067c <MX_ADC2_Init+0x74>)
 8000632:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8000636:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000638:	4b10      	ldr	r3, [pc, #64]	@ (800067c <MX_ADC2_Init+0x74>)
 800063a:	2200      	movs	r2, #0
 800063c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 800063e:	4b0f      	ldr	r3, [pc, #60]	@ (800067c <MX_ADC2_Init+0x74>)
 8000640:	2201      	movs	r2, #1
 8000642:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000644:	480d      	ldr	r0, [pc, #52]	@ (800067c <MX_ADC2_Init+0x74>)
 8000646:	f000 fc8f 	bl	8000f68 <HAL_ADC_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8000650:	f000 fa65 	bl	8000b1e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000654:	2301      	movs	r3, #1
 8000656:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000658:	2301      	movs	r3, #1
 800065a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800065c:	2300      	movs	r3, #0
 800065e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	4619      	mov	r1, r3
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <MX_ADC2_Init+0x74>)
 8000666:	f000 ff43 	bl	80014f0 <HAL_ADC_ConfigChannel>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8000670:	f000 fa55 	bl	8000b1e <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	3710      	adds	r7, #16
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000028 	.word	0x20000028
 8000680:	40012800 	.word	0x40012800

08000684 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b088      	sub	sp, #32
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068c:	f107 0310 	add.w	r3, r7, #16
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC2)
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a14      	ldr	r2, [pc, #80]	@ (80006f0 <HAL_ADC_MspInit+0x6c>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d121      	bne.n	80006e8 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* ADC2 clock enable */
    __HAL_RCC_ADC2_CLK_ENABLE();
 80006a4:	4b13      	ldr	r3, [pc, #76]	@ (80006f4 <HAL_ADC_MspInit+0x70>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	4a12      	ldr	r2, [pc, #72]	@ (80006f4 <HAL_ADC_MspInit+0x70>)
 80006aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80006ae:	6193      	str	r3, [r2, #24]
 80006b0:	4b10      	ldr	r3, [pc, #64]	@ (80006f4 <HAL_ADC_MspInit+0x70>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80006b8:	60fb      	str	r3, [r7, #12]
 80006ba:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006bc:	4b0d      	ldr	r3, [pc, #52]	@ (80006f4 <HAL_ADC_MspInit+0x70>)
 80006be:	699b      	ldr	r3, [r3, #24]
 80006c0:	4a0c      	ldr	r2, [pc, #48]	@ (80006f4 <HAL_ADC_MspInit+0x70>)
 80006c2:	f043 0304 	orr.w	r3, r3, #4
 80006c6:	6193      	str	r3, [r2, #24]
 80006c8:	4b0a      	ldr	r3, [pc, #40]	@ (80006f4 <HAL_ADC_MspInit+0x70>)
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	f003 0304 	and.w	r3, r3, #4
 80006d0:	60bb      	str	r3, [r7, #8]
 80006d2:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC2_IN1
    PA2     ------> ADC2_IN2
    PA3     ------> ADC2_IN3
    PA4     ------> ADC2_IN4
    */
    GPIO_InitStruct.Pin = VFB_LOAD_ADC_Pin|VFB_BANK_A_ADC_Pin|VFB_BANK_B_ADC_Pin|VFB_CHARGE_ADC_Pin;
 80006d4:	231e      	movs	r3, #30
 80006d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006d8:	2303      	movs	r3, #3
 80006da:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006dc:	f107 0310 	add.w	r3, r7, #16
 80006e0:	4619      	mov	r1, r3
 80006e2:	4805      	ldr	r0, [pc, #20]	@ (80006f8 <HAL_ADC_MspInit+0x74>)
 80006e4:	f001 f97c 	bl	80019e0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80006e8:	bf00      	nop
 80006ea:	3720      	adds	r7, #32
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40012800 	.word	0x40012800
 80006f4:	40021000 	.word	0x40021000
 80006f8:	40010800 	.word	0x40010800

080006fc <ADC_ReadChannel>:
  * @brief  Read a specific ADC channel
  * @param  channel: ADC channel to read
  * @retval Raw ADC value
  */
uint16_t ADC_ReadChannel(uint32_t channel)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b086      	sub	sp, #24
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000704:	f107 0308 	add.w	r3, r7, #8
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
  uint16_t adcValue = 0;
 8000710:	2300      	movs	r3, #0
 8000712:	82fb      	strh	r3, [r7, #22]

  // Configure ADC channel
  sConfig.Channel = channel;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000718:	2301      	movs	r3, #1
 800071a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800071c:	2306      	movs	r3, #6
 800071e:	613b      	str	r3, [r7, #16]
  HAL_ADC_ConfigChannel(&hadc2, &sConfig);
 8000720:	f107 0308 	add.w	r3, r7, #8
 8000724:	4619      	mov	r1, r3
 8000726:	480d      	ldr	r0, [pc, #52]	@ (800075c <ADC_ReadChannel+0x60>)
 8000728:	f000 fee2 	bl	80014f0 <HAL_ADC_ConfigChannel>

  // Start ADC conversion
  HAL_ADC_Start(&hadc2);
 800072c:	480b      	ldr	r0, [pc, #44]	@ (800075c <ADC_ReadChannel+0x60>)
 800072e:	f000 fcf3 	bl	8001118 <HAL_ADC_Start>

  // Wait for conversion to complete
  if (HAL_ADC_PollForConversion(&hadc2, 100) == HAL_OK) {
 8000732:	2164      	movs	r1, #100	@ 0x64
 8000734:	4809      	ldr	r0, [pc, #36]	@ (800075c <ADC_ReadChannel+0x60>)
 8000736:	f000 fdc9 	bl	80012cc <HAL_ADC_PollForConversion>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d104      	bne.n	800074a <ADC_ReadChannel+0x4e>
    // Read ADC value
    adcValue = HAL_ADC_GetValue(&hadc2);
 8000740:	4806      	ldr	r0, [pc, #24]	@ (800075c <ADC_ReadChannel+0x60>)
 8000742:	f000 fec9 	bl	80014d8 <HAL_ADC_GetValue>
 8000746:	4603      	mov	r3, r0
 8000748:	82fb      	strh	r3, [r7, #22]
  }

  // Stop ADC conversion
  HAL_ADC_Stop(&hadc2);
 800074a:	4804      	ldr	r0, [pc, #16]	@ (800075c <ADC_ReadChannel+0x60>)
 800074c:	f000 fd92 	bl	8001274 <HAL_ADC_Stop>

  return adcValue;
 8000750:	8afb      	ldrh	r3, [r7, #22]
}
 8000752:	4618      	mov	r0, r3
 8000754:	3718      	adds	r7, #24
 8000756:	46bd      	mov	sp, r7
 8000758:	bd80      	pop	{r7, pc}
 800075a:	bf00      	nop
 800075c:	20000028 	.word	0x20000028

08000760 <ADC_ConvertToVoltage>:
  * @brief  Convert ADC raw value to actual voltage
  * @param  adcValue: Raw ADC value
  * @retval Voltage in volts
  */
float ADC_ConvertToVoltage(uint16_t adcValue)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b084      	sub	sp, #16
 8000764:	af00      	add	r7, sp, #0
 8000766:	4603      	mov	r3, r0
 8000768:	80fb      	strh	r3, [r7, #6]
  // Convert ADC value to voltage using the voltage divider ratio
  // First convert to the ADC input voltage
  float voltage = (float)adcValue * ADC_REFERENCE / ADC_RESOLUTION;
 800076a:	88fb      	ldrh	r3, [r7, #6]
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff fda3 	bl	80002b8 <__aeabi_ui2f>
 8000772:	4603      	mov	r3, r0
 8000774:	4909      	ldr	r1, [pc, #36]	@ (800079c <ADC_ConvertToVoltage+0x3c>)
 8000776:	4618      	mov	r0, r3
 8000778:	f7ff fdf6 	bl	8000368 <__aeabi_fmul>
 800077c:	4603      	mov	r3, r0
 800077e:	4908      	ldr	r1, [pc, #32]	@ (80007a0 <ADC_ConvertToVoltage+0x40>)
 8000780:	4618      	mov	r0, r3
 8000782:	f7ff fea5 	bl	80004d0 <__aeabi_fdiv>
 8000786:	4603      	mov	r3, r0
 8000788:	60fb      	str	r3, [r7, #12]

  // Then apply the voltage divider ratio to get the actual voltage
  return voltage * VOLTAGE_DIVIDER_RATIO;
 800078a:	4906      	ldr	r1, [pc, #24]	@ (80007a4 <ADC_ConvertToVoltage+0x44>)
 800078c:	68f8      	ldr	r0, [r7, #12]
 800078e:	f7ff fdeb 	bl	8000368 <__aeabi_fmul>
 8000792:	4603      	mov	r3, r0
}
 8000794:	4618      	mov	r0, r3
 8000796:	3710      	adds	r7, #16
 8000798:	46bd      	mov	sp, r7
 800079a:	bd80      	pop	{r7, pc}
 800079c:	40533333 	.word	0x40533333
 80007a0:	457ff000 	.word	0x457ff000
 80007a4:	40a00000 	.word	0x40a00000

080007a8 <ADC_ReadAll>:
  * @brief  Read all ADC channels for system voltages
  * @param  voltages: Array to store the voltage values (in volts)
  * @retval None
  */
void ADC_ReadAll(float* voltages)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  // Read LOAD voltage (ADC channel 1 - PA1)
  voltages[LOAD] = ADC_ConvertToVoltage(ADC_ReadChannel(ADC_CHANNEL_1));
 80007b0:	2001      	movs	r0, #1
 80007b2:	f7ff ffa3 	bl	80006fc <ADC_ReadChannel>
 80007b6:	4603      	mov	r3, r0
 80007b8:	461a      	mov	r2, r3
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	f103 040c 	add.w	r4, r3, #12
 80007c0:	4610      	mov	r0, r2
 80007c2:	f7ff ffcd 	bl	8000760 <ADC_ConvertToVoltage>
 80007c6:	4603      	mov	r3, r0
 80007c8:	6023      	str	r3, [r4, #0]

  // Read BANK_A voltage (ADC channel 2 - PA2)
  voltages[BANK_A] = ADC_ConvertToVoltage(ADC_ReadChannel(ADC_CHANNEL_2));
 80007ca:	2002      	movs	r0, #2
 80007cc:	f7ff ff96 	bl	80006fc <ADC_ReadChannel>
 80007d0:	4603      	mov	r3, r0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff ffc4 	bl	8000760 <ADC_ConvertToVoltage>
 80007d8:	4602      	mov	r2, r0
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	601a      	str	r2, [r3, #0]

  // Read BANK_B voltage (ADC channel 3 - PA3)
  voltages[BANK_B] = ADC_ConvertToVoltage(ADC_ReadChannel(ADC_CHANNEL_3));
 80007de:	2003      	movs	r0, #3
 80007e0:	f7ff ff8c 	bl	80006fc <ADC_ReadChannel>
 80007e4:	4603      	mov	r3, r0
 80007e6:	461a      	mov	r2, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	1d1c      	adds	r4, r3, #4
 80007ec:	4610      	mov	r0, r2
 80007ee:	f7ff ffb7 	bl	8000760 <ADC_ConvertToVoltage>
 80007f2:	4603      	mov	r3, r0
 80007f4:	6023      	str	r3, [r4, #0]

  // Read CHARGE voltage (ADC channel 4 - PA4)
  voltages[CHARGE] = ADC_ConvertToVoltage(ADC_ReadChannel(ADC_CHANNEL_4));
 80007f6:	2004      	movs	r0, #4
 80007f8:	f7ff ff80 	bl	80006fc <ADC_ReadChannel>
 80007fc:	4603      	mov	r3, r0
 80007fe:	461a      	mov	r2, r3
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	f103 0408 	add.w	r4, r3, #8
 8000806:	4610      	mov	r0, r2
 8000808:	f7ff ffaa 	bl	8000760 <ADC_ConvertToVoltage>
 800080c:	4603      	mov	r3, r0
 800080e:	6023      	str	r3, [r4, #0]
}
 8000810:	bf00      	nop
 8000812:	370c      	adds	r7, #12
 8000814:	46bd      	mov	sp, r7
 8000816:	bd90      	pop	{r4, r7, pc}

08000818 <BATTERY_Update>:
/**
  * @brief  Update battery state
  * @retval None
  */
void BATTERY_Update(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  // This function is called periodically to update battery state
  // and handle low battery warning
  // The actual voltage measurement is done elsewhere (ADC_ReadAll)
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <FAULT_Check>:
/**
  * @brief  Check for faults
  * @retval None
  */
void FAULT_Check(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
  uint8_t currentFaults = FAULT_NONE;
 800082a:	2300      	movs	r3, #0
 800082c:	73fb      	strb	r3, [r7, #15]
  uint32_t currentTime = HAL_GetTick();
 800082e:	f000 fb91 	bl	8000f54 <HAL_GetTick>
 8000832:	6078      	str	r0, [r7, #4]

  // Check BLOCK_200A fault line (PB1)
  if (HAL_GPIO_ReadPin(FLT_BLOCK_200A_GPIO_Port, FLT_BLOCK_200A_Pin) == GPIO_PIN_RESET) {
 8000834:	2102      	movs	r1, #2
 8000836:	4837      	ldr	r0, [pc, #220]	@ (8000914 <FAULT_Check+0xf0>)
 8000838:	f001 fa56 	bl	8001ce8 <HAL_GPIO_ReadPin>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d103      	bne.n	800084a <FAULT_Check+0x26>
    currentFaults |= FAULT_BLOCK_200A;
 8000842:	7bfb      	ldrb	r3, [r7, #15]
 8000844:	f043 0301 	orr.w	r3, r3, #1
 8000848:	73fb      	strb	r3, [r7, #15]
  }

  // Check BLOCK_100A fault line (PA7)
  if (HAL_GPIO_ReadPin(FLT_BLOCK_100A_GPIO_Port, FLT_BLOCK_100A_Pin) == GPIO_PIN_RESET) {
 800084a:	2180      	movs	r1, #128	@ 0x80
 800084c:	4832      	ldr	r0, [pc, #200]	@ (8000918 <FAULT_Check+0xf4>)
 800084e:	f001 fa4b 	bl	8001ce8 <HAL_GPIO_ReadPin>
 8000852:	4603      	mov	r3, r0
 8000854:	2b00      	cmp	r3, #0
 8000856:	d103      	bne.n	8000860 <FAULT_Check+0x3c>
    currentFaults |= FAULT_BLOCK_100A;
 8000858:	7bfb      	ldrb	r3, [r7, #15]
 800085a:	f043 0302 	orr.w	r3, r3, #2
 800085e:	73fb      	strb	r3, [r7, #15]
  }

  // Check CHARGE fault line (PA6)
  if (HAL_GPIO_ReadPin(FLT_CHARGE_GPIO_Port, FLT_CHARGE_Pin) == GPIO_PIN_RESET) {
 8000860:	2140      	movs	r1, #64	@ 0x40
 8000862:	482d      	ldr	r0, [pc, #180]	@ (8000918 <FAULT_Check+0xf4>)
 8000864:	f001 fa40 	bl	8001ce8 <HAL_GPIO_ReadPin>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d103      	bne.n	8000876 <FAULT_Check+0x52>
    currentFaults |= FAULT_CHARGE;
 800086e:	7bfb      	ldrb	r3, [r7, #15]
 8000870:	f043 0304 	orr.w	r3, r3, #4
 8000874:	73fb      	strb	r3, [r7, #15]
  }

  // Check FAST_CHARGE fault line (PA5)
  if (HAL_GPIO_ReadPin(FLT_FAST_CHARGE_GPIO_Port, FLT_FAST_CHARGE_Pin) == GPIO_PIN_RESET) {
 8000876:	2120      	movs	r1, #32
 8000878:	4827      	ldr	r0, [pc, #156]	@ (8000918 <FAULT_Check+0xf4>)
 800087a:	f001 fa35 	bl	8001ce8 <HAL_GPIO_ReadPin>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d103      	bne.n	800088c <FAULT_Check+0x68>
    currentFaults |= FAULT_FAST_CHARGE;
 8000884:	7bfb      	ldrb	r3, [r7, #15]
 8000886:	f043 0308 	orr.w	r3, r3, #8
 800088a:	73fb      	strb	r3, [r7, #15]
  }

  // Update fault state
  for (int i = 0; i < 4; i++) {
 800088c:	2300      	movs	r3, #0
 800088e:	60bb      	str	r3, [r7, #8]
 8000890:	e037      	b.n	8000902 <FAULT_Check+0xde>
    uint8_t faultBit = (1 << i);
 8000892:	2201      	movs	r2, #1
 8000894:	68bb      	ldr	r3, [r7, #8]
 8000896:	fa02 f303 	lsl.w	r3, r2, r3
 800089a:	70fb      	strb	r3, [r7, #3]

    // If fault is active
    if (currentFaults & faultBit) {
 800089c:	7bfa      	ldrb	r2, [r7, #15]
 800089e:	78fb      	ldrb	r3, [r7, #3]
 80008a0:	4013      	ands	r3, r2
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d00c      	beq.n	80008c2 <FAULT_Check+0x9e>
      // Set fault state
      faultState |= faultBit;
 80008a8:	4b1c      	ldr	r3, [pc, #112]	@ (800091c <FAULT_Check+0xf8>)
 80008aa:	781a      	ldrb	r2, [r3, #0]
 80008ac:	78fb      	ldrb	r3, [r7, #3]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	b2da      	uxtb	r2, r3
 80008b2:	4b1a      	ldr	r3, [pc, #104]	@ (800091c <FAULT_Check+0xf8>)
 80008b4:	701a      	strb	r2, [r3, #0]
      // Update timestamp
      faultTimestamps[i] = currentTime;
 80008b6:	491a      	ldr	r1, [pc, #104]	@ (8000920 <FAULT_Check+0xfc>)
 80008b8:	68bb      	ldr	r3, [r7, #8]
 80008ba:	687a      	ldr	r2, [r7, #4]
 80008bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80008c0:	e01c      	b.n	80008fc <FAULT_Check+0xd8>
    }
    // If fault is not active but was active
    else if (faultState & faultBit) {
 80008c2:	4b16      	ldr	r3, [pc, #88]	@ (800091c <FAULT_Check+0xf8>)
 80008c4:	781a      	ldrb	r2, [r3, #0]
 80008c6:	78fb      	ldrb	r3, [r7, #3]
 80008c8:	4013      	ands	r3, r2
 80008ca:	b2db      	uxtb	r3, r3
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d015      	beq.n	80008fc <FAULT_Check+0xd8>
      // Check if timeout has elapsed
      if (currentTime - faultTimestamps[i] > FAULT_TIMEOUT) {
 80008d0:	4a13      	ldr	r2, [pc, #76]	@ (8000920 <FAULT_Check+0xfc>)
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008d8:	687a      	ldr	r2, [r7, #4]
 80008da:	1ad3      	subs	r3, r2, r3
 80008dc:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80008e0:	4293      	cmp	r3, r2
 80008e2:	d90b      	bls.n	80008fc <FAULT_Check+0xd8>
        // Clear fault state
        faultState &= ~faultBit;
 80008e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80008e8:	43db      	mvns	r3, r3
 80008ea:	b25a      	sxtb	r2, r3
 80008ec:	4b0b      	ldr	r3, [pc, #44]	@ (800091c <FAULT_Check+0xf8>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	b25b      	sxtb	r3, r3
 80008f2:	4013      	ands	r3, r2
 80008f4:	b25b      	sxtb	r3, r3
 80008f6:	b2da      	uxtb	r2, r3
 80008f8:	4b08      	ldr	r3, [pc, #32]	@ (800091c <FAULT_Check+0xf8>)
 80008fa:	701a      	strb	r2, [r3, #0]
  for (int i = 0; i < 4; i++) {
 80008fc:	68bb      	ldr	r3, [r7, #8]
 80008fe:	3301      	adds	r3, #1
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	68bb      	ldr	r3, [r7, #8]
 8000904:	2b03      	cmp	r3, #3
 8000906:	ddc4      	ble.n	8000892 <FAULT_Check+0x6e>
      }
    }
  }
}
 8000908:	bf00      	nop
 800090a:	bf00      	nop
 800090c:	3710      	adds	r7, #16
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40010c00 	.word	0x40010c00
 8000918:	40010800 	.word	0x40010800
 800091c:	20000058 	.word	0x20000058
 8000920:	2000005c 	.word	0x2000005c

08000924 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b088      	sub	sp, #32
 8000928:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092a:	f107 0310 	add.w	r3, r7, #16
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000938:	4b3a      	ldr	r3, [pc, #232]	@ (8000a24 <MX_GPIO_Init+0x100>)
 800093a:	699b      	ldr	r3, [r3, #24]
 800093c:	4a39      	ldr	r2, [pc, #228]	@ (8000a24 <MX_GPIO_Init+0x100>)
 800093e:	f043 0320 	orr.w	r3, r3, #32
 8000942:	6193      	str	r3, [r2, #24]
 8000944:	4b37      	ldr	r3, [pc, #220]	@ (8000a24 <MX_GPIO_Init+0x100>)
 8000946:	699b      	ldr	r3, [r3, #24]
 8000948:	f003 0320 	and.w	r3, r3, #32
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000950:	4b34      	ldr	r3, [pc, #208]	@ (8000a24 <MX_GPIO_Init+0x100>)
 8000952:	699b      	ldr	r3, [r3, #24]
 8000954:	4a33      	ldr	r2, [pc, #204]	@ (8000a24 <MX_GPIO_Init+0x100>)
 8000956:	f043 0304 	orr.w	r3, r3, #4
 800095a:	6193      	str	r3, [r2, #24]
 800095c:	4b31      	ldr	r3, [pc, #196]	@ (8000a24 <MX_GPIO_Init+0x100>)
 800095e:	699b      	ldr	r3, [r3, #24]
 8000960:	f003 0304 	and.w	r3, r3, #4
 8000964:	60bb      	str	r3, [r7, #8]
 8000966:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000968:	4b2e      	ldr	r3, [pc, #184]	@ (8000a24 <MX_GPIO_Init+0x100>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	4a2d      	ldr	r2, [pc, #180]	@ (8000a24 <MX_GPIO_Init+0x100>)
 800096e:	f043 0308 	orr.w	r3, r3, #8
 8000972:	6193      	str	r3, [r2, #24]
 8000974:	4b2b      	ldr	r3, [pc, #172]	@ (8000a24 <MX_GPIO_Init+0x100>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	f003 0308 	and.w	r3, r3, #8
 800097c:	607b      	str	r3, [r7, #4]
 800097e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_BLOCK_200A_Pin|WARNING_LOW_VOLTAGE_Pin|CTRL_LED_100_Pin|CTRL_LED_50_Pin
 8000980:	2200      	movs	r2, #0
 8000982:	f64f 4131 	movw	r1, #64561	@ 0xfc31
 8000986:	4828      	ldr	r0, [pc, #160]	@ (8000a28 <MX_GPIO_Init+0x104>)
 8000988:	f001 f9c5 	bl	8001d16 <HAL_GPIO_WritePin>
                          |CTRL_LED_0_Pin|CTRL_LED_CHARGING_Pin|CTRL_LED_CHECK_CHARGER_Pin|LATCH_IN1_Pin
                          |LATCH_IN2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_FAST_CHARGE_Pin|EN_CHARGE_Pin|EN_BLOCK_100A_Pin|CTRL_SPK_Pin, GPIO_PIN_RESET);
 800098c:	2200      	movs	r2, #0
 800098e:	f44f 4107 	mov.w	r1, #34560	@ 0x8700
 8000992:	4826      	ldr	r0, [pc, #152]	@ (8000a2c <MX_GPIO_Init+0x108>)
 8000994:	f001 f9bf 	bl	8001d16 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = FLT_FAST_CHARGE_Pin|FLT_CHARGE_Pin|FLT_BLOCK_100A_Pin;
 8000998:	23e0      	movs	r3, #224	@ 0xe0
 800099a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800099c:	4b24      	ldr	r3, [pc, #144]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 800099e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a4:	f107 0310 	add.w	r3, r7, #16
 80009a8:	4619      	mov	r1, r3
 80009aa:	4820      	ldr	r0, [pc, #128]	@ (8000a2c <MX_GPIO_Init+0x108>)
 80009ac:	f001 f818 	bl	80019e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = EN_BLOCK_200A_Pin|WARNING_LOW_VOLTAGE_Pin|CTRL_LED_100_Pin|CTRL_LED_50_Pin
 80009b0:	f64f 4331 	movw	r3, #64561	@ 0xfc31
 80009b4:	613b      	str	r3, [r7, #16]
                          |CTRL_LED_0_Pin|CTRL_LED_CHARGING_Pin|CTRL_LED_CHECK_CHARGER_Pin|LATCH_IN1_Pin
                          |LATCH_IN2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009b6:	2301      	movs	r3, #1
 80009b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ba:	2300      	movs	r3, #0
 80009bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009be:	2302      	movs	r3, #2
 80009c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009c2:	f107 0310 	add.w	r3, r7, #16
 80009c6:	4619      	mov	r1, r3
 80009c8:	4817      	ldr	r0, [pc, #92]	@ (8000a28 <MX_GPIO_Init+0x104>)
 80009ca:	f001 f809 	bl	80019e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FLT_BLOCK_200A_Pin;
 80009ce:	2302      	movs	r3, #2
 80009d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009d2:	4b17      	ldr	r3, [pc, #92]	@ (8000a30 <MX_GPIO_Init+0x10c>)
 80009d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FLT_BLOCK_200A_GPIO_Port, &GPIO_InitStruct);
 80009da:	f107 0310 	add.w	r3, r7, #16
 80009de:	4619      	mov	r1, r3
 80009e0:	4811      	ldr	r0, [pc, #68]	@ (8000a28 <MX_GPIO_Init+0x104>)
 80009e2:	f000 fffd 	bl	80019e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = EN_FAST_CHARGE_Pin|EN_CHARGE_Pin|EN_BLOCK_100A_Pin|CTRL_SPK_Pin;
 80009e6:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 80009ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ec:	2301      	movs	r3, #1
 80009ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f4:	2302      	movs	r3, #2
 80009f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009f8:	f107 0310 	add.w	r3, r7, #16
 80009fc:	4619      	mov	r1, r3
 80009fe:	480b      	ldr	r0, [pc, #44]	@ (8000a2c <MX_GPIO_Init+0x108>)
 8000a00:	f000 ffee 	bl	80019e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LATCH_FB1_Pin|LATCH_FB2_Pin;
 8000a04:	23c0      	movs	r3, #192	@ 0xc0
 8000a06:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a10:	f107 0310 	add.w	r3, r7, #16
 8000a14:	4619      	mov	r1, r3
 8000a16:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_GPIO_Init+0x104>)
 8000a18:	f000 ffe2 	bl	80019e0 <HAL_GPIO_Init>

}
 8000a1c:	bf00      	nop
 8000a1e:	3720      	adds	r7, #32
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	40021000 	.word	0x40021000
 8000a28:	40010c00 	.word	0x40010c00
 8000a2c:	40010800 	.word	0x40010800
 8000a30:	10110000 	.word	0x10110000

08000a34 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000a38:	f000 fa34 	bl	8000ea4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000a3c:	f000 f814 	bl	8000a68 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000a40:	f7ff ff70 	bl	8000924 <MX_GPIO_Init>
	MX_ADC2_Init();
 8000a44:	f7ff fde0 	bl	8000608 <MX_ADC2_Init>
	//MX_USB_DEVICE_Init();
	MX_TIM2_Init();
 8000a48:	f000 f99e 	bl	8000d88 <MX_TIM2_Init>
		/*/	if (commandReady) {
		 ProcessCommand();
		 commandReady = 0;
		 }*/

		ADC_ReadAll(systemState.voltages); // Read ADC directly
 8000a4c:	4805      	ldr	r0, [pc, #20]	@ (8000a64 <main+0x30>)
 8000a4e:	f7ff feab 	bl	80007a8 <ADC_ReadAll>
		//systemState.batteryLevel = BATTERY_CalculateLevel(
				//systemState.voltages[BANK_A]);

		/* Update system state */
		SYSTEM_Update();
 8000a52:	f000 f8d3 	bl	8000bfc <SYSTEM_Update>

		/* Check for faults */
		FAULT_Check();
 8000a56:	f7ff fee5 	bl	8000824 <FAULT_Check>

		/* Update battery state */
		BATTERY_Update();
 8000a5a:	f7ff fedd 	bl	8000818 <BATTERY_Update>
		ADC_ReadAll(systemState.voltages); // Read ADC directly
 8000a5e:	bf00      	nop
 8000a60:	e7f4      	b.n	8000a4c <main+0x18>
 8000a62:	bf00      	nop
 8000a64:	20000070 	.word	0x20000070

08000a68 <SystemClock_Config>:
}
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b094      	sub	sp, #80	@ 0x50
 8000a6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000a6e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a72:	2228      	movs	r2, #40	@ 0x28
 8000a74:	2100      	movs	r1, #0
 8000a76:	4618      	mov	r0, r3
 8000a78:	f006 ffa2 	bl	80079c0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000a7c:	f107 0314 	add.w	r3, r7, #20
 8000a80:	2200      	movs	r2, #0
 8000a82:	601a      	str	r2, [r3, #0]
 8000a84:	605a      	str	r2, [r3, #4]
 8000a86:	609a      	str	r2, [r3, #8]
 8000a88:	60da      	str	r2, [r3, #12]
 8000a8a:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	609a      	str	r2, [r3, #8]
 8000a96:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a98:	2301      	movs	r3, #1
 8000a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a9c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000aae:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ab2:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ab4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000aba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000abe:	4618      	mov	r0, r3
 8000ac0:	f002 fce4 	bl	800348c <HAL_RCC_OscConfig>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <SystemClock_Config+0x66>
		Error_Handler();
 8000aca:	f000 f828 	bl	8000b1e <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000ace:	230f      	movs	r3, #15
 8000ad0:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ad2:	2302      	movs	r3, #2
 8000ad4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000ada:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ade:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	627b      	str	r3, [r7, #36]	@ 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8000ae4:	f107 0314 	add.w	r3, r7, #20
 8000ae8:	2102      	movs	r1, #2
 8000aea:	4618      	mov	r0, r3
 8000aec:	f002 ff50 	bl	8003990 <HAL_RCC_ClockConfig>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <SystemClock_Config+0x92>
		Error_Handler();
 8000af6:	f000 f812 	bl	8000b1e <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000afa:	2302      	movs	r3, #2
 8000afc:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000afe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b02:	60fb      	str	r3, [r7, #12]
	//PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 8000b04:	1d3b      	adds	r3, r7, #4
 8000b06:	4618      	mov	r0, r3
 8000b08:	f003 f8bc 	bl	8003c84 <HAL_RCCEx_PeriphCLKConfig>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d001      	beq.n	8000b16 <SystemClock_Config+0xae>
		Error_Handler();
 8000b12:	f000 f804 	bl	8000b1e <Error_Handler>
	}
}
 8000b16:	bf00      	nop
 8000b18:	3750      	adds	r7, #80	@ 0x50
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000b1e:	b480      	push	{r7}
 8000b20:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b22:	b672      	cpsid	i
}
 8000b24:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000b26:	bf00      	nop
 8000b28:	e7fd      	b.n	8000b26 <Error_Handler+0x8>
	...

08000b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b085      	sub	sp, #20
 8000b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000b32:	4b15      	ldr	r3, [pc, #84]	@ (8000b88 <HAL_MspInit+0x5c>)
 8000b34:	699b      	ldr	r3, [r3, #24]
 8000b36:	4a14      	ldr	r2, [pc, #80]	@ (8000b88 <HAL_MspInit+0x5c>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	6193      	str	r3, [r2, #24]
 8000b3e:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <HAL_MspInit+0x5c>)
 8000b40:	699b      	ldr	r3, [r3, #24]
 8000b42:	f003 0301 	and.w	r3, r3, #1
 8000b46:	60bb      	str	r3, [r7, #8]
 8000b48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b88 <HAL_MspInit+0x5c>)
 8000b4c:	69db      	ldr	r3, [r3, #28]
 8000b4e:	4a0e      	ldr	r2, [pc, #56]	@ (8000b88 <HAL_MspInit+0x5c>)
 8000b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000b54:	61d3      	str	r3, [r2, #28]
 8000b56:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <HAL_MspInit+0x5c>)
 8000b58:	69db      	ldr	r3, [r3, #28]
 8000b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000b62:	4b0a      	ldr	r3, [pc, #40]	@ (8000b8c <HAL_MspInit+0x60>)
 8000b64:	685b      	ldr	r3, [r3, #4]
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000b6e:	60fb      	str	r3, [r7, #12]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	4a04      	ldr	r2, [pc, #16]	@ (8000b8c <HAL_MspInit+0x60>)
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	bc80      	pop	{r7}
 8000b86:	4770      	bx	lr
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	40010000 	.word	0x40010000

08000b90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b94:	bf00      	nop
 8000b96:	e7fd      	b.n	8000b94 <NMI_Handler+0x4>

08000b98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b9c:	bf00      	nop
 8000b9e:	e7fd      	b.n	8000b9c <HardFault_Handler+0x4>

08000ba0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ba4:	bf00      	nop
 8000ba6:	e7fd      	b.n	8000ba4 <MemManage_Handler+0x4>

08000ba8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bac:	bf00      	nop
 8000bae:	e7fd      	b.n	8000bac <BusFault_Handler+0x4>

08000bb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb4:	bf00      	nop
 8000bb6:	e7fd      	b.n	8000bb4 <UsageFault_Handler+0x4>

08000bb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bc80      	pop	{r7}
 8000bc2:	4770      	bx	lr

08000bc4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr

08000bd0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd4:	bf00      	nop
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be0:	f000 f9a6 	bl	8000f30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be4:	bf00      	nop
 8000be6:	bd80      	pop	{r7, pc}

08000be8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000bec:	4802      	ldr	r0, [pc, #8]	@ (8000bf8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000bee:	f001 f8aa 	bl	8001d46 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	200000d8 	.word	0x200000d8

08000bfc <SYSTEM_Update>:
/**
  * @brief  Update system status
  * @retval None
  */
void SYSTEM_Update(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  // Update hardware states if there were any changes
  UpdateLEDs();
 8000c00:	f000 f806 	bl	8000c10 <UpdateLEDs>
  UpdateChargeMode();
 8000c04:	f000 f85a 	bl	8000cbc <UpdateChargeMode>
  UpdatePowerOutput();
 8000c08:	f000 f892 	bl	8000d30 <UpdatePowerOutput>
}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <UpdateLEDs>:
/**
  * @brief  Update LEDs based on current state
  * @retval None
  */
static void UpdateLEDs(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  // Update LED 0%
  HAL_GPIO_WritePin(CTRL_LED_0_GPIO_Port, CTRL_LED_0_Pin,
                    ledStates[LED_0_PERCENT] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c14:	4b27      	ldr	r3, [pc, #156]	@ (8000cb4 <UpdateLEDs+0xa4>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
  HAL_GPIO_WritePin(CTRL_LED_0_GPIO_Port, CTRL_LED_0_Pin,
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	bf14      	ite	ne
 8000c1c:	2301      	movne	r3, #1
 8000c1e:	2300      	moveq	r3, #0
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	461a      	mov	r2, r3
 8000c24:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c28:	4823      	ldr	r0, [pc, #140]	@ (8000cb8 <UpdateLEDs+0xa8>)
 8000c2a:	f001 f874 	bl	8001d16 <HAL_GPIO_WritePin>

  // Update LED 50%
  HAL_GPIO_WritePin(CTRL_LED_50_GPIO_Port, CTRL_LED_50_Pin,
                    ledStates[LED_50_PERCENT] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c2e:	4b21      	ldr	r3, [pc, #132]	@ (8000cb4 <UpdateLEDs+0xa4>)
 8000c30:	785b      	ldrb	r3, [r3, #1]
  HAL_GPIO_WritePin(CTRL_LED_50_GPIO_Port, CTRL_LED_50_Pin,
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	bf14      	ite	ne
 8000c36:	2301      	movne	r3, #1
 8000c38:	2300      	moveq	r3, #0
 8000c3a:	b2db      	uxtb	r3, r3
 8000c3c:	461a      	mov	r2, r3
 8000c3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c42:	481d      	ldr	r0, [pc, #116]	@ (8000cb8 <UpdateLEDs+0xa8>)
 8000c44:	f001 f867 	bl	8001d16 <HAL_GPIO_WritePin>

  // Update LED 100%
  HAL_GPIO_WritePin(CTRL_LED_100_GPIO_Port, CTRL_LED_100_Pin,
                    ledStates[LED_100_PERCENT] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c48:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb4 <UpdateLEDs+0xa4>)
 8000c4a:	789b      	ldrb	r3, [r3, #2]
  HAL_GPIO_WritePin(CTRL_LED_100_GPIO_Port, CTRL_LED_100_Pin,
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	bf14      	ite	ne
 8000c50:	2301      	movne	r3, #1
 8000c52:	2300      	moveq	r3, #0
 8000c54:	b2db      	uxtb	r3, r3
 8000c56:	461a      	mov	r2, r3
 8000c58:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000c5c:	4816      	ldr	r0, [pc, #88]	@ (8000cb8 <UpdateLEDs+0xa8>)
 8000c5e:	f001 f85a 	bl	8001d16 <HAL_GPIO_WritePin>

  // Update LED Charging
  HAL_GPIO_WritePin(CTRL_LED_CHARGING_GPIO_Port, CTRL_LED_CHARGING_Pin,
                    ledStates[LED_CHARGING] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c62:	4b14      	ldr	r3, [pc, #80]	@ (8000cb4 <UpdateLEDs+0xa4>)
 8000c64:	78db      	ldrb	r3, [r3, #3]
  HAL_GPIO_WritePin(CTRL_LED_CHARGING_GPIO_Port, CTRL_LED_CHARGING_Pin,
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	bf14      	ite	ne
 8000c6a:	2301      	movne	r3, #1
 8000c6c:	2300      	moveq	r3, #0
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	461a      	mov	r2, r3
 8000c72:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000c76:	4810      	ldr	r0, [pc, #64]	@ (8000cb8 <UpdateLEDs+0xa8>)
 8000c78:	f001 f84d 	bl	8001d16 <HAL_GPIO_WritePin>

  // Update LED Check Charger
  HAL_GPIO_WritePin(CTRL_LED_CHECK_CHARGER_GPIO_Port, CTRL_LED_CHECK_CHARGER_Pin,
                    ledStates[LED_CHECK_CHARGER] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c7c:	4b0d      	ldr	r3, [pc, #52]	@ (8000cb4 <UpdateLEDs+0xa4>)
 8000c7e:	791b      	ldrb	r3, [r3, #4]
  HAL_GPIO_WritePin(CTRL_LED_CHECK_CHARGER_GPIO_Port, CTRL_LED_CHECK_CHARGER_Pin,
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	bf14      	ite	ne
 8000c84:	2301      	movne	r3, #1
 8000c86:	2300      	moveq	r3, #0
 8000c88:	b2db      	uxtb	r3, r3
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000c90:	4809      	ldr	r0, [pc, #36]	@ (8000cb8 <UpdateLEDs+0xa8>)
 8000c92:	f001 f840 	bl	8001d16 <HAL_GPIO_WritePin>

  // Update Warning LED
  HAL_GPIO_WritePin(WARNING_LOW_VOLTAGE_GPIO_Port, WARNING_LOW_VOLTAGE_Pin,
                    ledStates[LED_WARNING] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000c96:	4b07      	ldr	r3, [pc, #28]	@ (8000cb4 <UpdateLEDs+0xa4>)
 8000c98:	795b      	ldrb	r3, [r3, #5]
  HAL_GPIO_WritePin(WARNING_LOW_VOLTAGE_GPIO_Port, WARNING_LOW_VOLTAGE_Pin,
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	bf14      	ite	ne
 8000c9e:	2301      	movne	r3, #1
 8000ca0:	2300      	moveq	r3, #0
 8000ca2:	b2db      	uxtb	r3, r3
 8000ca4:	461a      	mov	r2, r3
 8000ca6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000caa:	4803      	ldr	r0, [pc, #12]	@ (8000cb8 <UpdateLEDs+0xa8>)
 8000cac:	f001 f833 	bl	8001d16 <HAL_GPIO_WritePin>
}
 8000cb0:	bf00      	nop
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	20000080 	.word	0x20000080
 8000cb8:	40010c00 	.word	0x40010c00

08000cbc <UpdateChargeMode>:
/**
  * @brief  Update charge mode based on current setting
  * @retval None
  */
static void UpdateChargeMode(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
  switch (currentChargeMode) {
 8000cc0:	4b19      	ldr	r3, [pc, #100]	@ (8000d28 <UpdateChargeMode+0x6c>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b02      	cmp	r3, #2
 8000cc6:	d020      	beq.n	8000d0a <UpdateChargeMode+0x4e>
 8000cc8:	2b02      	cmp	r3, #2
 8000cca:	dc2b      	bgt.n	8000d24 <UpdateChargeMode+0x68>
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d002      	beq.n	8000cd6 <UpdateChargeMode+0x1a>
 8000cd0:	2b01      	cmp	r3, #1
 8000cd2:	d00d      	beq.n	8000cf0 <UpdateChargeMode+0x34>
      // Enable fast charge, disable normal charge
      HAL_GPIO_WritePin(EN_CHARGE_GPIO_Port, EN_CHARGE_Pin, GPIO_PIN_RESET);
      HAL_GPIO_WritePin(EN_FAST_CHARGE_GPIO_Port, EN_FAST_CHARGE_Pin, GPIO_PIN_SET);
      break;
  }
}
 8000cd4:	e026      	b.n	8000d24 <UpdateChargeMode+0x68>
      HAL_GPIO_WritePin(EN_CHARGE_GPIO_Port, EN_CHARGE_Pin, GPIO_PIN_RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cdc:	4813      	ldr	r0, [pc, #76]	@ (8000d2c <UpdateChargeMode+0x70>)
 8000cde:	f001 f81a 	bl	8001d16 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(EN_FAST_CHARGE_GPIO_Port, EN_FAST_CHARGE_Pin, GPIO_PIN_RESET);
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ce8:	4810      	ldr	r0, [pc, #64]	@ (8000d2c <UpdateChargeMode+0x70>)
 8000cea:	f001 f814 	bl	8001d16 <HAL_GPIO_WritePin>
      break;
 8000cee:	e019      	b.n	8000d24 <UpdateChargeMode+0x68>
      HAL_GPIO_WritePin(EN_CHARGE_GPIO_Port, EN_CHARGE_Pin, GPIO_PIN_SET);
 8000cf0:	2201      	movs	r2, #1
 8000cf2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cf6:	480d      	ldr	r0, [pc, #52]	@ (8000d2c <UpdateChargeMode+0x70>)
 8000cf8:	f001 f80d 	bl	8001d16 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(EN_FAST_CHARGE_GPIO_Port, EN_FAST_CHARGE_Pin, GPIO_PIN_RESET);
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d02:	480a      	ldr	r0, [pc, #40]	@ (8000d2c <UpdateChargeMode+0x70>)
 8000d04:	f001 f807 	bl	8001d16 <HAL_GPIO_WritePin>
      break;
 8000d08:	e00c      	b.n	8000d24 <UpdateChargeMode+0x68>
      HAL_GPIO_WritePin(EN_CHARGE_GPIO_Port, EN_CHARGE_Pin, GPIO_PIN_RESET);
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d10:	4806      	ldr	r0, [pc, #24]	@ (8000d2c <UpdateChargeMode+0x70>)
 8000d12:	f001 f800 	bl	8001d16 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(EN_FAST_CHARGE_GPIO_Port, EN_FAST_CHARGE_Pin, GPIO_PIN_SET);
 8000d16:	2201      	movs	r2, #1
 8000d18:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d1c:	4803      	ldr	r0, [pc, #12]	@ (8000d2c <UpdateChargeMode+0x70>)
 8000d1e:	f000 fffa 	bl	8001d16 <HAL_GPIO_WritePin>
      break;
 8000d22:	bf00      	nop
}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}
 8000d28:	20000086 	.word	0x20000086
 8000d2c:	40010800 	.word	0x40010800

08000d30 <UpdatePowerOutput>:
/**
  * @brief  Update power output based on current setting
  * @retval None
  */
static void UpdatePowerOutput(void)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	af00      	add	r7, sp, #0
  // Enable/disable power output by controlling the blocking MOSFETs
  if (powerOutputEnabled) {
 8000d34:	4b0e      	ldr	r3, [pc, #56]	@ (8000d70 <UpdatePowerOutput+0x40>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d00b      	beq.n	8000d54 <UpdatePowerOutput+0x24>
    // Enable power output
    HAL_GPIO_WritePin(EN_BLOCK_100A_GPIO_Port, EN_BLOCK_100A_Pin, GPIO_PIN_SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d42:	480c      	ldr	r0, [pc, #48]	@ (8000d74 <UpdatePowerOutput+0x44>)
 8000d44:	f000 ffe7 	bl	8001d16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN_BLOCK_200A_GPIO_Port, EN_BLOCK_200A_Pin, GPIO_PIN_SET);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	480a      	ldr	r0, [pc, #40]	@ (8000d78 <UpdatePowerOutput+0x48>)
 8000d4e:	f000 ffe2 	bl	8001d16 <HAL_GPIO_WritePin>
  } else {
    // Disable power output
    HAL_GPIO_WritePin(EN_BLOCK_100A_GPIO_Port, EN_BLOCK_100A_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(EN_BLOCK_200A_GPIO_Port, EN_BLOCK_200A_Pin, GPIO_PIN_RESET);
  }
}
 8000d52:	e00a      	b.n	8000d6a <UpdatePowerOutput+0x3a>
    HAL_GPIO_WritePin(EN_BLOCK_100A_GPIO_Port, EN_BLOCK_100A_Pin, GPIO_PIN_RESET);
 8000d54:	2200      	movs	r2, #0
 8000d56:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000d5a:	4806      	ldr	r0, [pc, #24]	@ (8000d74 <UpdatePowerOutput+0x44>)
 8000d5c:	f000 ffdb 	bl	8001d16 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EN_BLOCK_200A_GPIO_Port, EN_BLOCK_200A_Pin, GPIO_PIN_RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2101      	movs	r1, #1
 8000d64:	4804      	ldr	r0, [pc, #16]	@ (8000d78 <UpdatePowerOutput+0x48>)
 8000d66:	f000 ffd6 	bl	8001d16 <HAL_GPIO_WritePin>
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000087 	.word	0x20000087
 8000d74:	40010800 	.word	0x40010800
 8000d78:	40010c00 	.word	0x40010c00

08000d7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bc80      	pop	{r7}
 8000d86:	4770      	bx	lr

08000d88 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b086      	sub	sp, #24
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d8e:	f107 0308 	add.w	r3, r7, #8
 8000d92:	2200      	movs	r2, #0
 8000d94:	601a      	str	r2, [r3, #0]
 8000d96:	605a      	str	r2, [r3, #4]
 8000d98:	609a      	str	r2, [r3, #8]
 8000d9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d9c:	463b      	mov	r3, r7
 8000d9e:	2200      	movs	r2, #0
 8000da0:	601a      	str	r2, [r3, #0]
 8000da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000da4:	4b1d      	ldr	r3, [pc, #116]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000da6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000daa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000dac:	4b1b      	ldr	r3, [pc, #108]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000dae:	2247      	movs	r2, #71	@ 0x47
 8000db0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000db2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000db8:	4b18      	ldr	r3, [pc, #96]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000dba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000dbe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dc0:	4b16      	ldr	r3, [pc, #88]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dc6:	4b15      	ldr	r3, [pc, #84]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000dcc:	4813      	ldr	r0, [pc, #76]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000dce:	f003 f8c5 	bl	8003f5c <HAL_TIM_Base_Init>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000dd8:	f7ff fea1 	bl	8000b1e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ddc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000de0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000de2:	f107 0308 	add.w	r3, r7, #8
 8000de6:	4619      	mov	r1, r3
 8000de8:	480c      	ldr	r0, [pc, #48]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000dea:	f003 f906 	bl	8003ffa <HAL_TIM_ConfigClockSource>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d001      	beq.n	8000df8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000df4:	f7ff fe93 	bl	8000b1e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000e00:	463b      	mov	r3, r7
 8000e02:	4619      	mov	r1, r3
 8000e04:	4805      	ldr	r0, [pc, #20]	@ (8000e1c <MX_TIM2_Init+0x94>)
 8000e06:	f003 fac3 	bl	8004390 <HAL_TIMEx_MasterConfigSynchronization>
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d001      	beq.n	8000e14 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000e10:	f7ff fe85 	bl	8000b1e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000e14:	bf00      	nop
 8000e16:	3718      	adds	r7, #24
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	20000088 	.word	0x20000088

08000e20 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e30:	d10b      	bne.n	8000e4a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e32:	4b08      	ldr	r3, [pc, #32]	@ (8000e54 <HAL_TIM_Base_MspInit+0x34>)
 8000e34:	69db      	ldr	r3, [r3, #28]
 8000e36:	4a07      	ldr	r2, [pc, #28]	@ (8000e54 <HAL_TIM_Base_MspInit+0x34>)
 8000e38:	f043 0301 	orr.w	r3, r3, #1
 8000e3c:	61d3      	str	r3, [r2, #28]
 8000e3e:	4b05      	ldr	r3, [pc, #20]	@ (8000e54 <HAL_TIM_Base_MspInit+0x34>)
 8000e40:	69db      	ldr	r3, [r3, #28]
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	40021000 	.word	0x40021000

08000e58 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000e58:	f7ff ff90 	bl	8000d7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000e5c:	480b      	ldr	r0, [pc, #44]	@ (8000e8c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000e5e:	490c      	ldr	r1, [pc, #48]	@ (8000e90 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000e60:	4a0c      	ldr	r2, [pc, #48]	@ (8000e94 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000e62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e64:	e002      	b.n	8000e6c <LoopCopyDataInit>

08000e66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e6a:	3304      	adds	r3, #4

08000e6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e70:	d3f9      	bcc.n	8000e66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e72:	4a09      	ldr	r2, [pc, #36]	@ (8000e98 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000e74:	4c09      	ldr	r4, [pc, #36]	@ (8000e9c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000e76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e78:	e001      	b.n	8000e7e <LoopFillZerobss>

08000e7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e7c:	3204      	adds	r2, #4

08000e7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e80:	d3fb      	bcc.n	8000e7a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e82:	f006 fda5 	bl	80079d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000e86:	f7ff fdd5 	bl	8000a34 <main>
  bx lr
 8000e8a:	4770      	bx	lr
  ldr r0, =_sdata
 8000e8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e90:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e94:	08007a78 	.word	0x08007a78
  ldr r2, =_sbss
 8000e98:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e9c:	200003b0 	.word	0x200003b0

08000ea0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ea0:	e7fe      	b.n	8000ea0 <ADC1_2_IRQHandler>
	...

08000ea4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ea8:	4b08      	ldr	r3, [pc, #32]	@ (8000ecc <HAL_Init+0x28>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4a07      	ldr	r2, [pc, #28]	@ (8000ecc <HAL_Init+0x28>)
 8000eae:	f043 0310 	orr.w	r3, r3, #16
 8000eb2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb4:	2003      	movs	r0, #3
 8000eb6:	f000 fd5f 	bl	8001978 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eba:	200f      	movs	r0, #15
 8000ebc:	f000 f808 	bl	8000ed0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ec0:	f7ff fe34 	bl	8000b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	40022000 	.word	0x40022000

08000ed0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ed8:	4b12      	ldr	r3, [pc, #72]	@ (8000f24 <HAL_InitTick+0x54>)
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	4b12      	ldr	r3, [pc, #72]	@ (8000f28 <HAL_InitTick+0x58>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f000 fd69 	bl	80019c6 <HAL_SYSTICK_Config>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e00e      	b.n	8000f1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	2b0f      	cmp	r3, #15
 8000f02:	d80a      	bhi.n	8000f1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f04:	2200      	movs	r2, #0
 8000f06:	6879      	ldr	r1, [r7, #4]
 8000f08:	f04f 30ff 	mov.w	r0, #4294967295
 8000f0c:	f000 fd3f 	bl	800198e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f10:	4a06      	ldr	r2, [pc, #24]	@ (8000f2c <HAL_InitTick+0x5c>)
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f16:	2300      	movs	r3, #0
 8000f18:	e000      	b.n	8000f1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
}
 8000f1c:	4618      	mov	r0, r3
 8000f1e:	3708      	adds	r7, #8
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20000000 	.word	0x20000000
 8000f28:	20000008 	.word	0x20000008
 8000f2c:	20000004 	.word	0x20000004

08000f30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f34:	4b05      	ldr	r3, [pc, #20]	@ (8000f4c <HAL_IncTick+0x1c>)
 8000f36:	781b      	ldrb	r3, [r3, #0]
 8000f38:	461a      	mov	r2, r3
 8000f3a:	4b05      	ldr	r3, [pc, #20]	@ (8000f50 <HAL_IncTick+0x20>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4413      	add	r3, r2
 8000f40:	4a03      	ldr	r2, [pc, #12]	@ (8000f50 <HAL_IncTick+0x20>)
 8000f42:	6013      	str	r3, [r2, #0]
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	20000008 	.word	0x20000008
 8000f50:	200000d0 	.word	0x200000d0

08000f54 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  return uwTick;
 8000f58:	4b02      	ldr	r3, [pc, #8]	@ (8000f64 <HAL_GetTick+0x10>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bc80      	pop	{r7}
 8000f62:	4770      	bx	lr
 8000f64:	200000d0 	.word	0x200000d0

08000f68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000f70:	2300      	movs	r3, #0
 8000f72:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000f74:	2300      	movs	r3, #0
 8000f76:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d101      	bne.n	8000f8a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000f86:	2301      	movs	r3, #1
 8000f88:	e0be      	b.n	8001108 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	689b      	ldr	r3, [r3, #8]
 8000f8e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d109      	bne.n	8000fac <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fa6:	6878      	ldr	r0, [r7, #4]
 8000fa8:	f7ff fb6c 	bl	8000684 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f000 fbf1 	bl	8001794 <ADC_ConversionStop_Disable>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fba:	f003 0310 	and.w	r3, r3, #16
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f040 8099 	bne.w	80010f6 <HAL_ADC_Init+0x18e>
 8000fc4:	7dfb      	ldrb	r3, [r7, #23]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f040 8095 	bne.w	80010f6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fd0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000fd4:	f023 0302 	bic.w	r3, r3, #2
 8000fd8:	f043 0202 	orr.w	r2, r3, #2
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000fe8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	7b1b      	ldrb	r3, [r3, #12]
 8000fee:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000ff0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000ff2:	68ba      	ldr	r2, [r7, #8]
 8000ff4:	4313      	orrs	r3, r2
 8000ff6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001000:	d003      	beq.n	800100a <HAL_ADC_Init+0xa2>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	689b      	ldr	r3, [r3, #8]
 8001006:	2b01      	cmp	r3, #1
 8001008:	d102      	bne.n	8001010 <HAL_ADC_Init+0xa8>
 800100a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800100e:	e000      	b.n	8001012 <HAL_ADC_Init+0xaa>
 8001010:	2300      	movs	r3, #0
 8001012:	693a      	ldr	r2, [r7, #16]
 8001014:	4313      	orrs	r3, r2
 8001016:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	7d1b      	ldrb	r3, [r3, #20]
 800101c:	2b01      	cmp	r3, #1
 800101e:	d119      	bne.n	8001054 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	7b1b      	ldrb	r3, [r3, #12]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d109      	bne.n	800103c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	699b      	ldr	r3, [r3, #24]
 800102c:	3b01      	subs	r3, #1
 800102e:	035a      	lsls	r2, r3, #13
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4313      	orrs	r3, r2
 8001034:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001038:	613b      	str	r3, [r7, #16]
 800103a:	e00b      	b.n	8001054 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001040:	f043 0220 	orr.w	r2, r3, #32
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800104c:	f043 0201 	orr.w	r2, r3, #1
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	430a      	orrs	r2, r1
 8001066:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	689a      	ldr	r2, [r3, #8]
 800106e:	4b28      	ldr	r3, [pc, #160]	@ (8001110 <HAL_ADC_Init+0x1a8>)
 8001070:	4013      	ands	r3, r2
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	68b9      	ldr	r1, [r7, #8]
 8001078:	430b      	orrs	r3, r1
 800107a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001084:	d003      	beq.n	800108e <HAL_ADC_Init+0x126>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	689b      	ldr	r3, [r3, #8]
 800108a:	2b01      	cmp	r3, #1
 800108c:	d104      	bne.n	8001098 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	691b      	ldr	r3, [r3, #16]
 8001092:	3b01      	subs	r3, #1
 8001094:	051b      	lsls	r3, r3, #20
 8001096:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800109e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	68fa      	ldr	r2, [r7, #12]
 80010a8:	430a      	orrs	r2, r1
 80010aa:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	689a      	ldr	r2, [r3, #8]
 80010b2:	4b18      	ldr	r3, [pc, #96]	@ (8001114 <HAL_ADC_Init+0x1ac>)
 80010b4:	4013      	ands	r3, r2
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d10b      	bne.n	80010d4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2200      	movs	r2, #0
 80010c0:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010c6:	f023 0303 	bic.w	r3, r3, #3
 80010ca:	f043 0201 	orr.w	r2, r3, #1
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80010d2:	e018      	b.n	8001106 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d8:	f023 0312 	bic.w	r3, r3, #18
 80010dc:	f043 0210 	orr.w	r2, r3, #16
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010e8:	f043 0201 	orr.w	r2, r3, #1
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80010f4:	e007      	b.n	8001106 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010fa:	f043 0210 	orr.w	r2, r3, #16
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001106:	7dfb      	ldrb	r3, [r7, #23]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	ffe1f7fd 	.word	0xffe1f7fd
 8001114:	ff1f0efe 	.word	0xff1f0efe

08001118 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001120:	2300      	movs	r3, #0
 8001122:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800112a:	2b01      	cmp	r3, #1
 800112c:	d101      	bne.n	8001132 <HAL_ADC_Start+0x1a>
 800112e:	2302      	movs	r3, #2
 8001130:	e098      	b.n	8001264 <HAL_ADC_Start+0x14c>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2201      	movs	r2, #1
 8001136:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800113a:	6878      	ldr	r0, [r7, #4]
 800113c:	f000 fad0 	bl	80016e0 <ADC_Enable>
 8001140:	4603      	mov	r3, r0
 8001142:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001144:	7bfb      	ldrb	r3, [r7, #15]
 8001146:	2b00      	cmp	r3, #0
 8001148:	f040 8087 	bne.w	800125a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001150:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001154:	f023 0301 	bic.w	r3, r3, #1
 8001158:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a41      	ldr	r2, [pc, #260]	@ (800126c <HAL_ADC_Start+0x154>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d105      	bne.n	8001176 <HAL_ADC_Start+0x5e>
 800116a:	4b41      	ldr	r3, [pc, #260]	@ (8001270 <HAL_ADC_Start+0x158>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d115      	bne.n	80011a2 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800117a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800118c:	2b00      	cmp	r3, #0
 800118e:	d026      	beq.n	80011de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001194:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001198:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011a0:	e01d      	b.n	80011de <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	4a2f      	ldr	r2, [pc, #188]	@ (8001270 <HAL_ADC_Start+0x158>)
 80011b4:	4293      	cmp	r3, r2
 80011b6:	d004      	beq.n	80011c2 <HAL_ADC_Start+0xaa>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a2b      	ldr	r2, [pc, #172]	@ (800126c <HAL_ADC_Start+0x154>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d10d      	bne.n	80011de <HAL_ADC_Start+0xc6>
 80011c2:	4b2b      	ldr	r3, [pc, #172]	@ (8001270 <HAL_ADC_Start+0x158>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d007      	beq.n	80011de <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011d2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80011d6:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80011ee:	f023 0206 	bic.w	r2, r3, #6
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80011f6:	e002      	b.n	80011fe <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2200      	movs	r2, #0
 80011fc:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2200      	movs	r2, #0
 8001202:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f06f 0202 	mvn.w	r2, #2
 800120e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800121a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800121e:	d113      	bne.n	8001248 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001224:	4a11      	ldr	r2, [pc, #68]	@ (800126c <HAL_ADC_Start+0x154>)
 8001226:	4293      	cmp	r3, r2
 8001228:	d105      	bne.n	8001236 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800122a:	4b11      	ldr	r3, [pc, #68]	@ (8001270 <HAL_ADC_Start+0x158>)
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001232:	2b00      	cmp	r3, #0
 8001234:	d108      	bne.n	8001248 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001244:	609a      	str	r2, [r3, #8]
 8001246:	e00c      	b.n	8001262 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	689a      	ldr	r2, [r3, #8]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001256:	609a      	str	r2, [r3, #8]
 8001258:	e003      	b.n	8001262 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2200      	movs	r2, #0
 800125e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001262:	7bfb      	ldrb	r3, [r7, #15]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3710      	adds	r7, #16
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40012800 	.word	0x40012800
 8001270:	40012400 	.word	0x40012400

08001274 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b084      	sub	sp, #16
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800127c:	2300      	movs	r3, #0
 800127e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001286:	2b01      	cmp	r3, #1
 8001288:	d101      	bne.n	800128e <HAL_ADC_Stop+0x1a>
 800128a:	2302      	movs	r3, #2
 800128c:	e01a      	b.n	80012c4 <HAL_ADC_Stop+0x50>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001296:	6878      	ldr	r0, [r7, #4]
 8001298:	f000 fa7c 	bl	8001794 <ADC_ConversionStop_Disable>
 800129c:	4603      	mov	r3, r0
 800129e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d109      	bne.n	80012ba <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012aa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80012ae:	f023 0301 	bic.w	r3, r3, #1
 80012b2:	f043 0201 	orr.w	r2, r3, #1
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2200      	movs	r2, #0
 80012be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}

080012cc <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80012cc:	b590      	push	{r4, r7, lr}
 80012ce:	b087      	sub	sp, #28
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80012da:	2300      	movs	r3, #0
 80012dc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80012de:	2300      	movs	r3, #0
 80012e0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80012e2:	f7ff fe37 	bl	8000f54 <HAL_GetTick>
 80012e6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00b      	beq.n	800130e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80012fa:	f043 0220 	orr.w	r2, r3, #32
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2200      	movs	r2, #0
 8001306:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800130a:	2301      	movs	r3, #1
 800130c:	e0d3      	b.n	80014b6 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001318:	2b00      	cmp	r3, #0
 800131a:	d131      	bne.n	8001380 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001322:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8001326:	2b00      	cmp	r3, #0
 8001328:	d12a      	bne.n	8001380 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800132a:	e021      	b.n	8001370 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001332:	d01d      	beq.n	8001370 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d007      	beq.n	800134a <HAL_ADC_PollForConversion+0x7e>
 800133a:	f7ff fe0b 	bl	8000f54 <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	1ad3      	subs	r3, r2, r3
 8001344:	683a      	ldr	r2, [r7, #0]
 8001346:	429a      	cmp	r2, r3
 8001348:	d212      	bcs.n	8001370 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0302 	and.w	r3, r3, #2
 8001354:	2b00      	cmp	r3, #0
 8001356:	d10b      	bne.n	8001370 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800135c:	f043 0204 	orr.w	r2, r3, #4
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2200      	movs	r2, #0
 8001368:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e0a2      	b.n	80014b6 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0302 	and.w	r3, r3, #2
 800137a:	2b00      	cmp	r3, #0
 800137c:	d0d6      	beq.n	800132c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800137e:	e070      	b.n	8001462 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8001380:	4b4f      	ldr	r3, [pc, #316]	@ (80014c0 <HAL_ADC_PollForConversion+0x1f4>)
 8001382:	681c      	ldr	r4, [r3, #0]
 8001384:	2002      	movs	r0, #2
 8001386:	f002 fd33 	bl	8003df0 <HAL_RCCEx_GetPeriphCLKFreq>
 800138a:	4603      	mov	r3, r0
 800138c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	6919      	ldr	r1, [r3, #16]
 8001396:	4b4b      	ldr	r3, [pc, #300]	@ (80014c4 <HAL_ADC_PollForConversion+0x1f8>)
 8001398:	400b      	ands	r3, r1
 800139a:	2b00      	cmp	r3, #0
 800139c:	d118      	bne.n	80013d0 <HAL_ADC_PollForConversion+0x104>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	68d9      	ldr	r1, [r3, #12]
 80013a4:	4b48      	ldr	r3, [pc, #288]	@ (80014c8 <HAL_ADC_PollForConversion+0x1fc>)
 80013a6:	400b      	ands	r3, r1
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d111      	bne.n	80013d0 <HAL_ADC_PollForConversion+0x104>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	6919      	ldr	r1, [r3, #16]
 80013b2:	4b46      	ldr	r3, [pc, #280]	@ (80014cc <HAL_ADC_PollForConversion+0x200>)
 80013b4:	400b      	ands	r3, r1
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d108      	bne.n	80013cc <HAL_ADC_PollForConversion+0x100>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	68d9      	ldr	r1, [r3, #12]
 80013c0:	4b43      	ldr	r3, [pc, #268]	@ (80014d0 <HAL_ADC_PollForConversion+0x204>)
 80013c2:	400b      	ands	r3, r1
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d101      	bne.n	80013cc <HAL_ADC_PollForConversion+0x100>
 80013c8:	2314      	movs	r3, #20
 80013ca:	e020      	b.n	800140e <HAL_ADC_PollForConversion+0x142>
 80013cc:	2329      	movs	r3, #41	@ 0x29
 80013ce:	e01e      	b.n	800140e <HAL_ADC_PollForConversion+0x142>
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6919      	ldr	r1, [r3, #16]
 80013d6:	4b3d      	ldr	r3, [pc, #244]	@ (80014cc <HAL_ADC_PollForConversion+0x200>)
 80013d8:	400b      	ands	r3, r1
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d106      	bne.n	80013ec <HAL_ADC_PollForConversion+0x120>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	68d9      	ldr	r1, [r3, #12]
 80013e4:	4b3a      	ldr	r3, [pc, #232]	@ (80014d0 <HAL_ADC_PollForConversion+0x204>)
 80013e6:	400b      	ands	r3, r1
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d00d      	beq.n	8001408 <HAL_ADC_PollForConversion+0x13c>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6919      	ldr	r1, [r3, #16]
 80013f2:	4b38      	ldr	r3, [pc, #224]	@ (80014d4 <HAL_ADC_PollForConversion+0x208>)
 80013f4:	400b      	ands	r3, r1
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d108      	bne.n	800140c <HAL_ADC_PollForConversion+0x140>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	68d9      	ldr	r1, [r3, #12]
 8001400:	4b34      	ldr	r3, [pc, #208]	@ (80014d4 <HAL_ADC_PollForConversion+0x208>)
 8001402:	400b      	ands	r3, r1
 8001404:	2b00      	cmp	r3, #0
 8001406:	d101      	bne.n	800140c <HAL_ADC_PollForConversion+0x140>
 8001408:	2354      	movs	r3, #84	@ 0x54
 800140a:	e000      	b.n	800140e <HAL_ADC_PollForConversion+0x142>
 800140c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800140e:	fb02 f303 	mul.w	r3, r2, r3
 8001412:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001414:	e021      	b.n	800145a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800141c:	d01a      	beq.n	8001454 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d007      	beq.n	8001434 <HAL_ADC_PollForConversion+0x168>
 8001424:	f7ff fd96 	bl	8000f54 <HAL_GetTick>
 8001428:	4602      	mov	r2, r0
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	1ad3      	subs	r3, r2, r3
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	429a      	cmp	r2, r3
 8001432:	d20f      	bcs.n	8001454 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	693a      	ldr	r2, [r7, #16]
 8001438:	429a      	cmp	r2, r3
 800143a:	d90b      	bls.n	8001454 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001440:	f043 0204 	orr.w	r2, r3, #4
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e030      	b.n	80014b6 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	3301      	adds	r3, #1
 8001458:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	429a      	cmp	r2, r3
 8001460:	d8d9      	bhi.n	8001416 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f06f 0212 	mvn.w	r2, #18
 800146a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001470:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	689b      	ldr	r3, [r3, #8]
 800147e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001482:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001486:	d115      	bne.n	80014b4 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800148c:	2b00      	cmp	r3, #0
 800148e:	d111      	bne.n	80014b4 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001494:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d105      	bne.n	80014b4 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ac:	f043 0201 	orr.w	r2, r3, #1
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	371c      	adds	r7, #28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd90      	pop	{r4, r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000000 	.word	0x20000000
 80014c4:	24924924 	.word	0x24924924
 80014c8:	00924924 	.word	0x00924924
 80014cc:	12492492 	.word	0x12492492
 80014d0:	00492492 	.word	0x00492492
 80014d4:	00249249 	.word	0x00249249

080014d8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	370c      	adds	r7, #12
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bc80      	pop	{r7}
 80014ee:	4770      	bx	lr

080014f0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80014f0:	b480      	push	{r7}
 80014f2:	b085      	sub	sp, #20
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
 80014f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80014fe:	2300      	movs	r3, #0
 8001500:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001508:	2b01      	cmp	r3, #1
 800150a:	d101      	bne.n	8001510 <HAL_ADC_ConfigChannel+0x20>
 800150c:	2302      	movs	r3, #2
 800150e:	e0dc      	b.n	80016ca <HAL_ADC_ConfigChannel+0x1da>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2201      	movs	r2, #1
 8001514:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	2b06      	cmp	r3, #6
 800151e:	d81c      	bhi.n	800155a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685a      	ldr	r2, [r3, #4]
 800152a:	4613      	mov	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	3b05      	subs	r3, #5
 8001532:	221f      	movs	r2, #31
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	43db      	mvns	r3, r3
 800153a:	4019      	ands	r1, r3
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	6818      	ldr	r0, [r3, #0]
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	685a      	ldr	r2, [r3, #4]
 8001544:	4613      	mov	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	3b05      	subs	r3, #5
 800154c:	fa00 f203 	lsl.w	r2, r0, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	430a      	orrs	r2, r1
 8001556:	635a      	str	r2, [r3, #52]	@ 0x34
 8001558:	e03c      	b.n	80015d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	2b0c      	cmp	r3, #12
 8001560:	d81c      	bhi.n	800159c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	4613      	mov	r3, r2
 800156e:	009b      	lsls	r3, r3, #2
 8001570:	4413      	add	r3, r2
 8001572:	3b23      	subs	r3, #35	@ 0x23
 8001574:	221f      	movs	r2, #31
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	43db      	mvns	r3, r3
 800157c:	4019      	ands	r1, r3
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	6818      	ldr	r0, [r3, #0]
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	685a      	ldr	r2, [r3, #4]
 8001586:	4613      	mov	r3, r2
 8001588:	009b      	lsls	r3, r3, #2
 800158a:	4413      	add	r3, r2
 800158c:	3b23      	subs	r3, #35	@ 0x23
 800158e:	fa00 f203 	lsl.w	r2, r0, r3
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	430a      	orrs	r2, r1
 8001598:	631a      	str	r2, [r3, #48]	@ 0x30
 800159a:	e01b      	b.n	80015d4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685a      	ldr	r2, [r3, #4]
 80015a6:	4613      	mov	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	4413      	add	r3, r2
 80015ac:	3b41      	subs	r3, #65	@ 0x41
 80015ae:	221f      	movs	r2, #31
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	43db      	mvns	r3, r3
 80015b6:	4019      	ands	r1, r3
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	6818      	ldr	r0, [r3, #0]
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685a      	ldr	r2, [r3, #4]
 80015c0:	4613      	mov	r3, r2
 80015c2:	009b      	lsls	r3, r3, #2
 80015c4:	4413      	add	r3, r2
 80015c6:	3b41      	subs	r3, #65	@ 0x41
 80015c8:	fa00 f203 	lsl.w	r2, r0, r3
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	430a      	orrs	r2, r1
 80015d2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80015d4:	683b      	ldr	r3, [r7, #0]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	2b09      	cmp	r3, #9
 80015da:	d91c      	bls.n	8001616 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68d9      	ldr	r1, [r3, #12]
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	4613      	mov	r3, r2
 80015e8:	005b      	lsls	r3, r3, #1
 80015ea:	4413      	add	r3, r2
 80015ec:	3b1e      	subs	r3, #30
 80015ee:	2207      	movs	r2, #7
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	43db      	mvns	r3, r3
 80015f6:	4019      	ands	r1, r3
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	6898      	ldr	r0, [r3, #8]
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	4613      	mov	r3, r2
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	4413      	add	r3, r2
 8001606:	3b1e      	subs	r3, #30
 8001608:	fa00 f203 	lsl.w	r2, r0, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	430a      	orrs	r2, r1
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	e019      	b.n	800164a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	6919      	ldr	r1, [r3, #16]
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	4613      	mov	r3, r2
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	4413      	add	r3, r2
 8001626:	2207      	movs	r2, #7
 8001628:	fa02 f303 	lsl.w	r3, r2, r3
 800162c:	43db      	mvns	r3, r3
 800162e:	4019      	ands	r1, r3
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	6898      	ldr	r0, [r3, #8]
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	fa00 f203 	lsl.w	r2, r0, r3
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	430a      	orrs	r2, r1
 8001648:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b10      	cmp	r3, #16
 8001650:	d003      	beq.n	800165a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001656:	2b11      	cmp	r3, #17
 8001658:	d132      	bne.n	80016c0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a1d      	ldr	r2, [pc, #116]	@ (80016d4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001660:	4293      	cmp	r3, r2
 8001662:	d125      	bne.n	80016b0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	689b      	ldr	r3, [r3, #8]
 800166a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800166e:	2b00      	cmp	r3, #0
 8001670:	d126      	bne.n	80016c0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001680:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2b10      	cmp	r3, #16
 8001688:	d11a      	bne.n	80016c0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800168a:	4b13      	ldr	r3, [pc, #76]	@ (80016d8 <HAL_ADC_ConfigChannel+0x1e8>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	4a13      	ldr	r2, [pc, #76]	@ (80016dc <HAL_ADC_ConfigChannel+0x1ec>)
 8001690:	fba2 2303 	umull	r2, r3, r2, r3
 8001694:	0c9a      	lsrs	r2, r3, #18
 8001696:	4613      	mov	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	4413      	add	r3, r2
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016a0:	e002      	b.n	80016a8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	3b01      	subs	r3, #1
 80016a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d1f9      	bne.n	80016a2 <HAL_ADC_ConfigChannel+0x1b2>
 80016ae:	e007      	b.n	80016c0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016b4:	f043 0220 	orr.w	r2, r3, #32
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80016bc:	2301      	movs	r3, #1
 80016be:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2200      	movs	r2, #0
 80016c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80016c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	3714      	adds	r7, #20
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr
 80016d4:	40012400 	.word	0x40012400
 80016d8:	20000000 	.word	0x20000000
 80016dc:	431bde83 	.word	0x431bde83

080016e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b084      	sub	sp, #16
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80016e8:	2300      	movs	r3, #0
 80016ea:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80016ec:	2300      	movs	r3, #0
 80016ee:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d040      	beq.n	8001780 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f042 0201 	orr.w	r2, r2, #1
 800170c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800170e:	4b1f      	ldr	r3, [pc, #124]	@ (800178c <ADC_Enable+0xac>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a1f      	ldr	r2, [pc, #124]	@ (8001790 <ADC_Enable+0xb0>)
 8001714:	fba2 2303 	umull	r2, r3, r2, r3
 8001718:	0c9b      	lsrs	r3, r3, #18
 800171a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800171c:	e002      	b.n	8001724 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800171e:	68bb      	ldr	r3, [r7, #8]
 8001720:	3b01      	subs	r3, #1
 8001722:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d1f9      	bne.n	800171e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800172a:	f7ff fc13 	bl	8000f54 <HAL_GetTick>
 800172e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001730:	e01f      	b.n	8001772 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001732:	f7ff fc0f 	bl	8000f54 <HAL_GetTick>
 8001736:	4602      	mov	r2, r0
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	1ad3      	subs	r3, r2, r3
 800173c:	2b02      	cmp	r3, #2
 800173e:	d918      	bls.n	8001772 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	689b      	ldr	r3, [r3, #8]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	2b01      	cmp	r3, #1
 800174c:	d011      	beq.n	8001772 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001752:	f043 0210 	orr.w	r2, r3, #16
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800175e:	f043 0201 	orr.w	r2, r3, #1
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e007      	b.n	8001782 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	f003 0301 	and.w	r3, r3, #1
 800177c:	2b01      	cmp	r3, #1
 800177e:	d1d8      	bne.n	8001732 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000000 	.word	0x20000000
 8001790:	431bde83 	.word	0x431bde83

08001794 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f003 0301 	and.w	r3, r3, #1
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d12e      	bne.n	800180c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	689a      	ldr	r2, [r3, #8]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f022 0201 	bic.w	r2, r2, #1
 80017bc:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80017be:	f7ff fbc9 	bl	8000f54 <HAL_GetTick>
 80017c2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80017c4:	e01b      	b.n	80017fe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80017c6:	f7ff fbc5 	bl	8000f54 <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d914      	bls.n	80017fe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d10d      	bne.n	80017fe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e6:	f043 0210 	orr.w	r2, r3, #16
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017f2:	f043 0201 	orr.w	r2, r3, #1
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e007      	b.n	800180e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f003 0301 	and.w	r3, r3, #1
 8001808:	2b01      	cmp	r3, #1
 800180a:	d0dc      	beq.n	80017c6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3710      	adds	r7, #16
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
	...

08001818 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001828:	4b0c      	ldr	r3, [pc, #48]	@ (800185c <__NVIC_SetPriorityGrouping+0x44>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001834:	4013      	ands	r3, r2
 8001836:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001840:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001844:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001848:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800184a:	4a04      	ldr	r2, [pc, #16]	@ (800185c <__NVIC_SetPriorityGrouping+0x44>)
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	60d3      	str	r3, [r2, #12]
}
 8001850:	bf00      	nop
 8001852:	3714      	adds	r7, #20
 8001854:	46bd      	mov	sp, r7
 8001856:	bc80      	pop	{r7}
 8001858:	4770      	bx	lr
 800185a:	bf00      	nop
 800185c:	e000ed00 	.word	0xe000ed00

08001860 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001864:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <__NVIC_GetPriorityGrouping+0x18>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	0a1b      	lsrs	r3, r3, #8
 800186a:	f003 0307 	and.w	r3, r3, #7
}
 800186e:	4618      	mov	r0, r3
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188c:	2b00      	cmp	r3, #0
 800188e:	db0a      	blt.n	80018a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	490c      	ldr	r1, [pc, #48]	@ (80018c8 <__NVIC_SetPriority+0x4c>)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	0112      	lsls	r2, r2, #4
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	440b      	add	r3, r1
 80018a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018a4:	e00a      	b.n	80018bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4908      	ldr	r1, [pc, #32]	@ (80018cc <__NVIC_SetPriority+0x50>)
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	3b04      	subs	r3, #4
 80018b4:	0112      	lsls	r2, r2, #4
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	440b      	add	r3, r1
 80018ba:	761a      	strb	r2, [r3, #24]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bc80      	pop	{r7}
 80018c4:	4770      	bx	lr
 80018c6:	bf00      	nop
 80018c8:	e000e100 	.word	0xe000e100
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	@ 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f1c3 0307 	rsb	r3, r3, #7
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	bf28      	it	cs
 80018ee:	2304      	movcs	r3, #4
 80018f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3304      	adds	r3, #4
 80018f6:	2b06      	cmp	r3, #6
 80018f8:	d902      	bls.n	8001900 <NVIC_EncodePriority+0x30>
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3b03      	subs	r3, #3
 80018fe:	e000      	b.n	8001902 <NVIC_EncodePriority+0x32>
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001904:	f04f 32ff 	mov.w	r2, #4294967295
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43da      	mvns	r2, r3
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	401a      	ands	r2, r3
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	fa01 f303 	lsl.w	r3, r1, r3
 8001922:	43d9      	mvns	r1, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001928:	4313      	orrs	r3, r2
         );
}
 800192a:	4618      	mov	r0, r3
 800192c:	3724      	adds	r7, #36	@ 0x24
 800192e:	46bd      	mov	sp, r7
 8001930:	bc80      	pop	{r7}
 8001932:	4770      	bx	lr

08001934 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	3b01      	subs	r3, #1
 8001940:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001944:	d301      	bcc.n	800194a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001946:	2301      	movs	r3, #1
 8001948:	e00f      	b.n	800196a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800194a:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <SysTick_Config+0x40>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	3b01      	subs	r3, #1
 8001950:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001952:	210f      	movs	r1, #15
 8001954:	f04f 30ff 	mov.w	r0, #4294967295
 8001958:	f7ff ff90 	bl	800187c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800195c:	4b05      	ldr	r3, [pc, #20]	@ (8001974 <SysTick_Config+0x40>)
 800195e:	2200      	movs	r2, #0
 8001960:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001962:	4b04      	ldr	r3, [pc, #16]	@ (8001974 <SysTick_Config+0x40>)
 8001964:	2207      	movs	r2, #7
 8001966:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	e000e010 	.word	0xe000e010

08001978 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f7ff ff49 	bl	8001818 <__NVIC_SetPriorityGrouping>
}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}

0800198e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800198e:	b580      	push	{r7, lr}
 8001990:	b086      	sub	sp, #24
 8001992:	af00      	add	r7, sp, #0
 8001994:	4603      	mov	r3, r0
 8001996:	60b9      	str	r1, [r7, #8]
 8001998:	607a      	str	r2, [r7, #4]
 800199a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800199c:	2300      	movs	r3, #0
 800199e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019a0:	f7ff ff5e 	bl	8001860 <__NVIC_GetPriorityGrouping>
 80019a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	68b9      	ldr	r1, [r7, #8]
 80019aa:	6978      	ldr	r0, [r7, #20]
 80019ac:	f7ff ff90 	bl	80018d0 <NVIC_EncodePriority>
 80019b0:	4602      	mov	r2, r0
 80019b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019b6:	4611      	mov	r1, r2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff5f 	bl	800187c <__NVIC_SetPriority>
}
 80019be:	bf00      	nop
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7ff ffb0 	bl	8001934 <SysTick_Config>
 80019d4:	4603      	mov	r3, r0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019e0:	b480      	push	{r7}
 80019e2:	b08b      	sub	sp, #44	@ 0x2c
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019ea:	2300      	movs	r3, #0
 80019ec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80019ee:	2300      	movs	r3, #0
 80019f0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019f2:	e169      	b.n	8001cc8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80019f4:	2201      	movs	r2, #1
 80019f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019f8:	fa02 f303 	lsl.w	r3, r2, r3
 80019fc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	69fa      	ldr	r2, [r7, #28]
 8001a04:	4013      	ands	r3, r2
 8001a06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001a08:	69ba      	ldr	r2, [r7, #24]
 8001a0a:	69fb      	ldr	r3, [r7, #28]
 8001a0c:	429a      	cmp	r2, r3
 8001a0e:	f040 8158 	bne.w	8001cc2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	4a9a      	ldr	r2, [pc, #616]	@ (8001c80 <HAL_GPIO_Init+0x2a0>)
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d05e      	beq.n	8001ada <HAL_GPIO_Init+0xfa>
 8001a1c:	4a98      	ldr	r2, [pc, #608]	@ (8001c80 <HAL_GPIO_Init+0x2a0>)
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	d875      	bhi.n	8001b0e <HAL_GPIO_Init+0x12e>
 8001a22:	4a98      	ldr	r2, [pc, #608]	@ (8001c84 <HAL_GPIO_Init+0x2a4>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d058      	beq.n	8001ada <HAL_GPIO_Init+0xfa>
 8001a28:	4a96      	ldr	r2, [pc, #600]	@ (8001c84 <HAL_GPIO_Init+0x2a4>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d86f      	bhi.n	8001b0e <HAL_GPIO_Init+0x12e>
 8001a2e:	4a96      	ldr	r2, [pc, #600]	@ (8001c88 <HAL_GPIO_Init+0x2a8>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d052      	beq.n	8001ada <HAL_GPIO_Init+0xfa>
 8001a34:	4a94      	ldr	r2, [pc, #592]	@ (8001c88 <HAL_GPIO_Init+0x2a8>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d869      	bhi.n	8001b0e <HAL_GPIO_Init+0x12e>
 8001a3a:	4a94      	ldr	r2, [pc, #592]	@ (8001c8c <HAL_GPIO_Init+0x2ac>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d04c      	beq.n	8001ada <HAL_GPIO_Init+0xfa>
 8001a40:	4a92      	ldr	r2, [pc, #584]	@ (8001c8c <HAL_GPIO_Init+0x2ac>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d863      	bhi.n	8001b0e <HAL_GPIO_Init+0x12e>
 8001a46:	4a92      	ldr	r2, [pc, #584]	@ (8001c90 <HAL_GPIO_Init+0x2b0>)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d046      	beq.n	8001ada <HAL_GPIO_Init+0xfa>
 8001a4c:	4a90      	ldr	r2, [pc, #576]	@ (8001c90 <HAL_GPIO_Init+0x2b0>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d85d      	bhi.n	8001b0e <HAL_GPIO_Init+0x12e>
 8001a52:	2b12      	cmp	r3, #18
 8001a54:	d82a      	bhi.n	8001aac <HAL_GPIO_Init+0xcc>
 8001a56:	2b12      	cmp	r3, #18
 8001a58:	d859      	bhi.n	8001b0e <HAL_GPIO_Init+0x12e>
 8001a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8001a60 <HAL_GPIO_Init+0x80>)
 8001a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a60:	08001adb 	.word	0x08001adb
 8001a64:	08001ab5 	.word	0x08001ab5
 8001a68:	08001ac7 	.word	0x08001ac7
 8001a6c:	08001b09 	.word	0x08001b09
 8001a70:	08001b0f 	.word	0x08001b0f
 8001a74:	08001b0f 	.word	0x08001b0f
 8001a78:	08001b0f 	.word	0x08001b0f
 8001a7c:	08001b0f 	.word	0x08001b0f
 8001a80:	08001b0f 	.word	0x08001b0f
 8001a84:	08001b0f 	.word	0x08001b0f
 8001a88:	08001b0f 	.word	0x08001b0f
 8001a8c:	08001b0f 	.word	0x08001b0f
 8001a90:	08001b0f 	.word	0x08001b0f
 8001a94:	08001b0f 	.word	0x08001b0f
 8001a98:	08001b0f 	.word	0x08001b0f
 8001a9c:	08001b0f 	.word	0x08001b0f
 8001aa0:	08001b0f 	.word	0x08001b0f
 8001aa4:	08001abd 	.word	0x08001abd
 8001aa8:	08001ad1 	.word	0x08001ad1
 8001aac:	4a79      	ldr	r2, [pc, #484]	@ (8001c94 <HAL_GPIO_Init+0x2b4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d013      	beq.n	8001ada <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ab2:	e02c      	b.n	8001b0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	623b      	str	r3, [r7, #32]
          break;
 8001aba:	e029      	b.n	8001b10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	68db      	ldr	r3, [r3, #12]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	623b      	str	r3, [r7, #32]
          break;
 8001ac4:	e024      	b.n	8001b10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	68db      	ldr	r3, [r3, #12]
 8001aca:	3308      	adds	r3, #8
 8001acc:	623b      	str	r3, [r7, #32]
          break;
 8001ace:	e01f      	b.n	8001b10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	330c      	adds	r3, #12
 8001ad6:	623b      	str	r3, [r7, #32]
          break;
 8001ad8:	e01a      	b.n	8001b10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	689b      	ldr	r3, [r3, #8]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d102      	bne.n	8001ae8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ae2:	2304      	movs	r3, #4
 8001ae4:	623b      	str	r3, [r7, #32]
          break;
 8001ae6:	e013      	b.n	8001b10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d105      	bne.n	8001afc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001af0:	2308      	movs	r3, #8
 8001af2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	69fa      	ldr	r2, [r7, #28]
 8001af8:	611a      	str	r2, [r3, #16]
          break;
 8001afa:	e009      	b.n	8001b10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001afc:	2308      	movs	r3, #8
 8001afe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	69fa      	ldr	r2, [r7, #28]
 8001b04:	615a      	str	r2, [r3, #20]
          break;
 8001b06:	e003      	b.n	8001b10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001b08:	2300      	movs	r3, #0
 8001b0a:	623b      	str	r3, [r7, #32]
          break;
 8001b0c:	e000      	b.n	8001b10 <HAL_GPIO_Init+0x130>
          break;
 8001b0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001b10:	69bb      	ldr	r3, [r7, #24]
 8001b12:	2bff      	cmp	r3, #255	@ 0xff
 8001b14:	d801      	bhi.n	8001b1a <HAL_GPIO_Init+0x13a>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	e001      	b.n	8001b1e <HAL_GPIO_Init+0x13e>
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	2bff      	cmp	r3, #255	@ 0xff
 8001b24:	d802      	bhi.n	8001b2c <HAL_GPIO_Init+0x14c>
 8001b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	e002      	b.n	8001b32 <HAL_GPIO_Init+0x152>
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b2e:	3b08      	subs	r3, #8
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	210f      	movs	r1, #15
 8001b3a:	693b      	ldr	r3, [r7, #16]
 8001b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	401a      	ands	r2, r3
 8001b44:	6a39      	ldr	r1, [r7, #32]
 8001b46:	693b      	ldr	r3, [r7, #16]
 8001b48:	fa01 f303 	lsl.w	r3, r1, r3
 8001b4c:	431a      	orrs	r2, r3
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	f000 80b1 	beq.w	8001cc2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b60:	4b4d      	ldr	r3, [pc, #308]	@ (8001c98 <HAL_GPIO_Init+0x2b8>)
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	4a4c      	ldr	r2, [pc, #304]	@ (8001c98 <HAL_GPIO_Init+0x2b8>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	6193      	str	r3, [r2, #24]
 8001b6c:	4b4a      	ldr	r3, [pc, #296]	@ (8001c98 <HAL_GPIO_Init+0x2b8>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	60bb      	str	r3, [r7, #8]
 8001b76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b78:	4a48      	ldr	r2, [pc, #288]	@ (8001c9c <HAL_GPIO_Init+0x2bc>)
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b7c:	089b      	lsrs	r3, r3, #2
 8001b7e:	3302      	adds	r3, #2
 8001b80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b88:	f003 0303 	and.w	r3, r3, #3
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	220f      	movs	r2, #15
 8001b90:	fa02 f303 	lsl.w	r3, r2, r3
 8001b94:	43db      	mvns	r3, r3
 8001b96:	68fa      	ldr	r2, [r7, #12]
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	4a40      	ldr	r2, [pc, #256]	@ (8001ca0 <HAL_GPIO_Init+0x2c0>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d013      	beq.n	8001bcc <HAL_GPIO_Init+0x1ec>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a3f      	ldr	r2, [pc, #252]	@ (8001ca4 <HAL_GPIO_Init+0x2c4>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d00d      	beq.n	8001bc8 <HAL_GPIO_Init+0x1e8>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	4a3e      	ldr	r2, [pc, #248]	@ (8001ca8 <HAL_GPIO_Init+0x2c8>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d007      	beq.n	8001bc4 <HAL_GPIO_Init+0x1e4>
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a3d      	ldr	r2, [pc, #244]	@ (8001cac <HAL_GPIO_Init+0x2cc>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d101      	bne.n	8001bc0 <HAL_GPIO_Init+0x1e0>
 8001bbc:	2303      	movs	r3, #3
 8001bbe:	e006      	b.n	8001bce <HAL_GPIO_Init+0x1ee>
 8001bc0:	2304      	movs	r3, #4
 8001bc2:	e004      	b.n	8001bce <HAL_GPIO_Init+0x1ee>
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	e002      	b.n	8001bce <HAL_GPIO_Init+0x1ee>
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e000      	b.n	8001bce <HAL_GPIO_Init+0x1ee>
 8001bcc:	2300      	movs	r3, #0
 8001bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001bd0:	f002 0203 	and.w	r2, r2, #3
 8001bd4:	0092      	lsls	r2, r2, #2
 8001bd6:	4093      	lsls	r3, r2
 8001bd8:	68fa      	ldr	r2, [r7, #12]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001bde:	492f      	ldr	r1, [pc, #188]	@ (8001c9c <HAL_GPIO_Init+0x2bc>)
 8001be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be2:	089b      	lsrs	r3, r3, #2
 8001be4:	3302      	adds	r3, #2
 8001be6:	68fa      	ldr	r2, [r7, #12]
 8001be8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d006      	beq.n	8001c06 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001bf8:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001bfa:	689a      	ldr	r2, [r3, #8]
 8001bfc:	492c      	ldr	r1, [pc, #176]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	4313      	orrs	r3, r2
 8001c02:	608b      	str	r3, [r1, #8]
 8001c04:	e006      	b.n	8001c14 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001c06:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c08:	689a      	ldr	r2, [r3, #8]
 8001c0a:	69bb      	ldr	r3, [r7, #24]
 8001c0c:	43db      	mvns	r3, r3
 8001c0e:	4928      	ldr	r1, [pc, #160]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c10:	4013      	ands	r3, r2
 8001c12:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	685b      	ldr	r3, [r3, #4]
 8001c18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d006      	beq.n	8001c2e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001c20:	4b23      	ldr	r3, [pc, #140]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c22:	68da      	ldr	r2, [r3, #12]
 8001c24:	4922      	ldr	r1, [pc, #136]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c26:	69bb      	ldr	r3, [r7, #24]
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	60cb      	str	r3, [r1, #12]
 8001c2c:	e006      	b.n	8001c3c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001c2e:	4b20      	ldr	r3, [pc, #128]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c30:	68da      	ldr	r2, [r3, #12]
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	43db      	mvns	r3, r3
 8001c36:	491e      	ldr	r1, [pc, #120]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c38:	4013      	ands	r3, r2
 8001c3a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d006      	beq.n	8001c56 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001c48:	4b19      	ldr	r3, [pc, #100]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	4918      	ldr	r1, [pc, #96]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c4e:	69bb      	ldr	r3, [r7, #24]
 8001c50:	4313      	orrs	r3, r2
 8001c52:	604b      	str	r3, [r1, #4]
 8001c54:	e006      	b.n	8001c64 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001c56:	4b16      	ldr	r3, [pc, #88]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	43db      	mvns	r3, r3
 8001c5e:	4914      	ldr	r1, [pc, #80]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c60:	4013      	ands	r3, r2
 8001c62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d021      	beq.n	8001cb4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c70:	4b0f      	ldr	r3, [pc, #60]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c72:	681a      	ldr	r2, [r3, #0]
 8001c74:	490e      	ldr	r1, [pc, #56]	@ (8001cb0 <HAL_GPIO_Init+0x2d0>)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	4313      	orrs	r3, r2
 8001c7a:	600b      	str	r3, [r1, #0]
 8001c7c:	e021      	b.n	8001cc2 <HAL_GPIO_Init+0x2e2>
 8001c7e:	bf00      	nop
 8001c80:	10320000 	.word	0x10320000
 8001c84:	10310000 	.word	0x10310000
 8001c88:	10220000 	.word	0x10220000
 8001c8c:	10210000 	.word	0x10210000
 8001c90:	10120000 	.word	0x10120000
 8001c94:	10110000 	.word	0x10110000
 8001c98:	40021000 	.word	0x40021000
 8001c9c:	40010000 	.word	0x40010000
 8001ca0:	40010800 	.word	0x40010800
 8001ca4:	40010c00 	.word	0x40010c00
 8001ca8:	40011000 	.word	0x40011000
 8001cac:	40011400 	.word	0x40011400
 8001cb0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce4 <HAL_GPIO_Init+0x304>)
 8001cb6:	681a      	ldr	r2, [r3, #0]
 8001cb8:	69bb      	ldr	r3, [r7, #24]
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	4909      	ldr	r1, [pc, #36]	@ (8001ce4 <HAL_GPIO_Init+0x304>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001cc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	681a      	ldr	r2, [r3, #0]
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	fa22 f303 	lsr.w	r3, r2, r3
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	f47f ae8e 	bne.w	80019f4 <HAL_GPIO_Init+0x14>
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	372c      	adds	r7, #44	@ 0x2c
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bc80      	pop	{r7}
 8001ce2:	4770      	bx	lr
 8001ce4:	40010400 	.word	0x40010400

08001ce8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	887b      	ldrh	r3, [r7, #2]
 8001cfa:	4013      	ands	r3, r2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d002      	beq.n	8001d06 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d00:	2301      	movs	r3, #1
 8001d02:	73fb      	strb	r3, [r7, #15]
 8001d04:	e001      	b.n	8001d0a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d06:	2300      	movs	r3, #0
 8001d08:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	3714      	adds	r7, #20
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bc80      	pop	{r7}
 8001d14:	4770      	bx	lr

08001d16 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d16:	b480      	push	{r7}
 8001d18:	b083      	sub	sp, #12
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	6078      	str	r0, [r7, #4]
 8001d1e:	460b      	mov	r3, r1
 8001d20:	807b      	strh	r3, [r7, #2]
 8001d22:	4613      	mov	r3, r2
 8001d24:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001d26:	787b      	ldrb	r3, [r7, #1]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d003      	beq.n	8001d34 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d2c:	887a      	ldrh	r2, [r7, #2]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001d32:	e003      	b.n	8001d3c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001d34:	887b      	ldrh	r3, [r7, #2]
 8001d36:	041a      	lsls	r2, r3, #16
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	611a      	str	r2, [r3, #16]
}
 8001d3c:	bf00      	nop
 8001d3e:	370c      	adds	r7, #12
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr

08001d46 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b088      	sub	sp, #32
 8001d4a:	af00      	add	r7, sp, #0
 8001d4c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f004 fbfb 	bl	800654e <USB_ReadInterrupts>
 8001d58:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d003      	beq.n	8001d6c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f000 fabb 	bl	80022e0 <PCD_EP_ISR_Handler>

    return;
 8001d6a:	e119      	b.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d013      	beq.n	8001d9e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001d7e:	b29a      	uxth	r2, r3
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001d88:	b292      	uxth	r2, r2
 8001d8a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001d8e:	6878      	ldr	r0, [r7, #4]
 8001d90:	f005 fcb0 	bl	80076f4 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001d94:	2100      	movs	r1, #0
 8001d96:	6878      	ldr	r0, [r7, #4]
 8001d98:	f000 f905 	bl	8001fa6 <HAL_PCD_SetAddress>

    return;
 8001d9c:	e100      	b.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001d9e:	69bb      	ldr	r3, [r7, #24]
 8001da0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00c      	beq.n	8001dc2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001dba:	b292      	uxth	r2, r2
 8001dbc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001dc0:	e0ee      	b.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d00c      	beq.n	8001de6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001dd4:	b29a      	uxth	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001dde:	b292      	uxth	r2, r2
 8001de0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001de4:	e0dc      	b.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001de6:	69bb      	ldr	r3, [r7, #24]
 8001de8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d027      	beq.n	8001e40 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001df8:	b29a      	uxth	r2, r3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 0204 	bic.w	r2, r2, #4
 8001e02:	b292      	uxth	r2, r2
 8001e04:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e10:	b29a      	uxth	r2, r3
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f022 0208 	bic.w	r2, r2, #8
 8001e1a:	b292      	uxth	r2, r2
 8001e1c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001e20:	6878      	ldr	r0, [r7, #4]
 8001e22:	f005 fc9f 	bl	8007764 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001e38:	b292      	uxth	r2, r2
 8001e3a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001e3e:	e0af      	b.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001e40:	69bb      	ldr	r3, [r7, #24]
 8001e42:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	f000 8083 	beq.w	8001f52 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	77fb      	strb	r3, [r7, #31]
 8001e50:	e010      	b.n	8001e74 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	461a      	mov	r2, r3
 8001e58:	7ffb      	ldrb	r3, [r7, #31]
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	441a      	add	r2, r3
 8001e5e:	7ffb      	ldrb	r3, [r7, #31]
 8001e60:	8812      	ldrh	r2, [r2, #0]
 8001e62:	b292      	uxth	r2, r2
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	3320      	adds	r3, #32
 8001e68:	443b      	add	r3, r7
 8001e6a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8001e6e:	7ffb      	ldrb	r3, [r7, #31]
 8001e70:	3301      	adds	r3, #1
 8001e72:	77fb      	strb	r3, [r7, #31]
 8001e74:	7ffb      	ldrb	r3, [r7, #31]
 8001e76:	2b07      	cmp	r3, #7
 8001e78:	d9eb      	bls.n	8001e52 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f042 0201 	orr.w	r2, r2, #1
 8001e8c:	b292      	uxth	r2, r2
 8001e8e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001e9a:	b29a      	uxth	r2, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	f022 0201 	bic.w	r2, r2, #1
 8001ea4:	b292      	uxth	r2, r2
 8001ea6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001eaa:	bf00      	nop
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001eb4:	b29b      	uxth	r3, r3
 8001eb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d0f6      	beq.n	8001eac <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ed0:	b292      	uxth	r2, r2
 8001ed2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	77fb      	strb	r3, [r7, #31]
 8001eda:	e00f      	b.n	8001efc <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001edc:	7ffb      	ldrb	r3, [r7, #31]
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	6812      	ldr	r2, [r2, #0]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	7ffa      	ldrb	r2, [r7, #31]
 8001ee6:	0092      	lsls	r2, r2, #2
 8001ee8:	440a      	add	r2, r1
 8001eea:	005b      	lsls	r3, r3, #1
 8001eec:	3320      	adds	r3, #32
 8001eee:	443b      	add	r3, r7
 8001ef0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8001ef4:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001ef6:	7ffb      	ldrb	r3, [r7, #31]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	77fb      	strb	r3, [r7, #31]
 8001efc:	7ffb      	ldrb	r3, [r7, #31]
 8001efe:	2b07      	cmp	r3, #7
 8001f00:	d9ec      	bls.n	8001edc <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f0a:	b29a      	uxth	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f042 0208 	orr.w	r2, r2, #8
 8001f14:	b292      	uxth	r2, r2
 8001f16:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001f2c:	b292      	uxth	r2, r2
 8001f2e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f042 0204 	orr.w	r2, r2, #4
 8001f44:	b292      	uxth	r2, r2
 8001f46:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f005 fbf0 	bl	8007730 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001f50:	e026      	b.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001f52:	69bb      	ldr	r3, [r7, #24]
 8001f54:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d00f      	beq.n	8001f7c <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f6e:	b292      	uxth	r2, r2
 8001f70:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001f74:	6878      	ldr	r0, [r7, #4]
 8001f76:	f005 fbaf 	bl	80076d8 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001f7a:	e011      	b.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001f7c:	69bb      	ldr	r3, [r7, #24]
 8001f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d00c      	beq.n	8001fa0 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001f8e:	b29a      	uxth	r2, r3
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001f98:	b292      	uxth	r2, r2
 8001f9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001f9e:	bf00      	nop
  }
}
 8001fa0:	3720      	adds	r7, #32
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}

08001fa6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
 8001fae:	460b      	mov	r3, r1
 8001fb0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d101      	bne.n	8001fc0 <HAL_PCD_SetAddress+0x1a>
 8001fbc:	2302      	movs	r3, #2
 8001fbe:	e012      	b.n	8001fe6 <HAL_PCD_SetAddress+0x40>
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	78fa      	ldrb	r2, [r7, #3]
 8001fcc:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	78fa      	ldrb	r2, [r7, #3]
 8001fd4:	4611      	mov	r1, r2
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f004 faa6 	bl	8006528 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001fe4:	2300      	movs	r3, #0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}

08001fee <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001fee:	b580      	push	{r7, lr}
 8001ff0:	b084      	sub	sp, #16
 8001ff2:	af00      	add	r7, sp, #0
 8001ff4:	6078      	str	r0, [r7, #4]
 8001ff6:	4608      	mov	r0, r1
 8001ff8:	4611      	mov	r1, r2
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	70fb      	strb	r3, [r7, #3]
 8002000:	460b      	mov	r3, r1
 8002002:	803b      	strh	r3, [r7, #0]
 8002004:	4613      	mov	r3, r2
 8002006:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800200c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002010:	2b00      	cmp	r3, #0
 8002012:	da0e      	bge.n	8002032 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002014:	78fb      	ldrb	r3, [r7, #3]
 8002016:	f003 0207 	and.w	r2, r3, #7
 800201a:	4613      	mov	r3, r2
 800201c:	009b      	lsls	r3, r3, #2
 800201e:	4413      	add	r3, r2
 8002020:	00db      	lsls	r3, r3, #3
 8002022:	3310      	adds	r3, #16
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	4413      	add	r3, r2
 8002028:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2201      	movs	r2, #1
 800202e:	705a      	strb	r2, [r3, #1]
 8002030:	e00e      	b.n	8002050 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002032:	78fb      	ldrb	r3, [r7, #3]
 8002034:	f003 0207 	and.w	r2, r3, #7
 8002038:	4613      	mov	r3, r2
 800203a:	009b      	lsls	r3, r3, #2
 800203c:	4413      	add	r3, r2
 800203e:	00db      	lsls	r3, r3, #3
 8002040:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	4413      	add	r3, r2
 8002048:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2200      	movs	r2, #0
 800204e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002050:	78fb      	ldrb	r3, [r7, #3]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	b2da      	uxtb	r2, r3
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800205c:	883a      	ldrh	r2, [r7, #0]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	78ba      	ldrb	r2, [r7, #2]
 8002066:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002068:	78bb      	ldrb	r3, [r7, #2]
 800206a:	2b02      	cmp	r3, #2
 800206c:	d102      	bne.n	8002074 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800207a:	2b01      	cmp	r3, #1
 800207c:	d101      	bne.n	8002082 <HAL_PCD_EP_Open+0x94>
 800207e:	2302      	movs	r3, #2
 8002080:	e00e      	b.n	80020a0 <HAL_PCD_EP_Open+0xb2>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2201      	movs	r2, #1
 8002086:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	68f9      	ldr	r1, [r7, #12]
 8002090:	4618      	mov	r0, r3
 8002092:	f002 f9db 	bl	800444c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2200      	movs	r2, #0
 800209a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 800209e:	7afb      	ldrb	r3, [r7, #11]
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3710      	adds	r7, #16
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b086      	sub	sp, #24
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	607a      	str	r2, [r7, #4]
 80020b2:	603b      	str	r3, [r7, #0]
 80020b4:	460b      	mov	r3, r1
 80020b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020b8:	7afb      	ldrb	r3, [r7, #11]
 80020ba:	f003 0207 	and.w	r2, r3, #7
 80020be:	4613      	mov	r3, r2
 80020c0:	009b      	lsls	r3, r3, #2
 80020c2:	4413      	add	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80020ca:	68fa      	ldr	r2, [r7, #12]
 80020cc:	4413      	add	r3, r2
 80020ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	683a      	ldr	r2, [r7, #0]
 80020da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	2200      	movs	r2, #0
 80020e0:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	2200      	movs	r2, #0
 80020e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020e8:	7afb      	ldrb	r3, [r7, #11]
 80020ea:	f003 0307 	and.w	r3, r3, #7
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	6979      	ldr	r1, [r7, #20]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f002 fd66 	bl	8004bcc <USB_EPStartXfer>

  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b086      	sub	sp, #24
 800210e:	af00      	add	r7, sp, #0
 8002110:	60f8      	str	r0, [r7, #12]
 8002112:	607a      	str	r2, [r7, #4]
 8002114:	603b      	str	r3, [r7, #0]
 8002116:	460b      	mov	r3, r1
 8002118:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800211a:	7afb      	ldrb	r3, [r7, #11]
 800211c:	f003 0207 	and.w	r2, r3, #7
 8002120:	4613      	mov	r3, r2
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	00db      	lsls	r3, r3, #3
 8002128:	3310      	adds	r3, #16
 800212a:	68fa      	ldr	r2, [r7, #12]
 800212c:	4413      	add	r3, r2
 800212e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002130:	697b      	ldr	r3, [r7, #20]
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	683a      	ldr	r2, [r7, #0]
 800213a:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800213c:	697b      	ldr	r3, [r7, #20]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	683a      	ldr	r2, [r7, #0]
 8002148:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800214a:	697b      	ldr	r3, [r7, #20]
 800214c:	2200      	movs	r2, #0
 800214e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	2201      	movs	r2, #1
 8002154:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002156:	7afb      	ldrb	r3, [r7, #11]
 8002158:	f003 0307 	and.w	r3, r3, #7
 800215c:	b2da      	uxtb	r2, r3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	6979      	ldr	r1, [r7, #20]
 8002168:	4618      	mov	r0, r3
 800216a:	f002 fd2f 	bl	8004bcc <USB_EPStartXfer>

  return HAL_OK;
 800216e:	2300      	movs	r3, #0
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
 8002180:	460b      	mov	r3, r1
 8002182:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002184:	78fb      	ldrb	r3, [r7, #3]
 8002186:	f003 0307 	and.w	r3, r3, #7
 800218a:	687a      	ldr	r2, [r7, #4]
 800218c:	7912      	ldrb	r2, [r2, #4]
 800218e:	4293      	cmp	r3, r2
 8002190:	d901      	bls.n	8002196 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002192:	2301      	movs	r3, #1
 8002194:	e04c      	b.n	8002230 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002196:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800219a:	2b00      	cmp	r3, #0
 800219c:	da0e      	bge.n	80021bc <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800219e:	78fb      	ldrb	r3, [r7, #3]
 80021a0:	f003 0207 	and.w	r2, r3, #7
 80021a4:	4613      	mov	r3, r2
 80021a6:	009b      	lsls	r3, r3, #2
 80021a8:	4413      	add	r3, r2
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	3310      	adds	r3, #16
 80021ae:	687a      	ldr	r2, [r7, #4]
 80021b0:	4413      	add	r3, r2
 80021b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2201      	movs	r2, #1
 80021b8:	705a      	strb	r2, [r3, #1]
 80021ba:	e00c      	b.n	80021d6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80021bc:	78fa      	ldrb	r2, [r7, #3]
 80021be:	4613      	mov	r3, r2
 80021c0:	009b      	lsls	r3, r3, #2
 80021c2:	4413      	add	r3, r2
 80021c4:	00db      	lsls	r3, r3, #3
 80021c6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	2200      	movs	r2, #0
 80021d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2201      	movs	r2, #1
 80021da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021dc:	78fb      	ldrb	r3, [r7, #3]
 80021de:	f003 0307 	and.w	r3, r3, #7
 80021e2:	b2da      	uxtb	r2, r3
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80021ee:	2b01      	cmp	r3, #1
 80021f0:	d101      	bne.n	80021f6 <HAL_PCD_EP_SetStall+0x7e>
 80021f2:	2302      	movs	r3, #2
 80021f4:	e01c      	b.n	8002230 <HAL_PCD_EP_SetStall+0xb8>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2201      	movs	r2, #1
 80021fa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68f9      	ldr	r1, [r7, #12]
 8002204:	4618      	mov	r0, r3
 8002206:	f004 f892 	bl	800632e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800220a:	78fb      	ldrb	r3, [r7, #3]
 800220c:	f003 0307 	and.w	r3, r3, #7
 8002210:	2b00      	cmp	r3, #0
 8002212:	d108      	bne.n	8002226 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800221e:	4619      	mov	r1, r3
 8002220:	4610      	mov	r0, r2
 8002222:	f004 f9a3 	bl	800656c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	3710      	adds	r7, #16
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b084      	sub	sp, #16
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	460b      	mov	r3, r1
 8002242:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002244:	78fb      	ldrb	r3, [r7, #3]
 8002246:	f003 030f 	and.w	r3, r3, #15
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	7912      	ldrb	r2, [r2, #4]
 800224e:	4293      	cmp	r3, r2
 8002250:	d901      	bls.n	8002256 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e040      	b.n	80022d8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002256:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800225a:	2b00      	cmp	r3, #0
 800225c:	da0e      	bge.n	800227c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800225e:	78fb      	ldrb	r3, [r7, #3]
 8002260:	f003 0207 	and.w	r2, r3, #7
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	00db      	lsls	r3, r3, #3
 800226c:	3310      	adds	r3, #16
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	4413      	add	r3, r2
 8002272:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	2201      	movs	r2, #1
 8002278:	705a      	strb	r2, [r3, #1]
 800227a:	e00e      	b.n	800229a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	f003 0207 	and.w	r2, r3, #7
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800228e:	687a      	ldr	r2, [r7, #4]
 8002290:	4413      	add	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2200      	movs	r2, #0
 8002298:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2200      	movs	r2, #0
 800229e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022a0:	78fb      	ldrb	r3, [r7, #3]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80022b2:	2b01      	cmp	r3, #1
 80022b4:	d101      	bne.n	80022ba <HAL_PCD_EP_ClrStall+0x82>
 80022b6:	2302      	movs	r3, #2
 80022b8:	e00e      	b.n	80022d8 <HAL_PCD_EP_ClrStall+0xa0>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2201      	movs	r2, #1
 80022be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68f9      	ldr	r1, [r7, #12]
 80022c8:	4618      	mov	r0, r3
 80022ca:	f004 f880 	bl	80063ce <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80022d6:	2300      	movs	r3, #0
}
 80022d8:	4618      	mov	r0, r3
 80022da:	3710      	adds	r7, #16
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}

080022e0 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b096      	sub	sp, #88	@ 0x58
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80022e8:	e3bb      	b.n	8002a62 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80022f2:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80022f6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	f003 030f 	and.w	r3, r3, #15
 8002300:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8002304:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002308:	2b00      	cmp	r3, #0
 800230a:	f040 8175 	bne.w	80025f8 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800230e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002312:	f003 0310 	and.w	r3, r3, #16
 8002316:	2b00      	cmp	r3, #0
 8002318:	d14e      	bne.n	80023b8 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	881b      	ldrh	r3, [r3, #0]
 8002320:	b29b      	uxth	r3, r3
 8002322:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002326:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800232a:	81fb      	strh	r3, [r7, #14]
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	89fb      	ldrh	r3, [r7, #14]
 8002332:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002336:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800233a:	b29b      	uxth	r3, r3
 800233c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	3310      	adds	r3, #16
 8002342:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800234c:	b29b      	uxth	r3, r3
 800234e:	461a      	mov	r2, r3
 8002350:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	4413      	add	r3, r2
 8002358:	3302      	adds	r3, #2
 800235a:	005b      	lsls	r3, r3, #1
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	4413      	add	r3, r2
 8002362:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002366:	881b      	ldrh	r3, [r3, #0]
 8002368:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800236c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800236e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8002370:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002372:	695a      	ldr	r2, [r3, #20]
 8002374:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002376:	69db      	ldr	r3, [r3, #28]
 8002378:	441a      	add	r2, r3
 800237a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800237c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800237e:	2100      	movs	r1, #0
 8002380:	6878      	ldr	r0, [r7, #4]
 8002382:	f005 f98f 	bl	80076a4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	7b5b      	ldrb	r3, [r3, #13]
 800238a:	b2db      	uxtb	r3, r3
 800238c:	2b00      	cmp	r3, #0
 800238e:	f000 8368 	beq.w	8002a62 <PCD_EP_ISR_Handler+0x782>
 8002392:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002394:	699b      	ldr	r3, [r3, #24]
 8002396:	2b00      	cmp	r3, #0
 8002398:	f040 8363 	bne.w	8002a62 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	7b5b      	ldrb	r3, [r3, #13]
 80023a0:	b2db      	uxtb	r3, r3
 80023a2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2200      	movs	r2, #0
 80023b4:	735a      	strb	r2, [r3, #13]
 80023b6:	e354      	b.n	8002a62 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80023be:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	881b      	ldrh	r3, [r3, #0]
 80023c6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80023ca:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80023ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d034      	beq.n	8002440 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80023de:	b29b      	uxth	r3, r3
 80023e0:	461a      	mov	r2, r3
 80023e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4413      	add	r3, r2
 80023ea:	3306      	adds	r3, #6
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	687a      	ldr	r2, [r7, #4]
 80023f0:	6812      	ldr	r2, [r2, #0]
 80023f2:	4413      	add	r3, r2
 80023f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80023f8:	881b      	ldrh	r3, [r3, #0]
 80023fa:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80023fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002400:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6818      	ldr	r0, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800240c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800240e:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8002410:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002412:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8002414:	b29b      	uxth	r3, r3
 8002416:	f004 f8fa 	bl	800660e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	881b      	ldrh	r3, [r3, #0]
 8002420:	b29a      	uxth	r2, r3
 8002422:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002426:	4013      	ands	r3, r2
 8002428:	823b      	strh	r3, [r7, #16]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	8a3a      	ldrh	r2, [r7, #16]
 8002430:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002434:	b292      	uxth	r2, r2
 8002436:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8002438:	6878      	ldr	r0, [r7, #4]
 800243a:	f005 f906 	bl	800764a <HAL_PCD_SetupStageCallback>
 800243e:	e310      	b.n	8002a62 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8002440:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002444:	2b00      	cmp	r3, #0
 8002446:	f280 830c 	bge.w	8002a62 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	881b      	ldrh	r3, [r3, #0]
 8002450:	b29a      	uxth	r2, r3
 8002452:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8002456:	4013      	ands	r3, r2
 8002458:	83fb      	strh	r3, [r7, #30]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	8bfa      	ldrh	r2, [r7, #30]
 8002460:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002464:	b292      	uxth	r2, r2
 8002466:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002470:	b29b      	uxth	r3, r3
 8002472:	461a      	mov	r2, r3
 8002474:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	00db      	lsls	r3, r3, #3
 800247a:	4413      	add	r3, r2
 800247c:	3306      	adds	r3, #6
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	4413      	add	r3, r2
 8002486:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800248a:	881b      	ldrh	r3, [r3, #0]
 800248c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002490:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002492:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002494:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002496:	69db      	ldr	r3, [r3, #28]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d019      	beq.n	80024d0 <PCD_EP_ISR_Handler+0x1f0>
 800249c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d015      	beq.n	80024d0 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6818      	ldr	r0, [r3, #0]
 80024a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024aa:	6959      	ldr	r1, [r3, #20]
 80024ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024ae:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 80024b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024b2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80024b4:	b29b      	uxth	r3, r3
 80024b6:	f004 f8aa 	bl	800660e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 80024ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024bc:	695a      	ldr	r2, [r3, #20]
 80024be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024c0:	69db      	ldr	r3, [r3, #28]
 80024c2:	441a      	add	r2, r3
 80024c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80024c6:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80024c8:	2100      	movs	r1, #0
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f005 f8cf 	bl	800766e <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	881b      	ldrh	r3, [r3, #0]
 80024d6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 80024da:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80024de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f040 82bd 	bne.w	8002a62 <PCD_EP_ISR_Handler+0x782>
 80024e8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80024ec:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80024f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80024f4:	f000 82b5 	beq.w	8002a62 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	61bb      	str	r3, [r7, #24]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002506:	b29b      	uxth	r3, r3
 8002508:	461a      	mov	r2, r3
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	4413      	add	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
 8002510:	69bb      	ldr	r3, [r7, #24]
 8002512:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002516:	617b      	str	r3, [r7, #20]
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	881b      	ldrh	r3, [r3, #0]
 800251c:	b29b      	uxth	r3, r3
 800251e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002522:	b29a      	uxth	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	801a      	strh	r2, [r3, #0]
 8002528:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800252a:	691b      	ldr	r3, [r3, #16]
 800252c:	2b3e      	cmp	r3, #62	@ 0x3e
 800252e:	d91d      	bls.n	800256c <PCD_EP_ISR_Handler+0x28c>
 8002530:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002532:	691b      	ldr	r3, [r3, #16]
 8002534:	095b      	lsrs	r3, r3, #5
 8002536:	647b      	str	r3, [r7, #68]	@ 0x44
 8002538:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800253a:	691b      	ldr	r3, [r3, #16]
 800253c:	f003 031f 	and.w	r3, r3, #31
 8002540:	2b00      	cmp	r3, #0
 8002542:	d102      	bne.n	800254a <PCD_EP_ISR_Handler+0x26a>
 8002544:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002546:	3b01      	subs	r3, #1
 8002548:	647b      	str	r3, [r7, #68]	@ 0x44
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	881b      	ldrh	r3, [r3, #0]
 800254e:	b29a      	uxth	r2, r3
 8002550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002552:	b29b      	uxth	r3, r3
 8002554:	029b      	lsls	r3, r3, #10
 8002556:	b29b      	uxth	r3, r3
 8002558:	4313      	orrs	r3, r2
 800255a:	b29b      	uxth	r3, r3
 800255c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002560:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002564:	b29a      	uxth	r2, r3
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	801a      	strh	r2, [r3, #0]
 800256a:	e026      	b.n	80025ba <PCD_EP_ISR_Handler+0x2da>
 800256c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800256e:	691b      	ldr	r3, [r3, #16]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10a      	bne.n	800258a <PCD_EP_ISR_Handler+0x2aa>
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	881b      	ldrh	r3, [r3, #0]
 8002578:	b29b      	uxth	r3, r3
 800257a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800257e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002582:	b29a      	uxth	r2, r3
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	801a      	strh	r2, [r3, #0]
 8002588:	e017      	b.n	80025ba <PCD_EP_ISR_Handler+0x2da>
 800258a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	085b      	lsrs	r3, r3, #1
 8002590:	647b      	str	r3, [r7, #68]	@ 0x44
 8002592:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002594:	691b      	ldr	r3, [r3, #16]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	d002      	beq.n	80025a4 <PCD_EP_ISR_Handler+0x2c4>
 800259e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025a0:	3301      	adds	r3, #1
 80025a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	881b      	ldrh	r3, [r3, #0]
 80025a8:	b29a      	uxth	r2, r3
 80025aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	029b      	lsls	r3, r3, #10
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	4313      	orrs	r3, r2
 80025b4:	b29a      	uxth	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	881b      	ldrh	r3, [r3, #0]
 80025c0:	b29b      	uxth	r3, r3
 80025c2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025ca:	827b      	strh	r3, [r7, #18]
 80025cc:	8a7b      	ldrh	r3, [r7, #18]
 80025ce:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80025d2:	827b      	strh	r3, [r7, #18]
 80025d4:	8a7b      	ldrh	r3, [r7, #18]
 80025d6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80025da:	827b      	strh	r3, [r7, #18]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	8a7b      	ldrh	r3, [r7, #18]
 80025e2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025e6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	8013      	strh	r3, [r2, #0]
 80025f6:	e234      	b.n	8002a62 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	461a      	mov	r2, r3
 80025fe:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4413      	add	r3, r2
 8002606:	881b      	ldrh	r3, [r3, #0]
 8002608:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800260c:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8002610:	2b00      	cmp	r3, #0
 8002612:	f280 80fc 	bge.w	800280e <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	461a      	mov	r2, r3
 800261c:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	4413      	add	r3, r2
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	b29a      	uxth	r2, r3
 8002628:	f640 738f 	movw	r3, #3983	@ 0xf8f
 800262c:	4013      	ands	r3, r2
 800262e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	461a      	mov	r2, r3
 8002638:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	4413      	add	r3, r2
 8002640:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8002644:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002648:	b292      	uxth	r2, r2
 800264a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800264c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002650:	4613      	mov	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	4413      	add	r3, r2
 8002660:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002662:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002664:	7b1b      	ldrb	r3, [r3, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d125      	bne.n	80026b6 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002672:	b29b      	uxth	r3, r3
 8002674:	461a      	mov	r2, r3
 8002676:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002678:	781b      	ldrb	r3, [r3, #0]
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	4413      	add	r3, r2
 800267e:	3306      	adds	r3, #6
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	687a      	ldr	r2, [r7, #4]
 8002684:	6812      	ldr	r2, [r2, #0]
 8002686:	4413      	add	r3, r2
 8002688:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800268c:	881b      	ldrh	r3, [r3, #0]
 800268e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002692:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002696:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800269a:	2b00      	cmp	r3, #0
 800269c:	f000 8092 	beq.w	80027c4 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6818      	ldr	r0, [r3, #0]
 80026a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026a6:	6959      	ldr	r1, [r3, #20]
 80026a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026aa:	88da      	ldrh	r2, [r3, #6]
 80026ac:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80026b0:	f003 ffad 	bl	800660e <USB_ReadPMA>
 80026b4:	e086      	b.n	80027c4 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80026b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026b8:	78db      	ldrb	r3, [r3, #3]
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d10a      	bne.n	80026d4 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80026be:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80026c2:	461a      	mov	r2, r3
 80026c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f000 f9d9 	bl	8002a7e <HAL_PCD_EP_DB_Receive>
 80026cc:	4603      	mov	r3, r0
 80026ce:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 80026d2:	e077      	b.n	80027c4 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	461a      	mov	r2, r3
 80026da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	881b      	ldrh	r3, [r3, #0]
 80026e4:	b29b      	uxth	r3, r3
 80026e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026ee:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	461a      	mov	r2, r3
 80026f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	009b      	lsls	r3, r3, #2
 80026fe:	441a      	add	r2, r3
 8002700:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8002704:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002708:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800270c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002710:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002714:	b29b      	uxth	r3, r3
 8002716:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	461a      	mov	r2, r3
 800271e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	4413      	add	r3, r2
 8002726:	881b      	ldrh	r3, [r3, #0]
 8002728:	b29b      	uxth	r3, r3
 800272a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d024      	beq.n	800277c <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800273a:	b29b      	uxth	r3, r3
 800273c:	461a      	mov	r2, r3
 800273e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	00db      	lsls	r3, r3, #3
 8002744:	4413      	add	r3, r2
 8002746:	3302      	adds	r3, #2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	687a      	ldr	r2, [r7, #4]
 800274c:	6812      	ldr	r2, [r2, #0]
 800274e:	4413      	add	r3, r2
 8002750:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002754:	881b      	ldrh	r3, [r3, #0]
 8002756:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800275a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800275e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002762:	2b00      	cmp	r3, #0
 8002764:	d02e      	beq.n	80027c4 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800276c:	6959      	ldr	r1, [r3, #20]
 800276e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002770:	891a      	ldrh	r2, [r3, #8]
 8002772:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002776:	f003 ff4a 	bl	800660e <USB_ReadPMA>
 800277a:	e023      	b.n	80027c4 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002784:	b29b      	uxth	r3, r3
 8002786:	461a      	mov	r2, r3
 8002788:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	4413      	add	r3, r2
 8002790:	3306      	adds	r3, #6
 8002792:	005b      	lsls	r3, r3, #1
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	6812      	ldr	r2, [r2, #0]
 8002798:	4413      	add	r3, r2
 800279a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800279e:	881b      	ldrh	r3, [r3, #0]
 80027a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027a4:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80027a8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d009      	beq.n	80027c4 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	6818      	ldr	r0, [r3, #0]
 80027b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027b6:	6959      	ldr	r1, [r3, #20]
 80027b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ba:	895a      	ldrh	r2, [r3, #10]
 80027bc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80027c0:	f003 ff25 	bl	800660e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80027c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027c6:	69da      	ldr	r2, [r3, #28]
 80027c8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80027cc:	441a      	add	r2, r3
 80027ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80027d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d4:	695a      	ldr	r2, [r3, #20]
 80027d6:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80027da:	441a      	add	r2, r3
 80027dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027de:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80027e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027e2:	699b      	ldr	r3, [r3, #24]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d005      	beq.n	80027f4 <PCD_EP_ISR_Handler+0x514>
 80027e8:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80027ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	d206      	bcs.n	8002802 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80027f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	4619      	mov	r1, r3
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f004 ff37 	bl	800766e <HAL_PCD_DataOutStageCallback>
 8002800:	e005      	b.n	800280e <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002808:	4618      	mov	r0, r3
 800280a:	f002 f9df 	bl	8004bcc <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800280e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002812:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002816:	2b00      	cmp	r3, #0
 8002818:	f000 8123 	beq.w	8002a62 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 800281c:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 8002820:	4613      	mov	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	4413      	add	r3, r2
 8002826:	00db      	lsls	r3, r3, #3
 8002828:	3310      	adds	r3, #16
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	4413      	add	r3, r2
 800282e:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	461a      	mov	r2, r3
 8002836:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	4413      	add	r3, r2
 800283e:	881b      	ldrh	r3, [r3, #0]
 8002840:	b29b      	uxth	r3, r3
 8002842:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8002846:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800284a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	461a      	mov	r2, r3
 8002854:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8002858:	009b      	lsls	r3, r3, #2
 800285a:	441a      	add	r2, r3
 800285c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002860:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002864:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002868:	b29b      	uxth	r3, r3
 800286a:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 800286c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800286e:	78db      	ldrb	r3, [r3, #3]
 8002870:	2b01      	cmp	r3, #1
 8002872:	f040 80a2 	bne.w	80029ba <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002876:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002878:	2200      	movs	r2, #0
 800287a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800287c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800287e:	7b1b      	ldrb	r3, [r3, #12]
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 8093 	beq.w	80029ac <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002886:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800288a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800288e:	2b00      	cmp	r3, #0
 8002890:	d046      	beq.n	8002920 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002892:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002894:	785b      	ldrb	r3, [r3, #1]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d126      	bne.n	80028e8 <PCD_EP_ISR_Handler+0x608>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	627b      	str	r3, [r7, #36]	@ 0x24
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028a8:	b29b      	uxth	r3, r3
 80028aa:	461a      	mov	r2, r3
 80028ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ae:	4413      	add	r3, r2
 80028b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80028b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028b4:	781b      	ldrb	r3, [r3, #0]
 80028b6:	011a      	lsls	r2, r3, #4
 80028b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ba:	4413      	add	r3, r2
 80028bc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80028c0:	623b      	str	r3, [r7, #32]
 80028c2:	6a3b      	ldr	r3, [r7, #32]
 80028c4:	881b      	ldrh	r3, [r3, #0]
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	6a3b      	ldr	r3, [r7, #32]
 80028d0:	801a      	strh	r2, [r3, #0]
 80028d2:	6a3b      	ldr	r3, [r7, #32]
 80028d4:	881b      	ldrh	r3, [r3, #0]
 80028d6:	b29b      	uxth	r3, r3
 80028d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028e0:	b29a      	uxth	r2, r3
 80028e2:	6a3b      	ldr	r3, [r7, #32]
 80028e4:	801a      	strh	r2, [r3, #0]
 80028e6:	e061      	b.n	80029ac <PCD_EP_ISR_Handler+0x6cc>
 80028e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80028ea:	785b      	ldrb	r3, [r3, #1]
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d15d      	bne.n	80029ac <PCD_EP_ISR_Handler+0x6cc>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028fe:	b29b      	uxth	r3, r3
 8002900:	461a      	mov	r2, r3
 8002902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002904:	4413      	add	r3, r2
 8002906:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002908:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	011a      	lsls	r2, r3, #4
 800290e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002910:	4413      	add	r3, r2
 8002912:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002916:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002918:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800291a:	2200      	movs	r2, #0
 800291c:	801a      	strh	r2, [r3, #0]
 800291e:	e045      	b.n	80029ac <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002926:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002928:	785b      	ldrb	r3, [r3, #1]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d126      	bne.n	800297c <PCD_EP_ISR_Handler+0x69c>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	637b      	str	r3, [r7, #52]	@ 0x34
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800293c:	b29b      	uxth	r3, r3
 800293e:	461a      	mov	r2, r3
 8002940:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002942:	4413      	add	r3, r2
 8002944:	637b      	str	r3, [r7, #52]	@ 0x34
 8002946:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	011a      	lsls	r2, r3, #4
 800294c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800294e:	4413      	add	r3, r2
 8002950:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002954:	633b      	str	r3, [r7, #48]	@ 0x30
 8002956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002958:	881b      	ldrh	r3, [r3, #0]
 800295a:	b29b      	uxth	r3, r3
 800295c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002960:	b29a      	uxth	r2, r3
 8002962:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002964:	801a      	strh	r2, [r3, #0]
 8002966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	b29b      	uxth	r3, r3
 800296c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002970:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002974:	b29a      	uxth	r2, r3
 8002976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002978:	801a      	strh	r2, [r3, #0]
 800297a:	e017      	b.n	80029ac <PCD_EP_ISR_Handler+0x6cc>
 800297c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800297e:	785b      	ldrb	r3, [r3, #1]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d113      	bne.n	80029ac <PCD_EP_ISR_Handler+0x6cc>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800298c:	b29b      	uxth	r3, r3
 800298e:	461a      	mov	r2, r3
 8002990:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002992:	4413      	add	r3, r2
 8002994:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002998:	781b      	ldrb	r3, [r3, #0]
 800299a:	011a      	lsls	r2, r3, #4
 800299c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800299e:	4413      	add	r3, r2
 80029a0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80029a4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029a8:	2200      	movs	r2, #0
 80029aa:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80029ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	4619      	mov	r1, r3
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f004 fe76 	bl	80076a4 <HAL_PCD_DataInStageCallback>
 80029b8:	e053      	b.n	8002a62 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80029ba:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80029be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d146      	bne.n	8002a54 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029ce:	b29b      	uxth	r3, r3
 80029d0:	461a      	mov	r2, r3
 80029d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	4413      	add	r3, r2
 80029da:	3302      	adds	r3, #2
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	687a      	ldr	r2, [r7, #4]
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	4413      	add	r3, r2
 80029e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80029e8:	881b      	ldrh	r3, [r3, #0]
 80029ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029ee:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80029f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029f4:	699a      	ldr	r2, [r3, #24]
 80029f6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80029fa:	429a      	cmp	r2, r3
 80029fc:	d907      	bls.n	8002a0e <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80029fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a00:	699a      	ldr	r2, [r3, #24]
 8002a02:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002a06:	1ad2      	subs	r2, r2, r3
 8002a08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a0a:	619a      	str	r2, [r3, #24]
 8002a0c:	e002      	b.n	8002a14 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8002a0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a10:	2200      	movs	r2, #0
 8002a12:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8002a14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d106      	bne.n	8002a2a <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	4619      	mov	r1, r3
 8002a22:	6878      	ldr	r0, [r7, #4]
 8002a24:	f004 fe3e 	bl	80076a4 <HAL_PCD_DataInStageCallback>
 8002a28:	e01b      	b.n	8002a62 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8002a2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a2c:	695a      	ldr	r2, [r3, #20]
 8002a2e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002a32:	441a      	add	r2, r3
 8002a34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a36:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8002a38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a3a:	69da      	ldr	r2, [r3, #28]
 8002a3c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002a40:	441a      	add	r2, r3
 8002a42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a44:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f002 f8bd 	bl	8004bcc <USB_EPStartXfer>
 8002a52:	e006      	b.n	8002a62 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002a54:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8002a58:	461a      	mov	r2, r3
 8002a5a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f000 f91b 	bl	8002c98 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	b21b      	sxth	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	f6ff ac3b 	blt.w	80022ea <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002a74:	2300      	movs	r3, #0
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3758      	adds	r7, #88	@ 0x58
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002a7e:	b580      	push	{r7, lr}
 8002a80:	b088      	sub	sp, #32
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	60f8      	str	r0, [r7, #12]
 8002a86:	60b9      	str	r1, [r7, #8]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d07e      	beq.n	8002b94 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	4413      	add	r3, r2
 8002aaa:	3302      	adds	r3, #2
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ab8:	881b      	ldrh	r3, [r3, #0]
 8002aba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002abe:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	699a      	ldr	r2, [r3, #24]
 8002ac4:	8b7b      	ldrh	r3, [r7, #26]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d306      	bcc.n	8002ad8 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	699a      	ldr	r2, [r3, #24]
 8002ace:	8b7b      	ldrh	r3, [r7, #26]
 8002ad0:	1ad2      	subs	r2, r2, r3
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	619a      	str	r2, [r3, #24]
 8002ad6:	e002      	b.n	8002ade <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	2200      	movs	r2, #0
 8002adc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d123      	bne.n	8002b2e <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002afc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b00:	833b      	strh	r3, [r7, #24]
 8002b02:	8b3b      	ldrh	r3, [r7, #24]
 8002b04:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002b08:	833b      	strh	r3, [r7, #24]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	441a      	add	r2, r3
 8002b18:	8b3b      	ldrh	r3, [r7, #24]
 8002b1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
 8002b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d01f      	beq.n	8002b78 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4413      	add	r3, r2
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b52:	82fb      	strh	r3, [r7, #22]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	441a      	add	r2, r3
 8002b62:	8afb      	ldrh	r3, [r7, #22]
 8002b64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b78:	8b7b      	ldrh	r3, [r7, #26]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	f000 8087 	beq.w	8002c8e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6818      	ldr	r0, [r3, #0]
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	6959      	ldr	r1, [r3, #20]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	891a      	ldrh	r2, [r3, #8]
 8002b8c:	8b7b      	ldrh	r3, [r7, #26]
 8002b8e:	f003 fd3e 	bl	800660e <USB_ReadPMA>
 8002b92:	e07c      	b.n	8002c8e <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b9c:	b29b      	uxth	r3, r3
 8002b9e:	461a      	mov	r2, r3
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	4413      	add	r3, r2
 8002ba8:	3306      	adds	r3, #6
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	6812      	ldr	r2, [r2, #0]
 8002bb0:	4413      	add	r3, r2
 8002bb2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002bb6:	881b      	ldrh	r3, [r3, #0]
 8002bb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bbc:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	699a      	ldr	r2, [r3, #24]
 8002bc2:	8b7b      	ldrh	r3, [r7, #26]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d306      	bcc.n	8002bd6 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	699a      	ldr	r2, [r3, #24]
 8002bcc:	8b7b      	ldrh	r3, [r7, #26]
 8002bce:	1ad2      	subs	r2, r2, r3
 8002bd0:	68bb      	ldr	r3, [r7, #8]
 8002bd2:	619a      	str	r2, [r3, #24]
 8002bd4:	e002      	b.n	8002bdc <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	699b      	ldr	r3, [r3, #24]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d123      	bne.n	8002c2c <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	461a      	mov	r2, r3
 8002bea:	68bb      	ldr	r3, [r7, #8]
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	4413      	add	r3, r2
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bfe:	83fb      	strh	r3, [r7, #30]
 8002c00:	8bfb      	ldrh	r3, [r7, #30]
 8002c02:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8002c06:	83fb      	strh	r3, [r7, #30]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	781b      	ldrb	r3, [r3, #0]
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	441a      	add	r2, r3
 8002c16:	8bfb      	ldrh	r3, [r7, #30]
 8002c18:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c1c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002c2c:	88fb      	ldrh	r3, [r7, #6]
 8002c2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d11f      	bne.n	8002c76 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	68bb      	ldr	r3, [r7, #8]
 8002c3e:	781b      	ldrb	r3, [r3, #0]
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	4413      	add	r3, r2
 8002c44:	881b      	ldrh	r3, [r3, #0]
 8002c46:	b29b      	uxth	r3, r3
 8002c48:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c50:	83bb      	strh	r3, [r7, #28]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	461a      	mov	r2, r3
 8002c58:	68bb      	ldr	r3, [r7, #8]
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	441a      	add	r2, r3
 8002c60:	8bbb      	ldrh	r3, [r7, #28]
 8002c62:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c66:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c6e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002c76:	8b7b      	ldrh	r3, [r7, #26]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d008      	beq.n	8002c8e <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6818      	ldr	r0, [r3, #0]
 8002c80:	68bb      	ldr	r3, [r7, #8]
 8002c82:	6959      	ldr	r1, [r3, #20]
 8002c84:	68bb      	ldr	r3, [r7, #8]
 8002c86:	895a      	ldrh	r2, [r3, #10]
 8002c88:	8b7b      	ldrh	r3, [r7, #26]
 8002c8a:	f003 fcc0 	bl	800660e <USB_ReadPMA>
    }
  }

  return count;
 8002c8e:	8b7b      	ldrh	r3, [r7, #26]
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3720      	adds	r7, #32
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b0a4      	sub	sp, #144	@ 0x90
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ca6:	88fb      	ldrh	r3, [r7, #6]
 8002ca8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	f000 81dd 	beq.w	800306c <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cba:	b29b      	uxth	r3, r3
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	00db      	lsls	r3, r3, #3
 8002cc4:	4413      	add	r3, r2
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	005b      	lsls	r3, r3, #1
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	6812      	ldr	r2, [r2, #0]
 8002cce:	4413      	add	r3, r2
 8002cd0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002cd4:	881b      	ldrh	r3, [r3, #0]
 8002cd6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cda:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	699a      	ldr	r2, [r3, #24]
 8002ce2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d907      	bls.n	8002cfa <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	699a      	ldr	r2, [r3, #24]
 8002cee:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002cf2:	1ad2      	subs	r2, r2, r3
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	619a      	str	r2, [r3, #24]
 8002cf8:	e002      	b.n	8002d00 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002d00:	68bb      	ldr	r3, [r7, #8]
 8002d02:	699b      	ldr	r3, [r3, #24]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f040 80b9 	bne.w	8002e7c <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	785b      	ldrb	r3, [r3, #1]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d126      	bne.n	8002d60 <HAL_PCD_EP_DB_Transmit+0xc8>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	461a      	mov	r2, r3
 8002d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d26:	4413      	add	r3, r2
 8002d28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d2a:	68bb      	ldr	r3, [r7, #8]
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	011a      	lsls	r2, r3, #4
 8002d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d32:	4413      	add	r3, r2
 8002d34:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d38:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d3c:	881b      	ldrh	r3, [r3, #0]
 8002d3e:	b29b      	uxth	r3, r3
 8002d40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d48:	801a      	strh	r2, [r3, #0]
 8002d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d58:	b29a      	uxth	r2, r3
 8002d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d5c:	801a      	strh	r2, [r3, #0]
 8002d5e:	e01a      	b.n	8002d96 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	785b      	ldrb	r3, [r3, #1]
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d116      	bne.n	8002d96 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	461a      	mov	r2, r3
 8002d7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d7c:	4413      	add	r3, r2
 8002d7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	781b      	ldrb	r3, [r3, #0]
 8002d84:	011a      	lsls	r2, r3, #4
 8002d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d88:	4413      	add	r3, r2
 8002d8a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002d8e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d92:	2200      	movs	r2, #0
 8002d94:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d9c:	68bb      	ldr	r3, [r7, #8]
 8002d9e:	785b      	ldrb	r3, [r3, #1]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d126      	bne.n	8002df2 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	61fb      	str	r3, [r7, #28]
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002db2:	b29b      	uxth	r3, r3
 8002db4:	461a      	mov	r2, r3
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	4413      	add	r3, r2
 8002dba:	61fb      	str	r3, [r7, #28]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	011a      	lsls	r2, r3, #4
 8002dc2:	69fb      	ldr	r3, [r7, #28]
 8002dc4:	4413      	add	r3, r2
 8002dc6:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002dca:	61bb      	str	r3, [r7, #24]
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	881b      	ldrh	r3, [r3, #0]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002dd6:	b29a      	uxth	r2, r3
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	801a      	strh	r2, [r3, #0]
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	881b      	ldrh	r3, [r3, #0]
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002de6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	69bb      	ldr	r3, [r7, #24]
 8002dee:	801a      	strh	r2, [r3, #0]
 8002df0:	e017      	b.n	8002e22 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	785b      	ldrb	r3, [r3, #1]
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d113      	bne.n	8002e22 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002e02:	b29b      	uxth	r3, r3
 8002e04:	461a      	mov	r2, r3
 8002e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e08:	4413      	add	r3, r2
 8002e0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	011a      	lsls	r2, r3, #4
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	4413      	add	r3, r2
 8002e16:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002e1a:	623b      	str	r3, [r7, #32]
 8002e1c:	6a3b      	ldr	r3, [r7, #32]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	4619      	mov	r1, r3
 8002e28:	68f8      	ldr	r0, [r7, #12]
 8002e2a:	f004 fc3b 	bl	80076a4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e2e:	88fb      	ldrh	r3, [r7, #6]
 8002e30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f000 82fc 	beq.w	8003432 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	461a      	mov	r2, r3
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	781b      	ldrb	r3, [r3, #0]
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	4413      	add	r3, r2
 8002e48:	881b      	ldrh	r3, [r3, #0]
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e54:	82fb      	strh	r3, [r7, #22]
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	461a      	mov	r2, r3
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	441a      	add	r2, r3
 8002e64:	8afb      	ldrh	r3, [r7, #22]
 8002e66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e6e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e76:	b29b      	uxth	r3, r3
 8002e78:	8013      	strh	r3, [r2, #0]
 8002e7a:	e2da      	b.n	8003432 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002e7c:	88fb      	ldrh	r3, [r7, #6]
 8002e7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d021      	beq.n	8002eca <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	881b      	ldrh	r3, [r3, #0]
 8002e96:	b29b      	uxth	r3, r3
 8002e98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002e9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ea0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	461a      	mov	r2, r3
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	781b      	ldrb	r3, [r3, #0]
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	441a      	add	r2, r3
 8002eb2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002eb6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002eba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ebe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002ed0:	2b01      	cmp	r3, #1
 8002ed2:	f040 82ae 	bne.w	8003432 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	695a      	ldr	r2, [r3, #20]
 8002eda:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002ede:	441a      	add	r2, r3
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002ee4:	68bb      	ldr	r3, [r7, #8]
 8002ee6:	69da      	ldr	r2, [r3, #28]
 8002ee8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002eec:	441a      	add	r2, r3
 8002eee:	68bb      	ldr	r3, [r7, #8]
 8002ef0:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002ef2:	68bb      	ldr	r3, [r7, #8]
 8002ef4:	6a1a      	ldr	r2, [r3, #32]
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	691b      	ldr	r3, [r3, #16]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d30b      	bcc.n	8002f16 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	6a1a      	ldr	r2, [r3, #32]
 8002f0a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f0e:	1ad2      	subs	r2, r2, r3
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	621a      	str	r2, [r3, #32]
 8002f14:	e017      	b.n	8002f46 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	6a1b      	ldr	r3, [r3, #32]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d108      	bne.n	8002f30 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8002f1e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8002f22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002f2e:	e00a      	b.n	8002f46 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	6a1b      	ldr	r3, [r3, #32]
 8002f3c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	2200      	movs	r2, #0
 8002f44:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	785b      	ldrb	r3, [r3, #1]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d165      	bne.n	800301a <HAL_PCD_EP_DB_Transmit+0x382>
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	461a      	mov	r2, r3
 8002f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f62:	4413      	add	r3, r2
 8002f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	011a      	lsls	r2, r3, #4
 8002f6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f6e:	4413      	add	r3, r2
 8002f70:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002f74:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f78:	881b      	ldrh	r3, [r3, #0]
 8002f7a:	b29b      	uxth	r3, r3
 8002f7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f84:	801a      	strh	r2, [r3, #0]
 8002f86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f8a:	2b3e      	cmp	r3, #62	@ 0x3e
 8002f8c:	d91d      	bls.n	8002fca <HAL_PCD_EP_DB_Transmit+0x332>
 8002f8e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f92:	095b      	lsrs	r3, r3, #5
 8002f94:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f9a:	f003 031f 	and.w	r3, r3, #31
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d102      	bne.n	8002fa8 <HAL_PCD_EP_DB_Transmit+0x310>
 8002fa2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002faa:	881b      	ldrh	r3, [r3, #0]
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	029b      	lsls	r3, r3, #10
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	b29b      	uxth	r3, r3
 8002fba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fbe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fc2:	b29a      	uxth	r2, r3
 8002fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc6:	801a      	strh	r2, [r3, #0]
 8002fc8:	e044      	b.n	8003054 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002fca:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10a      	bne.n	8002fe8 <HAL_PCD_EP_DB_Transmit+0x350>
 8002fd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fe4:	801a      	strh	r2, [r3, #0]
 8002fe6:	e035      	b.n	8003054 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002fe8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fec:	085b      	lsrs	r3, r3, #1
 8002fee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002ff0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d002      	beq.n	8003002 <HAL_PCD_EP_DB_Transmit+0x36a>
 8002ffc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002ffe:	3301      	adds	r3, #1
 8003000:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003002:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003004:	881b      	ldrh	r3, [r3, #0]
 8003006:	b29a      	uxth	r2, r3
 8003008:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800300a:	b29b      	uxth	r3, r3
 800300c:	029b      	lsls	r3, r3, #10
 800300e:	b29b      	uxth	r3, r3
 8003010:	4313      	orrs	r3, r2
 8003012:	b29a      	uxth	r2, r3
 8003014:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003016:	801a      	strh	r2, [r3, #0]
 8003018:	e01c      	b.n	8003054 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	785b      	ldrb	r3, [r3, #1]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d118      	bne.n	8003054 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	647b      	str	r3, [r7, #68]	@ 0x44
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003030:	b29b      	uxth	r3, r3
 8003032:	461a      	mov	r2, r3
 8003034:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003036:	4413      	add	r3, r2
 8003038:	647b      	str	r3, [r7, #68]	@ 0x44
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	781b      	ldrb	r3, [r3, #0]
 800303e:	011a      	lsls	r2, r3, #4
 8003040:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003042:	4413      	add	r3, r2
 8003044:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003048:	643b      	str	r3, [r7, #64]	@ 0x40
 800304a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800304e:	b29a      	uxth	r2, r3
 8003050:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003052:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	6818      	ldr	r0, [r3, #0]
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	6959      	ldr	r1, [r3, #20]
 800305c:	68bb      	ldr	r3, [r7, #8]
 800305e:	891a      	ldrh	r2, [r3, #8]
 8003060:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003064:	b29b      	uxth	r3, r3
 8003066:	f003 fa8c 	bl	8006582 <USB_WritePMA>
 800306a:	e1e2      	b.n	8003432 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003074:	b29b      	uxth	r3, r3
 8003076:	461a      	mov	r2, r3
 8003078:	68bb      	ldr	r3, [r7, #8]
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	4413      	add	r3, r2
 8003080:	3306      	adds	r3, #6
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	68fa      	ldr	r2, [r7, #12]
 8003086:	6812      	ldr	r2, [r2, #0]
 8003088:	4413      	add	r3, r2
 800308a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800308e:	881b      	ldrh	r3, [r3, #0]
 8003090:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003094:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	699a      	ldr	r2, [r3, #24]
 800309c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d307      	bcc.n	80030b4 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	699a      	ldr	r2, [r3, #24]
 80030a8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80030ac:	1ad2      	subs	r2, r2, r3
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	619a      	str	r2, [r3, #24]
 80030b2:	e002      	b.n	80030ba <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	2200      	movs	r2, #0
 80030b8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f040 80c0 	bne.w	8003244 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	785b      	ldrb	r3, [r3, #1]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d126      	bne.n	800311a <HAL_PCD_EP_DB_Transmit+0x482>
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80030da:	b29b      	uxth	r3, r3
 80030dc:	461a      	mov	r2, r3
 80030de:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030e0:	4413      	add	r3, r2
 80030e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	781b      	ldrb	r3, [r3, #0]
 80030e8:	011a      	lsls	r2, r3, #4
 80030ea:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030ec:	4413      	add	r3, r2
 80030ee:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80030f2:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80030f6:	881b      	ldrh	r3, [r3, #0]
 80030f8:	b29b      	uxth	r3, r3
 80030fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80030fe:	b29a      	uxth	r2, r3
 8003100:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003102:	801a      	strh	r2, [r3, #0]
 8003104:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003106:	881b      	ldrh	r3, [r3, #0]
 8003108:	b29b      	uxth	r3, r3
 800310a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800310e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003112:	b29a      	uxth	r2, r3
 8003114:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003116:	801a      	strh	r2, [r3, #0]
 8003118:	e01a      	b.n	8003150 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	785b      	ldrb	r3, [r3, #1]
 800311e:	2b01      	cmp	r3, #1
 8003120:	d116      	bne.n	8003150 <HAL_PCD_EP_DB_Transmit+0x4b8>
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	667b      	str	r3, [r7, #100]	@ 0x64
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003130:	b29b      	uxth	r3, r3
 8003132:	461a      	mov	r2, r3
 8003134:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003136:	4413      	add	r3, r2
 8003138:	667b      	str	r3, [r7, #100]	@ 0x64
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	011a      	lsls	r2, r3, #4
 8003140:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003142:	4413      	add	r3, r2
 8003144:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003148:	663b      	str	r3, [r7, #96]	@ 0x60
 800314a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800314c:	2200      	movs	r2, #0
 800314e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	677b      	str	r3, [r7, #116]	@ 0x74
 8003156:	68bb      	ldr	r3, [r7, #8]
 8003158:	785b      	ldrb	r3, [r3, #1]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d12b      	bne.n	80031b6 <HAL_PCD_EP_DB_Transmit+0x51e>
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800316c:	b29b      	uxth	r3, r3
 800316e:	461a      	mov	r2, r3
 8003170:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003172:	4413      	add	r3, r2
 8003174:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	011a      	lsls	r2, r3, #4
 800317c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800317e:	4413      	add	r3, r2
 8003180:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003184:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003188:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800318c:	881b      	ldrh	r3, [r3, #0]
 800318e:	b29b      	uxth	r3, r3
 8003190:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003194:	b29a      	uxth	r2, r3
 8003196:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800319a:	801a      	strh	r2, [r3, #0]
 800319c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031ac:	b29a      	uxth	r2, r3
 80031ae:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031b2:	801a      	strh	r2, [r3, #0]
 80031b4:	e017      	b.n	80031e6 <HAL_PCD_EP_DB_Transmit+0x54e>
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	785b      	ldrb	r3, [r3, #1]
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d113      	bne.n	80031e6 <HAL_PCD_EP_DB_Transmit+0x54e>
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80031c6:	b29b      	uxth	r3, r3
 80031c8:	461a      	mov	r2, r3
 80031ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031cc:	4413      	add	r3, r2
 80031ce:	677b      	str	r3, [r7, #116]	@ 0x74
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	011a      	lsls	r2, r3, #4
 80031d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80031d8:	4413      	add	r3, r2
 80031da:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80031de:	673b      	str	r3, [r7, #112]	@ 0x70
 80031e0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031e2:	2200      	movs	r2, #0
 80031e4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	781b      	ldrb	r3, [r3, #0]
 80031ea:	4619      	mov	r1, r3
 80031ec:	68f8      	ldr	r0, [r7, #12]
 80031ee:	f004 fa59 	bl	80076a4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80031f2:	88fb      	ldrh	r3, [r7, #6]
 80031f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f040 811a 	bne.w	8003432 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	461a      	mov	r2, r3
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	781b      	ldrb	r3, [r3, #0]
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	881b      	ldrh	r3, [r3, #0]
 800320e:	b29b      	uxth	r3, r3
 8003210:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003214:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003218:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	461a      	mov	r2, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	441a      	add	r2, r3
 800322a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800322e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003232:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003236:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800323a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800323e:	b29b      	uxth	r3, r3
 8003240:	8013      	strh	r3, [r2, #0]
 8003242:	e0f6      	b.n	8003432 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003244:	88fb      	ldrh	r3, [r7, #6]
 8003246:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d121      	bne.n	8003292 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	461a      	mov	r2, r3
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	4413      	add	r3, r2
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	b29b      	uxth	r3, r3
 8003260:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003264:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003268:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	461a      	mov	r2, r3
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	781b      	ldrb	r3, [r3, #0]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	441a      	add	r2, r3
 800327a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800327e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003282:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003286:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800328a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800328e:	b29b      	uxth	r3, r3
 8003290:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003298:	2b01      	cmp	r3, #1
 800329a:	f040 80ca 	bne.w	8003432 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	695a      	ldr	r2, [r3, #20]
 80032a2:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80032a6:	441a      	add	r2, r3
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	69da      	ldr	r2, [r3, #28]
 80032b0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80032b4:	441a      	add	r2, r3
 80032b6:	68bb      	ldr	r3, [r7, #8]
 80032b8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	6a1a      	ldr	r2, [r3, #32]
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d30b      	bcc.n	80032de <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	6a1a      	ldr	r2, [r3, #32]
 80032d2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032d6:	1ad2      	subs	r2, r2, r3
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	621a      	str	r2, [r3, #32]
 80032dc:	e017      	b.n	800330e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	6a1b      	ldr	r3, [r3, #32]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d108      	bne.n	80032f8 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 80032e6:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 80032ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80032ee:	68bb      	ldr	r3, [r7, #8]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80032f6:	e00a      	b.n	800330e <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	6a1b      	ldr	r3, [r3, #32]
 80032fc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2200      	movs	r2, #0
 8003304:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	657b      	str	r3, [r7, #84]	@ 0x54
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	785b      	ldrb	r3, [r3, #1]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d165      	bne.n	80033e8 <HAL_PCD_EP_DB_Transmit+0x750>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800332a:	b29b      	uxth	r3, r3
 800332c:	461a      	mov	r2, r3
 800332e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003330:	4413      	add	r3, r2
 8003332:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	011a      	lsls	r2, r3, #4
 800333a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800333c:	4413      	add	r3, r2
 800333e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003342:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003344:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	b29b      	uxth	r3, r3
 800334a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800334e:	b29a      	uxth	r2, r3
 8003350:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003352:	801a      	strh	r2, [r3, #0]
 8003354:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003358:	2b3e      	cmp	r3, #62	@ 0x3e
 800335a:	d91d      	bls.n	8003398 <HAL_PCD_EP_DB_Transmit+0x700>
 800335c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003360:	095b      	lsrs	r3, r3, #5
 8003362:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003364:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003368:	f003 031f 	and.w	r3, r3, #31
 800336c:	2b00      	cmp	r3, #0
 800336e:	d102      	bne.n	8003376 <HAL_PCD_EP_DB_Transmit+0x6de>
 8003370:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003372:	3b01      	subs	r3, #1
 8003374:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003376:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003378:	881b      	ldrh	r3, [r3, #0]
 800337a:	b29a      	uxth	r2, r3
 800337c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800337e:	b29b      	uxth	r3, r3
 8003380:	029b      	lsls	r3, r3, #10
 8003382:	b29b      	uxth	r3, r3
 8003384:	4313      	orrs	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800338c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003390:	b29a      	uxth	r2, r3
 8003392:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003394:	801a      	strh	r2, [r3, #0]
 8003396:	e041      	b.n	800341c <HAL_PCD_EP_DB_Transmit+0x784>
 8003398:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800339c:	2b00      	cmp	r3, #0
 800339e:	d10a      	bne.n	80033b6 <HAL_PCD_EP_DB_Transmit+0x71e>
 80033a0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033b2:	801a      	strh	r2, [r3, #0]
 80033b4:	e032      	b.n	800341c <HAL_PCD_EP_DB_Transmit+0x784>
 80033b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033ba:	085b      	lsrs	r3, r3, #1
 80033bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d002      	beq.n	80033d0 <HAL_PCD_EP_DB_Transmit+0x738>
 80033ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033cc:	3301      	adds	r3, #1
 80033ce:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033d0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033d2:	881b      	ldrh	r3, [r3, #0]
 80033d4:	b29a      	uxth	r2, r3
 80033d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80033d8:	b29b      	uxth	r3, r3
 80033da:	029b      	lsls	r3, r3, #10
 80033dc:	b29b      	uxth	r3, r3
 80033de:	4313      	orrs	r3, r2
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80033e4:	801a      	strh	r2, [r3, #0]
 80033e6:	e019      	b.n	800341c <HAL_PCD_EP_DB_Transmit+0x784>
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	785b      	ldrb	r3, [r3, #1]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d115      	bne.n	800341c <HAL_PCD_EP_DB_Transmit+0x784>
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	461a      	mov	r2, r3
 80033fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033fe:	4413      	add	r3, r2
 8003400:	657b      	str	r3, [r7, #84]	@ 0x54
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	781b      	ldrb	r3, [r3, #0]
 8003406:	011a      	lsls	r2, r3, #4
 8003408:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800340a:	4413      	add	r3, r2
 800340c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003410:	653b      	str	r3, [r7, #80]	@ 0x50
 8003412:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003416:	b29a      	uxth	r2, r3
 8003418:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800341a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	6959      	ldr	r1, [r3, #20]
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	895a      	ldrh	r2, [r3, #10]
 8003428:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800342c:	b29b      	uxth	r3, r3
 800342e:	f003 f8a8 	bl	8006582 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	461a      	mov	r2, r3
 8003438:	68bb      	ldr	r3, [r7, #8]
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4413      	add	r3, r2
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	b29b      	uxth	r3, r3
 8003444:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003448:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800344c:	82bb      	strh	r3, [r7, #20]
 800344e:	8abb      	ldrh	r3, [r7, #20]
 8003450:	f083 0310 	eor.w	r3, r3, #16
 8003454:	82bb      	strh	r3, [r7, #20]
 8003456:	8abb      	ldrh	r3, [r7, #20]
 8003458:	f083 0320 	eor.w	r3, r3, #32
 800345c:	82bb      	strh	r3, [r7, #20]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	461a      	mov	r2, r3
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	441a      	add	r2, r3
 800346c:	8abb      	ldrh	r3, [r7, #20]
 800346e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003472:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800347a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800347e:	b29b      	uxth	r3, r3
 8003480:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003482:	2300      	movs	r3, #0
}
 8003484:	4618      	mov	r0, r3
 8003486:	3790      	adds	r7, #144	@ 0x90
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b086      	sub	sp, #24
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d101      	bne.n	800349e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	e272      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	f000 8087 	beq.w	80035ba <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034ac:	4b92      	ldr	r3, [pc, #584]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f003 030c 	and.w	r3, r3, #12
 80034b4:	2b04      	cmp	r3, #4
 80034b6:	d00c      	beq.n	80034d2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80034b8:	4b8f      	ldr	r3, [pc, #572]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f003 030c 	and.w	r3, r3, #12
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d112      	bne.n	80034ea <HAL_RCC_OscConfig+0x5e>
 80034c4:	4b8c      	ldr	r3, [pc, #560]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034d0:	d10b      	bne.n	80034ea <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034d2:	4b89      	ldr	r3, [pc, #548]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d06c      	beq.n	80035b8 <HAL_RCC_OscConfig+0x12c>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d168      	bne.n	80035b8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80034e6:	2301      	movs	r3, #1
 80034e8:	e24c      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034f2:	d106      	bne.n	8003502 <HAL_RCC_OscConfig+0x76>
 80034f4:	4b80      	ldr	r3, [pc, #512]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a7f      	ldr	r2, [pc, #508]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80034fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	e02e      	b.n	8003560 <HAL_RCC_OscConfig+0xd4>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	2b00      	cmp	r3, #0
 8003508:	d10c      	bne.n	8003524 <HAL_RCC_OscConfig+0x98>
 800350a:	4b7b      	ldr	r3, [pc, #492]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	4a7a      	ldr	r2, [pc, #488]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003510:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003514:	6013      	str	r3, [r2, #0]
 8003516:	4b78      	ldr	r3, [pc, #480]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a77      	ldr	r2, [pc, #476]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800351c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003520:	6013      	str	r3, [r2, #0]
 8003522:	e01d      	b.n	8003560 <HAL_RCC_OscConfig+0xd4>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800352c:	d10c      	bne.n	8003548 <HAL_RCC_OscConfig+0xbc>
 800352e:	4b72      	ldr	r3, [pc, #456]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	4a71      	ldr	r2, [pc, #452]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003534:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003538:	6013      	str	r3, [r2, #0]
 800353a:	4b6f      	ldr	r3, [pc, #444]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	4a6e      	ldr	r2, [pc, #440]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003540:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003544:	6013      	str	r3, [r2, #0]
 8003546:	e00b      	b.n	8003560 <HAL_RCC_OscConfig+0xd4>
 8003548:	4b6b      	ldr	r3, [pc, #428]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a6a      	ldr	r2, [pc, #424]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800354e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003552:	6013      	str	r3, [r2, #0]
 8003554:	4b68      	ldr	r3, [pc, #416]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a67      	ldr	r2, [pc, #412]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800355a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800355e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d013      	beq.n	8003590 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003568:	f7fd fcf4 	bl	8000f54 <HAL_GetTick>
 800356c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800356e:	e008      	b.n	8003582 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003570:	f7fd fcf0 	bl	8000f54 <HAL_GetTick>
 8003574:	4602      	mov	r2, r0
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	1ad3      	subs	r3, r2, r3
 800357a:	2b64      	cmp	r3, #100	@ 0x64
 800357c:	d901      	bls.n	8003582 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800357e:	2303      	movs	r3, #3
 8003580:	e200      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003582:	4b5d      	ldr	r3, [pc, #372]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800358a:	2b00      	cmp	r3, #0
 800358c:	d0f0      	beq.n	8003570 <HAL_RCC_OscConfig+0xe4>
 800358e:	e014      	b.n	80035ba <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003590:	f7fd fce0 	bl	8000f54 <HAL_GetTick>
 8003594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003596:	e008      	b.n	80035aa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003598:	f7fd fcdc 	bl	8000f54 <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	2b64      	cmp	r3, #100	@ 0x64
 80035a4:	d901      	bls.n	80035aa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80035a6:	2303      	movs	r3, #3
 80035a8:	e1ec      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035aa:	4b53      	ldr	r3, [pc, #332]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d1f0      	bne.n	8003598 <HAL_RCC_OscConfig+0x10c>
 80035b6:	e000      	b.n	80035ba <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d063      	beq.n	800368e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80035c6:	4b4c      	ldr	r3, [pc, #304]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	f003 030c 	and.w	r3, r3, #12
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00b      	beq.n	80035ea <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80035d2:	4b49      	ldr	r3, [pc, #292]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f003 030c 	and.w	r3, r3, #12
 80035da:	2b08      	cmp	r3, #8
 80035dc:	d11c      	bne.n	8003618 <HAL_RCC_OscConfig+0x18c>
 80035de:	4b46      	ldr	r3, [pc, #280]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d116      	bne.n	8003618 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80035ea:	4b43      	ldr	r3, [pc, #268]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d005      	beq.n	8003602 <HAL_RCC_OscConfig+0x176>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	691b      	ldr	r3, [r3, #16]
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d001      	beq.n	8003602 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e1c0      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003602:	4b3d      	ldr	r3, [pc, #244]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	00db      	lsls	r3, r3, #3
 8003610:	4939      	ldr	r1, [pc, #228]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003612:	4313      	orrs	r3, r2
 8003614:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003616:	e03a      	b.n	800368e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d020      	beq.n	8003662 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003620:	4b36      	ldr	r3, [pc, #216]	@ (80036fc <HAL_RCC_OscConfig+0x270>)
 8003622:	2201      	movs	r2, #1
 8003624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003626:	f7fd fc95 	bl	8000f54 <HAL_GetTick>
 800362a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800362c:	e008      	b.n	8003640 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800362e:	f7fd fc91 	bl	8000f54 <HAL_GetTick>
 8003632:	4602      	mov	r2, r0
 8003634:	693b      	ldr	r3, [r7, #16]
 8003636:	1ad3      	subs	r3, r2, r3
 8003638:	2b02      	cmp	r3, #2
 800363a:	d901      	bls.n	8003640 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800363c:	2303      	movs	r3, #3
 800363e:	e1a1      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003640:	4b2d      	ldr	r3, [pc, #180]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d0f0      	beq.n	800362e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800364c:	4b2a      	ldr	r3, [pc, #168]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	695b      	ldr	r3, [r3, #20]
 8003658:	00db      	lsls	r3, r3, #3
 800365a:	4927      	ldr	r1, [pc, #156]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 800365c:	4313      	orrs	r3, r2
 800365e:	600b      	str	r3, [r1, #0]
 8003660:	e015      	b.n	800368e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003662:	4b26      	ldr	r3, [pc, #152]	@ (80036fc <HAL_RCC_OscConfig+0x270>)
 8003664:	2200      	movs	r2, #0
 8003666:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003668:	f7fd fc74 	bl	8000f54 <HAL_GetTick>
 800366c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800366e:	e008      	b.n	8003682 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003670:	f7fd fc70 	bl	8000f54 <HAL_GetTick>
 8003674:	4602      	mov	r2, r0
 8003676:	693b      	ldr	r3, [r7, #16]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d901      	bls.n	8003682 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e180      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003682:	4b1d      	ldr	r3, [pc, #116]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 0302 	and.w	r3, r3, #2
 800368a:	2b00      	cmp	r3, #0
 800368c:	d1f0      	bne.n	8003670 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0308 	and.w	r3, r3, #8
 8003696:	2b00      	cmp	r3, #0
 8003698:	d03a      	beq.n	8003710 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	699b      	ldr	r3, [r3, #24]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d019      	beq.n	80036d6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036a2:	4b17      	ldr	r3, [pc, #92]	@ (8003700 <HAL_RCC_OscConfig+0x274>)
 80036a4:	2201      	movs	r2, #1
 80036a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036a8:	f7fd fc54 	bl	8000f54 <HAL_GetTick>
 80036ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ae:	e008      	b.n	80036c2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036b0:	f7fd fc50 	bl	8000f54 <HAL_GetTick>
 80036b4:	4602      	mov	r2, r0
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d901      	bls.n	80036c2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e160      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036c2:	4b0d      	ldr	r3, [pc, #52]	@ (80036f8 <HAL_RCC_OscConfig+0x26c>)
 80036c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036c6:	f003 0302 	and.w	r3, r3, #2
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d0f0      	beq.n	80036b0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80036ce:	2001      	movs	r0, #1
 80036d0:	f000 faba 	bl	8003c48 <RCC_Delay>
 80036d4:	e01c      	b.n	8003710 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003700 <HAL_RCC_OscConfig+0x274>)
 80036d8:	2200      	movs	r2, #0
 80036da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036dc:	f7fd fc3a 	bl	8000f54 <HAL_GetTick>
 80036e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036e2:	e00f      	b.n	8003704 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036e4:	f7fd fc36 	bl	8000f54 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	693b      	ldr	r3, [r7, #16]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d908      	bls.n	8003704 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80036f2:	2303      	movs	r3, #3
 80036f4:	e146      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
 80036f6:	bf00      	nop
 80036f8:	40021000 	.word	0x40021000
 80036fc:	42420000 	.word	0x42420000
 8003700:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003704:	4b92      	ldr	r3, [pc, #584]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d1e9      	bne.n	80036e4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0304 	and.w	r3, r3, #4
 8003718:	2b00      	cmp	r3, #0
 800371a:	f000 80a6 	beq.w	800386a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800371e:	2300      	movs	r3, #0
 8003720:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003722:	4b8b      	ldr	r3, [pc, #556]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003724:	69db      	ldr	r3, [r3, #28]
 8003726:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10d      	bne.n	800374a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800372e:	4b88      	ldr	r3, [pc, #544]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003730:	69db      	ldr	r3, [r3, #28]
 8003732:	4a87      	ldr	r2, [pc, #540]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003734:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003738:	61d3      	str	r3, [r2, #28]
 800373a:	4b85      	ldr	r3, [pc, #532]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003742:	60bb      	str	r3, [r7, #8]
 8003744:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003746:	2301      	movs	r3, #1
 8003748:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800374a:	4b82      	ldr	r3, [pc, #520]	@ (8003954 <HAL_RCC_OscConfig+0x4c8>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003752:	2b00      	cmp	r3, #0
 8003754:	d118      	bne.n	8003788 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003756:	4b7f      	ldr	r3, [pc, #508]	@ (8003954 <HAL_RCC_OscConfig+0x4c8>)
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	4a7e      	ldr	r2, [pc, #504]	@ (8003954 <HAL_RCC_OscConfig+0x4c8>)
 800375c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003760:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003762:	f7fd fbf7 	bl	8000f54 <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003768:	e008      	b.n	800377c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800376a:	f7fd fbf3 	bl	8000f54 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	2b64      	cmp	r3, #100	@ 0x64
 8003776:	d901      	bls.n	800377c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003778:	2303      	movs	r3, #3
 800377a:	e103      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800377c:	4b75      	ldr	r3, [pc, #468]	@ (8003954 <HAL_RCC_OscConfig+0x4c8>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003784:	2b00      	cmp	r3, #0
 8003786:	d0f0      	beq.n	800376a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	2b01      	cmp	r3, #1
 800378e:	d106      	bne.n	800379e <HAL_RCC_OscConfig+0x312>
 8003790:	4b6f      	ldr	r3, [pc, #444]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	4a6e      	ldr	r2, [pc, #440]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003796:	f043 0301 	orr.w	r3, r3, #1
 800379a:	6213      	str	r3, [r2, #32]
 800379c:	e02d      	b.n	80037fa <HAL_RCC_OscConfig+0x36e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d10c      	bne.n	80037c0 <HAL_RCC_OscConfig+0x334>
 80037a6:	4b6a      	ldr	r3, [pc, #424]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	4a69      	ldr	r2, [pc, #420]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037ac:	f023 0301 	bic.w	r3, r3, #1
 80037b0:	6213      	str	r3, [r2, #32]
 80037b2:	4b67      	ldr	r3, [pc, #412]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037b4:	6a1b      	ldr	r3, [r3, #32]
 80037b6:	4a66      	ldr	r2, [pc, #408]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037b8:	f023 0304 	bic.w	r3, r3, #4
 80037bc:	6213      	str	r3, [r2, #32]
 80037be:	e01c      	b.n	80037fa <HAL_RCC_OscConfig+0x36e>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	2b05      	cmp	r3, #5
 80037c6:	d10c      	bne.n	80037e2 <HAL_RCC_OscConfig+0x356>
 80037c8:	4b61      	ldr	r3, [pc, #388]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037ca:	6a1b      	ldr	r3, [r3, #32]
 80037cc:	4a60      	ldr	r2, [pc, #384]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037ce:	f043 0304 	orr.w	r3, r3, #4
 80037d2:	6213      	str	r3, [r2, #32]
 80037d4:	4b5e      	ldr	r3, [pc, #376]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	4a5d      	ldr	r2, [pc, #372]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037da:	f043 0301 	orr.w	r3, r3, #1
 80037de:	6213      	str	r3, [r2, #32]
 80037e0:	e00b      	b.n	80037fa <HAL_RCC_OscConfig+0x36e>
 80037e2:	4b5b      	ldr	r3, [pc, #364]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	4a5a      	ldr	r2, [pc, #360]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037e8:	f023 0301 	bic.w	r3, r3, #1
 80037ec:	6213      	str	r3, [r2, #32]
 80037ee:	4b58      	ldr	r3, [pc, #352]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	4a57      	ldr	r2, [pc, #348]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80037f4:	f023 0304 	bic.w	r3, r3, #4
 80037f8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d015      	beq.n	800382e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003802:	f7fd fba7 	bl	8000f54 <HAL_GetTick>
 8003806:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003808:	e00a      	b.n	8003820 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800380a:	f7fd fba3 	bl	8000f54 <HAL_GetTick>
 800380e:	4602      	mov	r2, r0
 8003810:	693b      	ldr	r3, [r7, #16]
 8003812:	1ad3      	subs	r3, r2, r3
 8003814:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003818:	4293      	cmp	r3, r2
 800381a:	d901      	bls.n	8003820 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800381c:	2303      	movs	r3, #3
 800381e:	e0b1      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003820:	4b4b      	ldr	r3, [pc, #300]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003822:	6a1b      	ldr	r3, [r3, #32]
 8003824:	f003 0302 	and.w	r3, r3, #2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d0ee      	beq.n	800380a <HAL_RCC_OscConfig+0x37e>
 800382c:	e014      	b.n	8003858 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800382e:	f7fd fb91 	bl	8000f54 <HAL_GetTick>
 8003832:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003834:	e00a      	b.n	800384c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003836:	f7fd fb8d 	bl	8000f54 <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003844:	4293      	cmp	r3, r2
 8003846:	d901      	bls.n	800384c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003848:	2303      	movs	r3, #3
 800384a:	e09b      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800384c:	4b40      	ldr	r3, [pc, #256]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 800384e:	6a1b      	ldr	r3, [r3, #32]
 8003850:	f003 0302 	and.w	r3, r3, #2
 8003854:	2b00      	cmp	r3, #0
 8003856:	d1ee      	bne.n	8003836 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003858:	7dfb      	ldrb	r3, [r7, #23]
 800385a:	2b01      	cmp	r3, #1
 800385c:	d105      	bne.n	800386a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800385e:	4b3c      	ldr	r3, [pc, #240]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	4a3b      	ldr	r2, [pc, #236]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003864:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003868:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	69db      	ldr	r3, [r3, #28]
 800386e:	2b00      	cmp	r3, #0
 8003870:	f000 8087 	beq.w	8003982 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003874:	4b36      	ldr	r3, [pc, #216]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003876:	685b      	ldr	r3, [r3, #4]
 8003878:	f003 030c 	and.w	r3, r3, #12
 800387c:	2b08      	cmp	r3, #8
 800387e:	d061      	beq.n	8003944 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	69db      	ldr	r3, [r3, #28]
 8003884:	2b02      	cmp	r3, #2
 8003886:	d146      	bne.n	8003916 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003888:	4b33      	ldr	r3, [pc, #204]	@ (8003958 <HAL_RCC_OscConfig+0x4cc>)
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800388e:	f7fd fb61 	bl	8000f54 <HAL_GetTick>
 8003892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003894:	e008      	b.n	80038a8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003896:	f7fd fb5d 	bl	8000f54 <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	d901      	bls.n	80038a8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80038a4:	2303      	movs	r3, #3
 80038a6:	e06d      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038a8:	4b29      	ldr	r3, [pc, #164]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d1f0      	bne.n	8003896 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038bc:	d108      	bne.n	80038d0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80038be:	4b24      	ldr	r3, [pc, #144]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	4921      	ldr	r1, [pc, #132]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80038d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6a19      	ldr	r1, [r3, #32]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e0:	430b      	orrs	r3, r1
 80038e2:	491b      	ldr	r1, [pc, #108]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 80038e4:	4313      	orrs	r3, r2
 80038e6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038e8:	4b1b      	ldr	r3, [pc, #108]	@ (8003958 <HAL_RCC_OscConfig+0x4cc>)
 80038ea:	2201      	movs	r2, #1
 80038ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ee:	f7fd fb31 	bl	8000f54 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038f6:	f7fd fb2d 	bl	8000f54 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e03d      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003908:	4b11      	ldr	r3, [pc, #68]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d0f0      	beq.n	80038f6 <HAL_RCC_OscConfig+0x46a>
 8003914:	e035      	b.n	8003982 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003916:	4b10      	ldr	r3, [pc, #64]	@ (8003958 <HAL_RCC_OscConfig+0x4cc>)
 8003918:	2200      	movs	r2, #0
 800391a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800391c:	f7fd fb1a 	bl	8000f54 <HAL_GetTick>
 8003920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003922:	e008      	b.n	8003936 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003924:	f7fd fb16 	bl	8000f54 <HAL_GetTick>
 8003928:	4602      	mov	r2, r0
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	1ad3      	subs	r3, r2, r3
 800392e:	2b02      	cmp	r3, #2
 8003930:	d901      	bls.n	8003936 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003932:	2303      	movs	r3, #3
 8003934:	e026      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003936:	4b06      	ldr	r3, [pc, #24]	@ (8003950 <HAL_RCC_OscConfig+0x4c4>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800393e:	2b00      	cmp	r3, #0
 8003940:	d1f0      	bne.n	8003924 <HAL_RCC_OscConfig+0x498>
 8003942:	e01e      	b.n	8003982 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	69db      	ldr	r3, [r3, #28]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d107      	bne.n	800395c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	e019      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
 8003950:	40021000 	.word	0x40021000
 8003954:	40007000 	.word	0x40007000
 8003958:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800395c:	4b0b      	ldr	r3, [pc, #44]	@ (800398c <HAL_RCC_OscConfig+0x500>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a1b      	ldr	r3, [r3, #32]
 800396c:	429a      	cmp	r2, r3
 800396e:	d106      	bne.n	800397e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800397a:	429a      	cmp	r2, r3
 800397c:	d001      	beq.n	8003982 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e000      	b.n	8003984 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	3718      	adds	r7, #24
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	40021000 	.word	0x40021000

08003990 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d101      	bne.n	80039a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e0d0      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80039a4:	4b6a      	ldr	r3, [pc, #424]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	683a      	ldr	r2, [r7, #0]
 80039ae:	429a      	cmp	r2, r3
 80039b0:	d910      	bls.n	80039d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039b2:	4b67      	ldr	r3, [pc, #412]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f023 0207 	bic.w	r2, r3, #7
 80039ba:	4965      	ldr	r1, [pc, #404]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	4313      	orrs	r3, r2
 80039c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039c2:	4b63      	ldr	r3, [pc, #396]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f003 0307 	and.w	r3, r3, #7
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d001      	beq.n	80039d4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e0b8      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d020      	beq.n	8003a22 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0304 	and.w	r3, r3, #4
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d005      	beq.n	80039f8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039ec:	4b59      	ldr	r3, [pc, #356]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	4a58      	ldr	r2, [pc, #352]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 80039f2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80039f6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0308 	and.w	r3, r3, #8
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d005      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a04:	4b53      	ldr	r3, [pc, #332]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	4a52      	ldr	r2, [pc, #328]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a0a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003a0e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a10:	4b50      	ldr	r3, [pc, #320]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a12:	685b      	ldr	r3, [r3, #4]
 8003a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	689b      	ldr	r3, [r3, #8]
 8003a1c:	494d      	ldr	r1, [pc, #308]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0301 	and.w	r3, r3, #1
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d040      	beq.n	8003ab0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d107      	bne.n	8003a46 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a36:	4b47      	ldr	r3, [pc, #284]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d115      	bne.n	8003a6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e07f      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b02      	cmp	r3, #2
 8003a4c:	d107      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a4e:	4b41      	ldr	r3, [pc, #260]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d109      	bne.n	8003a6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e073      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a5e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f003 0302 	and.w	r3, r3, #2
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e06b      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a6e:	4b39      	ldr	r3, [pc, #228]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	f023 0203 	bic.w	r2, r3, #3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	4936      	ldr	r1, [pc, #216]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a80:	f7fd fa68 	bl	8000f54 <HAL_GetTick>
 8003a84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a86:	e00a      	b.n	8003a9e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a88:	f7fd fa64 	bl	8000f54 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d901      	bls.n	8003a9e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e053      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f003 020c 	and.w	r2, r3, #12
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d1eb      	bne.n	8003a88 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ab0:	4b27      	ldr	r3, [pc, #156]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0307 	and.w	r3, r3, #7
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d210      	bcs.n	8003ae0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003abe:	4b24      	ldr	r3, [pc, #144]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f023 0207 	bic.w	r2, r3, #7
 8003ac6:	4922      	ldr	r1, [pc, #136]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ace:	4b20      	ldr	r3, [pc, #128]	@ (8003b50 <HAL_RCC_ClockConfig+0x1c0>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 0307 	and.w	r3, r3, #7
 8003ad6:	683a      	ldr	r2, [r7, #0]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	d001      	beq.n	8003ae0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	e032      	b.n	8003b46 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d008      	beq.n	8003afe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aec:	4b19      	ldr	r3, [pc, #100]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	4916      	ldr	r1, [pc, #88]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 0308 	and.w	r3, r3, #8
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d009      	beq.n	8003b1e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b0a:	4b12      	ldr	r3, [pc, #72]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	00db      	lsls	r3, r3, #3
 8003b18:	490e      	ldr	r1, [pc, #56]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b1e:	f000 f821 	bl	8003b64 <HAL_RCC_GetSysClockFreq>
 8003b22:	4602      	mov	r2, r0
 8003b24:	4b0b      	ldr	r3, [pc, #44]	@ (8003b54 <HAL_RCC_ClockConfig+0x1c4>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	091b      	lsrs	r3, r3, #4
 8003b2a:	f003 030f 	and.w	r3, r3, #15
 8003b2e:	490a      	ldr	r1, [pc, #40]	@ (8003b58 <HAL_RCC_ClockConfig+0x1c8>)
 8003b30:	5ccb      	ldrb	r3, [r1, r3]
 8003b32:	fa22 f303 	lsr.w	r3, r2, r3
 8003b36:	4a09      	ldr	r2, [pc, #36]	@ (8003b5c <HAL_RCC_ClockConfig+0x1cc>)
 8003b38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b3a:	4b09      	ldr	r3, [pc, #36]	@ (8003b60 <HAL_RCC_ClockConfig+0x1d0>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7fd f9c6 	bl	8000ed0 <HAL_InitTick>

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40022000 	.word	0x40022000
 8003b54:	40021000 	.word	0x40021000
 8003b58:	08007a30 	.word	0x08007a30
 8003b5c:	20000000 	.word	0x20000000
 8003b60:	20000004 	.word	0x20000004

08003b64 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	b087      	sub	sp, #28
 8003b68:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	60fb      	str	r3, [r7, #12]
 8003b6e:	2300      	movs	r3, #0
 8003b70:	60bb      	str	r3, [r7, #8]
 8003b72:	2300      	movs	r3, #0
 8003b74:	617b      	str	r3, [r7, #20]
 8003b76:	2300      	movs	r3, #0
 8003b78:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003b7e:	4b1e      	ldr	r3, [pc, #120]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f003 030c 	and.w	r3, r3, #12
 8003b8a:	2b04      	cmp	r3, #4
 8003b8c:	d002      	beq.n	8003b94 <HAL_RCC_GetSysClockFreq+0x30>
 8003b8e:	2b08      	cmp	r3, #8
 8003b90:	d003      	beq.n	8003b9a <HAL_RCC_GetSysClockFreq+0x36>
 8003b92:	e027      	b.n	8003be4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003b94:	4b19      	ldr	r3, [pc, #100]	@ (8003bfc <HAL_RCC_GetSysClockFreq+0x98>)
 8003b96:	613b      	str	r3, [r7, #16]
      break;
 8003b98:	e027      	b.n	8003bea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	0c9b      	lsrs	r3, r3, #18
 8003b9e:	f003 030f 	and.w	r3, r3, #15
 8003ba2:	4a17      	ldr	r2, [pc, #92]	@ (8003c00 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ba4:	5cd3      	ldrb	r3, [r2, r3]
 8003ba6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d010      	beq.n	8003bd4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003bb2:	4b11      	ldr	r3, [pc, #68]	@ (8003bf8 <HAL_RCC_GetSysClockFreq+0x94>)
 8003bb4:	685b      	ldr	r3, [r3, #4]
 8003bb6:	0c5b      	lsrs	r3, r3, #17
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	4a11      	ldr	r2, [pc, #68]	@ (8003c04 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003bbe:	5cd3      	ldrb	r3, [r2, r3]
 8003bc0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a0d      	ldr	r2, [pc, #52]	@ (8003bfc <HAL_RCC_GetSysClockFreq+0x98>)
 8003bc6:	fb03 f202 	mul.w	r2, r3, r2
 8003bca:	68bb      	ldr	r3, [r7, #8]
 8003bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bd0:	617b      	str	r3, [r7, #20]
 8003bd2:	e004      	b.n	8003bde <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	4a0c      	ldr	r2, [pc, #48]	@ (8003c08 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003bd8:	fb02 f303 	mul.w	r3, r2, r3
 8003bdc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	613b      	str	r3, [r7, #16]
      break;
 8003be2:	e002      	b.n	8003bea <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003be4:	4b05      	ldr	r3, [pc, #20]	@ (8003bfc <HAL_RCC_GetSysClockFreq+0x98>)
 8003be6:	613b      	str	r3, [r7, #16]
      break;
 8003be8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bea:	693b      	ldr	r3, [r7, #16]
}
 8003bec:	4618      	mov	r0, r3
 8003bee:	371c      	adds	r7, #28
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	bc80      	pop	{r7}
 8003bf4:	4770      	bx	lr
 8003bf6:	bf00      	nop
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	007a1200 	.word	0x007a1200
 8003c00:	08007a48 	.word	0x08007a48
 8003c04:	08007a58 	.word	0x08007a58
 8003c08:	003d0900 	.word	0x003d0900

08003c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c10:	4b02      	ldr	r3, [pc, #8]	@ (8003c1c <HAL_RCC_GetHCLKFreq+0x10>)
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr
 8003c1c:	20000000 	.word	0x20000000

08003c20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c24:	f7ff fff2 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	4b05      	ldr	r3, [pc, #20]	@ (8003c40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c2c:	685b      	ldr	r3, [r3, #4]
 8003c2e:	0adb      	lsrs	r3, r3, #11
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	4903      	ldr	r1, [pc, #12]	@ (8003c44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c36:	5ccb      	ldrb	r3, [r1, r3]
 8003c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	40021000 	.word	0x40021000
 8003c44:	08007a40 	.word	0x08007a40

08003c48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003c48:	b480      	push	{r7}
 8003c4a:	b085      	sub	sp, #20
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003c50:	4b0a      	ldr	r3, [pc, #40]	@ (8003c7c <RCC_Delay+0x34>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a0a      	ldr	r2, [pc, #40]	@ (8003c80 <RCC_Delay+0x38>)
 8003c56:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5a:	0a5b      	lsrs	r3, r3, #9
 8003c5c:	687a      	ldr	r2, [r7, #4]
 8003c5e:	fb02 f303 	mul.w	r3, r2, r3
 8003c62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003c64:	bf00      	nop
  }
  while (Delay --);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	1e5a      	subs	r2, r3, #1
 8003c6a:	60fa      	str	r2, [r7, #12]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d1f9      	bne.n	8003c64 <RCC_Delay+0x1c>
}
 8003c70:	bf00      	nop
 8003c72:	bf00      	nop
 8003c74:	3714      	adds	r7, #20
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bc80      	pop	{r7}
 8003c7a:	4770      	bx	lr
 8003c7c:	20000000 	.word	0x20000000
 8003c80:	10624dd3 	.word	0x10624dd3

08003c84 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b086      	sub	sp, #24
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	613b      	str	r3, [r7, #16]
 8003c90:	2300      	movs	r3, #0
 8003c92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f003 0301 	and.w	r3, r3, #1
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d07d      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca4:	4b4f      	ldr	r3, [pc, #316]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca6:	69db      	ldr	r3, [r3, #28]
 8003ca8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d10d      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cb0:	4b4c      	ldr	r3, [pc, #304]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	4a4b      	ldr	r2, [pc, #300]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cba:	61d3      	str	r3, [r2, #28]
 8003cbc:	4b49      	ldr	r3, [pc, #292]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cbe:	69db      	ldr	r3, [r3, #28]
 8003cc0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cc4:	60bb      	str	r3, [r7, #8]
 8003cc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cc8:	2301      	movs	r3, #1
 8003cca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ccc:	4b46      	ldr	r3, [pc, #280]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d118      	bne.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cd8:	4b43      	ldr	r3, [pc, #268]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	4a42      	ldr	r2, [pc, #264]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003cde:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ce2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ce4:	f7fd f936 	bl	8000f54 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cea:	e008      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cec:	f7fd f932 	bl	8000f54 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b64      	cmp	r3, #100	@ 0x64
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e06d      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cfe:	4b3a      	ldr	r3, [pc, #232]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0f0      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003d0a:	4b36      	ldr	r3, [pc, #216]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0c:	6a1b      	ldr	r3, [r3, #32]
 8003d0e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d12:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d02e      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d22:	68fa      	ldr	r2, [r7, #12]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d027      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d28:	4b2e      	ldr	r3, [pc, #184]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d2a:	6a1b      	ldr	r3, [r3, #32]
 8003d2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d30:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d32:	4b2e      	ldr	r3, [pc, #184]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d34:	2201      	movs	r2, #1
 8003d36:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d38:	4b2c      	ldr	r3, [pc, #176]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003d3e:	4a29      	ldr	r2, [pc, #164]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	f003 0301 	and.w	r3, r3, #1
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d014      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d4e:	f7fd f901 	bl	8000f54 <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d54:	e00a      	b.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d56:	f7fd f8fd 	bl	8000f54 <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d64:	4293      	cmp	r3, r2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e036      	b.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d6e:	6a1b      	ldr	r3, [r3, #32]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0ee      	beq.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003d78:	4b1a      	ldr	r3, [pc, #104]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	685b      	ldr	r3, [r3, #4]
 8003d84:	4917      	ldr	r1, [pc, #92]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d8a:	7dfb      	ldrb	r3, [r7, #23]
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d105      	bne.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d90:	4b14      	ldr	r3, [pc, #80]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d92:	69db      	ldr	r3, [r3, #28]
 8003d94:	4a13      	ldr	r2, [pc, #76]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003d9a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 0302 	and.w	r3, r3, #2
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d008      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003da8:	4b0e      	ldr	r3, [pc, #56]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	490b      	ldr	r1, [pc, #44]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0310 	and.w	r3, r3, #16
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d008      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003dc6:	4b07      	ldr	r3, [pc, #28]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dc8:	685b      	ldr	r3, [r3, #4]
 8003dca:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	4904      	ldr	r1, [pc, #16]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003dd4:	4313      	orrs	r3, r2
 8003dd6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
 8003de2:	bf00      	nop
 8003de4:	40021000 	.word	0x40021000
 8003de8:	40007000 	.word	0x40007000
 8003dec:	42420440 	.word	0x42420440

08003df0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	617b      	str	r3, [r7, #20]
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	61fb      	str	r3, [r7, #28]
 8003e00:	2300      	movs	r3, #0
 8003e02:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003e04:	2300      	movs	r3, #0
 8003e06:	60fb      	str	r3, [r7, #12]
 8003e08:	2300      	movs	r3, #0
 8003e0a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b10      	cmp	r3, #16
 8003e10:	d00a      	beq.n	8003e28 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2b10      	cmp	r3, #16
 8003e16:	f200 808a 	bhi.w	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d045      	beq.n	8003eac <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2b02      	cmp	r3, #2
 8003e24:	d075      	beq.n	8003f12 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003e26:	e082      	b.n	8003f2e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003e28:	4b46      	ldr	r3, [pc, #280]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003e2e:	4b45      	ldr	r3, [pc, #276]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d07b      	beq.n	8003f32 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	0c9b      	lsrs	r3, r3, #18
 8003e3e:	f003 030f 	and.w	r3, r3, #15
 8003e42:	4a41      	ldr	r2, [pc, #260]	@ (8003f48 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8003e44:	5cd3      	ldrb	r3, [r2, r3]
 8003e46:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d015      	beq.n	8003e7e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003e52:	4b3c      	ldr	r3, [pc, #240]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	0c5b      	lsrs	r3, r3, #17
 8003e58:	f003 0301 	and.w	r3, r3, #1
 8003e5c:	4a3b      	ldr	r2, [pc, #236]	@ (8003f4c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8003e5e:	5cd3      	ldrb	r3, [r2, r3]
 8003e60:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d00d      	beq.n	8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003e6c:	4a38      	ldr	r2, [pc, #224]	@ (8003f50 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	fb02 f303 	mul.w	r3, r2, r3
 8003e7a:	61fb      	str	r3, [r7, #28]
 8003e7c:	e004      	b.n	8003e88 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	4a34      	ldr	r2, [pc, #208]	@ (8003f54 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003e88:	4b2e      	ldr	r3, [pc, #184]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e90:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003e94:	d102      	bne.n	8003e9c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	61bb      	str	r3, [r7, #24]
      break;
 8003e9a:	e04a      	b.n	8003f32 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	4a2d      	ldr	r2, [pc, #180]	@ (8003f58 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ea6:	085b      	lsrs	r3, r3, #1
 8003ea8:	61bb      	str	r3, [r7, #24]
      break;
 8003eaa:	e042      	b.n	8003f32 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003eac:	4b25      	ldr	r3, [pc, #148]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003eae:	6a1b      	ldr	r3, [r3, #32]
 8003eb0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ebc:	d108      	bne.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d003      	beq.n	8003ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003ec8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ecc:	61bb      	str	r3, [r7, #24]
 8003ece:	e01f      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ed6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eda:	d109      	bne.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003edc:	4b19      	ldr	r3, [pc, #100]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d003      	beq.n	8003ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003ee8:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003eec:	61bb      	str	r3, [r7, #24]
 8003eee:	e00f      	b.n	8003f10 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ef6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003efa:	d11c      	bne.n	8003f36 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003efc:	4b11      	ldr	r3, [pc, #68]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d016      	beq.n	8003f36 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003f08:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003f0c:	61bb      	str	r3, [r7, #24]
      break;
 8003f0e:	e012      	b.n	8003f36 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003f10:	e011      	b.n	8003f36 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003f12:	f7ff fe85 	bl	8003c20 <HAL_RCC_GetPCLK2Freq>
 8003f16:	4602      	mov	r2, r0
 8003f18:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	0b9b      	lsrs	r3, r3, #14
 8003f1e:	f003 0303 	and.w	r3, r3, #3
 8003f22:	3301      	adds	r3, #1
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f2a:	61bb      	str	r3, [r7, #24]
      break;
 8003f2c:	e004      	b.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003f2e:	bf00      	nop
 8003f30:	e002      	b.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003f32:	bf00      	nop
 8003f34:	e000      	b.n	8003f38 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003f36:	bf00      	nop
    }
  }
  return (frequency);
 8003f38:	69bb      	ldr	r3, [r7, #24]
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3720      	adds	r7, #32
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40021000 	.word	0x40021000
 8003f48:	08007a5c 	.word	0x08007a5c
 8003f4c:	08007a6c 	.word	0x08007a6c
 8003f50:	007a1200 	.word	0x007a1200
 8003f54:	003d0900 	.word	0x003d0900
 8003f58:	aaaaaaab 	.word	0xaaaaaaab

08003f5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b082      	sub	sp, #8
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d101      	bne.n	8003f6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e041      	b.n	8003ff2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f74:	b2db      	uxtb	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d106      	bne.n	8003f88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f7fc ff4c 	bl	8000e20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3304      	adds	r3, #4
 8003f98:	4619      	mov	r1, r3
 8003f9a:	4610      	mov	r0, r2
 8003f9c:	f000 f8f4 	bl	8004188 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2201      	movs	r2, #1
 8003fac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	2201      	movs	r2, #1
 8003fbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2201      	movs	r2, #1
 8003fcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2201      	movs	r2, #1
 8003fe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3708      	adds	r7, #8
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b084      	sub	sp, #16
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	6078      	str	r0, [r7, #4]
 8004002:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004004:	2300      	movs	r3, #0
 8004006:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800400e:	2b01      	cmp	r3, #1
 8004010:	d101      	bne.n	8004016 <HAL_TIM_ConfigClockSource+0x1c>
 8004012:	2302      	movs	r3, #2
 8004014:	e0b4      	b.n	8004180 <HAL_TIM_ConfigClockSource+0x186>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2202      	movs	r2, #2
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	689b      	ldr	r3, [r3, #8]
 800402c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004034:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800403c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	68ba      	ldr	r2, [r7, #8]
 8004044:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800404e:	d03e      	beq.n	80040ce <HAL_TIM_ConfigClockSource+0xd4>
 8004050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004054:	f200 8087 	bhi.w	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 8004058:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800405c:	f000 8086 	beq.w	800416c <HAL_TIM_ConfigClockSource+0x172>
 8004060:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004064:	d87f      	bhi.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 8004066:	2b70      	cmp	r3, #112	@ 0x70
 8004068:	d01a      	beq.n	80040a0 <HAL_TIM_ConfigClockSource+0xa6>
 800406a:	2b70      	cmp	r3, #112	@ 0x70
 800406c:	d87b      	bhi.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 800406e:	2b60      	cmp	r3, #96	@ 0x60
 8004070:	d050      	beq.n	8004114 <HAL_TIM_ConfigClockSource+0x11a>
 8004072:	2b60      	cmp	r3, #96	@ 0x60
 8004074:	d877      	bhi.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 8004076:	2b50      	cmp	r3, #80	@ 0x50
 8004078:	d03c      	beq.n	80040f4 <HAL_TIM_ConfigClockSource+0xfa>
 800407a:	2b50      	cmp	r3, #80	@ 0x50
 800407c:	d873      	bhi.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 800407e:	2b40      	cmp	r3, #64	@ 0x40
 8004080:	d058      	beq.n	8004134 <HAL_TIM_ConfigClockSource+0x13a>
 8004082:	2b40      	cmp	r3, #64	@ 0x40
 8004084:	d86f      	bhi.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 8004086:	2b30      	cmp	r3, #48	@ 0x30
 8004088:	d064      	beq.n	8004154 <HAL_TIM_ConfigClockSource+0x15a>
 800408a:	2b30      	cmp	r3, #48	@ 0x30
 800408c:	d86b      	bhi.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 800408e:	2b20      	cmp	r3, #32
 8004090:	d060      	beq.n	8004154 <HAL_TIM_ConfigClockSource+0x15a>
 8004092:	2b20      	cmp	r3, #32
 8004094:	d867      	bhi.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
 8004096:	2b00      	cmp	r3, #0
 8004098:	d05c      	beq.n	8004154 <HAL_TIM_ConfigClockSource+0x15a>
 800409a:	2b10      	cmp	r3, #16
 800409c:	d05a      	beq.n	8004154 <HAL_TIM_ConfigClockSource+0x15a>
 800409e:	e062      	b.n	8004166 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040b0:	f000 f94f 	bl	8004352 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80040c2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	609a      	str	r2, [r3, #8]
      break;
 80040cc:	e04f      	b.n	800416e <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040de:	f000 f938 	bl	8004352 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	689a      	ldr	r2, [r3, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040f0:	609a      	str	r2, [r3, #8]
      break;
 80040f2:	e03c      	b.n	800416e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004100:	461a      	mov	r2, r3
 8004102:	f000 f8af 	bl	8004264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2150      	movs	r1, #80	@ 0x50
 800410c:	4618      	mov	r0, r3
 800410e:	f000 f906 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8004112:	e02c      	b.n	800416e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004120:	461a      	mov	r2, r3
 8004122:	f000 f8cd 	bl	80042c0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	2160      	movs	r1, #96	@ 0x60
 800412c:	4618      	mov	r0, r3
 800412e:	f000 f8f6 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8004132:	e01c      	b.n	800416e <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004140:	461a      	mov	r2, r3
 8004142:	f000 f88f 	bl	8004264 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2140      	movs	r1, #64	@ 0x40
 800414c:	4618      	mov	r0, r3
 800414e:	f000 f8e6 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8004152:	e00c      	b.n	800416e <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	4619      	mov	r1, r3
 800415e:	4610      	mov	r0, r2
 8004160:	f000 f8dd 	bl	800431e <TIM_ITRx_SetConfig>
      break;
 8004164:	e003      	b.n	800416e <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	73fb      	strb	r3, [r7, #15]
      break;
 800416a:	e000      	b.n	800416e <HAL_TIM_ConfigClockSource+0x174>
      break;
 800416c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800417e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}

08004188 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004188:	b480      	push	{r7}
 800418a:	b085      	sub	sp, #20
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	4a2f      	ldr	r2, [pc, #188]	@ (8004258 <TIM_Base_SetConfig+0xd0>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d00b      	beq.n	80041b8 <TIM_Base_SetConfig+0x30>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041a6:	d007      	beq.n	80041b8 <TIM_Base_SetConfig+0x30>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	4a2c      	ldr	r2, [pc, #176]	@ (800425c <TIM_Base_SetConfig+0xd4>)
 80041ac:	4293      	cmp	r3, r2
 80041ae:	d003      	beq.n	80041b8 <TIM_Base_SetConfig+0x30>
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a2b      	ldr	r2, [pc, #172]	@ (8004260 <TIM_Base_SetConfig+0xd8>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d108      	bne.n	80041ca <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	68fa      	ldr	r2, [r7, #12]
 80041c6:	4313      	orrs	r3, r2
 80041c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	4a22      	ldr	r2, [pc, #136]	@ (8004258 <TIM_Base_SetConfig+0xd0>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d00b      	beq.n	80041ea <TIM_Base_SetConfig+0x62>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041d8:	d007      	beq.n	80041ea <TIM_Base_SetConfig+0x62>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a1f      	ldr	r2, [pc, #124]	@ (800425c <TIM_Base_SetConfig+0xd4>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d003      	beq.n	80041ea <TIM_Base_SetConfig+0x62>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a1e      	ldr	r2, [pc, #120]	@ (8004260 <TIM_Base_SetConfig+0xd8>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d108      	bne.n	80041fc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68db      	ldr	r3, [r3, #12]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	4313      	orrs	r3, r2
 8004208:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	68fa      	ldr	r2, [r7, #12]
 800420e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	4a0d      	ldr	r2, [pc, #52]	@ (8004258 <TIM_Base_SetConfig+0xd0>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d103      	bne.n	8004230 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	691a      	ldr	r2, [r3, #16]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2201      	movs	r2, #1
 8004234:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	f003 0301 	and.w	r3, r3, #1
 800423e:	2b00      	cmp	r3, #0
 8004240:	d005      	beq.n	800424e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	f023 0201 	bic.w	r2, r3, #1
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	611a      	str	r2, [r3, #16]
  }
}
 800424e:	bf00      	nop
 8004250:	3714      	adds	r7, #20
 8004252:	46bd      	mov	sp, r7
 8004254:	bc80      	pop	{r7}
 8004256:	4770      	bx	lr
 8004258:	40012c00 	.word	0x40012c00
 800425c:	40000400 	.word	0x40000400
 8004260:	40000800 	.word	0x40000800

08004264 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004264:	b480      	push	{r7}
 8004266:	b087      	sub	sp, #28
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6a1b      	ldr	r3, [r3, #32]
 8004274:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	6a1b      	ldr	r3, [r3, #32]
 800427a:	f023 0201 	bic.w	r2, r3, #1
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	699b      	ldr	r3, [r3, #24]
 8004286:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800428e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	011b      	lsls	r3, r3, #4
 8004294:	693a      	ldr	r2, [r7, #16]
 8004296:	4313      	orrs	r3, r2
 8004298:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800429a:	697b      	ldr	r3, [r7, #20]
 800429c:	f023 030a 	bic.w	r3, r3, #10
 80042a0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80042a2:	697a      	ldr	r2, [r7, #20]
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	4313      	orrs	r3, r2
 80042a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	697a      	ldr	r2, [r7, #20]
 80042b4:	621a      	str	r2, [r3, #32]
}
 80042b6:	bf00      	nop
 80042b8:	371c      	adds	r7, #28
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bc80      	pop	{r7}
 80042be:	4770      	bx	lr

080042c0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	6a1b      	ldr	r3, [r3, #32]
 80042d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	6a1b      	ldr	r3, [r3, #32]
 80042d6:	f023 0210 	bic.w	r2, r3, #16
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	699b      	ldr	r3, [r3, #24]
 80042e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	031b      	lsls	r3, r3, #12
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	4313      	orrs	r3, r2
 80042f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042fc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	011b      	lsls	r3, r3, #4
 8004302:	697a      	ldr	r2, [r7, #20]
 8004304:	4313      	orrs	r3, r2
 8004306:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	693a      	ldr	r2, [r7, #16]
 800430c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	697a      	ldr	r2, [r7, #20]
 8004312:	621a      	str	r2, [r3, #32]
}
 8004314:	bf00      	nop
 8004316:	371c      	adds	r7, #28
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr

0800431e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800431e:	b480      	push	{r7}
 8004320:	b085      	sub	sp, #20
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004334:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004336:	683a      	ldr	r2, [r7, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	4313      	orrs	r3, r2
 800433c:	f043 0307 	orr.w	r3, r3, #7
 8004340:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	609a      	str	r2, [r3, #8]
}
 8004348:	bf00      	nop
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	bc80      	pop	{r7}
 8004350:	4770      	bx	lr

08004352 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004352:	b480      	push	{r7}
 8004354:	b087      	sub	sp, #28
 8004356:	af00      	add	r7, sp, #0
 8004358:	60f8      	str	r0, [r7, #12]
 800435a:	60b9      	str	r1, [r7, #8]
 800435c:	607a      	str	r2, [r7, #4]
 800435e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004366:	697b      	ldr	r3, [r7, #20]
 8004368:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800436c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	021a      	lsls	r2, r3, #8
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	431a      	orrs	r2, r3
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	4313      	orrs	r3, r2
 800437a:	697a      	ldr	r2, [r7, #20]
 800437c:	4313      	orrs	r3, r2
 800437e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	609a      	str	r2, [r3, #8]
}
 8004386:	bf00      	nop
 8004388:	371c      	adds	r7, #28
 800438a:	46bd      	mov	sp, r7
 800438c:	bc80      	pop	{r7}
 800438e:	4770      	bx	lr

08004390 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004390:	b480      	push	{r7}
 8004392:	b085      	sub	sp, #20
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
 8004398:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d101      	bne.n	80043a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80043a4:	2302      	movs	r3, #2
 80043a6:	e046      	b.n	8004436 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2201      	movs	r2, #1
 80043ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2202      	movs	r2, #2
 80043b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	4313      	orrs	r3, r2
 80043d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4a16      	ldr	r2, [pc, #88]	@ (8004440 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d00e      	beq.n	800440a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043f4:	d009      	beq.n	800440a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	4a12      	ldr	r2, [pc, #72]	@ (8004444 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d004      	beq.n	800440a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a10      	ldr	r2, [pc, #64]	@ (8004448 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004406:	4293      	cmp	r3, r2
 8004408:	d10c      	bne.n	8004424 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004410:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004412:	683b      	ldr	r3, [r7, #0]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	68ba      	ldr	r2, [r7, #8]
 8004418:	4313      	orrs	r3, r2
 800441a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3714      	adds	r7, #20
 800443a:	46bd      	mov	sp, r7
 800443c:	bc80      	pop	{r7}
 800443e:	4770      	bx	lr
 8004440:	40012c00 	.word	0x40012c00
 8004444:	40000400 	.word	0x40000400
 8004448:	40000800 	.word	0x40000800

0800444c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800444c:	b480      	push	{r7}
 800444e:	b09d      	sub	sp, #116	@ 0x74
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8004456:	2300      	movs	r3, #0
 8004458:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	781b      	ldrb	r3, [r3, #0]
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	4413      	add	r3, r2
 8004466:	881b      	ldrh	r3, [r3, #0]
 8004468:	b29b      	uxth	r3, r3
 800446a:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800446e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004472:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	78db      	ldrb	r3, [r3, #3]
 800447a:	2b03      	cmp	r3, #3
 800447c:	d81f      	bhi.n	80044be <USB_ActivateEndpoint+0x72>
 800447e:	a201      	add	r2, pc, #4	@ (adr r2, 8004484 <USB_ActivateEndpoint+0x38>)
 8004480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004484:	08004495 	.word	0x08004495
 8004488:	080044b1 	.word	0x080044b1
 800448c:	080044c7 	.word	0x080044c7
 8004490:	080044a3 	.word	0x080044a3
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004494:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8004498:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800449c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80044a0:	e012      	b.n	80044c8 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80044a2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80044a6:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80044aa:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80044ae:	e00b      	b.n	80044c8 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80044b0:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80044b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044b8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80044bc:	e004      	b.n	80044c8 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80044c4:	e000      	b.n	80044c8 <USB_ActivateEndpoint+0x7c>
      break;
 80044c6:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	441a      	add	r2, r3
 80044d2:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80044d6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80044da:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80044de:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	781b      	ldrb	r3, [r3, #0]
 80044f0:	009b      	lsls	r3, r3, #2
 80044f2:	4413      	add	r3, r2
 80044f4:	881b      	ldrh	r3, [r3, #0]
 80044f6:	b29b      	uxth	r3, r3
 80044f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004500:	b29b      	uxth	r3, r3
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	7812      	ldrb	r2, [r2, #0]
 8004506:	4313      	orrs	r3, r2
 8004508:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	781b      	ldrb	r3, [r3, #0]
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	441a      	add	r2, r3
 8004516:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800451a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800451e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004522:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004526:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800452a:	b29b      	uxth	r3, r3
 800452c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	7b1b      	ldrb	r3, [r3, #12]
 8004532:	2b00      	cmp	r3, #0
 8004534:	f040 8178 	bne.w	8004828 <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	785b      	ldrb	r3, [r3, #1]
 800453c:	2b00      	cmp	r3, #0
 800453e:	f000 8084 	beq.w	800464a <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	61bb      	str	r3, [r7, #24]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800454c:	b29b      	uxth	r3, r3
 800454e:	461a      	mov	r2, r3
 8004550:	69bb      	ldr	r3, [r7, #24]
 8004552:	4413      	add	r3, r2
 8004554:	61bb      	str	r3, [r7, #24]
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	781b      	ldrb	r3, [r3, #0]
 800455a:	011a      	lsls	r2, r3, #4
 800455c:	69bb      	ldr	r3, [r7, #24]
 800455e:	4413      	add	r3, r2
 8004560:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004564:	617b      	str	r3, [r7, #20]
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	88db      	ldrh	r3, [r3, #6]
 800456a:	085b      	lsrs	r3, r3, #1
 800456c:	b29b      	uxth	r3, r3
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	b29a      	uxth	r2, r3
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	009b      	lsls	r3, r3, #2
 800457e:	4413      	add	r3, r2
 8004580:	881b      	ldrh	r3, [r3, #0]
 8004582:	827b      	strh	r3, [r7, #18]
 8004584:	8a7b      	ldrh	r3, [r7, #18]
 8004586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800458a:	2b00      	cmp	r3, #0
 800458c:	d01b      	beq.n	80045c6 <USB_ActivateEndpoint+0x17a>
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	781b      	ldrb	r3, [r3, #0]
 8004594:	009b      	lsls	r3, r3, #2
 8004596:	4413      	add	r3, r2
 8004598:	881b      	ldrh	r3, [r3, #0]
 800459a:	b29b      	uxth	r3, r3
 800459c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045a4:	823b      	strh	r3, [r7, #16]
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	009b      	lsls	r3, r3, #2
 80045ae:	441a      	add	r2, r3
 80045b0:	8a3b      	ldrh	r3, [r7, #16]
 80045b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80045ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80045c2:	b29b      	uxth	r3, r3
 80045c4:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	78db      	ldrb	r3, [r3, #3]
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d020      	beq.n	8004610 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80045ce:	687a      	ldr	r2, [r7, #4]
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	781b      	ldrb	r3, [r3, #0]
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	4413      	add	r3, r2
 80045d8:	881b      	ldrh	r3, [r3, #0]
 80045da:	b29b      	uxth	r3, r3
 80045dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045e4:	81bb      	strh	r3, [r7, #12]
 80045e6:	89bb      	ldrh	r3, [r7, #12]
 80045e8:	f083 0320 	eor.w	r3, r3, #32
 80045ec:	81bb      	strh	r3, [r7, #12]
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	781b      	ldrb	r3, [r3, #0]
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	441a      	add	r2, r3
 80045f8:	89bb      	ldrh	r3, [r7, #12]
 80045fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80045fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004602:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004606:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800460a:	b29b      	uxth	r3, r3
 800460c:	8013      	strh	r3, [r2, #0]
 800460e:	e2d5      	b.n	8004bbc <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004610:	687a      	ldr	r2, [r7, #4]
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	781b      	ldrb	r3, [r3, #0]
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4413      	add	r3, r2
 800461a:	881b      	ldrh	r3, [r3, #0]
 800461c:	b29b      	uxth	r3, r3
 800461e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004622:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004626:	81fb      	strh	r3, [r7, #14]
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	441a      	add	r2, r3
 8004632:	89fb      	ldrh	r3, [r7, #14]
 8004634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800463c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004640:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004644:	b29b      	uxth	r3, r3
 8004646:	8013      	strh	r3, [r2, #0]
 8004648:	e2b8      	b.n	8004bbc <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	633b      	str	r3, [r7, #48]	@ 0x30
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004654:	b29b      	uxth	r3, r3
 8004656:	461a      	mov	r2, r3
 8004658:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800465a:	4413      	add	r3, r2
 800465c:	633b      	str	r3, [r7, #48]	@ 0x30
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	781b      	ldrb	r3, [r3, #0]
 8004662:	011a      	lsls	r2, r3, #4
 8004664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004666:	4413      	add	r3, r2
 8004668:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800466c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	88db      	ldrh	r3, [r3, #6]
 8004672:	085b      	lsrs	r3, r3, #1
 8004674:	b29b      	uxth	r3, r3
 8004676:	005b      	lsls	r3, r3, #1
 8004678:	b29a      	uxth	r2, r3
 800467a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800467c:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004688:	b29b      	uxth	r3, r3
 800468a:	461a      	mov	r2, r3
 800468c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800468e:	4413      	add	r3, r2
 8004690:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	781b      	ldrb	r3, [r3, #0]
 8004696:	011a      	lsls	r2, r3, #4
 8004698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800469a:	4413      	add	r3, r2
 800469c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80046a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80046a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a4:	881b      	ldrh	r3, [r3, #0]
 80046a6:	b29b      	uxth	r3, r3
 80046a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80046ac:	b29a      	uxth	r2, r3
 80046ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b0:	801a      	strh	r2, [r3, #0]
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	2b3e      	cmp	r3, #62	@ 0x3e
 80046b8:	d91d      	bls.n	80046f6 <USB_ActivateEndpoint+0x2aa>
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	095b      	lsrs	r3, r3, #5
 80046c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	691b      	ldr	r3, [r3, #16]
 80046c6:	f003 031f 	and.w	r3, r3, #31
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d102      	bne.n	80046d4 <USB_ActivateEndpoint+0x288>
 80046ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046d0:	3b01      	subs	r3, #1
 80046d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 80046d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d6:	881b      	ldrh	r3, [r3, #0]
 80046d8:	b29a      	uxth	r2, r3
 80046da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80046dc:	b29b      	uxth	r3, r3
 80046de:	029b      	lsls	r3, r3, #10
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	4313      	orrs	r3, r2
 80046e4:	b29b      	uxth	r3, r3
 80046e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046ee:	b29a      	uxth	r2, r3
 80046f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f2:	801a      	strh	r2, [r3, #0]
 80046f4:	e026      	b.n	8004744 <USB_ActivateEndpoint+0x2f8>
 80046f6:	683b      	ldr	r3, [r7, #0]
 80046f8:	691b      	ldr	r3, [r3, #16]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d10a      	bne.n	8004714 <USB_ActivateEndpoint+0x2c8>
 80046fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004700:	881b      	ldrh	r3, [r3, #0]
 8004702:	b29b      	uxth	r3, r3
 8004704:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004708:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800470c:	b29a      	uxth	r2, r3
 800470e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004710:	801a      	strh	r2, [r3, #0]
 8004712:	e017      	b.n	8004744 <USB_ActivateEndpoint+0x2f8>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	085b      	lsrs	r3, r3, #1
 800471a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	691b      	ldr	r3, [r3, #16]
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <USB_ActivateEndpoint+0x2e2>
 8004728:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800472a:	3301      	adds	r3, #1
 800472c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800472e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004730:	881b      	ldrh	r3, [r3, #0]
 8004732:	b29a      	uxth	r2, r3
 8004734:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004736:	b29b      	uxth	r3, r3
 8004738:	029b      	lsls	r3, r3, #10
 800473a:	b29b      	uxth	r3, r3
 800473c:	4313      	orrs	r3, r2
 800473e:	b29a      	uxth	r2, r3
 8004740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004742:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	4413      	add	r3, r2
 800474e:	881b      	ldrh	r3, [r3, #0]
 8004750:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004752:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004758:	2b00      	cmp	r3, #0
 800475a:	d01b      	beq.n	8004794 <USB_ActivateEndpoint+0x348>
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	009b      	lsls	r3, r3, #2
 8004764:	4413      	add	r3, r2
 8004766:	881b      	ldrh	r3, [r3, #0]
 8004768:	b29b      	uxth	r3, r3
 800476a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800476e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004772:	843b      	strh	r3, [r7, #32]
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	781b      	ldrb	r3, [r3, #0]
 800477a:	009b      	lsls	r3, r3, #2
 800477c:	441a      	add	r2, r3
 800477e:	8c3b      	ldrh	r3, [r7, #32]
 8004780:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004784:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004788:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800478c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004790:	b29b      	uxth	r3, r3
 8004792:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	781b      	ldrb	r3, [r3, #0]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d124      	bne.n	80047e6 <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	781b      	ldrb	r3, [r3, #0]
 80047a2:	009b      	lsls	r3, r3, #2
 80047a4:	4413      	add	r3, r2
 80047a6:	881b      	ldrh	r3, [r3, #0]
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047b2:	83bb      	strh	r3, [r7, #28]
 80047b4:	8bbb      	ldrh	r3, [r7, #28]
 80047b6:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80047ba:	83bb      	strh	r3, [r7, #28]
 80047bc:	8bbb      	ldrh	r3, [r7, #28]
 80047be:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80047c2:	83bb      	strh	r3, [r7, #28]
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	441a      	add	r2, r3
 80047ce:	8bbb      	ldrh	r3, [r7, #28]
 80047d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80047d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80047d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80047dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	8013      	strh	r3, [r2, #0]
 80047e4:	e1ea      	b.n	8004bbc <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80047e6:	687a      	ldr	r2, [r7, #4]
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	4413      	add	r3, r2
 80047f0:	881b      	ldrh	r3, [r3, #0]
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047fc:	83fb      	strh	r3, [r7, #30]
 80047fe:	8bfb      	ldrh	r3, [r7, #30]
 8004800:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8004804:	83fb      	strh	r3, [r7, #30]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	441a      	add	r2, r3
 8004810:	8bfb      	ldrh	r3, [r7, #30]
 8004812:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004816:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800481a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800481e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004822:	b29b      	uxth	r3, r3
 8004824:	8013      	strh	r3, [r2, #0]
 8004826:	e1c9      	b.n	8004bbc <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	78db      	ldrb	r3, [r3, #3]
 800482c:	2b02      	cmp	r3, #2
 800482e:	d11e      	bne.n	800486e <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	4413      	add	r3, r2
 800483a:	881b      	ldrh	r3, [r3, #0]
 800483c:	b29b      	uxth	r3, r3
 800483e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004846:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	009b      	lsls	r3, r3, #2
 8004852:	441a      	add	r2, r3
 8004854:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8004858:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800485c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004860:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004864:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004868:	b29b      	uxth	r3, r3
 800486a:	8013      	strh	r3, [r2, #0]
 800486c:	e01d      	b.n	80048aa <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	4413      	add	r3, r2
 8004878:	881b      	ldrh	r3, [r3, #0]
 800487a:	b29b      	uxth	r3, r3
 800487c:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004880:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004884:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	441a      	add	r2, r3
 8004892:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8004896:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800489a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800489e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80048a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048a6:	b29b      	uxth	r3, r3
 80048a8:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	461a      	mov	r2, r3
 80048b8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048ba:	4413      	add	r3, r2
 80048bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	011a      	lsls	r2, r3, #4
 80048c4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80048c6:	4413      	add	r3, r2
 80048c8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80048cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	891b      	ldrh	r3, [r3, #8]
 80048d2:	085b      	lsrs	r3, r3, #1
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	b29a      	uxth	r2, r3
 80048da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80048dc:	801a      	strh	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	461a      	mov	r2, r3
 80048ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048ee:	4413      	add	r3, r2
 80048f0:	657b      	str	r3, [r7, #84]	@ 0x54
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	781b      	ldrb	r3, [r3, #0]
 80048f6:	011a      	lsls	r2, r3, #4
 80048f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80048fa:	4413      	add	r3, r2
 80048fc:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8004900:	653b      	str	r3, [r7, #80]	@ 0x50
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	895b      	ldrh	r3, [r3, #10]
 8004906:	085b      	lsrs	r3, r3, #1
 8004908:	b29b      	uxth	r3, r3
 800490a:	005b      	lsls	r3, r3, #1
 800490c:	b29a      	uxth	r2, r3
 800490e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004910:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	785b      	ldrb	r3, [r3, #1]
 8004916:	2b00      	cmp	r3, #0
 8004918:	f040 8093 	bne.w	8004a42 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	781b      	ldrb	r3, [r3, #0]
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800492c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8004930:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d01b      	beq.n	8004970 <USB_ActivateEndpoint+0x524>
 8004938:	687a      	ldr	r2, [r7, #4]
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	781b      	ldrb	r3, [r3, #0]
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	4413      	add	r3, r2
 8004942:	881b      	ldrh	r3, [r3, #0]
 8004944:	b29b      	uxth	r3, r3
 8004946:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800494a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800494e:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	441a      	add	r2, r3
 800495a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800495c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004964:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800496c:	b29b      	uxth	r3, r3
 800496e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	009b      	lsls	r3, r3, #2
 8004978:	4413      	add	r3, r2
 800497a:	881b      	ldrh	r3, [r3, #0]
 800497c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800497e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004984:	2b00      	cmp	r3, #0
 8004986:	d01b      	beq.n	80049c0 <USB_ActivateEndpoint+0x574>
 8004988:	687a      	ldr	r2, [r7, #4]
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	881b      	ldrh	r3, [r3, #0]
 8004994:	b29b      	uxth	r3, r3
 8004996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800499a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800499e:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80049a0:	687a      	ldr	r2, [r7, #4]
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	009b      	lsls	r3, r3, #2
 80049a8:	441a      	add	r2, r3
 80049aa:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80049ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80049b8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80049bc:	b29b      	uxth	r3, r3
 80049be:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80049c0:	687a      	ldr	r2, [r7, #4]
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	4413      	add	r3, r2
 80049ca:	881b      	ldrh	r3, [r3, #0]
 80049cc:	b29b      	uxth	r3, r3
 80049ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80049d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049d6:	873b      	strh	r3, [r7, #56]	@ 0x38
 80049d8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80049da:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80049de:	873b      	strh	r3, [r7, #56]	@ 0x38
 80049e0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80049e2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80049e6:	873b      	strh	r3, [r7, #56]	@ 0x38
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	781b      	ldrb	r3, [r3, #0]
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	441a      	add	r2, r3
 80049f2:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80049f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80049f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80049fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a04:	b29b      	uxth	r3, r3
 8004a06:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	781b      	ldrb	r3, [r3, #0]
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4413      	add	r3, r2
 8004a12:	881b      	ldrh	r3, [r3, #0]
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a1a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a1e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	441a      	add	r2, r3
 8004a2a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8004a2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a34:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	8013      	strh	r3, [r2, #0]
 8004a40:	e0bc      	b.n	8004bbc <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004a42:	687a      	ldr	r2, [r7, #4]
 8004a44:	683b      	ldr	r3, [r7, #0]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4413      	add	r3, r2
 8004a4c:	881b      	ldrh	r3, [r3, #0]
 8004a4e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8004a52:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004a56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d01d      	beq.n	8004a9a <USB_ActivateEndpoint+0x64e>
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	781b      	ldrb	r3, [r3, #0]
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	4413      	add	r3, r2
 8004a68:	881b      	ldrh	r3, [r3, #0]
 8004a6a:	b29b      	uxth	r3, r3
 8004a6c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004a70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a74:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8004a78:	687a      	ldr	r2, [r7, #4]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	781b      	ldrb	r3, [r3, #0]
 8004a7e:	009b      	lsls	r3, r3, #2
 8004a80:	441a      	add	r2, r3
 8004a82:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8004a86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004a8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004a8e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	781b      	ldrb	r3, [r3, #0]
 8004aa0:	009b      	lsls	r3, r3, #2
 8004aa2:	4413      	add	r3, r2
 8004aa4:	881b      	ldrh	r3, [r3, #0]
 8004aa6:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8004aaa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8004aae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d01d      	beq.n	8004af2 <USB_ActivateEndpoint+0x6a6>
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	4413      	add	r3, r2
 8004ac0:	881b      	ldrh	r3, [r3, #0]
 8004ac2:	b29b      	uxth	r3, r3
 8004ac4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004ac8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004acc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	441a      	add	r2, r3
 8004ada:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8004ade:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004ae2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004ae6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004aea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	78db      	ldrb	r3, [r3, #3]
 8004af6:	2b01      	cmp	r3, #1
 8004af8:	d024      	beq.n	8004b44 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	781b      	ldrb	r3, [r3, #0]
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	4413      	add	r3, r2
 8004b04:	881b      	ldrh	r3, [r3, #0]
 8004b06:	b29b      	uxth	r3, r3
 8004b08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b10:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004b14:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004b18:	f083 0320 	eor.w	r3, r3, #32
 8004b1c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	441a      	add	r2, r3
 8004b2a:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8004b2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b3e:	b29b      	uxth	r3, r3
 8004b40:	8013      	strh	r3, [r2, #0]
 8004b42:	e01d      	b.n	8004b80 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	009b      	lsls	r3, r3, #2
 8004b4c:	4413      	add	r3, r2
 8004b4e:	881b      	ldrh	r3, [r3, #0]
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004b5a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	781b      	ldrb	r3, [r3, #0]
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	441a      	add	r2, r3
 8004b68:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8004b6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004b70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004b74:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004b7c:	b29b      	uxth	r3, r3
 8004b7e:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	781b      	ldrb	r3, [r3, #0]
 8004b86:	009b      	lsls	r3, r3, #2
 8004b88:	4413      	add	r3, r2
 8004b8a:	881b      	ldrh	r3, [r3, #0]
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b92:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b96:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8004b9a:	687a      	ldr	r2, [r7, #4]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	009b      	lsls	r3, r3, #2
 8004ba2:	441a      	add	r2, r3
 8004ba4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8004ba8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004bac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004bb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8004bbc:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	3774      	adds	r7, #116	@ 0x74
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bc80      	pop	{r7}
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop

08004bcc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b0c2      	sub	sp, #264	@ 0x108
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bd6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004bda:	6018      	str	r0, [r3, #0]
 8004bdc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004be0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004be4:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004be6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	785b      	ldrb	r3, [r3, #1]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	f040 86b7 	bne.w	8005966 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8004bf8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004bfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	699a      	ldr	r2, [r3, #24]
 8004c04:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c08:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	429a      	cmp	r2, r3
 8004c12:	d908      	bls.n	8004c26 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8004c14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	691b      	ldr	r3, [r3, #16]
 8004c20:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004c24:	e007      	b.n	8004c36 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8004c26:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c2a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	699b      	ldr	r3, [r3, #24]
 8004c32:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8004c36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	7b1b      	ldrb	r3, [r3, #12]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d13a      	bne.n	8004cbc <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004c46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	6959      	ldr	r1, [r3, #20]
 8004c52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	88da      	ldrh	r2, [r3, #6]
 8004c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c62:	b29b      	uxth	r3, r3
 8004c64:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004c68:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004c6c:	6800      	ldr	r0, [r0, #0]
 8004c6e:	f001 fc88 	bl	8006582 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004c72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004c8c:	b29b      	uxth	r3, r3
 8004c8e:	461a      	mov	r2, r3
 8004c90:	693b      	ldr	r3, [r7, #16]
 8004c92:	4413      	add	r3, r2
 8004c94:	613b      	str	r3, [r7, #16]
 8004c96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004c9a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	781b      	ldrb	r3, [r3, #0]
 8004ca2:	011a      	lsls	r2, r3, #4
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004cac:	60fb      	str	r3, [r7, #12]
 8004cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	801a      	strh	r2, [r3, #0]
 8004cb8:	f000 be1f 	b.w	80058fa <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8004cbc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cc0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	78db      	ldrb	r3, [r3, #3]
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	f040 8462 	bne.w	8005592 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8004cce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	6a1a      	ldr	r2, [r3, #32]
 8004cda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	f240 83df 	bls.w	80054aa <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8004cec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cf0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004cfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	009b      	lsls	r3, r3, #2
 8004d04:	4413      	add	r3, r2
 8004d06:	881b      	ldrh	r3, [r3, #0]
 8004d08:	b29b      	uxth	r3, r3
 8004d0a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d12:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8004d16:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d1a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d1e:	681a      	ldr	r2, [r3, #0]
 8004d20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d24:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	781b      	ldrb	r3, [r3, #0]
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	441a      	add	r2, r3
 8004d30:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8004d34:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004d38:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004d3c:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8004d40:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8004d48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6a1a      	ldr	r2, [r3, #32]
 8004d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d58:	1ad2      	subs	r2, r2, r3
 8004d5a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d5e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004d66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d6e:	681a      	ldr	r2, [r3, #0]
 8004d70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	009b      	lsls	r3, r3, #2
 8004d7e:	4413      	add	r3, r2
 8004d80:	881b      	ldrh	r3, [r3, #0]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 81c7 	beq.w	800511c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004d8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004d9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	785b      	ldrb	r3, [r3, #1]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d177      	bne.n	8004e9a <USB_EPStartXfer+0x2ce>
 8004daa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004db6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	461a      	mov	r2, r3
 8004dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dca:	4413      	add	r3, r2
 8004dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004dce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004dd2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	781b      	ldrb	r3, [r3, #0]
 8004dda:	011a      	lsls	r2, r3, #4
 8004ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dde:	4413      	add	r3, r2
 8004de0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004de4:	627b      	str	r3, [r7, #36]	@ 0x24
 8004de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004de8:	881b      	ldrh	r3, [r3, #0]
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004df0:	b29a      	uxth	r2, r3
 8004df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004df4:	801a      	strh	r2, [r3, #0]
 8004df6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dfa:	2b3e      	cmp	r3, #62	@ 0x3e
 8004dfc:	d921      	bls.n	8004e42 <USB_EPStartXfer+0x276>
 8004dfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e02:	095b      	lsrs	r3, r3, #5
 8004e04:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004e08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e0c:	f003 031f 	and.w	r3, r3, #31
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d104      	bne.n	8004e1e <USB_EPStartXfer+0x252>
 8004e14:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004e1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e20:	881b      	ldrh	r3, [r3, #0]
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	029b      	lsls	r3, r3, #10
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e3a:	b29a      	uxth	r2, r3
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e3e:	801a      	strh	r2, [r3, #0]
 8004e40:	e050      	b.n	8004ee4 <USB_EPStartXfer+0x318>
 8004e42:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10a      	bne.n	8004e60 <USB_EPStartXfer+0x294>
 8004e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4c:	881b      	ldrh	r3, [r3, #0]
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e58:	b29a      	uxth	r2, r3
 8004e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e5c:	801a      	strh	r2, [r3, #0]
 8004e5e:	e041      	b.n	8004ee4 <USB_EPStartXfer+0x318>
 8004e60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e64:	085b      	lsrs	r3, r3, #1
 8004e66:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004e6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e6e:	f003 0301 	and.w	r3, r3, #1
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d004      	beq.n	8004e80 <USB_EPStartXfer+0x2b4>
 8004e76:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004e80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8004e8a:	b29b      	uxth	r3, r3
 8004e8c:	029b      	lsls	r3, r3, #10
 8004e8e:	b29b      	uxth	r3, r3
 8004e90:	4313      	orrs	r3, r2
 8004e92:	b29a      	uxth	r2, r3
 8004e94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e96:	801a      	strh	r2, [r3, #0]
 8004e98:	e024      	b.n	8004ee4 <USB_EPStartXfer+0x318>
 8004e9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004e9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	785b      	ldrb	r3, [r3, #1]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d11c      	bne.n	8004ee4 <USB_EPStartXfer+0x318>
 8004eaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004eae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	461a      	mov	r2, r3
 8004ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ebe:	4413      	add	r3, r2
 8004ec0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004ec2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ec6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	781b      	ldrb	r3, [r3, #0]
 8004ece:	011a      	lsls	r2, r3, #4
 8004ed0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ed2:	4413      	add	r3, r2
 8004ed4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004eda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ede:	b29a      	uxth	r2, r3
 8004ee0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ee2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004ee4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ee8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	895b      	ldrh	r3, [r3, #10]
 8004ef0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004ef4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004ef8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	6959      	ldr	r1, [r3, #20]
 8004f00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f04:	b29b      	uxth	r3, r3
 8004f06:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8004f0a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8004f0e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8004f12:	6800      	ldr	r0, [r0, #0]
 8004f14:	f001 fb35 	bl	8006582 <USB_WritePMA>
            ep->xfer_buff += len;
 8004f18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	695a      	ldr	r2, [r3, #20]
 8004f24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f28:	441a      	add	r2, r3
 8004f2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004f36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6a1a      	ldr	r2, [r3, #32]
 8004f42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	429a      	cmp	r2, r3
 8004f50:	d90f      	bls.n	8004f72 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 8004f52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	6a1a      	ldr	r2, [r3, #32]
 8004f5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004f62:	1ad2      	subs	r2, r2, r3
 8004f64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	621a      	str	r2, [r3, #32]
 8004f70:	e00e      	b.n	8004f90 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 8004f72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8004f82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004f90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004f94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	785b      	ldrb	r3, [r3, #1]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d177      	bne.n	8005090 <USB_EPStartXfer+0x4c4>
 8004fa0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fa4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	61bb      	str	r3, [r7, #24]
 8004fac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fb0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	61bb      	str	r3, [r7, #24]
 8004fc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8004fc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	011a      	lsls	r2, r3, #4
 8004fd2:	69bb      	ldr	r3, [r7, #24]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004fda:	617b      	str	r3, [r7, #20]
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	881b      	ldrh	r3, [r3, #0]
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fe6:	b29a      	uxth	r2, r3
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	801a      	strh	r2, [r3, #0]
 8004fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff0:	2b3e      	cmp	r3, #62	@ 0x3e
 8004ff2:	d921      	bls.n	8005038 <USB_EPStartXfer+0x46c>
 8004ff4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ff8:	095b      	lsrs	r3, r3, #5
 8004ffa:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004ffe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005002:	f003 031f 	and.w	r3, r3, #31
 8005006:	2b00      	cmp	r3, #0
 8005008:	d104      	bne.n	8005014 <USB_EPStartXfer+0x448>
 800500a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800500e:	3b01      	subs	r3, #1
 8005010:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	881b      	ldrh	r3, [r3, #0]
 8005018:	b29a      	uxth	r2, r3
 800501a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800501e:	b29b      	uxth	r3, r3
 8005020:	029b      	lsls	r3, r3, #10
 8005022:	b29b      	uxth	r3, r3
 8005024:	4313      	orrs	r3, r2
 8005026:	b29b      	uxth	r3, r3
 8005028:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800502c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005030:	b29a      	uxth	r2, r3
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	801a      	strh	r2, [r3, #0]
 8005036:	e056      	b.n	80050e6 <USB_EPStartXfer+0x51a>
 8005038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800503c:	2b00      	cmp	r3, #0
 800503e:	d10a      	bne.n	8005056 <USB_EPStartXfer+0x48a>
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	881b      	ldrh	r3, [r3, #0]
 8005044:	b29b      	uxth	r3, r3
 8005046:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800504a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800504e:	b29a      	uxth	r2, r3
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	801a      	strh	r2, [r3, #0]
 8005054:	e047      	b.n	80050e6 <USB_EPStartXfer+0x51a>
 8005056:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800505a:	085b      	lsrs	r3, r3, #1
 800505c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005060:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005064:	f003 0301 	and.w	r3, r3, #1
 8005068:	2b00      	cmp	r3, #0
 800506a:	d004      	beq.n	8005076 <USB_EPStartXfer+0x4aa>
 800506c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005070:	3301      	adds	r3, #1
 8005072:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	881b      	ldrh	r3, [r3, #0]
 800507a:	b29a      	uxth	r2, r3
 800507c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005080:	b29b      	uxth	r3, r3
 8005082:	029b      	lsls	r3, r3, #10
 8005084:	b29b      	uxth	r3, r3
 8005086:	4313      	orrs	r3, r2
 8005088:	b29a      	uxth	r2, r3
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	801a      	strh	r2, [r3, #0]
 800508e:	e02a      	b.n	80050e6 <USB_EPStartXfer+0x51a>
 8005090:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005094:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	785b      	ldrb	r3, [r3, #1]
 800509c:	2b01      	cmp	r3, #1
 800509e:	d122      	bne.n	80050e6 <USB_EPStartXfer+0x51a>
 80050a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	623b      	str	r3, [r7, #32]
 80050ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80050ba:	b29b      	uxth	r3, r3
 80050bc:	461a      	mov	r2, r3
 80050be:	6a3b      	ldr	r3, [r7, #32]
 80050c0:	4413      	add	r3, r2
 80050c2:	623b      	str	r3, [r7, #32]
 80050c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	781b      	ldrb	r3, [r3, #0]
 80050d0:	011a      	lsls	r2, r3, #4
 80050d2:	6a3b      	ldr	r3, [r7, #32]
 80050d4:	4413      	add	r3, r2
 80050d6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80050da:	61fb      	str	r3, [r7, #28]
 80050dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80050e0:	b29a      	uxth	r2, r3
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80050e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	891b      	ldrh	r3, [r3, #8]
 80050f2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80050f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80050fa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	6959      	ldr	r1, [r3, #20]
 8005102:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005106:	b29b      	uxth	r3, r3
 8005108:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800510c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005110:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8005114:	6800      	ldr	r0, [r0, #0]
 8005116:	f001 fa34 	bl	8006582 <USB_WritePMA>
 800511a:	e3ee      	b.n	80058fa <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800511c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005120:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	785b      	ldrb	r3, [r3, #1]
 8005128:	2b00      	cmp	r3, #0
 800512a:	d177      	bne.n	800521c <USB_EPStartXfer+0x650>
 800512c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005130:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005138:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800513c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005146:	b29b      	uxth	r3, r3
 8005148:	461a      	mov	r2, r3
 800514a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800514c:	4413      	add	r3, r2
 800514e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005150:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005154:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	781b      	ldrb	r3, [r3, #0]
 800515c:	011a      	lsls	r2, r3, #4
 800515e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005160:	4413      	add	r3, r2
 8005162:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005166:	647b      	str	r3, [r7, #68]	@ 0x44
 8005168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800516a:	881b      	ldrh	r3, [r3, #0]
 800516c:	b29b      	uxth	r3, r3
 800516e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005172:	b29a      	uxth	r2, r3
 8005174:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005176:	801a      	strh	r2, [r3, #0]
 8005178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800517c:	2b3e      	cmp	r3, #62	@ 0x3e
 800517e:	d921      	bls.n	80051c4 <USB_EPStartXfer+0x5f8>
 8005180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005184:	095b      	lsrs	r3, r3, #5
 8005186:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800518a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800518e:	f003 031f 	and.w	r3, r3, #31
 8005192:	2b00      	cmp	r3, #0
 8005194:	d104      	bne.n	80051a0 <USB_EPStartXfer+0x5d4>
 8005196:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800519a:	3b01      	subs	r3, #1
 800519c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80051a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051a2:	881b      	ldrh	r3, [r3, #0]
 80051a4:	b29a      	uxth	r2, r3
 80051a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	029b      	lsls	r3, r3, #10
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	4313      	orrs	r3, r2
 80051b2:	b29b      	uxth	r3, r3
 80051b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051bc:	b29a      	uxth	r2, r3
 80051be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051c0:	801a      	strh	r2, [r3, #0]
 80051c2:	e056      	b.n	8005272 <USB_EPStartXfer+0x6a6>
 80051c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d10a      	bne.n	80051e2 <USB_EPStartXfer+0x616>
 80051cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051ce:	881b      	ldrh	r3, [r3, #0]
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80051d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80051da:	b29a      	uxth	r2, r3
 80051dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051de:	801a      	strh	r2, [r3, #0]
 80051e0:	e047      	b.n	8005272 <USB_EPStartXfer+0x6a6>
 80051e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051e6:	085b      	lsrs	r3, r3, #1
 80051e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80051ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80051f0:	f003 0301 	and.w	r3, r3, #1
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d004      	beq.n	8005202 <USB_EPStartXfer+0x636>
 80051f8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80051fc:	3301      	adds	r3, #1
 80051fe:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8005202:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005204:	881b      	ldrh	r3, [r3, #0]
 8005206:	b29a      	uxth	r2, r3
 8005208:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800520c:	b29b      	uxth	r3, r3
 800520e:	029b      	lsls	r3, r3, #10
 8005210:	b29b      	uxth	r3, r3
 8005212:	4313      	orrs	r3, r2
 8005214:	b29a      	uxth	r2, r3
 8005216:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005218:	801a      	strh	r2, [r3, #0]
 800521a:	e02a      	b.n	8005272 <USB_EPStartXfer+0x6a6>
 800521c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005220:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	785b      	ldrb	r3, [r3, #1]
 8005228:	2b01      	cmp	r3, #1
 800522a:	d122      	bne.n	8005272 <USB_EPStartXfer+0x6a6>
 800522c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005230:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	653b      	str	r3, [r7, #80]	@ 0x50
 8005238:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800523c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005246:	b29b      	uxth	r3, r3
 8005248:	461a      	mov	r2, r3
 800524a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800524c:	4413      	add	r3, r2
 800524e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005250:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005254:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	011a      	lsls	r2, r3, #4
 800525e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005260:	4413      	add	r3, r2
 8005262:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005266:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800526c:	b29a      	uxth	r2, r3
 800526e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005270:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005272:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005276:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	891b      	ldrh	r3, [r3, #8]
 800527e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005282:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005286:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6959      	ldr	r1, [r3, #20]
 800528e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005292:	b29b      	uxth	r3, r3
 8005294:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005298:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800529c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80052a0:	6800      	ldr	r0, [r0, #0]
 80052a2:	f001 f96e 	bl	8006582 <USB_WritePMA>
            ep->xfer_buff += len;
 80052a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	695a      	ldr	r2, [r3, #20]
 80052b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052b6:	441a      	add	r2, r3
 80052b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80052c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	6a1a      	ldr	r2, [r3, #32]
 80052d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	691b      	ldr	r3, [r3, #16]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d90f      	bls.n	8005300 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80052e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6a1a      	ldr	r2, [r3, #32]
 80052ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80052f0:	1ad2      	subs	r2, r2, r3
 80052f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80052f6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	621a      	str	r2, [r3, #32]
 80052fe:	e00e      	b.n	800531e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 8005300:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005304:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 8005310:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005314:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	2200      	movs	r2, #0
 800531c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800531e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005322:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	643b      	str	r3, [r7, #64]	@ 0x40
 800532a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800532e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	785b      	ldrb	r3, [r3, #1]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d177      	bne.n	800542a <USB_EPStartXfer+0x85e>
 800533a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800533e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005346:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800534a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005354:	b29b      	uxth	r3, r3
 8005356:	461a      	mov	r2, r3
 8005358:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800535a:	4413      	add	r3, r2
 800535c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800535e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	781b      	ldrb	r3, [r3, #0]
 800536a:	011a      	lsls	r2, r3, #4
 800536c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800536e:	4413      	add	r3, r2
 8005370:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005374:	637b      	str	r3, [r7, #52]	@ 0x34
 8005376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005378:	881b      	ldrh	r3, [r3, #0]
 800537a:	b29b      	uxth	r3, r3
 800537c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005380:	b29a      	uxth	r2, r3
 8005382:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005384:	801a      	strh	r2, [r3, #0]
 8005386:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800538a:	2b3e      	cmp	r3, #62	@ 0x3e
 800538c:	d921      	bls.n	80053d2 <USB_EPStartXfer+0x806>
 800538e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005392:	095b      	lsrs	r3, r3, #5
 8005394:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005398:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800539c:	f003 031f 	and.w	r3, r3, #31
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d104      	bne.n	80053ae <USB_EPStartXfer+0x7e2>
 80053a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053a8:	3b01      	subs	r3, #1
 80053aa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80053ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053b0:	881b      	ldrh	r3, [r3, #0]
 80053b2:	b29a      	uxth	r2, r3
 80053b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053b8:	b29b      	uxth	r3, r3
 80053ba:	029b      	lsls	r3, r3, #10
 80053bc:	b29b      	uxth	r3, r3
 80053be:	4313      	orrs	r3, r2
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053ca:	b29a      	uxth	r2, r3
 80053cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ce:	801a      	strh	r2, [r3, #0]
 80053d0:	e050      	b.n	8005474 <USB_EPStartXfer+0x8a8>
 80053d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10a      	bne.n	80053f0 <USB_EPStartXfer+0x824>
 80053da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053dc:	881b      	ldrh	r3, [r3, #0]
 80053de:	b29b      	uxth	r3, r3
 80053e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80053e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80053e8:	b29a      	uxth	r2, r3
 80053ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ec:	801a      	strh	r2, [r3, #0]
 80053ee:	e041      	b.n	8005474 <USB_EPStartXfer+0x8a8>
 80053f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053f4:	085b      	lsrs	r3, r3, #1
 80053f6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80053fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80053fe:	f003 0301 	and.w	r3, r3, #1
 8005402:	2b00      	cmp	r3, #0
 8005404:	d004      	beq.n	8005410 <USB_EPStartXfer+0x844>
 8005406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800540a:	3301      	adds	r3, #1
 800540c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8005410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005412:	881b      	ldrh	r3, [r3, #0]
 8005414:	b29a      	uxth	r2, r3
 8005416:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800541a:	b29b      	uxth	r3, r3
 800541c:	029b      	lsls	r3, r3, #10
 800541e:	b29b      	uxth	r3, r3
 8005420:	4313      	orrs	r3, r2
 8005422:	b29a      	uxth	r2, r3
 8005424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005426:	801a      	strh	r2, [r3, #0]
 8005428:	e024      	b.n	8005474 <USB_EPStartXfer+0x8a8>
 800542a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800542e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	785b      	ldrb	r3, [r3, #1]
 8005436:	2b01      	cmp	r3, #1
 8005438:	d11c      	bne.n	8005474 <USB_EPStartXfer+0x8a8>
 800543a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800543e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005448:	b29b      	uxth	r3, r3
 800544a:	461a      	mov	r2, r3
 800544c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800544e:	4413      	add	r3, r2
 8005450:	643b      	str	r3, [r7, #64]	@ 0x40
 8005452:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005456:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	011a      	lsls	r2, r3, #4
 8005460:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005462:	4413      	add	r3, r2
 8005464:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800546a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800546e:	b29a      	uxth	r2, r3
 8005470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005472:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005474:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005478:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	895b      	ldrh	r3, [r3, #10]
 8005480:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005484:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005488:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	6959      	ldr	r1, [r3, #20]
 8005490:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005494:	b29b      	uxth	r3, r3
 8005496:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800549a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800549e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80054a2:	6800      	ldr	r0, [r0, #0]
 80054a4:	f001 f86d 	bl	8006582 <USB_WritePMA>
 80054a8:	e227      	b.n	80058fa <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80054aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	6a1b      	ldr	r3, [r3, #32]
 80054b6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80054ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054be:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	781b      	ldrb	r3, [r3, #0]
 80054d0:	009b      	lsls	r3, r3, #2
 80054d2:	4413      	add	r3, r2
 80054d4:	881b      	ldrh	r3, [r3, #0]
 80054d6:	b29b      	uxth	r3, r3
 80054d8:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80054dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80054e0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80054e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054e8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80054f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	781b      	ldrb	r3, [r3, #0]
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	441a      	add	r2, r3
 80054fe:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8005502:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005506:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800550a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800550e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005512:	b29b      	uxth	r3, r3
 8005514:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005516:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800551a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005522:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005526:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005530:	b29b      	uxth	r3, r3
 8005532:	461a      	mov	r2, r3
 8005534:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005536:	4413      	add	r3, r2
 8005538:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800553a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800553e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	011a      	lsls	r2, r3, #4
 8005548:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800554a:	4413      	add	r3, r2
 800554c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005550:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005552:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005556:	b29a      	uxth	r2, r3
 8005558:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800555a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800555c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005560:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	891b      	ldrh	r3, [r3, #8]
 8005568:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800556c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005570:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	6959      	ldr	r1, [r3, #20]
 8005578:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800557c:	b29b      	uxth	r3, r3
 800557e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005582:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005586:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800558a:	6800      	ldr	r0, [r0, #0]
 800558c:	f000 fff9 	bl	8006582 <USB_WritePMA>
 8005590:	e1b3      	b.n	80058fa <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005592:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005596:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	6a1a      	ldr	r2, [r3, #32]
 800559e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80055a2:	1ad2      	subs	r2, r2, r3
 80055a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80055b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055b4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055b8:	681a      	ldr	r2, [r3, #0]
 80055ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4413      	add	r3, r2
 80055ca:	881b      	ldrh	r3, [r3, #0]
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	f000 80c6 	beq.w	8005764 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80055d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	673b      	str	r3, [r7, #112]	@ 0x70
 80055e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	785b      	ldrb	r3, [r3, #1]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d177      	bne.n	80056e4 <USB_EPStartXfer+0xb18>
 80055f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80055f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005600:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005604:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800560e:	b29b      	uxth	r3, r3
 8005610:	461a      	mov	r2, r3
 8005612:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005614:	4413      	add	r3, r2
 8005616:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005618:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800561c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	011a      	lsls	r2, r3, #4
 8005626:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005628:	4413      	add	r3, r2
 800562a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800562e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005630:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005632:	881b      	ldrh	r3, [r3, #0]
 8005634:	b29b      	uxth	r3, r3
 8005636:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800563a:	b29a      	uxth	r2, r3
 800563c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800563e:	801a      	strh	r2, [r3, #0]
 8005640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005644:	2b3e      	cmp	r3, #62	@ 0x3e
 8005646:	d921      	bls.n	800568c <USB_EPStartXfer+0xac0>
 8005648:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800564c:	095b      	lsrs	r3, r3, #5
 800564e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005652:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005656:	f003 031f 	and.w	r3, r3, #31
 800565a:	2b00      	cmp	r3, #0
 800565c:	d104      	bne.n	8005668 <USB_EPStartXfer+0xa9c>
 800565e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005662:	3b01      	subs	r3, #1
 8005664:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8005668:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800566a:	881b      	ldrh	r3, [r3, #0]
 800566c:	b29a      	uxth	r2, r3
 800566e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8005672:	b29b      	uxth	r3, r3
 8005674:	029b      	lsls	r3, r3, #10
 8005676:	b29b      	uxth	r3, r3
 8005678:	4313      	orrs	r3, r2
 800567a:	b29b      	uxth	r3, r3
 800567c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005680:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005684:	b29a      	uxth	r2, r3
 8005686:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005688:	801a      	strh	r2, [r3, #0]
 800568a:	e050      	b.n	800572e <USB_EPStartXfer+0xb62>
 800568c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005690:	2b00      	cmp	r3, #0
 8005692:	d10a      	bne.n	80056aa <USB_EPStartXfer+0xade>
 8005694:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	b29b      	uxth	r3, r3
 800569a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800569e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056a2:	b29a      	uxth	r2, r3
 80056a4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056a6:	801a      	strh	r2, [r3, #0]
 80056a8:	e041      	b.n	800572e <USB_EPStartXfer+0xb62>
 80056aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80056b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80056b8:	f003 0301 	and.w	r3, r3, #1
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d004      	beq.n	80056ca <USB_EPStartXfer+0xafe>
 80056c0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80056c4:	3301      	adds	r3, #1
 80056c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80056ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056cc:	881b      	ldrh	r3, [r3, #0]
 80056ce:	b29a      	uxth	r2, r3
 80056d0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	029b      	lsls	r3, r3, #10
 80056d8:	b29b      	uxth	r3, r3
 80056da:	4313      	orrs	r3, r2
 80056dc:	b29a      	uxth	r2, r3
 80056de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056e0:	801a      	strh	r2, [r3, #0]
 80056e2:	e024      	b.n	800572e <USB_EPStartXfer+0xb62>
 80056e4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	785b      	ldrb	r3, [r3, #1]
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d11c      	bne.n	800572e <USB_EPStartXfer+0xb62>
 80056f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80056f8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005702:	b29b      	uxth	r3, r3
 8005704:	461a      	mov	r2, r3
 8005706:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005708:	4413      	add	r3, r2
 800570a:	673b      	str	r3, [r7, #112]	@ 0x70
 800570c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005710:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	781b      	ldrb	r3, [r3, #0]
 8005718:	011a      	lsls	r2, r3, #4
 800571a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800571c:	4413      	add	r3, r2
 800571e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005722:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005724:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005728:	b29a      	uxth	r2, r3
 800572a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800572c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800572e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005732:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	895b      	ldrh	r3, [r3, #10]
 800573a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800573e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005742:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	6959      	ldr	r1, [r3, #20]
 800574a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800574e:	b29b      	uxth	r3, r3
 8005750:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8005754:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8005758:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800575c:	6800      	ldr	r0, [r0, #0]
 800575e:	f000 ff10 	bl	8006582 <USB_WritePMA>
 8005762:	e0ca      	b.n	80058fa <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8005764:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005768:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	785b      	ldrb	r3, [r3, #1]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d177      	bne.n	8005864 <USB_EPStartXfer+0xc98>
 8005774:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005778:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005780:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005784:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800578e:	b29b      	uxth	r3, r3
 8005790:	461a      	mov	r2, r3
 8005792:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005794:	4413      	add	r3, r2
 8005796:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800579c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	011a      	lsls	r2, r3, #4
 80057a6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80057a8:	4413      	add	r3, r2
 80057aa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80057ae:	67bb      	str	r3, [r7, #120]	@ 0x78
 80057b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057b2:	881b      	ldrh	r3, [r3, #0]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057ba:	b29a      	uxth	r2, r3
 80057bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057be:	801a      	strh	r2, [r3, #0]
 80057c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057c4:	2b3e      	cmp	r3, #62	@ 0x3e
 80057c6:	d921      	bls.n	800580c <USB_EPStartXfer+0xc40>
 80057c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057cc:	095b      	lsrs	r3, r3, #5
 80057ce:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80057d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80057d6:	f003 031f 	and.w	r3, r3, #31
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d104      	bne.n	80057e8 <USB_EPStartXfer+0xc1c>
 80057de:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80057e2:	3b01      	subs	r3, #1
 80057e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80057e8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80057ea:	881b      	ldrh	r3, [r3, #0]
 80057ec:	b29a      	uxth	r2, r3
 80057ee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	029b      	lsls	r3, r3, #10
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	4313      	orrs	r3, r2
 80057fa:	b29b      	uxth	r3, r3
 80057fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005800:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005804:	b29a      	uxth	r2, r3
 8005806:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005808:	801a      	strh	r2, [r3, #0]
 800580a:	e05c      	b.n	80058c6 <USB_EPStartXfer+0xcfa>
 800580c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10a      	bne.n	800582a <USB_EPStartXfer+0xc5e>
 8005814:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005816:	881b      	ldrh	r3, [r3, #0]
 8005818:	b29b      	uxth	r3, r3
 800581a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800581e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005822:	b29a      	uxth	r2, r3
 8005824:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005826:	801a      	strh	r2, [r3, #0]
 8005828:	e04d      	b.n	80058c6 <USB_EPStartXfer+0xcfa>
 800582a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800582e:	085b      	lsrs	r3, r3, #1
 8005830:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8005834:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005838:	f003 0301 	and.w	r3, r3, #1
 800583c:	2b00      	cmp	r3, #0
 800583e:	d004      	beq.n	800584a <USB_EPStartXfer+0xc7e>
 8005840:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005844:	3301      	adds	r3, #1
 8005846:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800584a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800584c:	881b      	ldrh	r3, [r3, #0]
 800584e:	b29a      	uxth	r2, r3
 8005850:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8005854:	b29b      	uxth	r3, r3
 8005856:	029b      	lsls	r3, r3, #10
 8005858:	b29b      	uxth	r3, r3
 800585a:	4313      	orrs	r3, r2
 800585c:	b29a      	uxth	r2, r3
 800585e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005860:	801a      	strh	r2, [r3, #0]
 8005862:	e030      	b.n	80058c6 <USB_EPStartXfer+0xcfa>
 8005864:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005868:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	785b      	ldrb	r3, [r3, #1]
 8005870:	2b01      	cmp	r3, #1
 8005872:	d128      	bne.n	80058c6 <USB_EPStartXfer+0xcfa>
 8005874:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005878:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005882:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005886:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005890:	b29b      	uxth	r3, r3
 8005892:	461a      	mov	r2, r3
 8005894:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005898:	4413      	add	r3, r2
 800589a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800589e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058a2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	011a      	lsls	r2, r3, #4
 80058ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058b0:	4413      	add	r3, r2
 80058b2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80058b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058be:	b29a      	uxth	r2, r3
 80058c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80058c4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80058c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058ca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	891b      	ldrh	r3, [r3, #8]
 80058d2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80058d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	6959      	ldr	r1, [r3, #20]
 80058e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80058e6:	b29b      	uxth	r3, r3
 80058e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80058ec:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80058f0:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80058f4:	6800      	ldr	r0, [r0, #0]
 80058f6:	f000 fe44 	bl	8006582 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80058fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80058fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005908:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	781b      	ldrb	r3, [r3, #0]
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4413      	add	r3, r2
 8005914:	881b      	ldrh	r3, [r3, #0]
 8005916:	b29b      	uxth	r3, r3
 8005918:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800591c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005920:	817b      	strh	r3, [r7, #10]
 8005922:	897b      	ldrh	r3, [r7, #10]
 8005924:	f083 0310 	eor.w	r3, r3, #16
 8005928:	817b      	strh	r3, [r7, #10]
 800592a:	897b      	ldrh	r3, [r7, #10]
 800592c:	f083 0320 	eor.w	r3, r3, #32
 8005930:	817b      	strh	r3, [r7, #10]
 8005932:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005936:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005940:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	781b      	ldrb	r3, [r3, #0]
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	441a      	add	r2, r3
 800594c:	897b      	ldrh	r3, [r7, #10]
 800594e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005952:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005956:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800595a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800595e:	b29b      	uxth	r3, r3
 8005960:	8013      	strh	r3, [r2, #0]
 8005962:	f000 bcde 	b.w	8006322 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8005966:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800596a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	7b1b      	ldrb	r3, [r3, #12]
 8005972:	2b00      	cmp	r3, #0
 8005974:	f040 80bb 	bne.w	8005aee <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8005978:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800597c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	699a      	ldr	r2, [r3, #24]
 8005984:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005988:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	429a      	cmp	r2, r3
 8005992:	d917      	bls.n	80059c4 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8005994:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005998:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	691b      	ldr	r3, [r3, #16]
 80059a0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 80059a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	699a      	ldr	r2, [r3, #24]
 80059b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80059b4:	1ad2      	subs	r2, r2, r3
 80059b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	619a      	str	r2, [r3, #24]
 80059c2:	e00e      	b.n	80059e2 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 80059c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	699b      	ldr	r3, [r3, #24]
 80059d0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 80059d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2200      	movs	r2, #0
 80059e0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80059e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059e6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80059f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80059f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	461a      	mov	r2, r3
 8005a02:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a06:	4413      	add	r3, r2
 8005a08:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005a0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005a10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	781b      	ldrb	r3, [r3, #0]
 8005a18:	011a      	lsls	r2, r3, #4
 8005a1a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005a1e:	4413      	add	r3, r2
 8005a20:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005a24:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8005a28:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a2c:	881b      	ldrh	r3, [r3, #0]
 8005a2e:	b29b      	uxth	r3, r3
 8005a30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a34:	b29a      	uxth	r2, r3
 8005a36:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a3a:	801a      	strh	r2, [r3, #0]
 8005a3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a40:	2b3e      	cmp	r3, #62	@ 0x3e
 8005a42:	d924      	bls.n	8005a8e <USB_EPStartXfer+0xec2>
 8005a44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a48:	095b      	lsrs	r3, r3, #5
 8005a4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a52:	f003 031f 	and.w	r3, r3, #31
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d104      	bne.n	8005a64 <USB_EPStartXfer+0xe98>
 8005a5a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a64:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a68:	881b      	ldrh	r3, [r3, #0]
 8005a6a:	b29a      	uxth	r2, r3
 8005a6c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	029b      	lsls	r3, r3, #10
 8005a74:	b29b      	uxth	r3, r3
 8005a76:	4313      	orrs	r3, r2
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a7e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a82:	b29a      	uxth	r2, r3
 8005a84:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a88:	801a      	strh	r2, [r3, #0]
 8005a8a:	f000 bc10 	b.w	80062ae <USB_EPStartXfer+0x16e2>
 8005a8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10c      	bne.n	8005ab0 <USB_EPStartXfer+0xee4>
 8005a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005a9a:	881b      	ldrh	r3, [r3, #0]
 8005a9c:	b29b      	uxth	r3, r3
 8005a9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005aa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005aa6:	b29a      	uxth	r2, r3
 8005aa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005aac:	801a      	strh	r2, [r3, #0]
 8005aae:	e3fe      	b.n	80062ae <USB_EPStartXfer+0x16e2>
 8005ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005ab4:	085b      	lsrs	r3, r3, #1
 8005ab6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005aba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005abe:	f003 0301 	and.w	r3, r3, #1
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d004      	beq.n	8005ad0 <USB_EPStartXfer+0xf04>
 8005ac6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005aca:	3301      	adds	r3, #1
 8005acc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005ad0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005ad4:	881b      	ldrh	r3, [r3, #0]
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	029b      	lsls	r3, r3, #10
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005aea:	801a      	strh	r2, [r3, #0]
 8005aec:	e3df      	b.n	80062ae <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8005aee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005af2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	78db      	ldrb	r3, [r3, #3]
 8005afa:	2b02      	cmp	r3, #2
 8005afc:	f040 8218 	bne.w	8005f30 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8005b00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	785b      	ldrb	r3, [r3, #1]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	f040 809d 	bne.w	8005c4c <USB_EPStartXfer+0x1080>
 8005b12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b16:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005b2e:	b29b      	uxth	r3, r3
 8005b30:	461a      	mov	r2, r3
 8005b32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b36:	4413      	add	r3, r2
 8005b38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005b3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	011a      	lsls	r2, r3, #4
 8005b4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b4e:	4413      	add	r3, r2
 8005b50:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005b54:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005b58:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005b5c:	881b      	ldrh	r3, [r3, #0]
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005b64:	b29a      	uxth	r2, r3
 8005b66:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005b6a:	801a      	strh	r2, [r3, #0]
 8005b6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	2b3e      	cmp	r3, #62	@ 0x3e
 8005b7a:	d92b      	bls.n	8005bd4 <USB_EPStartXfer+0x1008>
 8005b7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	095b      	lsrs	r3, r3, #5
 8005b8a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005b8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005b92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	f003 031f 	and.w	r3, r3, #31
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d104      	bne.n	8005bac <USB_EPStartXfer+0xfe0>
 8005ba2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005ba6:	3b01      	subs	r3, #1
 8005ba8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005bac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005bb0:	881b      	ldrh	r3, [r3, #0]
 8005bb2:	b29a      	uxth	r2, r3
 8005bb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	029b      	lsls	r3, r3, #10
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bca:	b29a      	uxth	r2, r3
 8005bcc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005bd0:	801a      	strh	r2, [r3, #0]
 8005bd2:	e070      	b.n	8005cb6 <USB_EPStartXfer+0x10ea>
 8005bd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005bd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	691b      	ldr	r3, [r3, #16]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10c      	bne.n	8005bfe <USB_EPStartXfer+0x1032>
 8005be4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005be8:	881b      	ldrh	r3, [r3, #0]
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005bf0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005bf4:	b29a      	uxth	r2, r3
 8005bf6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005bfa:	801a      	strh	r2, [r3, #0]
 8005bfc:	e05b      	b.n	8005cb6 <USB_EPStartXfer+0x10ea>
 8005bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	691b      	ldr	r3, [r3, #16]
 8005c0a:	085b      	lsrs	r3, r3, #1
 8005c0c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	f003 0301 	and.w	r3, r3, #1
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d004      	beq.n	8005c2e <USB_EPStartXfer+0x1062>
 8005c24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c28:	3301      	adds	r3, #1
 8005c2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005c2e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005c32:	881b      	ldrh	r3, [r3, #0]
 8005c34:	b29a      	uxth	r2, r3
 8005c36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	029b      	lsls	r3, r3, #10
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	4313      	orrs	r3, r2
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005c48:	801a      	strh	r2, [r3, #0]
 8005c4a:	e034      	b.n	8005cb6 <USB_EPStartXfer+0x10ea>
 8005c4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c50:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	785b      	ldrb	r3, [r3, #1]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d12c      	bne.n	8005cb6 <USB_EPStartXfer+0x10ea>
 8005c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005c78:	b29b      	uxth	r3, r3
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005c80:	4413      	add	r3, r2
 8005c82:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005c86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005c8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	781b      	ldrb	r3, [r3, #0]
 8005c92:	011a      	lsls	r2, r3, #4
 8005c94:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005c98:	4413      	add	r3, r2
 8005c9a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8005c9e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ca2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ca6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	b29a      	uxth	r2, r3
 8005cb0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005cb4:	801a      	strh	r2, [r3, #0]
 8005cb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cba:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005cc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	785b      	ldrb	r3, [r3, #1]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f040 809d 	bne.w	8005e10 <USB_EPStartXfer+0x1244>
 8005cd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005cda:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ce4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ce8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005cf2:	b29b      	uxth	r3, r3
 8005cf4:	461a      	mov	r2, r3
 8005cf6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005cfa:	4413      	add	r3, r2
 8005cfc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005d00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	011a      	lsls	r2, r3, #4
 8005d0e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d12:	4413      	add	r3, r2
 8005d14:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005d18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005d1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d20:	881b      	ldrh	r3, [r3, #0]
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d28:	b29a      	uxth	r2, r3
 8005d2a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d2e:	801a      	strh	r2, [r3, #0]
 8005d30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	691b      	ldr	r3, [r3, #16]
 8005d3c:	2b3e      	cmp	r3, #62	@ 0x3e
 8005d3e:	d92b      	bls.n	8005d98 <USB_EPStartXfer+0x11cc>
 8005d40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	095b      	lsrs	r3, r3, #5
 8005d4e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	691b      	ldr	r3, [r3, #16]
 8005d5e:	f003 031f 	and.w	r3, r3, #31
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d104      	bne.n	8005d70 <USB_EPStartXfer+0x11a4>
 8005d66:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005d70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d74:	881b      	ldrh	r3, [r3, #0]
 8005d76:	b29a      	uxth	r2, r3
 8005d78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d7c:	b29b      	uxth	r3, r3
 8005d7e:	029b      	lsls	r3, r3, #10
 8005d80:	b29b      	uxth	r3, r3
 8005d82:	4313      	orrs	r3, r2
 8005d84:	b29b      	uxth	r3, r3
 8005d86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005d8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005d8e:	b29a      	uxth	r2, r3
 8005d90:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d94:	801a      	strh	r2, [r3, #0]
 8005d96:	e069      	b.n	8005e6c <USB_EPStartXfer+0x12a0>
 8005d98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005d9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10c      	bne.n	8005dc2 <USB_EPStartXfer+0x11f6>
 8005da8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005dac:	881b      	ldrh	r3, [r3, #0]
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005db4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005db8:	b29a      	uxth	r2, r3
 8005dba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005dbe:	801a      	strh	r2, [r3, #0]
 8005dc0:	e054      	b.n	8005e6c <USB_EPStartXfer+0x12a0>
 8005dc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	085b      	lsrs	r3, r3, #1
 8005dd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005dd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005dd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	f003 0301 	and.w	r3, r3, #1
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d004      	beq.n	8005df2 <USB_EPStartXfer+0x1226>
 8005de8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dec:	3301      	adds	r3, #1
 8005dee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005df2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005df6:	881b      	ldrh	r3, [r3, #0]
 8005df8:	b29a      	uxth	r2, r3
 8005dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dfe:	b29b      	uxth	r3, r3
 8005e00:	029b      	lsls	r3, r3, #10
 8005e02:	b29b      	uxth	r3, r3
 8005e04:	4313      	orrs	r3, r2
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e0c:	801a      	strh	r2, [r3, #0]
 8005e0e:	e02d      	b.n	8005e6c <USB_EPStartXfer+0x12a0>
 8005e10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	785b      	ldrb	r3, [r3, #1]
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d125      	bne.n	8005e6c <USB_EPStartXfer+0x12a0>
 8005e20:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e24:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	461a      	mov	r2, r3
 8005e32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005e36:	4413      	add	r3, r2
 8005e38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005e3c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e40:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	781b      	ldrb	r3, [r3, #0]
 8005e48:	011a      	lsls	r2, r3, #4
 8005e4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005e4e:	4413      	add	r3, r2
 8005e50:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8005e54:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005e58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	b29a      	uxth	r2, r3
 8005e66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005e6a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8005e6c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e70:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	69db      	ldr	r3, [r3, #28]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	f000 8218 	beq.w	80062ae <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8005e7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e82:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005e86:	681a      	ldr	r2, [r3, #0]
 8005e88:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005e8c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	009b      	lsls	r3, r3, #2
 8005e96:	4413      	add	r3, r2
 8005e98:	881b      	ldrh	r3, [r3, #0]
 8005e9a:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005e9e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005ea2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d005      	beq.n	8005eb6 <USB_EPStartXfer+0x12ea>
 8005eaa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005eae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d10d      	bne.n	8005ed2 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005eb6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005eba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	f040 81f5 	bne.w	80062ae <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8005ec4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8005ec8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	f040 81ee 	bne.w	80062ae <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8005ed2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ed6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005ee0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	881b      	ldrh	r3, [r3, #0]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005ef4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ef8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8005efc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f0a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	781b      	ldrb	r3, [r3, #0]
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	441a      	add	r2, r3
 8005f16:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8005f1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8005f1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8005f22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f26:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005f2a:	b29b      	uxth	r3, r3
 8005f2c:	8013      	strh	r3, [r2, #0]
 8005f2e:	e1be      	b.n	80062ae <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8005f30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	78db      	ldrb	r3, [r3, #3]
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	f040 81b4 	bne.w	80062aa <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8005f42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	699a      	ldr	r2, [r3, #24]
 8005f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	691b      	ldr	r3, [r3, #16]
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d917      	bls.n	8005f8e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 8005f5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	691b      	ldr	r3, [r3, #16]
 8005f6a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 8005f6e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f72:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	699a      	ldr	r2, [r3, #24]
 8005f7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8005f7e:	1ad2      	subs	r2, r2, r3
 8005f80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	619a      	str	r2, [r3, #24]
 8005f8c:	e00e      	b.n	8005fac <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 8005f8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005f92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 8005f9e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fa2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	2200      	movs	r2, #0
 8005faa:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8005fac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	785b      	ldrb	r3, [r3, #1]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f040 8085 	bne.w	80060c8 <USB_EPStartXfer+0x14fc>
 8005fbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005fcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fd0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8005fda:	b29b      	uxth	r3, r3
 8005fdc:	461a      	mov	r2, r3
 8005fde:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005fe2:	4413      	add	r3, r2
 8005fe4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005fec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	781b      	ldrb	r3, [r3, #0]
 8005ff4:	011a      	lsls	r2, r3, #4
 8005ff6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ffa:	4413      	add	r3, r2
 8005ffc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006000:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006004:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006008:	881b      	ldrh	r3, [r3, #0]
 800600a:	b29b      	uxth	r3, r3
 800600c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006010:	b29a      	uxth	r2, r3
 8006012:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006016:	801a      	strh	r2, [r3, #0]
 8006018:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800601c:	2b3e      	cmp	r3, #62	@ 0x3e
 800601e:	d923      	bls.n	8006068 <USB_EPStartXfer+0x149c>
 8006020:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006024:	095b      	lsrs	r3, r3, #5
 8006026:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800602a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800602e:	f003 031f 	and.w	r3, r3, #31
 8006032:	2b00      	cmp	r3, #0
 8006034:	d104      	bne.n	8006040 <USB_EPStartXfer+0x1474>
 8006036:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800603a:	3b01      	subs	r3, #1
 800603c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006040:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006044:	881b      	ldrh	r3, [r3, #0]
 8006046:	b29a      	uxth	r2, r3
 8006048:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800604c:	b29b      	uxth	r3, r3
 800604e:	029b      	lsls	r3, r3, #10
 8006050:	b29b      	uxth	r3, r3
 8006052:	4313      	orrs	r3, r2
 8006054:	b29b      	uxth	r3, r3
 8006056:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800605a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800605e:	b29a      	uxth	r2, r3
 8006060:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006064:	801a      	strh	r2, [r3, #0]
 8006066:	e060      	b.n	800612a <USB_EPStartXfer+0x155e>
 8006068:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10c      	bne.n	800608a <USB_EPStartXfer+0x14be>
 8006070:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006074:	881b      	ldrh	r3, [r3, #0]
 8006076:	b29b      	uxth	r3, r3
 8006078:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800607c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006080:	b29a      	uxth	r2, r3
 8006082:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006086:	801a      	strh	r2, [r3, #0]
 8006088:	e04f      	b.n	800612a <USB_EPStartXfer+0x155e>
 800608a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800608e:	085b      	lsrs	r3, r3, #1
 8006090:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8006094:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006098:	f003 0301 	and.w	r3, r3, #1
 800609c:	2b00      	cmp	r3, #0
 800609e:	d004      	beq.n	80060aa <USB_EPStartXfer+0x14de>
 80060a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060a4:	3301      	adds	r3, #1
 80060a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80060aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80060ae:	881b      	ldrh	r3, [r3, #0]
 80060b0:	b29a      	uxth	r2, r3
 80060b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060b6:	b29b      	uxth	r3, r3
 80060b8:	029b      	lsls	r3, r3, #10
 80060ba:	b29b      	uxth	r3, r3
 80060bc:	4313      	orrs	r3, r2
 80060be:	b29a      	uxth	r2, r3
 80060c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80060c4:	801a      	strh	r2, [r3, #0]
 80060c6:	e030      	b.n	800612a <USB_EPStartXfer+0x155e>
 80060c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	785b      	ldrb	r3, [r3, #1]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d128      	bne.n	800612a <USB_EPStartXfer+0x155e>
 80060d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80060e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80060ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	461a      	mov	r2, r3
 80060f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80060fc:	4413      	add	r3, r2
 80060fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8006102:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006106:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	781b      	ldrb	r3, [r3, #0]
 800610e:	011a      	lsls	r2, r3, #4
 8006110:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006114:	4413      	add	r3, r2
 8006116:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800611a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800611e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006122:	b29a      	uxth	r2, r3
 8006124:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8006128:	801a      	strh	r2, [r3, #0]
 800612a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800612e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006138:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800613c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	785b      	ldrb	r3, [r3, #1]
 8006144:	2b00      	cmp	r3, #0
 8006146:	f040 8085 	bne.w	8006254 <USB_EPStartXfer+0x1688>
 800614a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800614e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006158:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800615c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006166:	b29b      	uxth	r3, r3
 8006168:	461a      	mov	r2, r3
 800616a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800616e:	4413      	add	r3, r2
 8006170:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006178:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	781b      	ldrb	r3, [r3, #0]
 8006180:	011a      	lsls	r2, r3, #4
 8006182:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8006186:	4413      	add	r3, r2
 8006188:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800618c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006190:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006194:	881b      	ldrh	r3, [r3, #0]
 8006196:	b29b      	uxth	r3, r3
 8006198:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800619c:	b29a      	uxth	r2, r3
 800619e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80061a2:	801a      	strh	r2, [r3, #0]
 80061a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061a8:	2b3e      	cmp	r3, #62	@ 0x3e
 80061aa:	d923      	bls.n	80061f4 <USB_EPStartXfer+0x1628>
 80061ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061b0:	095b      	lsrs	r3, r3, #5
 80061b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061ba:	f003 031f 	and.w	r3, r3, #31
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d104      	bne.n	80061cc <USB_EPStartXfer+0x1600>
 80061c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061c6:	3b01      	subs	r3, #1
 80061c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80061d0:	881b      	ldrh	r3, [r3, #0]
 80061d2:	b29a      	uxth	r2, r3
 80061d4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80061d8:	b29b      	uxth	r3, r3
 80061da:	029b      	lsls	r3, r3, #10
 80061dc:	b29b      	uxth	r3, r3
 80061de:	4313      	orrs	r3, r2
 80061e0:	b29b      	uxth	r3, r3
 80061e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061ea:	b29a      	uxth	r2, r3
 80061ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80061f0:	801a      	strh	r2, [r3, #0]
 80061f2:	e05c      	b.n	80062ae <USB_EPStartXfer+0x16e2>
 80061f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d10c      	bne.n	8006216 <USB_EPStartXfer+0x164a>
 80061fc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006200:	881b      	ldrh	r3, [r3, #0]
 8006202:	b29b      	uxth	r3, r3
 8006204:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006208:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800620c:	b29a      	uxth	r2, r3
 800620e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006212:	801a      	strh	r2, [r3, #0]
 8006214:	e04b      	b.n	80062ae <USB_EPStartXfer+0x16e2>
 8006216:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800621a:	085b      	lsrs	r3, r3, #1
 800621c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006220:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006224:	f003 0301 	and.w	r3, r3, #1
 8006228:	2b00      	cmp	r3, #0
 800622a:	d004      	beq.n	8006236 <USB_EPStartXfer+0x166a>
 800622c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006230:	3301      	adds	r3, #1
 8006232:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006236:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800623a:	881b      	ldrh	r3, [r3, #0]
 800623c:	b29a      	uxth	r2, r3
 800623e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006242:	b29b      	uxth	r3, r3
 8006244:	029b      	lsls	r3, r3, #10
 8006246:	b29b      	uxth	r3, r3
 8006248:	4313      	orrs	r3, r2
 800624a:	b29a      	uxth	r2, r3
 800624c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006250:	801a      	strh	r2, [r3, #0]
 8006252:	e02c      	b.n	80062ae <USB_EPStartXfer+0x16e2>
 8006254:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006258:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	785b      	ldrb	r3, [r3, #1]
 8006260:	2b01      	cmp	r3, #1
 8006262:	d124      	bne.n	80062ae <USB_EPStartXfer+0x16e2>
 8006264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006268:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006272:	b29b      	uxth	r3, r3
 8006274:	461a      	mov	r2, r3
 8006276:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800627a:	4413      	add	r3, r2
 800627c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006280:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006284:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	781b      	ldrb	r3, [r3, #0]
 800628c:	011a      	lsls	r2, r3, #4
 800628e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006292:	4413      	add	r3, r2
 8006294:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006298:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800629c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80062a6:	801a      	strh	r2, [r3, #0]
 80062a8:	e001      	b.n	80062ae <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	e03a      	b.n	8006324 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80062ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062b2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062b6:	681a      	ldr	r2, [r3, #0]
 80062b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	009b      	lsls	r3, r3, #2
 80062c6:	4413      	add	r3, r2
 80062c8:	881b      	ldrh	r3, [r3, #0]
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062d0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062d4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80062d8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80062dc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80062e0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80062e4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80062e8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80062ec:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80062f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80062f8:	681a      	ldr	r2, [r3, #0]
 80062fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80062fe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	781b      	ldrb	r3, [r3, #0]
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	441a      	add	r2, r3
 800630a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800630e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006312:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800631a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800631e:	b29b      	uxth	r3, r3
 8006320:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}

0800632e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800632e:	b480      	push	{r7}
 8006330:	b085      	sub	sp, #20
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
 8006336:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	785b      	ldrb	r3, [r3, #1]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d020      	beq.n	8006382 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8006340:	687a      	ldr	r2, [r7, #4]
 8006342:	683b      	ldr	r3, [r7, #0]
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	881b      	ldrh	r3, [r3, #0]
 800634c:	b29b      	uxth	r3, r3
 800634e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006352:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006356:	81bb      	strh	r3, [r7, #12]
 8006358:	89bb      	ldrh	r3, [r7, #12]
 800635a:	f083 0310 	eor.w	r3, r3, #16
 800635e:	81bb      	strh	r3, [r7, #12]
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	441a      	add	r2, r3
 800636a:	89bb      	ldrh	r3, [r7, #12]
 800636c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006370:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006374:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800637c:	b29b      	uxth	r3, r3
 800637e:	8013      	strh	r3, [r2, #0]
 8006380:	e01f      	b.n	80063c2 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	4413      	add	r3, r2
 800638c:	881b      	ldrh	r3, [r3, #0]
 800638e:	b29b      	uxth	r3, r3
 8006390:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006394:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006398:	81fb      	strh	r3, [r7, #14]
 800639a:	89fb      	ldrh	r3, [r7, #14]
 800639c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80063a0:	81fb      	strh	r3, [r7, #14]
 80063a2:	687a      	ldr	r2, [r7, #4]
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	781b      	ldrb	r3, [r3, #0]
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	441a      	add	r2, r3
 80063ac:	89fb      	ldrh	r3, [r7, #14]
 80063ae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063be:	b29b      	uxth	r3, r3
 80063c0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80063c2:	2300      	movs	r3, #0
}
 80063c4:	4618      	mov	r0, r3
 80063c6:	3714      	adds	r7, #20
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bc80      	pop	{r7}
 80063cc:	4770      	bx	lr

080063ce <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80063ce:	b480      	push	{r7}
 80063d0:	b087      	sub	sp, #28
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
 80063d6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	7b1b      	ldrb	r3, [r3, #12]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	f040 809d 	bne.w	800651c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	785b      	ldrb	r3, [r3, #1]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d04c      	beq.n	8006484 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	781b      	ldrb	r3, [r3, #0]
 80063f0:	009b      	lsls	r3, r3, #2
 80063f2:	4413      	add	r3, r2
 80063f4:	881b      	ldrh	r3, [r3, #0]
 80063f6:	823b      	strh	r3, [r7, #16]
 80063f8:	8a3b      	ldrh	r3, [r7, #16]
 80063fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d01b      	beq.n	800643a <USB_EPClearStall+0x6c>
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	009b      	lsls	r3, r3, #2
 800640a:	4413      	add	r3, r2
 800640c:	881b      	ldrh	r3, [r3, #0]
 800640e:	b29b      	uxth	r3, r3
 8006410:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006414:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006418:	81fb      	strh	r3, [r7, #14]
 800641a:	687a      	ldr	r2, [r7, #4]
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	781b      	ldrb	r3, [r3, #0]
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	441a      	add	r2, r3
 8006424:	89fb      	ldrh	r3, [r7, #14]
 8006426:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800642a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800642e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006432:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006436:	b29b      	uxth	r3, r3
 8006438:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	78db      	ldrb	r3, [r3, #3]
 800643e:	2b01      	cmp	r3, #1
 8006440:	d06c      	beq.n	800651c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4413      	add	r3, r2
 800644c:	881b      	ldrh	r3, [r3, #0]
 800644e:	b29b      	uxth	r3, r3
 8006450:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006454:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006458:	81bb      	strh	r3, [r7, #12]
 800645a:	89bb      	ldrh	r3, [r7, #12]
 800645c:	f083 0320 	eor.w	r3, r3, #32
 8006460:	81bb      	strh	r3, [r7, #12]
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	441a      	add	r2, r3
 800646c:	89bb      	ldrh	r3, [r7, #12]
 800646e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006472:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006476:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800647a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800647e:	b29b      	uxth	r3, r3
 8006480:	8013      	strh	r3, [r2, #0]
 8006482:	e04b      	b.n	800651c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	009b      	lsls	r3, r3, #2
 800648c:	4413      	add	r3, r2
 800648e:	881b      	ldrh	r3, [r3, #0]
 8006490:	82fb      	strh	r3, [r7, #22]
 8006492:	8afb      	ldrh	r3, [r7, #22]
 8006494:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01b      	beq.n	80064d4 <USB_EPClearStall+0x106>
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	009b      	lsls	r3, r3, #2
 80064a4:	4413      	add	r3, r2
 80064a6:	881b      	ldrh	r3, [r3, #0]
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064b2:	82bb      	strh	r3, [r7, #20]
 80064b4:	687a      	ldr	r2, [r7, #4]
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	781b      	ldrb	r3, [r3, #0]
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	441a      	add	r2, r3
 80064be:	8abb      	ldrh	r3, [r7, #20]
 80064c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064c8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80064cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064d0:	b29b      	uxth	r3, r3
 80064d2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	781b      	ldrb	r3, [r3, #0]
 80064da:	009b      	lsls	r3, r3, #2
 80064dc:	4413      	add	r3, r2
 80064de:	881b      	ldrh	r3, [r3, #0]
 80064e0:	b29b      	uxth	r3, r3
 80064e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ea:	827b      	strh	r3, [r7, #18]
 80064ec:	8a7b      	ldrh	r3, [r7, #18]
 80064ee:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80064f2:	827b      	strh	r3, [r7, #18]
 80064f4:	8a7b      	ldrh	r3, [r7, #18]
 80064f6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80064fa:	827b      	strh	r3, [r7, #18]
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	683b      	ldr	r3, [r7, #0]
 8006500:	781b      	ldrb	r3, [r3, #0]
 8006502:	009b      	lsls	r3, r3, #2
 8006504:	441a      	add	r2, r3
 8006506:	8a7b      	ldrh	r3, [r7, #18]
 8006508:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800650c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006510:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006518:	b29b      	uxth	r3, r3
 800651a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	371c      	adds	r7, #28
 8006522:	46bd      	mov	sp, r7
 8006524:	bc80      	pop	{r7}
 8006526:	4770      	bx	lr

08006528 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
 8006530:	460b      	mov	r3, r1
 8006532:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8006534:	78fb      	ldrb	r3, [r7, #3]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d103      	bne.n	8006542 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2280      	movs	r2, #128	@ 0x80
 800653e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8006542:	2300      	movs	r3, #0
}
 8006544:	4618      	mov	r0, r3
 8006546:	370c      	adds	r7, #12
 8006548:	46bd      	mov	sp, r7
 800654a:	bc80      	pop	{r7}
 800654c:	4770      	bx	lr

0800654e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800654e:	b480      	push	{r7}
 8006550:	b085      	sub	sp, #20
 8006552:	af00      	add	r7, sp, #0
 8006554:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800655c:	b29b      	uxth	r3, r3
 800655e:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006560:	68fb      	ldr	r3, [r7, #12]
}
 8006562:	4618      	mov	r0, r3
 8006564:	3714      	adds	r7, #20
 8006566:	46bd      	mov	sp, r7
 8006568:	bc80      	pop	{r7}
 800656a:	4770      	bx	lr

0800656c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800656c:	b480      	push	{r7}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
 8006574:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006576:	2300      	movs	r3, #0
}
 8006578:	4618      	mov	r0, r3
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr

08006582 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006582:	b480      	push	{r7}
 8006584:	b08b      	sub	sp, #44	@ 0x2c
 8006586:	af00      	add	r7, sp, #0
 8006588:	60f8      	str	r0, [r7, #12]
 800658a:	60b9      	str	r1, [r7, #8]
 800658c:	4611      	mov	r1, r2
 800658e:	461a      	mov	r2, r3
 8006590:	460b      	mov	r3, r1
 8006592:	80fb      	strh	r3, [r7, #6]
 8006594:	4613      	mov	r3, r2
 8006596:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8006598:	88bb      	ldrh	r3, [r7, #4]
 800659a:	3301      	adds	r3, #1
 800659c:	085b      	lsrs	r3, r3, #1
 800659e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80065a4:	68bb      	ldr	r3, [r7, #8]
 80065a6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80065a8:	88fb      	ldrh	r3, [r7, #6]
 80065aa:	005a      	lsls	r2, r3, #1
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	4413      	add	r3, r2
 80065b0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065b4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80065b6:	69bb      	ldr	r3, [r7, #24]
 80065b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80065ba:	e01f      	b.n	80065fc <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	781b      	ldrb	r3, [r3, #0]
 80065c0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80065c2:	69fb      	ldr	r3, [r7, #28]
 80065c4:	3301      	adds	r3, #1
 80065c6:	781b      	ldrb	r3, [r3, #0]
 80065c8:	b21b      	sxth	r3, r3
 80065ca:	021b      	lsls	r3, r3, #8
 80065cc:	b21a      	sxth	r2, r3
 80065ce:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80065d2:	4313      	orrs	r3, r2
 80065d4:	b21b      	sxth	r3, r3
 80065d6:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80065d8:	6a3b      	ldr	r3, [r7, #32]
 80065da:	8a7a      	ldrh	r2, [r7, #18]
 80065dc:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80065de:	6a3b      	ldr	r3, [r7, #32]
 80065e0:	3302      	adds	r3, #2
 80065e2:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80065e4:	6a3b      	ldr	r3, [r7, #32]
 80065e6:	3302      	adds	r3, #2
 80065e8:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80065ea:	69fb      	ldr	r3, [r7, #28]
 80065ec:	3301      	adds	r3, #1
 80065ee:	61fb      	str	r3, [r7, #28]
    pBuf++;
 80065f0:	69fb      	ldr	r3, [r7, #28]
 80065f2:	3301      	adds	r3, #1
 80065f4:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80065f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065f8:	3b01      	subs	r3, #1
 80065fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80065fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1dc      	bne.n	80065bc <USB_WritePMA+0x3a>
  }
}
 8006602:	bf00      	nop
 8006604:	bf00      	nop
 8006606:	372c      	adds	r7, #44	@ 0x2c
 8006608:	46bd      	mov	sp, r7
 800660a:	bc80      	pop	{r7}
 800660c:	4770      	bx	lr

0800660e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800660e:	b480      	push	{r7}
 8006610:	b08b      	sub	sp, #44	@ 0x2c
 8006612:	af00      	add	r7, sp, #0
 8006614:	60f8      	str	r0, [r7, #12]
 8006616:	60b9      	str	r1, [r7, #8]
 8006618:	4611      	mov	r1, r2
 800661a:	461a      	mov	r2, r3
 800661c:	460b      	mov	r3, r1
 800661e:	80fb      	strh	r3, [r7, #6]
 8006620:	4613      	mov	r3, r2
 8006622:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8006624:	88bb      	ldrh	r3, [r7, #4]
 8006626:	085b      	lsrs	r3, r3, #1
 8006628:	b29b      	uxth	r3, r3
 800662a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8006634:	88fb      	ldrh	r3, [r7, #6]
 8006636:	005a      	lsls	r2, r3, #1
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	4413      	add	r3, r2
 800663c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006640:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8006642:	69bb      	ldr	r3, [r7, #24]
 8006644:	627b      	str	r3, [r7, #36]	@ 0x24
 8006646:	e01b      	b.n	8006680 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	881b      	ldrh	r3, [r3, #0]
 800664c:	b29b      	uxth	r3, r3
 800664e:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8006650:	6a3b      	ldr	r3, [r7, #32]
 8006652:	3302      	adds	r3, #2
 8006654:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	b2da      	uxtb	r2, r3
 800665a:	69fb      	ldr	r3, [r7, #28]
 800665c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800665e:	69fb      	ldr	r3, [r7, #28]
 8006660:	3301      	adds	r3, #1
 8006662:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	0a1b      	lsrs	r3, r3, #8
 8006668:	b2da      	uxtb	r2, r3
 800666a:	69fb      	ldr	r3, [r7, #28]
 800666c:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800666e:	69fb      	ldr	r3, [r7, #28]
 8006670:	3301      	adds	r3, #1
 8006672:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8006674:	6a3b      	ldr	r3, [r7, #32]
 8006676:	3302      	adds	r3, #2
 8006678:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800667a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667c:	3b01      	subs	r3, #1
 800667e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006682:	2b00      	cmp	r3, #0
 8006684:	d1e0      	bne.n	8006648 <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8006686:	88bb      	ldrh	r3, [r7, #4]
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	b29b      	uxth	r3, r3
 800668e:	2b00      	cmp	r3, #0
 8006690:	d007      	beq.n	80066a2 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8006692:	6a3b      	ldr	r3, [r7, #32]
 8006694:	881b      	ldrh	r3, [r3, #0]
 8006696:	b29b      	uxth	r3, r3
 8006698:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800669a:	693b      	ldr	r3, [r7, #16]
 800669c:	b2da      	uxtb	r2, r3
 800669e:	69fb      	ldr	r3, [r7, #28]
 80066a0:	701a      	strb	r2, [r3, #0]
  }
}
 80066a2:	bf00      	nop
 80066a4:	372c      	adds	r7, #44	@ 0x2c
 80066a6:	46bd      	mov	sp, r7
 80066a8:	bc80      	pop	{r7}
 80066aa:	4770      	bx	lr

080066ac <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80066b4:	2300      	movs	r3, #0
}
 80066b6:	4618      	mov	r0, r3
 80066b8:	370c      	adds	r7, #12
 80066ba:	46bd      	mov	sp, r7
 80066bc:	bc80      	pop	{r7}
 80066be:	4770      	bx	lr

080066c0 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b084      	sub	sp, #16
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	460b      	mov	r3, r1
 80066ca:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80066cc:	2302      	movs	r3, #2
 80066ce:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d00c      	beq.n	80066f4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	78fa      	ldrb	r2, [r7, #3]
 80066e4:	4611      	mov	r1, r2
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	4798      	blx	r3
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d101      	bne.n	80066f4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80066f0:	2300      	movs	r3, #0
 80066f2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80066f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3710      	adds	r7, #16
 80066fa:	46bd      	mov	sp, r7
 80066fc:	bd80      	pop	{r7, pc}

080066fe <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80066fe:	b580      	push	{r7, lr}
 8006700:	b082      	sub	sp, #8
 8006702:	af00      	add	r7, sp, #0
 8006704:	6078      	str	r0, [r7, #4]
 8006706:	460b      	mov	r3, r1
 8006708:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006710:	685b      	ldr	r3, [r3, #4]
 8006712:	78fa      	ldrb	r2, [r7, #3]
 8006714:	4611      	mov	r1, r2
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	4798      	blx	r3

  return USBD_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	4618      	mov	r0, r3
 8006738:	f000 fed7 	bl	80074ea <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800674a:	461a      	mov	r2, r3
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8006758:	f003 031f 	and.w	r3, r3, #31
 800675c:	2b02      	cmp	r3, #2
 800675e:	d016      	beq.n	800678e <USBD_LL_SetupStage+0x6a>
 8006760:	2b02      	cmp	r3, #2
 8006762:	d81c      	bhi.n	800679e <USBD_LL_SetupStage+0x7a>
 8006764:	2b00      	cmp	r3, #0
 8006766:	d002      	beq.n	800676e <USBD_LL_SetupStage+0x4a>
 8006768:	2b01      	cmp	r3, #1
 800676a:	d008      	beq.n	800677e <USBD_LL_SetupStage+0x5a>
 800676c:	e017      	b.n	800679e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006774:	4619      	mov	r1, r3
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 f9ca 	bl	8006b10 <USBD_StdDevReq>
      break;
 800677c:	e01a      	b.n	80067b4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006784:	4619      	mov	r1, r3
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fa2c 	bl	8006be4 <USBD_StdItfReq>
      break;
 800678c:	e012      	b.n	80067b4 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8006794:	4619      	mov	r1, r3
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 fa6c 	bl	8006c74 <USBD_StdEPReq>
      break;
 800679c:	e00a      	b.n	80067b4 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 80067a4:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80067a8:	b2db      	uxtb	r3, r3
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f001 f80d 	bl	80077cc <USBD_LL_StallEP>
      break;
 80067b2:	bf00      	nop
  }

  return USBD_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}

080067be <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80067be:	b580      	push	{r7, lr}
 80067c0:	b086      	sub	sp, #24
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	60f8      	str	r0, [r7, #12]
 80067c6:	460b      	mov	r3, r1
 80067c8:	607a      	str	r2, [r7, #4]
 80067ca:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80067cc:	7afb      	ldrb	r3, [r7, #11]
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d14b      	bne.n	800686a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80067d8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80067e0:	2b03      	cmp	r3, #3
 80067e2:	d134      	bne.n	800684e <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	68da      	ldr	r2, [r3, #12]
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	691b      	ldr	r3, [r3, #16]
 80067ec:	429a      	cmp	r2, r3
 80067ee:	d919      	bls.n	8006824 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	68da      	ldr	r2, [r3, #12]
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	691b      	ldr	r3, [r3, #16]
 80067f8:	1ad2      	subs	r2, r2, r3
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	68da      	ldr	r2, [r3, #12]
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006806:	429a      	cmp	r2, r3
 8006808:	d203      	bcs.n	8006812 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800680e:	b29b      	uxth	r3, r3
 8006810:	e002      	b.n	8006818 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8006812:	697b      	ldr	r3, [r7, #20]
 8006814:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8006816:	b29b      	uxth	r3, r3
 8006818:	461a      	mov	r2, r3
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	68f8      	ldr	r0, [r7, #12]
 800681e:	f000 fedc 	bl	80075da <USBD_CtlContinueRx>
 8006822:	e038      	b.n	8006896 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800682a:	691b      	ldr	r3, [r3, #16]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d00a      	beq.n	8006846 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8006836:	2b03      	cmp	r3, #3
 8006838:	d105      	bne.n	8006846 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006840:	691b      	ldr	r3, [r3, #16]
 8006842:	68f8      	ldr	r0, [r7, #12]
 8006844:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8006846:	68f8      	ldr	r0, [r7, #12]
 8006848:	f000 fed9 	bl	80075fe <USBD_CtlSendStatus>
 800684c:	e023      	b.n	8006896 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006854:	2b05      	cmp	r3, #5
 8006856:	d11e      	bne.n	8006896 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	2200      	movs	r2, #0
 800685c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8006860:	2100      	movs	r1, #0
 8006862:	68f8      	ldr	r0, [r7, #12]
 8006864:	f000 ffb2 	bl	80077cc <USBD_LL_StallEP>
 8006868:	e015      	b.n	8006896 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d00d      	beq.n	8006892 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800687c:	2b03      	cmp	r3, #3
 800687e:	d108      	bne.n	8006892 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006886:	699b      	ldr	r3, [r3, #24]
 8006888:	7afa      	ldrb	r2, [r7, #11]
 800688a:	4611      	mov	r1, r2
 800688c:	68f8      	ldr	r0, [r7, #12]
 800688e:	4798      	blx	r3
 8006890:	e001      	b.n	8006896 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8006892:	2302      	movs	r3, #2
 8006894:	e000      	b.n	8006898 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8006896:	2300      	movs	r3, #0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3718      	adds	r7, #24
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b086      	sub	sp, #24
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	460b      	mov	r3, r1
 80068aa:	607a      	str	r2, [r7, #4]
 80068ac:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80068ae:	7afb      	ldrb	r3, [r7, #11]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d17f      	bne.n	80069b4 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	3314      	adds	r3, #20
 80068b8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80068c0:	2b02      	cmp	r3, #2
 80068c2:	d15c      	bne.n	800697e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	68da      	ldr	r2, [r3, #12]
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	429a      	cmp	r2, r3
 80068ce:	d915      	bls.n	80068fc <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	68da      	ldr	r2, [r3, #12]
 80068d4:	697b      	ldr	r3, [r7, #20]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	1ad2      	subs	r2, r2, r3
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	b29b      	uxth	r3, r3
 80068e4:	461a      	mov	r2, r3
 80068e6:	6879      	ldr	r1, [r7, #4]
 80068e8:	68f8      	ldr	r0, [r7, #12]
 80068ea:	f000 fe64 	bl	80075b6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80068ee:	2300      	movs	r3, #0
 80068f0:	2200      	movs	r2, #0
 80068f2:	2100      	movs	r1, #0
 80068f4:	68f8      	ldr	r0, [r7, #12]
 80068f6:	f001 f814 	bl	8007922 <USBD_LL_PrepareReceive>
 80068fa:	e04e      	b.n	800699a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	689b      	ldr	r3, [r3, #8]
 8006900:	697a      	ldr	r2, [r7, #20]
 8006902:	6912      	ldr	r2, [r2, #16]
 8006904:	fbb3 f1f2 	udiv	r1, r3, r2
 8006908:	fb01 f202 	mul.w	r2, r1, r2
 800690c:	1a9b      	subs	r3, r3, r2
 800690e:	2b00      	cmp	r3, #0
 8006910:	d11c      	bne.n	800694c <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	689a      	ldr	r2, [r3, #8]
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800691a:	429a      	cmp	r2, r3
 800691c:	d316      	bcc.n	800694c <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	689a      	ldr	r2, [r3, #8]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006928:	429a      	cmp	r2, r3
 800692a:	d20f      	bcs.n	800694c <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800692c:	2200      	movs	r2, #0
 800692e:	2100      	movs	r1, #0
 8006930:	68f8      	ldr	r0, [r7, #12]
 8006932:	f000 fe40 	bl	80075b6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	2200      	movs	r2, #0
 800693a:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800693e:	2300      	movs	r3, #0
 8006940:	2200      	movs	r2, #0
 8006942:	2100      	movs	r1, #0
 8006944:	68f8      	ldr	r0, [r7, #12]
 8006946:	f000 ffec 	bl	8007922 <USBD_LL_PrepareReceive>
 800694a:	e026      	b.n	800699a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006952:	68db      	ldr	r3, [r3, #12]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00a      	beq.n	800696e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800695e:	2b03      	cmp	r3, #3
 8006960:	d105      	bne.n	800696e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	68f8      	ldr	r0, [r7, #12]
 800696c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800696e:	2180      	movs	r1, #128	@ 0x80
 8006970:	68f8      	ldr	r0, [r7, #12]
 8006972:	f000 ff2b 	bl	80077cc <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f000 fe54 	bl	8007624 <USBD_CtlReceiveStatus>
 800697c:	e00d      	b.n	800699a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006984:	2b04      	cmp	r3, #4
 8006986:	d004      	beq.n	8006992 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800698e:	2b00      	cmp	r3, #0
 8006990:	d103      	bne.n	800699a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8006992:	2180      	movs	r1, #128	@ 0x80
 8006994:	68f8      	ldr	r0, [r7, #12]
 8006996:	f000 ff19 	bl	80077cc <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d11d      	bne.n	80069e0 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80069a4:	68f8      	ldr	r0, [r7, #12]
 80069a6:	f7ff fe81 	bl	80066ac <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80069b2:	e015      	b.n	80069e0 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80069ba:	695b      	ldr	r3, [r3, #20]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00d      	beq.n	80069dc <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 80069c6:	2b03      	cmp	r3, #3
 80069c8:	d108      	bne.n	80069dc <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	7afa      	ldrb	r2, [r7, #11]
 80069d4:	4611      	mov	r1, r2
 80069d6:	68f8      	ldr	r0, [r7, #12]
 80069d8:	4798      	blx	r3
 80069da:	e001      	b.n	80069e0 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80069dc:	2302      	movs	r3, #2
 80069de:	e000      	b.n	80069e2 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b082      	sub	sp, #8
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80069f2:	2340      	movs	r3, #64	@ 0x40
 80069f4:	2200      	movs	r2, #0
 80069f6:	2100      	movs	r1, #0
 80069f8:	6878      	ldr	r0, [r7, #4]
 80069fa:	f000 fec1 	bl	8007780 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2240      	movs	r2, #64	@ 0x40
 8006a0a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8006a0e:	2340      	movs	r3, #64	@ 0x40
 8006a10:	2200      	movs	r2, #0
 8006a12:	2180      	movs	r1, #128	@ 0x80
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 feb3 	bl	8007780 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	2201      	movs	r2, #1
 8006a1e:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2240      	movs	r2, #64	@ 0x40
 8006a24:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2200      	movs	r2, #0
 8006a32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d009      	beq.n	8006a62 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	6852      	ldr	r2, [r2, #4]
 8006a5a:	b2d2      	uxtb	r2, r2
 8006a5c:	4611      	mov	r1, r2
 8006a5e:	6878      	ldr	r0, [r7, #4]
 8006a60:	4798      	blx	r3
  }

  return USBD_OK;
 8006a62:	2300      	movs	r3, #0
}
 8006a64:	4618      	mov	r0, r3
 8006a66:	3708      	adds	r7, #8
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	bd80      	pop	{r7, pc}

08006a6c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	460b      	mov	r3, r1
 8006a76:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	78fa      	ldrb	r2, [r7, #3]
 8006a7c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006a7e:	2300      	movs	r3, #0
}
 8006a80:	4618      	mov	r0, r3
 8006a82:	370c      	adds	r7, #12
 8006a84:	46bd      	mov	sp, r7
 8006a86:	bc80      	pop	{r7}
 8006a88:	4770      	bx	lr

08006a8a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006a8a:	b480      	push	{r7}
 8006a8c:	b083      	sub	sp, #12
 8006a8e:	af00      	add	r7, sp, #0
 8006a90:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2204      	movs	r2, #4
 8006aa2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	370c      	adds	r7, #12
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bc80      	pop	{r7}
 8006ab0:	4770      	bx	lr

08006ab2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006ac0:	2b04      	cmp	r3, #4
 8006ac2:	d105      	bne.n	8006ad0 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	370c      	adds	r7, #12
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bc80      	pop	{r7}
 8006ada:	4770      	bx	lr

08006adc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
 8006ae2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aea:	2b03      	cmp	r3, #3
 8006aec:	d10b      	bne.n	8006b06 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d005      	beq.n	8006b06 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3708      	adds	r7, #8
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006b1a:	2300      	movs	r3, #0
 8006b1c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b26:	2b40      	cmp	r3, #64	@ 0x40
 8006b28:	d005      	beq.n	8006b36 <USBD_StdDevReq+0x26>
 8006b2a:	2b40      	cmp	r3, #64	@ 0x40
 8006b2c:	d84f      	bhi.n	8006bce <USBD_StdDevReq+0xbe>
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d009      	beq.n	8006b46 <USBD_StdDevReq+0x36>
 8006b32:	2b20      	cmp	r3, #32
 8006b34:	d14b      	bne.n	8006bce <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	6839      	ldr	r1, [r7, #0]
 8006b40:	6878      	ldr	r0, [r7, #4]
 8006b42:	4798      	blx	r3
      break;
 8006b44:	e048      	b.n	8006bd8 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006b46:	683b      	ldr	r3, [r7, #0]
 8006b48:	785b      	ldrb	r3, [r3, #1]
 8006b4a:	2b09      	cmp	r3, #9
 8006b4c:	d839      	bhi.n	8006bc2 <USBD_StdDevReq+0xb2>
 8006b4e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b54 <USBD_StdDevReq+0x44>)
 8006b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b54:	08006ba5 	.word	0x08006ba5
 8006b58:	08006bb9 	.word	0x08006bb9
 8006b5c:	08006bc3 	.word	0x08006bc3
 8006b60:	08006baf 	.word	0x08006baf
 8006b64:	08006bc3 	.word	0x08006bc3
 8006b68:	08006b87 	.word	0x08006b87
 8006b6c:	08006b7d 	.word	0x08006b7d
 8006b70:	08006bc3 	.word	0x08006bc3
 8006b74:	08006b9b 	.word	0x08006b9b
 8006b78:	08006b91 	.word	0x08006b91
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006b7c:	6839      	ldr	r1, [r7, #0]
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 f9dc 	bl	8006f3c <USBD_GetDescriptor>
          break;
 8006b84:	e022      	b.n	8006bcc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006b86:	6839      	ldr	r1, [r7, #0]
 8006b88:	6878      	ldr	r0, [r7, #4]
 8006b8a:	f000 fb3f 	bl	800720c <USBD_SetAddress>
          break;
 8006b8e:	e01d      	b.n	8006bcc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8006b90:	6839      	ldr	r1, [r7, #0]
 8006b92:	6878      	ldr	r0, [r7, #4]
 8006b94:	f000 fb7e 	bl	8007294 <USBD_SetConfig>
          break;
 8006b98:	e018      	b.n	8006bcc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006b9a:	6839      	ldr	r1, [r7, #0]
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f000 fc07 	bl	80073b0 <USBD_GetConfig>
          break;
 8006ba2:	e013      	b.n	8006bcc <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	6878      	ldr	r0, [r7, #4]
 8006ba8:	f000 fc37 	bl	800741a <USBD_GetStatus>
          break;
 8006bac:	e00e      	b.n	8006bcc <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006bae:	6839      	ldr	r1, [r7, #0]
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f000 fc65 	bl	8007480 <USBD_SetFeature>
          break;
 8006bb6:	e009      	b.n	8006bcc <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006bb8:	6839      	ldr	r1, [r7, #0]
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 fc74 	bl	80074a8 <USBD_ClrFeature>
          break;
 8006bc0:	e004      	b.n	8006bcc <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8006bc2:	6839      	ldr	r1, [r7, #0]
 8006bc4:	6878      	ldr	r0, [r7, #4]
 8006bc6:	f000 fcc9 	bl	800755c <USBD_CtlError>
          break;
 8006bca:	bf00      	nop
      }
      break;
 8006bcc:	e004      	b.n	8006bd8 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8006bce:	6839      	ldr	r1, [r7, #0]
 8006bd0:	6878      	ldr	r0, [r7, #4]
 8006bd2:	f000 fcc3 	bl	800755c <USBD_CtlError>
      break;
 8006bd6:	bf00      	nop
  }

  return ret;
 8006bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bda:	4618      	mov	r0, r3
 8006bdc:	3710      	adds	r7, #16
 8006bde:	46bd      	mov	sp, r7
 8006be0:	bd80      	pop	{r7, pc}
 8006be2:	bf00      	nop

08006be4 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006bfa:	2b40      	cmp	r3, #64	@ 0x40
 8006bfc:	d005      	beq.n	8006c0a <USBD_StdItfReq+0x26>
 8006bfe:	2b40      	cmp	r3, #64	@ 0x40
 8006c00:	d82e      	bhi.n	8006c60 <USBD_StdItfReq+0x7c>
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d001      	beq.n	8006c0a <USBD_StdItfReq+0x26>
 8006c06:	2b20      	cmp	r3, #32
 8006c08:	d12a      	bne.n	8006c60 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c10:	3b01      	subs	r3, #1
 8006c12:	2b02      	cmp	r3, #2
 8006c14:	d81d      	bhi.n	8006c52 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	889b      	ldrh	r3, [r3, #4]
 8006c1a:	b2db      	uxtb	r3, r3
 8006c1c:	2b01      	cmp	r3, #1
 8006c1e:	d813      	bhi.n	8006c48 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006c26:	689b      	ldr	r3, [r3, #8]
 8006c28:	6839      	ldr	r1, [r7, #0]
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	4798      	blx	r3
 8006c2e:	4603      	mov	r3, r0
 8006c30:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006c32:	683b      	ldr	r3, [r7, #0]
 8006c34:	88db      	ldrh	r3, [r3, #6]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d110      	bne.n	8006c5c <USBD_StdItfReq+0x78>
 8006c3a:	7bfb      	ldrb	r3, [r7, #15]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10d      	bne.n	8006c5c <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8006c40:	6878      	ldr	r0, [r7, #4]
 8006c42:	f000 fcdc 	bl	80075fe <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006c46:	e009      	b.n	8006c5c <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8006c48:	6839      	ldr	r1, [r7, #0]
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 fc86 	bl	800755c <USBD_CtlError>
          break;
 8006c50:	e004      	b.n	8006c5c <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8006c52:	6839      	ldr	r1, [r7, #0]
 8006c54:	6878      	ldr	r0, [r7, #4]
 8006c56:	f000 fc81 	bl	800755c <USBD_CtlError>
          break;
 8006c5a:	e000      	b.n	8006c5e <USBD_StdItfReq+0x7a>
          break;
 8006c5c:	bf00      	nop
      }
      break;
 8006c5e:	e004      	b.n	8006c6a <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8006c60:	6839      	ldr	r1, [r7, #0]
 8006c62:	6878      	ldr	r0, [r7, #4]
 8006c64:	f000 fc7a 	bl	800755c <USBD_CtlError>
      break;
 8006c68:	bf00      	nop
  }

  return USBD_OK;
 8006c6a:	2300      	movs	r3, #0
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3710      	adds	r7, #16
 8006c70:	46bd      	mov	sp, r7
 8006c72:	bd80      	pop	{r7, pc}

08006c74 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8006c74:	b580      	push	{r7, lr}
 8006c76:	b084      	sub	sp, #16
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	889b      	ldrh	r3, [r3, #4]
 8006c86:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	781b      	ldrb	r3, [r3, #0]
 8006c8c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006c90:	2b40      	cmp	r3, #64	@ 0x40
 8006c92:	d007      	beq.n	8006ca4 <USBD_StdEPReq+0x30>
 8006c94:	2b40      	cmp	r3, #64	@ 0x40
 8006c96:	f200 8146 	bhi.w	8006f26 <USBD_StdEPReq+0x2b2>
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d00a      	beq.n	8006cb4 <USBD_StdEPReq+0x40>
 8006c9e:	2b20      	cmp	r3, #32
 8006ca0:	f040 8141 	bne.w	8006f26 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	6839      	ldr	r1, [r7, #0]
 8006cae:	6878      	ldr	r0, [r7, #4]
 8006cb0:	4798      	blx	r3
      break;
 8006cb2:	e13d      	b.n	8006f30 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	781b      	ldrb	r3, [r3, #0]
 8006cb8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006cbc:	2b20      	cmp	r3, #32
 8006cbe:	d10a      	bne.n	8006cd6 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	6839      	ldr	r1, [r7, #0]
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	4798      	blx	r3
 8006cce:	4603      	mov	r3, r0
 8006cd0:	73fb      	strb	r3, [r7, #15]

        return ret;
 8006cd2:	7bfb      	ldrb	r3, [r7, #15]
 8006cd4:	e12d      	b.n	8006f32 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	785b      	ldrb	r3, [r3, #1]
 8006cda:	2b03      	cmp	r3, #3
 8006cdc:	d007      	beq.n	8006cee <USBD_StdEPReq+0x7a>
 8006cde:	2b03      	cmp	r3, #3
 8006ce0:	f300 811b 	bgt.w	8006f1a <USBD_StdEPReq+0x2a6>
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d072      	beq.n	8006dce <USBD_StdEPReq+0x15a>
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d03a      	beq.n	8006d62 <USBD_StdEPReq+0xee>
 8006cec:	e115      	b.n	8006f1a <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006cf4:	2b02      	cmp	r3, #2
 8006cf6:	d002      	beq.n	8006cfe <USBD_StdEPReq+0x8a>
 8006cf8:	2b03      	cmp	r3, #3
 8006cfa:	d015      	beq.n	8006d28 <USBD_StdEPReq+0xb4>
 8006cfc:	e02b      	b.n	8006d56 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006cfe:	7bbb      	ldrb	r3, [r7, #14]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d00c      	beq.n	8006d1e <USBD_StdEPReq+0xaa>
 8006d04:	7bbb      	ldrb	r3, [r7, #14]
 8006d06:	2b80      	cmp	r3, #128	@ 0x80
 8006d08:	d009      	beq.n	8006d1e <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006d0a:	7bbb      	ldrb	r3, [r7, #14]
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 fd5c 	bl	80077cc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006d14:	2180      	movs	r1, #128	@ 0x80
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 fd58 	bl	80077cc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006d1c:	e020      	b.n	8006d60 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8006d1e:	6839      	ldr	r1, [r7, #0]
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 fc1b 	bl	800755c <USBD_CtlError>
              break;
 8006d26:	e01b      	b.n	8006d60 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	885b      	ldrh	r3, [r3, #2]
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d10e      	bne.n	8006d4e <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8006d30:	7bbb      	ldrb	r3, [r7, #14]
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00b      	beq.n	8006d4e <USBD_StdEPReq+0xda>
 8006d36:	7bbb      	ldrb	r3, [r7, #14]
 8006d38:	2b80      	cmp	r3, #128	@ 0x80
 8006d3a:	d008      	beq.n	8006d4e <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	88db      	ldrh	r3, [r3, #6]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d104      	bne.n	8006d4e <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8006d44:	7bbb      	ldrb	r3, [r7, #14]
 8006d46:	4619      	mov	r1, r3
 8006d48:	6878      	ldr	r0, [r7, #4]
 8006d4a:	f000 fd3f 	bl	80077cc <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8006d4e:	6878      	ldr	r0, [r7, #4]
 8006d50:	f000 fc55 	bl	80075fe <USBD_CtlSendStatus>

              break;
 8006d54:	e004      	b.n	8006d60 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 8006d56:	6839      	ldr	r1, [r7, #0]
 8006d58:	6878      	ldr	r0, [r7, #4]
 8006d5a:	f000 fbff 	bl	800755c <USBD_CtlError>
              break;
 8006d5e:	bf00      	nop
          }
          break;
 8006d60:	e0e0      	b.n	8006f24 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d68:	2b02      	cmp	r3, #2
 8006d6a:	d002      	beq.n	8006d72 <USBD_StdEPReq+0xfe>
 8006d6c:	2b03      	cmp	r3, #3
 8006d6e:	d015      	beq.n	8006d9c <USBD_StdEPReq+0x128>
 8006d70:	e026      	b.n	8006dc0 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d72:	7bbb      	ldrb	r3, [r7, #14]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d00c      	beq.n	8006d92 <USBD_StdEPReq+0x11e>
 8006d78:	7bbb      	ldrb	r3, [r7, #14]
 8006d7a:	2b80      	cmp	r3, #128	@ 0x80
 8006d7c:	d009      	beq.n	8006d92 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8006d7e:	7bbb      	ldrb	r3, [r7, #14]
 8006d80:	4619      	mov	r1, r3
 8006d82:	6878      	ldr	r0, [r7, #4]
 8006d84:	f000 fd22 	bl	80077cc <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8006d88:	2180      	movs	r1, #128	@ 0x80
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 fd1e 	bl	80077cc <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006d90:	e01c      	b.n	8006dcc <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8006d92:	6839      	ldr	r1, [r7, #0]
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 fbe1 	bl	800755c <USBD_CtlError>
              break;
 8006d9a:	e017      	b.n	8006dcc <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006d9c:	683b      	ldr	r3, [r7, #0]
 8006d9e:	885b      	ldrh	r3, [r3, #2]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d112      	bne.n	8006dca <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006da4:	7bbb      	ldrb	r3, [r7, #14]
 8006da6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d004      	beq.n	8006db8 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8006dae:	7bbb      	ldrb	r3, [r7, #14]
 8006db0:	4619      	mov	r1, r3
 8006db2:	6878      	ldr	r0, [r7, #4]
 8006db4:	f000 fd29 	bl	800780a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8006db8:	6878      	ldr	r0, [r7, #4]
 8006dba:	f000 fc20 	bl	80075fe <USBD_CtlSendStatus>
              }
              break;
 8006dbe:	e004      	b.n	8006dca <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8006dc0:	6839      	ldr	r1, [r7, #0]
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f000 fbca 	bl	800755c <USBD_CtlError>
              break;
 8006dc8:	e000      	b.n	8006dcc <USBD_StdEPReq+0x158>
              break;
 8006dca:	bf00      	nop
          }
          break;
 8006dcc:	e0aa      	b.n	8006f24 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d002      	beq.n	8006dde <USBD_StdEPReq+0x16a>
 8006dd8:	2b03      	cmp	r3, #3
 8006dda:	d032      	beq.n	8006e42 <USBD_StdEPReq+0x1ce>
 8006ddc:	e097      	b.n	8006f0e <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006dde:	7bbb      	ldrb	r3, [r7, #14]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d007      	beq.n	8006df4 <USBD_StdEPReq+0x180>
 8006de4:	7bbb      	ldrb	r3, [r7, #14]
 8006de6:	2b80      	cmp	r3, #128	@ 0x80
 8006de8:	d004      	beq.n	8006df4 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8006dea:	6839      	ldr	r1, [r7, #0]
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f000 fbb5 	bl	800755c <USBD_CtlError>
                break;
 8006df2:	e091      	b.n	8006f18 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006df4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	da0b      	bge.n	8006e14 <USBD_StdEPReq+0x1a0>
 8006dfc:	7bbb      	ldrb	r3, [r7, #14]
 8006dfe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006e02:	4613      	mov	r3, r2
 8006e04:	009b      	lsls	r3, r3, #2
 8006e06:	4413      	add	r3, r2
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	3310      	adds	r3, #16
 8006e0c:	687a      	ldr	r2, [r7, #4]
 8006e0e:	4413      	add	r3, r2
 8006e10:	3304      	adds	r3, #4
 8006e12:	e00b      	b.n	8006e2c <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006e14:	7bbb      	ldrb	r3, [r7, #14]
 8006e16:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e1a:	4613      	mov	r3, r2
 8006e1c:	009b      	lsls	r3, r3, #2
 8006e1e:	4413      	add	r3, r2
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	4413      	add	r3, r2
 8006e2a:	3304      	adds	r3, #4
 8006e2c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	2200      	movs	r2, #0
 8006e32:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006e34:	68bb      	ldr	r3, [r7, #8]
 8006e36:	2202      	movs	r2, #2
 8006e38:	4619      	mov	r1, r3
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 fb9f 	bl	800757e <USBD_CtlSendData>
              break;
 8006e40:	e06a      	b.n	8006f18 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006e42:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	da11      	bge.n	8006e6e <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006e4a:	7bbb      	ldrb	r3, [r7, #14]
 8006e4c:	f003 020f 	and.w	r2, r3, #15
 8006e50:	6879      	ldr	r1, [r7, #4]
 8006e52:	4613      	mov	r3, r2
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	4413      	add	r3, r2
 8006e58:	009b      	lsls	r3, r3, #2
 8006e5a:	440b      	add	r3, r1
 8006e5c:	3318      	adds	r3, #24
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d117      	bne.n	8006e94 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006e64:	6839      	ldr	r1, [r7, #0]
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f000 fb78 	bl	800755c <USBD_CtlError>
                  break;
 8006e6c:	e054      	b.n	8006f18 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006e6e:	7bbb      	ldrb	r3, [r7, #14]
 8006e70:	f003 020f 	and.w	r2, r3, #15
 8006e74:	6879      	ldr	r1, [r7, #4]
 8006e76:	4613      	mov	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4413      	add	r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	440b      	add	r3, r1
 8006e80:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d104      	bne.n	8006e94 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8006e8a:	6839      	ldr	r1, [r7, #0]
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 fb65 	bl	800755c <USBD_CtlError>
                  break;
 8006e92:	e041      	b.n	8006f18 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	da0b      	bge.n	8006eb4 <USBD_StdEPReq+0x240>
 8006e9c:	7bbb      	ldrb	r3, [r7, #14]
 8006e9e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	3310      	adds	r3, #16
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	4413      	add	r3, r2
 8006eb0:	3304      	adds	r3, #4
 8006eb2:	e00b      	b.n	8006ecc <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006eb4:	7bbb      	ldrb	r3, [r7, #14]
 8006eb6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006eba:	4613      	mov	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	4413      	add	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006ec6:	687a      	ldr	r2, [r7, #4]
 8006ec8:	4413      	add	r3, r2
 8006eca:	3304      	adds	r3, #4
 8006ecc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006ece:	7bbb      	ldrb	r3, [r7, #14]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d002      	beq.n	8006eda <USBD_StdEPReq+0x266>
 8006ed4:	7bbb      	ldrb	r3, [r7, #14]
 8006ed6:	2b80      	cmp	r3, #128	@ 0x80
 8006ed8:	d103      	bne.n	8006ee2 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	2200      	movs	r2, #0
 8006ede:	601a      	str	r2, [r3, #0]
 8006ee0:	e00e      	b.n	8006f00 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8006ee2:	7bbb      	ldrb	r3, [r7, #14]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f000 fcae 	bl	8007848 <USBD_LL_IsStallEP>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d003      	beq.n	8006efa <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8006ef2:	68bb      	ldr	r3, [r7, #8]
 8006ef4:	2201      	movs	r2, #1
 8006ef6:	601a      	str	r2, [r3, #0]
 8006ef8:	e002      	b.n	8006f00 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	2200      	movs	r2, #0
 8006efe:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	2202      	movs	r2, #2
 8006f04:	4619      	mov	r1, r3
 8006f06:	6878      	ldr	r0, [r7, #4]
 8006f08:	f000 fb39 	bl	800757e <USBD_CtlSendData>
              break;
 8006f0c:	e004      	b.n	8006f18 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8006f0e:	6839      	ldr	r1, [r7, #0]
 8006f10:	6878      	ldr	r0, [r7, #4]
 8006f12:	f000 fb23 	bl	800755c <USBD_CtlError>
              break;
 8006f16:	bf00      	nop
          }
          break;
 8006f18:	e004      	b.n	8006f24 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8006f1a:	6839      	ldr	r1, [r7, #0]
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 fb1d 	bl	800755c <USBD_CtlError>
          break;
 8006f22:	bf00      	nop
      }
      break;
 8006f24:	e004      	b.n	8006f30 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8006f26:	6839      	ldr	r1, [r7, #0]
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 fb17 	bl	800755c <USBD_CtlError>
      break;
 8006f2e:	bf00      	nop
  }

  return ret;
 8006f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}
	...

08006f3c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8006f3c:	b580      	push	{r7, lr}
 8006f3e:	b084      	sub	sp, #16
 8006f40:	af00      	add	r7, sp, #0
 8006f42:	6078      	str	r0, [r7, #4]
 8006f44:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006f4e:	2300      	movs	r3, #0
 8006f50:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	885b      	ldrh	r3, [r3, #2]
 8006f56:	0a1b      	lsrs	r3, r3, #8
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	2b06      	cmp	r3, #6
 8006f5e:	f200 8128 	bhi.w	80071b2 <USBD_GetDescriptor+0x276>
 8006f62:	a201      	add	r2, pc, #4	@ (adr r2, 8006f68 <USBD_GetDescriptor+0x2c>)
 8006f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f68:	08006f85 	.word	0x08006f85
 8006f6c:	08006f9d 	.word	0x08006f9d
 8006f70:	08006fdd 	.word	0x08006fdd
 8006f74:	080071b3 	.word	0x080071b3
 8006f78:	080071b3 	.word	0x080071b3
 8006f7c:	08007153 	.word	0x08007153
 8006f80:	0800717f 	.word	0x0800717f
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	7c12      	ldrb	r2, [r2, #16]
 8006f90:	f107 0108 	add.w	r1, r7, #8
 8006f94:	4610      	mov	r0, r2
 8006f96:	4798      	blx	r3
 8006f98:	60f8      	str	r0, [r7, #12]
      break;
 8006f9a:	e112      	b.n	80071c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	7c1b      	ldrb	r3, [r3, #16]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d10d      	bne.n	8006fc0 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fac:	f107 0208 	add.w	r2, r7, #8
 8006fb0:	4610      	mov	r0, r2
 8006fb2:	4798      	blx	r3
 8006fb4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	3301      	adds	r3, #1
 8006fba:	2202      	movs	r2, #2
 8006fbc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006fbe:	e100      	b.n	80071c2 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fc8:	f107 0208 	add.w	r2, r7, #8
 8006fcc:	4610      	mov	r0, r2
 8006fce:	4798      	blx	r3
 8006fd0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	3301      	adds	r3, #1
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	701a      	strb	r2, [r3, #0]
      break;
 8006fda:	e0f2      	b.n	80071c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	885b      	ldrh	r3, [r3, #2]
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b05      	cmp	r3, #5
 8006fe4:	f200 80ac 	bhi.w	8007140 <USBD_GetDescriptor+0x204>
 8006fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8006ff0 <USBD_GetDescriptor+0xb4>)
 8006fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fee:	bf00      	nop
 8006ff0:	08007009 	.word	0x08007009
 8006ff4:	0800703d 	.word	0x0800703d
 8006ff8:	08007071 	.word	0x08007071
 8006ffc:	080070a5 	.word	0x080070a5
 8007000:	080070d9 	.word	0x080070d9
 8007004:	0800710d 	.word	0x0800710d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00b      	beq.n	800702c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	687a      	ldr	r2, [r7, #4]
 800701e:	7c12      	ldrb	r2, [r2, #16]
 8007020:	f107 0108 	add.w	r1, r7, #8
 8007024:	4610      	mov	r0, r2
 8007026:	4798      	blx	r3
 8007028:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800702a:	e091      	b.n	8007150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800702c:	6839      	ldr	r1, [r7, #0]
 800702e:	6878      	ldr	r0, [r7, #4]
 8007030:	f000 fa94 	bl	800755c <USBD_CtlError>
            err++;
 8007034:	7afb      	ldrb	r3, [r7, #11]
 8007036:	3301      	adds	r3, #1
 8007038:	72fb      	strb	r3, [r7, #11]
          break;
 800703a:	e089      	b.n	8007150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007042:	689b      	ldr	r3, [r3, #8]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d00b      	beq.n	8007060 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	687a      	ldr	r2, [r7, #4]
 8007052:	7c12      	ldrb	r2, [r2, #16]
 8007054:	f107 0108 	add.w	r1, r7, #8
 8007058:	4610      	mov	r0, r2
 800705a:	4798      	blx	r3
 800705c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800705e:	e077      	b.n	8007150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007060:	6839      	ldr	r1, [r7, #0]
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 fa7a 	bl	800755c <USBD_CtlError>
            err++;
 8007068:	7afb      	ldrb	r3, [r7, #11]
 800706a:	3301      	adds	r3, #1
 800706c:	72fb      	strb	r3, [r7, #11]
          break;
 800706e:	e06f      	b.n	8007150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007076:	68db      	ldr	r3, [r3, #12]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00b      	beq.n	8007094 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007082:	68db      	ldr	r3, [r3, #12]
 8007084:	687a      	ldr	r2, [r7, #4]
 8007086:	7c12      	ldrb	r2, [r2, #16]
 8007088:	f107 0108 	add.w	r1, r7, #8
 800708c:	4610      	mov	r0, r2
 800708e:	4798      	blx	r3
 8007090:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007092:	e05d      	b.n	8007150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007094:	6839      	ldr	r1, [r7, #0]
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 fa60 	bl	800755c <USBD_CtlError>
            err++;
 800709c:	7afb      	ldrb	r3, [r7, #11]
 800709e:	3301      	adds	r3, #1
 80070a0:	72fb      	strb	r3, [r7, #11]
          break;
 80070a2:	e055      	b.n	8007150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80070aa:	691b      	ldr	r3, [r3, #16]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d00b      	beq.n	80070c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80070b6:	691b      	ldr	r3, [r3, #16]
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	7c12      	ldrb	r2, [r2, #16]
 80070bc:	f107 0108 	add.w	r1, r7, #8
 80070c0:	4610      	mov	r0, r2
 80070c2:	4798      	blx	r3
 80070c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070c6:	e043      	b.n	8007150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070c8:	6839      	ldr	r1, [r7, #0]
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 fa46 	bl	800755c <USBD_CtlError>
            err++;
 80070d0:	7afb      	ldrb	r3, [r7, #11]
 80070d2:	3301      	adds	r3, #1
 80070d4:	72fb      	strb	r3, [r7, #11]
          break;
 80070d6:	e03b      	b.n	8007150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d00b      	beq.n	80070fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80070ea:	695b      	ldr	r3, [r3, #20]
 80070ec:	687a      	ldr	r2, [r7, #4]
 80070ee:	7c12      	ldrb	r2, [r2, #16]
 80070f0:	f107 0108 	add.w	r1, r7, #8
 80070f4:	4610      	mov	r0, r2
 80070f6:	4798      	blx	r3
 80070f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80070fa:	e029      	b.n	8007150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80070fc:	6839      	ldr	r1, [r7, #0]
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 fa2c 	bl	800755c <USBD_CtlError>
            err++;
 8007104:	7afb      	ldrb	r3, [r7, #11]
 8007106:	3301      	adds	r3, #1
 8007108:	72fb      	strb	r3, [r7, #11]
          break;
 800710a:	e021      	b.n	8007150 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8007112:	699b      	ldr	r3, [r3, #24]
 8007114:	2b00      	cmp	r3, #0
 8007116:	d00b      	beq.n	8007130 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800711e:	699b      	ldr	r3, [r3, #24]
 8007120:	687a      	ldr	r2, [r7, #4]
 8007122:	7c12      	ldrb	r2, [r2, #16]
 8007124:	f107 0108 	add.w	r1, r7, #8
 8007128:	4610      	mov	r0, r2
 800712a:	4798      	blx	r3
 800712c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800712e:	e00f      	b.n	8007150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007130:	6839      	ldr	r1, [r7, #0]
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f000 fa12 	bl	800755c <USBD_CtlError>
            err++;
 8007138:	7afb      	ldrb	r3, [r7, #11]
 800713a:	3301      	adds	r3, #1
 800713c:	72fb      	strb	r3, [r7, #11]
          break;
 800713e:	e007      	b.n	8007150 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8007140:	6839      	ldr	r1, [r7, #0]
 8007142:	6878      	ldr	r0, [r7, #4]
 8007144:	f000 fa0a 	bl	800755c <USBD_CtlError>
          err++;
 8007148:	7afb      	ldrb	r3, [r7, #11]
 800714a:	3301      	adds	r3, #1
 800714c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800714e:	e038      	b.n	80071c2 <USBD_GetDescriptor+0x286>
 8007150:	e037      	b.n	80071c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	7c1b      	ldrb	r3, [r3, #16]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d109      	bne.n	800716e <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007162:	f107 0208 	add.w	r2, r7, #8
 8007166:	4610      	mov	r0, r2
 8007168:	4798      	blx	r3
 800716a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800716c:	e029      	b.n	80071c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800716e:	6839      	ldr	r1, [r7, #0]
 8007170:	6878      	ldr	r0, [r7, #4]
 8007172:	f000 f9f3 	bl	800755c <USBD_CtlError>
        err++;
 8007176:	7afb      	ldrb	r3, [r7, #11]
 8007178:	3301      	adds	r3, #1
 800717a:	72fb      	strb	r3, [r7, #11]
      break;
 800717c:	e021      	b.n	80071c2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	7c1b      	ldrb	r3, [r3, #16]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d10d      	bne.n	80071a2 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800718c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800718e:	f107 0208 	add.w	r2, r7, #8
 8007192:	4610      	mov	r0, r2
 8007194:	4798      	blx	r3
 8007196:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	3301      	adds	r3, #1
 800719c:	2207      	movs	r2, #7
 800719e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80071a0:	e00f      	b.n	80071c2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80071a2:	6839      	ldr	r1, [r7, #0]
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f000 f9d9 	bl	800755c <USBD_CtlError>
        err++;
 80071aa:	7afb      	ldrb	r3, [r7, #11]
 80071ac:	3301      	adds	r3, #1
 80071ae:	72fb      	strb	r3, [r7, #11]
      break;
 80071b0:	e007      	b.n	80071c2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80071b2:	6839      	ldr	r1, [r7, #0]
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f000 f9d1 	bl	800755c <USBD_CtlError>
      err++;
 80071ba:	7afb      	ldrb	r3, [r7, #11]
 80071bc:	3301      	adds	r3, #1
 80071be:	72fb      	strb	r3, [r7, #11]
      break;
 80071c0:	bf00      	nop
  }

  if (err != 0U)
 80071c2:	7afb      	ldrb	r3, [r7, #11]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d11c      	bne.n	8007202 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 80071c8:	893b      	ldrh	r3, [r7, #8]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d011      	beq.n	80071f2 <USBD_GetDescriptor+0x2b6>
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	88db      	ldrh	r3, [r3, #6]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d00d      	beq.n	80071f2 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	88da      	ldrh	r2, [r3, #6]
 80071da:	893b      	ldrh	r3, [r7, #8]
 80071dc:	4293      	cmp	r3, r2
 80071de:	bf28      	it	cs
 80071e0:	4613      	movcs	r3, r2
 80071e2:	b29b      	uxth	r3, r3
 80071e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80071e6:	893b      	ldrh	r3, [r7, #8]
 80071e8:	461a      	mov	r2, r3
 80071ea:	68f9      	ldr	r1, [r7, #12]
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f000 f9c6 	bl	800757e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	88db      	ldrh	r3, [r3, #6]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d104      	bne.n	8007204 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 f9ff 	bl	80075fe <USBD_CtlSendStatus>
 8007200:	e000      	b.n	8007204 <USBD_GetDescriptor+0x2c8>
    return;
 8007202:	bf00      	nop
    }
  }
}
 8007204:	3710      	adds	r7, #16
 8007206:	46bd      	mov	sp, r7
 8007208:	bd80      	pop	{r7, pc}
 800720a:	bf00      	nop

0800720c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007216:	683b      	ldr	r3, [r7, #0]
 8007218:	889b      	ldrh	r3, [r3, #4]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d130      	bne.n	8007280 <USBD_SetAddress+0x74>
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	88db      	ldrh	r3, [r3, #6]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d12c      	bne.n	8007280 <USBD_SetAddress+0x74>
 8007226:	683b      	ldr	r3, [r7, #0]
 8007228:	885b      	ldrh	r3, [r3, #2]
 800722a:	2b7f      	cmp	r3, #127	@ 0x7f
 800722c:	d828      	bhi.n	8007280 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	885b      	ldrh	r3, [r3, #2]
 8007232:	b2db      	uxtb	r3, r3
 8007234:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007238:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007240:	2b03      	cmp	r3, #3
 8007242:	d104      	bne.n	800724e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8007244:	6839      	ldr	r1, [r7, #0]
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 f988 	bl	800755c <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800724c:	e01d      	b.n	800728a <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	7bfa      	ldrb	r2, [r7, #15]
 8007252:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007256:	7bfb      	ldrb	r3, [r7, #15]
 8007258:	4619      	mov	r1, r3
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 fb1f 	bl	800789e <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	f000 f9cc 	bl	80075fe <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007266:	7bfb      	ldrb	r3, [r7, #15]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d004      	beq.n	8007276 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2202      	movs	r2, #2
 8007270:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007274:	e009      	b.n	800728a <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	2201      	movs	r2, #1
 800727a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800727e:	e004      	b.n	800728a <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007280:	6839      	ldr	r1, [r7, #0]
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f000 f96a 	bl	800755c <USBD_CtlError>
  }
}
 8007288:	bf00      	nop
 800728a:	bf00      	nop
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}
	...

08007294 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b082      	sub	sp, #8
 8007298:	af00      	add	r7, sp, #0
 800729a:	6078      	str	r0, [r7, #4]
 800729c:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	885b      	ldrh	r3, [r3, #2]
 80072a2:	b2da      	uxtb	r2, r3
 80072a4:	4b41      	ldr	r3, [pc, #260]	@ (80073ac <USBD_SetConfig+0x118>)
 80072a6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80072a8:	4b40      	ldr	r3, [pc, #256]	@ (80073ac <USBD_SetConfig+0x118>)
 80072aa:	781b      	ldrb	r3, [r3, #0]
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d904      	bls.n	80072ba <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80072b0:	6839      	ldr	r1, [r7, #0]
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f952 	bl	800755c <USBD_CtlError>
 80072b8:	e075      	b.n	80073a6 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072c0:	2b02      	cmp	r3, #2
 80072c2:	d002      	beq.n	80072ca <USBD_SetConfig+0x36>
 80072c4:	2b03      	cmp	r3, #3
 80072c6:	d023      	beq.n	8007310 <USBD_SetConfig+0x7c>
 80072c8:	e062      	b.n	8007390 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 80072ca:	4b38      	ldr	r3, [pc, #224]	@ (80073ac <USBD_SetConfig+0x118>)
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d01a      	beq.n	8007308 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 80072d2:	4b36      	ldr	r3, [pc, #216]	@ (80073ac <USBD_SetConfig+0x118>)
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	461a      	mov	r2, r3
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2203      	movs	r2, #3
 80072e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80072e4:	4b31      	ldr	r3, [pc, #196]	@ (80073ac <USBD_SetConfig+0x118>)
 80072e6:	781b      	ldrb	r3, [r3, #0]
 80072e8:	4619      	mov	r1, r3
 80072ea:	6878      	ldr	r0, [r7, #4]
 80072ec:	f7ff f9e8 	bl	80066c0 <USBD_SetClassConfig>
 80072f0:	4603      	mov	r3, r0
 80072f2:	2b02      	cmp	r3, #2
 80072f4:	d104      	bne.n	8007300 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 80072f6:	6839      	ldr	r1, [r7, #0]
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f000 f92f 	bl	800755c <USBD_CtlError>
            return;
 80072fe:	e052      	b.n	80073a6 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8007300:	6878      	ldr	r0, [r7, #4]
 8007302:	f000 f97c 	bl	80075fe <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8007306:	e04e      	b.n	80073a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007308:	6878      	ldr	r0, [r7, #4]
 800730a:	f000 f978 	bl	80075fe <USBD_CtlSendStatus>
        break;
 800730e:	e04a      	b.n	80073a6 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8007310:	4b26      	ldr	r3, [pc, #152]	@ (80073ac <USBD_SetConfig+0x118>)
 8007312:	781b      	ldrb	r3, [r3, #0]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d112      	bne.n	800733e <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2202      	movs	r2, #2
 800731c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8007320:	4b22      	ldr	r3, [pc, #136]	@ (80073ac <USBD_SetConfig+0x118>)
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	461a      	mov	r2, r3
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800732a:	4b20      	ldr	r3, [pc, #128]	@ (80073ac <USBD_SetConfig+0x118>)
 800732c:	781b      	ldrb	r3, [r3, #0]
 800732e:	4619      	mov	r1, r3
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f7ff f9e4 	bl	80066fe <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	f000 f961 	bl	80075fe <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800733c:	e033      	b.n	80073a6 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800733e:	4b1b      	ldr	r3, [pc, #108]	@ (80073ac <USBD_SetConfig+0x118>)
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	461a      	mov	r2, r3
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	429a      	cmp	r2, r3
 800734a:	d01d      	beq.n	8007388 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	685b      	ldr	r3, [r3, #4]
 8007350:	b2db      	uxtb	r3, r3
 8007352:	4619      	mov	r1, r3
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f7ff f9d2 	bl	80066fe <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800735a:	4b14      	ldr	r3, [pc, #80]	@ (80073ac <USBD_SetConfig+0x118>)
 800735c:	781b      	ldrb	r3, [r3, #0]
 800735e:	461a      	mov	r2, r3
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007364:	4b11      	ldr	r3, [pc, #68]	@ (80073ac <USBD_SetConfig+0x118>)
 8007366:	781b      	ldrb	r3, [r3, #0]
 8007368:	4619      	mov	r1, r3
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f7ff f9a8 	bl	80066c0 <USBD_SetClassConfig>
 8007370:	4603      	mov	r3, r0
 8007372:	2b02      	cmp	r3, #2
 8007374:	d104      	bne.n	8007380 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8007376:	6839      	ldr	r1, [r7, #0]
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 f8ef 	bl	800755c <USBD_CtlError>
            return;
 800737e:	e012      	b.n	80073a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	f000 f93c 	bl	80075fe <USBD_CtlSendStatus>
        break;
 8007386:	e00e      	b.n	80073a6 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f000 f938 	bl	80075fe <USBD_CtlSendStatus>
        break;
 800738e:	e00a      	b.n	80073a6 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8007390:	6839      	ldr	r1, [r7, #0]
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f8e2 	bl	800755c <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007398:	4b04      	ldr	r3, [pc, #16]	@ (80073ac <USBD_SetConfig+0x118>)
 800739a:	781b      	ldrb	r3, [r3, #0]
 800739c:	4619      	mov	r1, r3
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f7ff f9ad 	bl	80066fe <USBD_ClrClassConfig>
        break;
 80073a4:	bf00      	nop
    }
  }
}
 80073a6:	3708      	adds	r7, #8
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	200000d4 	.word	0x200000d4

080073b0 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80073ba:	683b      	ldr	r3, [r7, #0]
 80073bc:	88db      	ldrh	r3, [r3, #6]
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d004      	beq.n	80073cc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80073c2:	6839      	ldr	r1, [r7, #0]
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f000 f8c9 	bl	800755c <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80073ca:	e022      	b.n	8007412 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073d2:	2b02      	cmp	r3, #2
 80073d4:	dc02      	bgt.n	80073dc <USBD_GetConfig+0x2c>
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	dc03      	bgt.n	80073e2 <USBD_GetConfig+0x32>
 80073da:	e015      	b.n	8007408 <USBD_GetConfig+0x58>
 80073dc:	2b03      	cmp	r3, #3
 80073de:	d00b      	beq.n	80073f8 <USBD_GetConfig+0x48>
 80073e0:	e012      	b.n	8007408 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2200      	movs	r2, #0
 80073e6:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	3308      	adds	r3, #8
 80073ec:	2201      	movs	r2, #1
 80073ee:	4619      	mov	r1, r3
 80073f0:	6878      	ldr	r0, [r7, #4]
 80073f2:	f000 f8c4 	bl	800757e <USBD_CtlSendData>
        break;
 80073f6:	e00c      	b.n	8007412 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	3304      	adds	r3, #4
 80073fc:	2201      	movs	r2, #1
 80073fe:	4619      	mov	r1, r3
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f000 f8bc 	bl	800757e <USBD_CtlSendData>
        break;
 8007406:	e004      	b.n	8007412 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8007408:	6839      	ldr	r1, [r7, #0]
 800740a:	6878      	ldr	r0, [r7, #4]
 800740c:	f000 f8a6 	bl	800755c <USBD_CtlError>
        break;
 8007410:	bf00      	nop
}
 8007412:	bf00      	nop
 8007414:	3708      	adds	r7, #8
 8007416:	46bd      	mov	sp, r7
 8007418:	bd80      	pop	{r7, pc}

0800741a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800741a:	b580      	push	{r7, lr}
 800741c:	b082      	sub	sp, #8
 800741e:	af00      	add	r7, sp, #0
 8007420:	6078      	str	r0, [r7, #4]
 8007422:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800742a:	3b01      	subs	r3, #1
 800742c:	2b02      	cmp	r3, #2
 800742e:	d81e      	bhi.n	800746e <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	88db      	ldrh	r3, [r3, #6]
 8007434:	2b02      	cmp	r3, #2
 8007436:	d004      	beq.n	8007442 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8007438:	6839      	ldr	r1, [r7, #0]
 800743a:	6878      	ldr	r0, [r7, #4]
 800743c:	f000 f88e 	bl	800755c <USBD_CtlError>
        break;
 8007440:	e01a      	b.n	8007478 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	2201      	movs	r2, #1
 8007446:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800744e:	2b00      	cmp	r3, #0
 8007450:	d005      	beq.n	800745e <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	f043 0202 	orr.w	r2, r3, #2
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	330c      	adds	r3, #12
 8007462:	2202      	movs	r2, #2
 8007464:	4619      	mov	r1, r3
 8007466:	6878      	ldr	r0, [r7, #4]
 8007468:	f000 f889 	bl	800757e <USBD_CtlSendData>
      break;
 800746c:	e004      	b.n	8007478 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800746e:	6839      	ldr	r1, [r7, #0]
 8007470:	6878      	ldr	r0, [r7, #4]
 8007472:	f000 f873 	bl	800755c <USBD_CtlError>
      break;
 8007476:	bf00      	nop
  }
}
 8007478:	bf00      	nop
 800747a:	3708      	adds	r7, #8
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b082      	sub	sp, #8
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
 8007488:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	885b      	ldrh	r3, [r3, #2]
 800748e:	2b01      	cmp	r3, #1
 8007490:	d106      	bne.n	80074a0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 800749a:	6878      	ldr	r0, [r7, #4]
 800749c:	f000 f8af 	bl	80075fe <USBD_CtlSendStatus>
  }
}
 80074a0:	bf00      	nop
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074b8:	3b01      	subs	r3, #1
 80074ba:	2b02      	cmp	r3, #2
 80074bc:	d80b      	bhi.n	80074d6 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80074be:	683b      	ldr	r3, [r7, #0]
 80074c0:	885b      	ldrh	r3, [r3, #2]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d10c      	bne.n	80074e0 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f000 f895 	bl	80075fe <USBD_CtlSendStatus>
      }
      break;
 80074d4:	e004      	b.n	80074e0 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 80074d6:	6839      	ldr	r1, [r7, #0]
 80074d8:	6878      	ldr	r0, [r7, #4]
 80074da:	f000 f83f 	bl	800755c <USBD_CtlError>
      break;
 80074de:	e000      	b.n	80074e2 <USBD_ClrFeature+0x3a>
      break;
 80074e0:	bf00      	nop
  }
}
 80074e2:	bf00      	nop
 80074e4:	3708      	adds	r7, #8
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}

080074ea <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80074ea:	b480      	push	{r7}
 80074ec:	b083      	sub	sp, #12
 80074ee:	af00      	add	r7, sp, #0
 80074f0:	6078      	str	r0, [r7, #4]
 80074f2:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	781a      	ldrb	r2, [r3, #0]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 80074fc:	683b      	ldr	r3, [r7, #0]
 80074fe:	785a      	ldrb	r2, [r3, #1]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	3302      	adds	r3, #2
 8007508:	781b      	ldrb	r3, [r3, #0]
 800750a:	461a      	mov	r2, r3
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	3303      	adds	r3, #3
 8007510:	781b      	ldrb	r3, [r3, #0]
 8007512:	021b      	lsls	r3, r3, #8
 8007514:	b29b      	uxth	r3, r3
 8007516:	4413      	add	r3, r2
 8007518:	b29a      	uxth	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	3304      	adds	r3, #4
 8007522:	781b      	ldrb	r3, [r3, #0]
 8007524:	461a      	mov	r2, r3
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	3305      	adds	r3, #5
 800752a:	781b      	ldrb	r3, [r3, #0]
 800752c:	021b      	lsls	r3, r3, #8
 800752e:	b29b      	uxth	r3, r3
 8007530:	4413      	add	r3, r2
 8007532:	b29a      	uxth	r2, r3
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	3306      	adds	r3, #6
 800753c:	781b      	ldrb	r3, [r3, #0]
 800753e:	461a      	mov	r2, r3
 8007540:	683b      	ldr	r3, [r7, #0]
 8007542:	3307      	adds	r3, #7
 8007544:	781b      	ldrb	r3, [r3, #0]
 8007546:	021b      	lsls	r3, r3, #8
 8007548:	b29b      	uxth	r3, r3
 800754a:	4413      	add	r3, r2
 800754c:	b29a      	uxth	r2, r3
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	80da      	strh	r2, [r3, #6]

}
 8007552:	bf00      	nop
 8007554:	370c      	adds	r7, #12
 8007556:	46bd      	mov	sp, r7
 8007558:	bc80      	pop	{r7}
 800755a:	4770      	bx	lr

0800755c <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b082      	sub	sp, #8
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8007566:	2180      	movs	r1, #128	@ 0x80
 8007568:	6878      	ldr	r0, [r7, #4]
 800756a:	f000 f92f 	bl	80077cc <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800756e:	2100      	movs	r1, #0
 8007570:	6878      	ldr	r0, [r7, #4]
 8007572:	f000 f92b 	bl	80077cc <USBD_LL_StallEP>
}
 8007576:	bf00      	nop
 8007578:	3708      	adds	r7, #8
 800757a:	46bd      	mov	sp, r7
 800757c:	bd80      	pop	{r7, pc}

0800757e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800757e:	b580      	push	{r7, lr}
 8007580:	b084      	sub	sp, #16
 8007582:	af00      	add	r7, sp, #0
 8007584:	60f8      	str	r0, [r7, #12]
 8007586:	60b9      	str	r1, [r7, #8]
 8007588:	4613      	mov	r3, r2
 800758a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	2202      	movs	r2, #2
 8007590:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007594:	88fa      	ldrh	r2, [r7, #6]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800759a:	88fa      	ldrh	r2, [r7, #6]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075a0:	88fb      	ldrh	r3, [r7, #6]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	2100      	movs	r1, #0
 80075a6:	68f8      	ldr	r0, [r7, #12]
 80075a8:	f000 f998 	bl	80078dc <USBD_LL_Transmit>

  return USBD_OK;
 80075ac:	2300      	movs	r3, #0
}
 80075ae:	4618      	mov	r0, r3
 80075b0:	3710      	adds	r7, #16
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}

080075b6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80075b6:	b580      	push	{r7, lr}
 80075b8:	b084      	sub	sp, #16
 80075ba:	af00      	add	r7, sp, #0
 80075bc:	60f8      	str	r0, [r7, #12]
 80075be:	60b9      	str	r1, [r7, #8]
 80075c0:	4613      	mov	r3, r2
 80075c2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80075c4:	88fb      	ldrh	r3, [r7, #6]
 80075c6:	68ba      	ldr	r2, [r7, #8]
 80075c8:	2100      	movs	r1, #0
 80075ca:	68f8      	ldr	r0, [r7, #12]
 80075cc:	f000 f986 	bl	80078dc <USBD_LL_Transmit>

  return USBD_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3710      	adds	r7, #16
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}

080075da <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 80075da:	b580      	push	{r7, lr}
 80075dc:	b084      	sub	sp, #16
 80075de:	af00      	add	r7, sp, #0
 80075e0:	60f8      	str	r0, [r7, #12]
 80075e2:	60b9      	str	r1, [r7, #8]
 80075e4:	4613      	mov	r3, r2
 80075e6:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80075e8:	88fb      	ldrh	r3, [r7, #6]
 80075ea:	68ba      	ldr	r2, [r7, #8]
 80075ec:	2100      	movs	r1, #0
 80075ee:	68f8      	ldr	r0, [r7, #12]
 80075f0:	f000 f997 	bl	8007922 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}

080075fe <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80075fe:	b580      	push	{r7, lr}
 8007600:	b082      	sub	sp, #8
 8007602:	af00      	add	r7, sp, #0
 8007604:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2204      	movs	r2, #4
 800760a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800760e:	2300      	movs	r3, #0
 8007610:	2200      	movs	r2, #0
 8007612:	2100      	movs	r1, #0
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 f961 	bl	80078dc <USBD_LL_Transmit>

  return USBD_OK;
 800761a:	2300      	movs	r3, #0
}
 800761c:	4618      	mov	r0, r3
 800761e:	3708      	adds	r7, #8
 8007620:	46bd      	mov	sp, r7
 8007622:	bd80      	pop	{r7, pc}

08007624 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b082      	sub	sp, #8
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2205      	movs	r2, #5
 8007630:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007634:	2300      	movs	r3, #0
 8007636:	2200      	movs	r2, #0
 8007638:	2100      	movs	r1, #0
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f000 f971 	bl	8007922 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007640:	2300      	movs	r3, #0
}
 8007642:	4618      	mov	r0, r3
 8007644:	3708      	adds	r7, #8
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800764a:	b580      	push	{r7, lr}
 800764c:	b082      	sub	sp, #8
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800765e:	4619      	mov	r1, r3
 8007660:	4610      	mov	r0, r2
 8007662:	f7ff f85f 	bl	8006724 <USBD_LL_SetupStage>
}
 8007666:	bf00      	nop
 8007668:	3708      	adds	r7, #8
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b082      	sub	sp, #8
 8007672:	af00      	add	r7, sp, #0
 8007674:	6078      	str	r0, [r7, #4]
 8007676:	460b      	mov	r3, r1
 8007678:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 8007680:	78fa      	ldrb	r2, [r7, #3]
 8007682:	6879      	ldr	r1, [r7, #4]
 8007684:	4613      	mov	r3, r2
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	4413      	add	r3, r2
 800768a:	00db      	lsls	r3, r3, #3
 800768c:	440b      	add	r3, r1
 800768e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	78fb      	ldrb	r3, [r7, #3]
 8007696:	4619      	mov	r1, r3
 8007698:	f7ff f891 	bl	80067be <USBD_LL_DataOutStage>
}
 800769c:	bf00      	nop
 800769e:	3708      	adds	r7, #8
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	460b      	mov	r3, r1
 80076ae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 80076b6:	78fa      	ldrb	r2, [r7, #3]
 80076b8:	6879      	ldr	r1, [r7, #4]
 80076ba:	4613      	mov	r3, r2
 80076bc:	009b      	lsls	r3, r3, #2
 80076be:	4413      	add	r3, r2
 80076c0:	00db      	lsls	r3, r3, #3
 80076c2:	440b      	add	r3, r1
 80076c4:	3324      	adds	r3, #36	@ 0x24
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	78fb      	ldrb	r3, [r7, #3]
 80076ca:	4619      	mov	r1, r3
 80076cc:	f7ff f8e8 	bl	80068a0 <USBD_LL_DataInStage>
}
 80076d0:	bf00      	nop
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}

080076d8 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b082      	sub	sp, #8
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7ff f9f8 	bl	8006adc <USBD_LL_SOF>
}
 80076ec:	bf00      	nop
 80076ee:	3708      	adds	r7, #8
 80076f0:	46bd      	mov	sp, r7
 80076f2:	bd80      	pop	{r7, pc}

080076f4 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80076fc:	2301      	movs	r3, #1
 80076fe:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	799b      	ldrb	r3, [r3, #6]
 8007704:	2b02      	cmp	r3, #2
 8007706:	d001      	beq.n	800770c <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007708:	f7f9 fa09 	bl	8000b1e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007712:	7bfa      	ldrb	r2, [r7, #15]
 8007714:	4611      	mov	r1, r2
 8007716:	4618      	mov	r0, r3
 8007718:	f7ff f9a8 	bl	8006a6c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007722:	4618      	mov	r0, r3
 8007724:	f7ff f961 	bl	80069ea <USBD_LL_Reset>
}
 8007728:	bf00      	nop
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}

08007730 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800773e:	4618      	mov	r0, r3
 8007740:	f7ff f9a3 	bl	8006a8a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	7a9b      	ldrb	r3, [r3, #10]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d005      	beq.n	8007758 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800774c:	4b04      	ldr	r3, [pc, #16]	@ (8007760 <HAL_PCD_SuspendCallback+0x30>)
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	4a03      	ldr	r2, [pc, #12]	@ (8007760 <HAL_PCD_SuspendCallback+0x30>)
 8007752:	f043 0306 	orr.w	r3, r3, #6
 8007756:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007758:	bf00      	nop
 800775a:	3708      	adds	r7, #8
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	e000ed00 	.word	0xe000ed00

08007764 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007772:	4618      	mov	r0, r3
 8007774:	f7ff f99d 	bl	8006ab2 <USBD_LL_Resume>
}
 8007778:	bf00      	nop
 800777a:	3708      	adds	r7, #8
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b084      	sub	sp, #16
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
 8007788:	4608      	mov	r0, r1
 800778a:	4611      	mov	r1, r2
 800778c:	461a      	mov	r2, r3
 800778e:	4603      	mov	r3, r0
 8007790:	70fb      	strb	r3, [r7, #3]
 8007792:	460b      	mov	r3, r1
 8007794:	70bb      	strb	r3, [r7, #2]
 8007796:	4613      	mov	r3, r2
 8007798:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800779a:	2300      	movs	r3, #0
 800779c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800779e:	2300      	movs	r3, #0
 80077a0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80077a8:	78bb      	ldrb	r3, [r7, #2]
 80077aa:	883a      	ldrh	r2, [r7, #0]
 80077ac:	78f9      	ldrb	r1, [r7, #3]
 80077ae:	f7fa fc1e 	bl	8001fee <HAL_PCD_EP_Open>
 80077b2:	4603      	mov	r3, r0
 80077b4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077b6:	7bfb      	ldrb	r3, [r7, #15]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 f8d5 	bl	8007968 <USBD_Get_USB_Status>
 80077be:	4603      	mov	r3, r0
 80077c0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80077c2:	7bbb      	ldrb	r3, [r7, #14]
}
 80077c4:	4618      	mov	r0, r3
 80077c6:	3710      	adds	r7, #16
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b084      	sub	sp, #16
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	460b      	mov	r3, r1
 80077d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80077d8:	2300      	movs	r3, #0
 80077da:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80077dc:	2300      	movs	r3, #0
 80077de:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80077e6:	78fa      	ldrb	r2, [r7, #3]
 80077e8:	4611      	mov	r1, r2
 80077ea:	4618      	mov	r0, r3
 80077ec:	f7fa fcc4 	bl	8002178 <HAL_PCD_EP_SetStall>
 80077f0:	4603      	mov	r3, r0
 80077f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077f4:	7bfb      	ldrb	r3, [r7, #15]
 80077f6:	4618      	mov	r0, r3
 80077f8:	f000 f8b6 	bl	8007968 <USBD_Get_USB_Status>
 80077fc:	4603      	mov	r3, r0
 80077fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007800:	7bbb      	ldrb	r3, [r7, #14]
}
 8007802:	4618      	mov	r0, r3
 8007804:	3710      	adds	r7, #16
 8007806:	46bd      	mov	sp, r7
 8007808:	bd80      	pop	{r7, pc}

0800780a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800780a:	b580      	push	{r7, lr}
 800780c:	b084      	sub	sp, #16
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
 8007812:	460b      	mov	r3, r1
 8007814:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007816:	2300      	movs	r3, #0
 8007818:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800781a:	2300      	movs	r3, #0
 800781c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8007824:	78fa      	ldrb	r2, [r7, #3]
 8007826:	4611      	mov	r1, r2
 8007828:	4618      	mov	r0, r3
 800782a:	f7fa fd05 	bl	8002238 <HAL_PCD_EP_ClrStall>
 800782e:	4603      	mov	r3, r0
 8007830:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007832:	7bfb      	ldrb	r3, [r7, #15]
 8007834:	4618      	mov	r0, r3
 8007836:	f000 f897 	bl	8007968 <USBD_Get_USB_Status>
 800783a:	4603      	mov	r3, r0
 800783c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800783e:	7bbb      	ldrb	r3, [r7, #14]
}
 8007840:	4618      	mov	r0, r3
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}

08007848 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007848:	b480      	push	{r7}
 800784a:	b085      	sub	sp, #20
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	460b      	mov	r3, r1
 8007852:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800785a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800785c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007860:	2b00      	cmp	r3, #0
 8007862:	da0b      	bge.n	800787c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007864:	78fb      	ldrb	r3, [r7, #3]
 8007866:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800786a:	68f9      	ldr	r1, [r7, #12]
 800786c:	4613      	mov	r3, r2
 800786e:	009b      	lsls	r3, r3, #2
 8007870:	4413      	add	r3, r2
 8007872:	00db      	lsls	r3, r3, #3
 8007874:	440b      	add	r3, r1
 8007876:	3312      	adds	r3, #18
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	e00b      	b.n	8007894 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800787c:	78fb      	ldrb	r3, [r7, #3]
 800787e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007882:	68f9      	ldr	r1, [r7, #12]
 8007884:	4613      	mov	r3, r2
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	4413      	add	r3, r2
 800788a:	00db      	lsls	r3, r3, #3
 800788c:	440b      	add	r3, r1
 800788e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8007892:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007894:	4618      	mov	r0, r3
 8007896:	3714      	adds	r7, #20
 8007898:	46bd      	mov	sp, r7
 800789a:	bc80      	pop	{r7}
 800789c:	4770      	bx	lr

0800789e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800789e:	b580      	push	{r7, lr}
 80078a0:	b084      	sub	sp, #16
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
 80078a6:	460b      	mov	r3, r1
 80078a8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078ae:	2300      	movs	r3, #0
 80078b0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 80078b8:	78fa      	ldrb	r2, [r7, #3]
 80078ba:	4611      	mov	r1, r2
 80078bc:	4618      	mov	r0, r3
 80078be:	f7fa fb72 	bl	8001fa6 <HAL_PCD_SetAddress>
 80078c2:	4603      	mov	r3, r0
 80078c4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80078c6:	7bfb      	ldrb	r3, [r7, #15]
 80078c8:	4618      	mov	r0, r3
 80078ca:	f000 f84d 	bl	8007968 <USBD_Get_USB_Status>
 80078ce:	4603      	mov	r3, r0
 80078d0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80078d2:	7bbb      	ldrb	r3, [r7, #14]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3710      	adds	r7, #16
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b086      	sub	sp, #24
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	607a      	str	r2, [r7, #4]
 80078e6:	461a      	mov	r2, r3
 80078e8:	460b      	mov	r3, r1
 80078ea:	72fb      	strb	r3, [r7, #11]
 80078ec:	4613      	mov	r3, r2
 80078ee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80078f0:	2300      	movs	r3, #0
 80078f2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80078f4:	2300      	movs	r3, #0
 80078f6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 80078fe:	893b      	ldrh	r3, [r7, #8]
 8007900:	7af9      	ldrb	r1, [r7, #11]
 8007902:	687a      	ldr	r2, [r7, #4]
 8007904:	f7fa fc01 	bl	800210a <HAL_PCD_EP_Transmit>
 8007908:	4603      	mov	r3, r0
 800790a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800790c:	7dfb      	ldrb	r3, [r7, #23]
 800790e:	4618      	mov	r0, r3
 8007910:	f000 f82a 	bl	8007968 <USBD_Get_USB_Status>
 8007914:	4603      	mov	r3, r0
 8007916:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007918:	7dbb      	ldrb	r3, [r7, #22]
}
 800791a:	4618      	mov	r0, r3
 800791c:	3718      	adds	r7, #24
 800791e:	46bd      	mov	sp, r7
 8007920:	bd80      	pop	{r7, pc}

08007922 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007922:	b580      	push	{r7, lr}
 8007924:	b086      	sub	sp, #24
 8007926:	af00      	add	r7, sp, #0
 8007928:	60f8      	str	r0, [r7, #12]
 800792a:	607a      	str	r2, [r7, #4]
 800792c:	461a      	mov	r2, r3
 800792e:	460b      	mov	r3, r1
 8007930:	72fb      	strb	r3, [r7, #11]
 8007932:	4613      	mov	r3, r2
 8007934:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800793a:	2300      	movs	r3, #0
 800793c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 8007944:	893b      	ldrh	r3, [r7, #8]
 8007946:	7af9      	ldrb	r1, [r7, #11]
 8007948:	687a      	ldr	r2, [r7, #4]
 800794a:	f7fa fbad 	bl	80020a8 <HAL_PCD_EP_Receive>
 800794e:	4603      	mov	r3, r0
 8007950:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007952:	7dfb      	ldrb	r3, [r7, #23]
 8007954:	4618      	mov	r0, r3
 8007956:	f000 f807 	bl	8007968 <USBD_Get_USB_Status>
 800795a:	4603      	mov	r3, r0
 800795c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800795e:	7dbb      	ldrb	r3, [r7, #22]
}
 8007960:	4618      	mov	r0, r3
 8007962:	3718      	adds	r7, #24
 8007964:	46bd      	mov	sp, r7
 8007966:	bd80      	pop	{r7, pc}

08007968 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007968:	b480      	push	{r7}
 800796a:	b085      	sub	sp, #20
 800796c:	af00      	add	r7, sp, #0
 800796e:	4603      	mov	r3, r0
 8007970:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007972:	2300      	movs	r3, #0
 8007974:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007976:	79fb      	ldrb	r3, [r7, #7]
 8007978:	2b03      	cmp	r3, #3
 800797a:	d817      	bhi.n	80079ac <USBD_Get_USB_Status+0x44>
 800797c:	a201      	add	r2, pc, #4	@ (adr r2, 8007984 <USBD_Get_USB_Status+0x1c>)
 800797e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007982:	bf00      	nop
 8007984:	08007995 	.word	0x08007995
 8007988:	0800799b 	.word	0x0800799b
 800798c:	080079a1 	.word	0x080079a1
 8007990:	080079a7 	.word	0x080079a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007994:	2300      	movs	r3, #0
 8007996:	73fb      	strb	r3, [r7, #15]
    break;
 8007998:	e00b      	b.n	80079b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800799a:	2302      	movs	r3, #2
 800799c:	73fb      	strb	r3, [r7, #15]
    break;
 800799e:	e008      	b.n	80079b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80079a0:	2301      	movs	r3, #1
 80079a2:	73fb      	strb	r3, [r7, #15]
    break;
 80079a4:	e005      	b.n	80079b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80079a6:	2302      	movs	r3, #2
 80079a8:	73fb      	strb	r3, [r7, #15]
    break;
 80079aa:	e002      	b.n	80079b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80079ac:	2302      	movs	r3, #2
 80079ae:	73fb      	strb	r3, [r7, #15]
    break;
 80079b0:	bf00      	nop
  }
  return usb_status;
 80079b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3714      	adds	r7, #20
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bc80      	pop	{r7}
 80079bc:	4770      	bx	lr
 80079be:	bf00      	nop

080079c0 <memset>:
 80079c0:	4603      	mov	r3, r0
 80079c2:	4402      	add	r2, r0
 80079c4:	4293      	cmp	r3, r2
 80079c6:	d100      	bne.n	80079ca <memset+0xa>
 80079c8:	4770      	bx	lr
 80079ca:	f803 1b01 	strb.w	r1, [r3], #1
 80079ce:	e7f9      	b.n	80079c4 <memset+0x4>

080079d0 <__libc_init_array>:
 80079d0:	b570      	push	{r4, r5, r6, lr}
 80079d2:	2600      	movs	r6, #0
 80079d4:	4d0c      	ldr	r5, [pc, #48]	@ (8007a08 <__libc_init_array+0x38>)
 80079d6:	4c0d      	ldr	r4, [pc, #52]	@ (8007a0c <__libc_init_array+0x3c>)
 80079d8:	1b64      	subs	r4, r4, r5
 80079da:	10a4      	asrs	r4, r4, #2
 80079dc:	42a6      	cmp	r6, r4
 80079de:	d109      	bne.n	80079f4 <__libc_init_array+0x24>
 80079e0:	f000 f81a 	bl	8007a18 <_init>
 80079e4:	2600      	movs	r6, #0
 80079e6:	4d0a      	ldr	r5, [pc, #40]	@ (8007a10 <__libc_init_array+0x40>)
 80079e8:	4c0a      	ldr	r4, [pc, #40]	@ (8007a14 <__libc_init_array+0x44>)
 80079ea:	1b64      	subs	r4, r4, r5
 80079ec:	10a4      	asrs	r4, r4, #2
 80079ee:	42a6      	cmp	r6, r4
 80079f0:	d105      	bne.n	80079fe <__libc_init_array+0x2e>
 80079f2:	bd70      	pop	{r4, r5, r6, pc}
 80079f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80079f8:	4798      	blx	r3
 80079fa:	3601      	adds	r6, #1
 80079fc:	e7ee      	b.n	80079dc <__libc_init_array+0xc>
 80079fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a02:	4798      	blx	r3
 8007a04:	3601      	adds	r6, #1
 8007a06:	e7f2      	b.n	80079ee <__libc_init_array+0x1e>
 8007a08:	08007a70 	.word	0x08007a70
 8007a0c:	08007a70 	.word	0x08007a70
 8007a10:	08007a70 	.word	0x08007a70
 8007a14:	08007a74 	.word	0x08007a74

08007a18 <_init>:
 8007a18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a1a:	bf00      	nop
 8007a1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a1e:	bc08      	pop	{r3}
 8007a20:	469e      	mov	lr, r3
 8007a22:	4770      	bx	lr

08007a24 <_fini>:
 8007a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a26:	bf00      	nop
 8007a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a2a:	bc08      	pop	{r3}
 8007a2c:	469e      	mov	lr, r3
 8007a2e:	4770      	bx	lr
