# 
# Copyright 1995-2021 Mentor Graphics Corporation.
# All Rights Reserved.
# 
# THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION 
# WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# 
# THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION
# 552.  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE
# UNDER THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# 
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vmap 2021.1 Lib Mapping Utility 2021.01 Jan 19 2021
# vmap work work 
# Modifying modelsim.ini
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 04:09:55 on Feb 23,2025
# vlog D:/Learning/DigitalKareem/Projects/DSP48A1/DFF.v D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v -work work 
# -- Compiling module DFF
# -- Compiling module DSP48A1
# 
# Top level modules:
# 	DSP48A1
# End time: 04:09:55 on Feb 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Loaded goal 'start'.
# 
# Loaded goal 'start'.
# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021
# 
# log created Sun Feb 23 04:09:56 2025 by dell on Salah-Eldin-LAP
# 
# 
# Command: netlist elaborate
# Command arguments:
#     -zdb D:/Learning/DigitalKareem/Projects/DSP48A1/lint/qcache/DB/zdb_6
#     -tool lint
#     -d DSP48A1
#     -L work
# 
# 
## Elaborating Design...
# Reading MTI mapping for library mapping
# Writing all MTI mappings to vmap output ...
# 
# Top level modules:
# 	DSP48A1
# 
# Analyzing design...
# -- Loading module z0in_work.DSP48A1
# 
# Performing 103 Lint Checks
# =============================
# 
# Lint Stage 1 of 5 - Pre Design Elaboration (4 checks)
# ------------------------------------------------------
# -- Loading module z0in_work.DFF
# Optimizing 6 design-units (inlining 0/10 module instances):
# -- Optimizing module z0in_work.DFF(fast)
# Lint Stage-1 100% complete [Total Progress -   7%]
# 
# Lint Stage 2 of 5 - Design Elaboration (66 checks)
# ---------------------------------------------------
# -- Optimizing module z0in_work.DFF(fast__1)
# Lint Stage-2  17% complete (1 out of 6 modules checked) [Total Progress -   8%]
# -- Optimizing module z0in_work.DFF(fast__2)
# Lint Stage-2  33% complete (2 out of 6 modules checked) [Total Progress -  11%]
# -- Optimizing module z0in_work.DFF(fast__3)
# Lint Stage-2  50% complete (3 out of 6 modules checked) [Total Progress -  14%]
# -- Optimizing module z0in_work.DFF(fast__4)
# Lint Stage-2  67% complete (4 out of 6 modules checked) [Total Progress -  17%]
# -- Optimizing module z0in_work.DSP48A1(fast)
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 303.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 299.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 283.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 279.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 264.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 260.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 246.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 234.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Info    : Unnamed block inside generate statement.  File 'D:/Learning/DigitalKareem/Projects/DSP48A1/DSP48A1.v', Line 226.  [parser-235]
#         : Assigning implicit names to these blocks but simulation with checkers might fail.
# Lint Stage-2  83% complete (5 out of 6 modules checked) [Total Progress -  20%]
# Optimized design name is zi_opt_def_523162666_1
# Lint Stage-2 100% complete (6 out of 6 modules checked) [Total Progress -  23%]
# End of log Sun Feb 23 04:10:08 2025
# 
# 
# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021
# 
# log created Sun Feb 23 04:10:11 2025 by dell on Salah-Eldin-LAP
# 
# 
# Command: netlist create
# Command arguments:
#     -zdb D:/Learning/DigitalKareem/Projects/DSP48A1/lint/qcache/DB/zdb_6
#     -tool lint
#     -d DSP48A1
#     -L work
# 
# 
## Synthesizing netlist...
# 
# Lint Stage 3 of 5 - Post Design Elaboration (17 checks)
# --------------------------------------------------------
# Lint Stage-3  24% complete [Total Progress -  27%]
# Lint Stage-3  47% complete [Total Progress -  29%]
# Lint Stage-3  71% complete [Total Progress -  32%]
# Lint Stage-3  94% complete [Total Progress -  34%]
# Lint Stage-3 100% complete [Total Progress -  35%]
# Analyzing designs.
# Elaborating module 'DFF(2)'.
# Elaborating module 'DFF(4)'.
# Elaborating module 'DFF(3)'.
# Elaborating module 'DFF(1)'.
# Elaborating module 'DFF'.
# Elaborating module 'DSP48A1'.
# 
# Lint Stage 4 of 5 - Design Synthesis (1 checks)
# ------------------------------------------------
# Lint Stage-4 100% complete [Total Progress -  75%]
# 
# Lint Stage 5 of 5 - Post Design Synthesis (15 checks)
# ------------------------------------------------------
# Lint Stage-5  20% complete [Total Progress -  88%]
# Lint Stage-5  40% complete [Total Progress -  91%]
# Lint Stage-5  60% complete [Total Progress -  94%]
# Lint Stage-5  80% complete [Total Progress -  97%]
# Lint Stage-5 100% complete [Total Progress - 100%]
# 
# Lint Checking Completed
##Time Taken (Synthesis) = 2769.000000 ticks = 2.769000 secs
# 
# End of log Sun Feb 23 04:10:21 2025
# 
# 
# End of log Sun Feb 23 04:10:23 2025
# 
# 
# 
# Questa Static Verification System
# Version 2021.1 4558100 win64 28-Jan-2021
# 
# log created Sun Feb 23 04:10:24 2025 by dell on Salah-Eldin-LAP
# 
# 
# 
## Applying Lint Waivers...
# 
# Message Summary
# ---------------------------------------------------------------------------
# Count  Type     Message ID         Summary
# ---------------------------------------------------------------------------
#     9  Info     parser-235         Unnamed block inside generate statement.
# 
# Final Process Statistics: Max memory 276MB, CPU time 28s, Total time 29s
# End of log Sun Feb 23 04:10:31 2025
# 
# 
# Result Summary
# -----------------------------------------------------------
# Error (0)
# -----------------------------------------------------------
# 
# -----------------------------------------------------------
# Warning (0)
# -----------------------------------------------------------
# 
# -----------------------------------------------------------
# Info (9)
# -----------------------------------------------------------
#   condition_const                         :2
#   parameter_name_duplicate                :1
#   comment_not_in_english                  :1
#   line_char_large                         :5
# 
# -----------------------------------------------------------
# Resolved (0)
# -----------------------------------------------------------
# 
# Generating Debug Information...
# 
# =================================================================
# To view results in batch
#   D:/Learning/DigitalKareem/Projects/DSP48A1/lint/lint.rpt
# 
# To view results in GUI (Beta Version) 
#   qverify D:/Learning/DigitalKareem/Projects/DSP48A1/lint/lint.db
# =================================================================
# 
