[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefaultTag/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 130
LIB: work
FILE: ${SURELOG_DIR}/tests/DefaultTag/dut.sv
n<> u<129> t<Top_level_rule> c<1> l<1:1> el<11:1>
  n<> u<1> t<Null_rule> p<129> s<128> l<1:1>
  n<> u<128> t<Source_text> p<129> c<127> l<1:1> el<9:10>
    n<> u<127> t<Description> p<128> c<126> l<1:1> el<9:10>
      n<> u<126> t<Module_declaration> p<127> c<5> l<1:1> el<9:10>
        n<> u<5> t<Module_nonansi_header> p<126> c<2> s<86> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<86> t<Module_item> p<126> c<85> s<124> l<2:4> el<7:15>
          n<> u<85> t<Non_port_module_item> p<86> c<84> l<2:4> el<7:15>
            n<> u<84> t<Module_or_generate_item> p<85> c<83> l<2:4> el<7:15>
              n<> u<83> t<Module_common_item> p<84> c<82> l<2:4> el<7:15>
                n<> u<82> t<Module_or_generate_item_declaration> p<83> c<81> l<2:4> el<7:15>
                  n<> u<81> t<Package_or_generate_item_declaration> p<82> c<80> l<2:4> el<7:15>
                    n<> u<80> t<Data_declaration> p<81> c<79> l<2:4> el<7:15>
                      n<> u<79> t<Type_declaration> p<80> c<77> l<2:4> el<7:15>
                        n<> u<77> t<Data_type> p<79> c<7> s<78> l<2:12> el<7:5>
                          n<> u<7> t<Struct_union> p<77> c<6> s<8> l<2:12> el<2:18>
                            n<> u<6> t<Struct_keyword> p<7> l<2:12> el<2:18>
                          n<> u<8> t<Packed_keyword> p<77> s<25> l<2:19> el<2:25>
                          n<> u<25> t<Struct_union_member> p<77> c<21> s<42> l<3:7> el<3:21>
                            n<> u<21> t<Data_type_or_void> p<25> c<20> s<24> l<3:7> el<3:18>
                              n<> u<20> t<Data_type> p<21> c<9> l<3:7> el<3:18>
                                n<> u<9> t<IntVec_TypeLogic> p<20> s<19> l<3:7> el<3:12>
                                n<> u<19> t<Packed_dimension> p<20> c<18> l<3:13> el<3:18>
                                  n<> u<18> t<Constant_range> p<19> c<13> l<3:14> el<3:17>
                                    n<> u<13> t<Constant_expression> p<18> c<12> s<17> l<3:14> el<3:15>
                                      n<> u<12> t<Constant_primary> p<13> c<11> l<3:14> el<3:15>
                                        n<> u<11> t<Primary_literal> p<12> c<10> l<3:14> el<3:15>
                                          n<1> u<10> t<INT_CONST> p<11> l<3:14> el<3:15>
                                    n<> u<17> t<Constant_expression> p<18> c<16> l<3:16> el<3:17>
                                      n<> u<16> t<Constant_primary> p<17> c<15> l<3:16> el<3:17>
                                        n<> u<15> t<Primary_literal> p<16> c<14> l<3:16> el<3:17>
                                          n<0> u<14> t<INT_CONST> p<15> l<3:16> el<3:17>
                            n<> u<24> t<List_of_variable_decl_assignments> p<25> c<23> l<3:19> el<3:20>
                              n<> u<23> t<Variable_decl_assignment> p<24> c<22> l<3:19> el<3:20>
                                n<a> u<22> t<STRING_CONST> p<23> l<3:19> el<3:20>
                          n<> u<42> t<Struct_union_member> p<77> c<38> s<59> l<4:7> el<4:21>
                            n<> u<38> t<Data_type_or_void> p<42> c<37> s<41> l<4:7> el<4:18>
                              n<> u<37> t<Data_type> p<38> c<26> l<4:7> el<4:18>
                                n<> u<26> t<IntVec_TypeLogic> p<37> s<36> l<4:7> el<4:12>
                                n<> u<36> t<Packed_dimension> p<37> c<35> l<4:13> el<4:18>
                                  n<> u<35> t<Constant_range> p<36> c<30> l<4:14> el<4:17>
                                    n<> u<30> t<Constant_expression> p<35> c<29> s<34> l<4:14> el<4:15>
                                      n<> u<29> t<Constant_primary> p<30> c<28> l<4:14> el<4:15>
                                        n<> u<28> t<Primary_literal> p<29> c<27> l<4:14> el<4:15>
                                          n<2> u<27> t<INT_CONST> p<28> l<4:14> el<4:15>
                                    n<> u<34> t<Constant_expression> p<35> c<33> l<4:16> el<4:17>
                                      n<> u<33> t<Constant_primary> p<34> c<32> l<4:16> el<4:17>
                                        n<> u<32> t<Primary_literal> p<33> c<31> l<4:16> el<4:17>
                                          n<0> u<31> t<INT_CONST> p<32> l<4:16> el<4:17>
                            n<> u<41> t<List_of_variable_decl_assignments> p<42> c<40> l<4:19> el<4:20>
                              n<> u<40> t<Variable_decl_assignment> p<41> c<39> l<4:19> el<4:20>
                                n<b> u<39> t<STRING_CONST> p<40> l<4:19> el<4:20>
                          n<> u<59> t<Struct_union_member> p<77> c<55> s<76> l<5:7> el<5:21>
                            n<> u<55> t<Data_type_or_void> p<59> c<54> s<58> l<5:7> el<5:18>
                              n<> u<54> t<Data_type> p<55> c<43> l<5:7> el<5:18>
                                n<> u<43> t<IntVec_TypeLogic> p<54> s<53> l<5:7> el<5:12>
                                n<> u<53> t<Packed_dimension> p<54> c<52> l<5:13> el<5:18>
                                  n<> u<52> t<Constant_range> p<53> c<47> l<5:14> el<5:17>
                                    n<> u<47> t<Constant_expression> p<52> c<46> s<51> l<5:14> el<5:15>
                                      n<> u<46> t<Constant_primary> p<47> c<45> l<5:14> el<5:15>
                                        n<> u<45> t<Primary_literal> p<46> c<44> l<5:14> el<5:15>
                                          n<2> u<44> t<INT_CONST> p<45> l<5:14> el<5:15>
                                    n<> u<51> t<Constant_expression> p<52> c<50> l<5:16> el<5:17>
                                      n<> u<50> t<Constant_primary> p<51> c<49> l<5:16> el<5:17>
                                        n<> u<49> t<Primary_literal> p<50> c<48> l<5:16> el<5:17>
                                          n<0> u<48> t<INT_CONST> p<49> l<5:16> el<5:17>
                            n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<5:19> el<5:20>
                              n<> u<57> t<Variable_decl_assignment> p<58> c<56> l<5:19> el<5:20>
                                n<c> u<56> t<STRING_CONST> p<57> l<5:19> el<5:20>
                          n<> u<76> t<Struct_union_member> p<77> c<72> l<6:7> el<6:21>
                            n<> u<72> t<Data_type_or_void> p<76> c<71> s<75> l<6:7> el<6:18>
                              n<> u<71> t<Data_type> p<72> c<60> l<6:7> el<6:18>
                                n<> u<60> t<IntVec_TypeLogic> p<71> s<70> l<6:7> el<6:12>
                                n<> u<70> t<Packed_dimension> p<71> c<69> l<6:13> el<6:18>
                                  n<> u<69> t<Constant_range> p<70> c<64> l<6:14> el<6:17>
                                    n<> u<64> t<Constant_expression> p<69> c<63> s<68> l<6:14> el<6:15>
                                      n<> u<63> t<Constant_primary> p<64> c<62> l<6:14> el<6:15>
                                        n<> u<62> t<Primary_literal> p<63> c<61> l<6:14> el<6:15>
                                          n<2> u<61> t<INT_CONST> p<62> l<6:14> el<6:15>
                                    n<> u<68> t<Constant_expression> p<69> c<67> l<6:16> el<6:17>
                                      n<> u<67> t<Constant_primary> p<68> c<66> l<6:16> el<6:17>
                                        n<> u<66> t<Primary_literal> p<67> c<65> l<6:16> el<6:17>
                                          n<0> u<65> t<INT_CONST> p<66> l<6:16> el<6:17>
                            n<> u<75> t<List_of_variable_decl_assignments> p<76> c<74> l<6:19> el<6:20>
                              n<> u<74> t<Variable_decl_assignment> p<75> c<73> l<6:19> el<6:20>
                                n<d> u<73> t<STRING_CONST> p<74> l<6:19> el<6:20>
                        n<struct_1> u<78> t<STRING_CONST> p<79> l<7:6> el<7:14>
        n<> u<124> t<Module_item> p<126> c<123> s<125> l<8:4> el<8:56>
          n<> u<123> t<Non_port_module_item> p<124> c<122> l<8:4> el<8:56>
            n<> u<122> t<Module_or_generate_item> p<123> c<121> l<8:4> el<8:56>
              n<> u<121> t<Module_common_item> p<122> c<120> l<8:4> el<8:56>
                n<> u<120> t<Module_or_generate_item_declaration> p<121> c<119> l<8:4> el<8:56>
                  n<> u<119> t<Package_or_generate_item_declaration> p<120> c<118> l<8:4> el<8:56>
                    n<> u<118> t<Parameter_declaration> p<119> c<89> l<8:4> el<8:55>
                      n<> u<89> t<Data_type_or_implicit> p<118> c<88> s<117> l<8:14> el<8:22>
                        n<struct_1> u<88> t<Data_type> p<89> c<87> l<8:14> el<8:22>
                          n<struct_1> u<87> t<STRING_CONST> p<88> l<8:14> el<8:22>
                      n<> u<117> t<List_of_param_assignments> p<118> c<116> l<8:23> el<8:55>
                        n<> u<116> t<Param_assignment> p<117> c<90> l<8:23> el<8:55>
                          n<X> u<90> t<STRING_CONST> p<116> s<115> l<8:23> el<8:24>
                          n<> u<115> t<Constant_param_expression> p<116> c<114> l<8:27> el<8:55>
                            n<> u<114> t<Constant_mintypmax_expression> p<115> c<113> l<8:27> el<8:55>
                              n<> u<113> t<Constant_expression> p<114> c<112> l<8:27> el<8:55>
                                n<> u<112> t<Constant_primary> p<113> c<111> l<8:27> el<8:55>
                                  n<> u<111> t<Constant_assignment_pattern_expression> p<112> c<110> l<8:27> el<8:55>
                                    n<> u<110> t<Assignment_pattern_expression> p<111> c<109> l<8:27> el<8:55>
                                      n<> u<109> t<Assignment_pattern> p<110> c<92> l<8:27> el<8:55>
                                        n<> u<92> t<Structure_pattern_key> p<109> c<91> s<96> l<8:29> el<8:30>
                                          n<b> u<91> t<STRING_CONST> p<92> l<8:29> el<8:30>
                                        n<> u<96> t<Expression> p<109> c<95> s<98> l<8:32> el<8:34>
                                          n<> u<95> t<Primary> p<96> c<94> l<8:32> el<8:34>
                                            n<> u<94> t<Primary_literal> p<95> c<93> l<8:32> el<8:34>
                                              n<10> u<93> t<INT_CONST> p<94> l<8:32> el<8:34>
                                        n<> u<98> t<Structure_pattern_key> p<109> c<97> s<102> l<8:36> el<8:37>
                                          n<d> u<97> t<STRING_CONST> p<98> l<8:36> el<8:37>
                                        n<> u<102> t<Expression> p<109> c<101> s<104> l<8:39> el<8:41>
                                          n<> u<101> t<Primary> p<102> c<100> l<8:39> el<8:41>
                                            n<> u<100> t<Primary_literal> p<101> c<99> l<8:39> el<8:41>
                                              n<20> u<99> t<INT_CONST> p<100> l<8:39> el<8:41>
                                        n<> u<104> t<Structure_pattern_key> p<109> c<103> s<108> l<8:43> el<8:50>
                                          n<> u<103> t<Assignment_pattern_key> p<104> l<8:43> el<8:50>
                                        n<> u<108> t<Expression> p<109> c<107> l<8:52> el<8:54>
                                          n<> u<107> t<Primary> p<108> c<106> l<8:52> el<8:54>
                                            n<> u<106> t<Primary_literal> p<107> c<105> l<8:52> el<8:54>
                                              n<15> u<105> t<INT_CONST> p<106> l<8:52> el<8:54>
        n<> u<125> t<ENDMODULE> p<126> l<9:1> el<9:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultTag/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultTag/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              11
Design                                                 1
LogicTypespec                                          4
Module                                                 1
Operation                                              1
ParamAssign                                            1
Parameter                                              1
Range                                                  4
RefTypespec                                            9
StringTypespec                                         3
StructTypespec                                         1
TaggedPattern                                          3
TypedefTypespec                                        1
TypespecMember                                         4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultTag/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.X), line:8:23, endln:8:55
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiTypespec:
    \_RefTypespec: (work@top.X.struct_1), line:8:14, endln:8:22
      |vpiParent:
      \_Parameter: (work@top.X), line:8:23, endln:8:55
      |vpiName:struct_1
      |vpiFullName:work@top.X.struct_1
      |vpiActual:
      \_TypedefTypespec: (struct_1), line:7:6, endln:7:14
    |vpiName:X
    |vpiFullName:work@top.X
  |vpiParamAssign:
  \_ParamAssign: , line:8:23, endln:8:55
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiRhs:
    \_Operation: , line:8:27, endln:8:55
      |vpiParent:
      \_ParamAssign: , line:8:23, endln:8:55
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:8:29, endln:8:34
        |vpiParent:
        \_Operation: , line:8:27, endln:8:55
        |vpiPattern:
        \_Constant: , line:8:32, endln:8:34
          |vpiParent:
          \_TaggedPattern: , line:8:29, endln:8:34
          |vpiDecompile:10
          |vpiSize:64
          |UINT:10
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top.b), line:8:29, endln:8:30
          |vpiParent:
          \_TaggedPattern: , line:8:29, endln:8:34
          |vpiName:b
          |vpiFullName:work@top.b
          |vpiActual:
          \_StringTypespec: , line:8:29, endln:8:30
      |vpiOperand:
      \_TaggedPattern: , line:8:36, endln:8:41
        |vpiParent:
        \_Operation: , line:8:27, endln:8:55
        |vpiPattern:
        \_Constant: , line:8:39, endln:8:41
          |vpiParent:
          \_TaggedPattern: , line:8:36, endln:8:41
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top.d), line:8:36, endln:8:37
          |vpiParent:
          \_TaggedPattern: , line:8:36, endln:8:41
          |vpiName:d
          |vpiFullName:work@top.d
          |vpiActual:
          \_StringTypespec: , line:8:36, endln:8:37
      |vpiOperand:
      \_TaggedPattern: , line:8:43, endln:8:54
        |vpiParent:
        \_Operation: , line:8:27, endln:8:55
        |vpiPattern:
        \_Constant: , line:8:52, endln:8:54
          |vpiParent:
          \_TaggedPattern: , line:8:43, endln:8:54
          |vpiDecompile:15
          |vpiSize:64
          |UINT:15
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top), line:8:43, endln:8:50
          |vpiParent:
          \_TaggedPattern: , line:8:43, endln:8:54
          |vpiFullName:work@top
          |vpiActual:
          \_StringTypespec: , line:8:43, endln:8:50
    |vpiLhs:
    \_Parameter: (work@top.X), line:8:23, endln:8:55
  |vpiTypedef:
  \_TypedefTypespec: (struct_1), line:7:6, endln:7:14
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiName:struct_1
    |vpiTypedefAlias:
    \_RefTypespec: (work@top.struct_1), line:2:12, endln:7:5
      |vpiParent:
      \_TypedefTypespec: (struct_1), line:7:6, endln:7:14
      |vpiFullName:work@top.struct_1
      |vpiActual:
      \_StructTypespec: , line:2:12, endln:7:5
  |vpiTypedef:
  \_StructTypespec: , line:2:12, endln:7:5
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (a), line:3:19, endln:3:20
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:7:5
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (work@top.a), line:3:7, endln:3:18
        |vpiParent:
        \_TypespecMember: (a), line:3:19, endln:3:20
        |vpiFullName:work@top.a
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:18
    |vpiTypespecMember:
    \_TypespecMember: (b), line:4:19, endln:4:20
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:7:5
      |vpiName:b
      |vpiTypespec:
      \_RefTypespec: (work@top.b), line:4:7, endln:4:18
        |vpiParent:
        \_TypespecMember: (b), line:4:19, endln:4:20
        |vpiFullName:work@top.b
        |vpiActual:
        \_LogicTypespec: , line:4:7, endln:4:18
    |vpiTypespecMember:
    \_TypespecMember: (c), line:5:19, endln:5:20
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:7:5
      |vpiName:c
      |vpiTypespec:
      \_RefTypespec: (work@top.c), line:5:7, endln:5:18
        |vpiParent:
        \_TypespecMember: (c), line:5:19, endln:5:20
        |vpiFullName:work@top.c
        |vpiActual:
        \_LogicTypespec: , line:5:7, endln:5:18
    |vpiTypespecMember:
    \_TypespecMember: (d), line:6:19, endln:6:20
      |vpiParent:
      \_StructTypespec: , line:2:12, endln:7:5
      |vpiName:d
      |vpiTypespec:
      \_RefTypespec: (work@top.d), line:6:7, endln:6:18
        |vpiParent:
        \_TypespecMember: (d), line:6:19, endln:6:20
        |vpiFullName:work@top.d
        |vpiActual:
        \_LogicTypespec: , line:6:7, endln:6:18
  |vpiTypedef:
  \_LogicTypespec: , line:3:7, endln:3:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:3:13, endln:3:18
      |vpiParent:
      \_LogicTypespec: , line:3:7, endln:3:18
      |vpiLeftRange:
      \_Constant: , line:3:14, endln:3:15
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:16, endln:3:17
        |vpiParent:
        \_Range: , line:3:13, endln:3:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:7, endln:4:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:4:13, endln:4:18
      |vpiParent:
      \_LogicTypespec: , line:4:7, endln:4:18
      |vpiLeftRange:
      \_Constant: , line:4:14, endln:4:15
        |vpiParent:
        \_Range: , line:4:13, endln:4:18
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:16, endln:4:17
        |vpiParent:
        \_Range: , line:4:13, endln:4:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:7, endln:5:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:5:13, endln:5:18
      |vpiParent:
      \_LogicTypespec: , line:5:7, endln:5:18
      |vpiLeftRange:
      \_Constant: , line:5:14, endln:5:15
        |vpiParent:
        \_Range: , line:5:13, endln:5:18
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:5:16, endln:5:17
        |vpiParent:
        \_Range: , line:5:13, endln:5:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:6:7, endln:6:18
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
    |vpiRange:
    \_Range: , line:6:13, endln:6:18
      |vpiParent:
      \_LogicTypespec: , line:6:7, endln:6:18
      |vpiLeftRange:
      \_Constant: , line:6:14, endln:6:15
        |vpiParent:
        \_Range: , line:6:13, endln:6:18
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:16, endln:6:17
        |vpiParent:
        \_Range: , line:6:13, endln:6:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_StringTypespec: , line:8:29, endln:8:30
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
  |vpiTypedef:
  \_StringTypespec: , line:8:36, endln:8:37
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
  |vpiTypedef:
  \_StringTypespec: , line:8:43, endln:8:50
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultTag/dut.sv, line:1:1, endln:9:10
  |vpiImportTypespec:
  \_TypedefTypespec: (struct_1), line:7:6, endln:7:14
  |vpiImportTypespec:
  \_StructTypespec: , line:2:12, endln:7:5
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:7, endln:3:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:7, endln:4:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:7, endln:5:18
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:7, endln:6:18
  |vpiImportTypespec:
  \_StringTypespec: , line:8:29, endln:8:30
  |vpiImportTypespec:
  \_StringTypespec: , line:8:36, endln:8:37
  |vpiImportTypespec:
  \_StringTypespec: , line:8:43, endln:8:50
  |vpiDefName:work@top
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
