

================================================================
== Vitis HLS Report for 'flatten_layer'
================================================================
* Date:           Mon Apr  7 23:45:06 2025

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        lenet_proj
* Solution:       lenet (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 12.60 ns | 9.198 ns |   3.40 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      413|      413| 5.204 us | 5.204 us |  413|  413|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3  |      401|      401|         3|          1|          1|   400|    yes   |
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     40|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      59|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      59|    171|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|   ~0   |   ~0  |    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_163_p2               |     +    |   0|  0|  15|           9|           1|
    |ap_block_pp0_stage0_01001         |    and   |   0|  0|   2|           1|           1|
    |ap_block_state10_io               |    and   |   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter1  |    and   |   0|  0|   2|           1|           1|
    |icmp_ln138_fu_157_p2              |   icmp   |   0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_11001         |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  40|          25|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |gmem_blk_n_AR             |   9|          2|    1|          2|
    |gmem_blk_n_AW             |   9|          2|    1|          2|
    |gmem_blk_n_B              |   9|          2|    1|          2|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |indvar_flatten17_reg_104  |   9|          2|    9|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 131|         30|   17|         46|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |gmem_addr_read_reg_190            |  32|   0|   32|          0|
    |icmp_ln138_reg_181                |   1|   0|    1|          0|
    |icmp_ln138_reg_181_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten17_reg_104          |   9|   0|    9|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  59|   0|   59|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | flatten_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | flatten_layer | return value |
|m_axi_gmem_AWVALID   | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREADY   |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWADDR    | out |   64|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLEN     | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWSIZE    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWBURST   | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWLOCK    | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWCACHE   | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWPROT    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWQOS     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWREGION  | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_AWUSER    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WVALID    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WREADY    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WDATA     | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WSTRB     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WLAST     | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WID       | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_WUSER     | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARVALID   | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREADY   |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARADDR    | out |   64|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARID      | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLEN     | out |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARSIZE    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARBURST   | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARLOCK    | out |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARCACHE   | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARPROT    | out |    3|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARQOS     | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARREGION  | out |    4|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_ARUSER    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RVALID    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RREADY    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RDATA     |  in |   32|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RLAST     |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RUSER     |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_RRESP     |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BVALID    |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BREADY    | out |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BRESP     |  in |    2|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BID       |  in |    1|    m_axi   |      gmem     |    pointer   |
|m_axi_gmem_BUSER     |  in |    1|    m_axi   |      gmem     |    pointer   |
|input_r              |  in |   64|   ap_none  |    input_r    |    scalar    |
|output_r             |  in |   64|   ap_none  |    output_r   |    scalar    |
+---------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.19>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r" [lenet_proj/lenet_support.cpp:132]   --->   Operation 16 'read' 'input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_read, i32, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln138 = sext i62 %trunc_ln" [lenet_proj/lenet_support.cpp:138]   --->   Operation 18 'sext' 'sext_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln138" [lenet_proj/lenet_support.cpp:138]   --->   Operation 19 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [7/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 20 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 9.19>
ST_2 : Operation 21 [6/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 21 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 9.19>
ST_3 : Operation 22 [5/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 22 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.19>
ST_4 : Operation 23 [4/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 23 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.19>
ST_5 : Operation 24 [3/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 24 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.19>
ST_6 : Operation 25 [2/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 25 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.19>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_5, i32, i32, void @empty_24, i32, i32, void @empty_24, void @empty_24, void @empty_24, i32, i32, i32, i32, void @empty_24, void @empty_24"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%output_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_r" [lenet_proj/lenet_support.cpp:132]   --->   Operation 27 'read' 'output_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/7] (9.19ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem_addr, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 28 'readreq' 'empty' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln138_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_read, i32, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 29 'partselect' 'trunc_ln138_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln138_1 = sext i62 %trunc_ln138_1" [lenet_proj/lenet_support.cpp:138]   --->   Operation 30 'sext' 'sext_ln138_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%gmem_addr_9 = getelementptr i32 %gmem, i64 %sext_ln138_1" [lenet_proj/lenet_support.cpp:138]   --->   Operation 31 'getelementptr' 'gmem_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (9.19ns)   --->   "%empty_43 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_addr_9, i32" [lenet_proj/lenet_support.cpp:138]   --->   Operation 32 'writereq' 'empty_43' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 33 [1/1] (1.76ns)   --->   "%br_ln138 = br void %bb" [lenet_proj/lenet_support.cpp:138]   --->   Operation 33 'br' 'br_ln138' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 1.82>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i9, void, i9 %add_ln138, void %.split3" [lenet_proj/lenet_support.cpp:138]   --->   Operation 34 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (1.66ns)   --->   "%icmp_ln138 = icmp_eq  i9 %indvar_flatten17, i9" [lenet_proj/lenet_support.cpp:138]   --->   Operation 36 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln138 = add i9 %indvar_flatten17, i9" [lenet_proj/lenet_support.cpp:138]   --->   Operation 37 'add' 'add_ln138' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %.split3, void" [lenet_proj/lenet_support.cpp:138]   --->   Operation 38 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 9.19>
ST_9 : Operation 39 [1/1] (9.19ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr, i1 %empty" [lenet_proj/lenet_support.cpp:142]   --->   Operation 39 'read' 'gmem_addr_read' <Predicate = (!icmp_ln138)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.19>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 41 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 41 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_139_2_VITIS_LOOP_140_3_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln140 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [lenet_proj/lenet_support.cpp:140]   --->   Operation 45 'specloopname' 'specloopname_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (9.19ns)   --->   "%write_ln142 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr_9, i32 %gmem_addr_read, i4, i1 %empty, i1 %empty_43" [lenet_proj/lenet_support.cpp:142]   --->   Operation 46 'write' 'write_ln142' <Predicate = (!icmp_ln138)> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln138)> <Delay = 0.00>

State 11 <SV = 8> <Delay = 9.19>
ST_11 : Operation 48 [5/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 48 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 9.19>
ST_12 : Operation 49 [4/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 49 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 9.19>
ST_13 : Operation 50 [3/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 50 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 9.19>
ST_14 : Operation 51 [2/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 51 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 9.19>
ST_15 : Operation 52 [1/5] (9.19ns)   --->   "%empty_45 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_addr_9" [lenet_proj/lenet_support.cpp:146]   --->   Operation 52 'writeresp' 'empty_45' <Predicate = true> <Delay = 9.19> <CoreInst = "m_axi">   --->   Core 55 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [lenet_proj/lenet_support.cpp:146]   --->   Operation 53 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_read         (read             ) [ 0000000000000000]
trunc_ln           (partselect       ) [ 0000000000000000]
sext_ln138         (sext             ) [ 0000000000000000]
gmem_addr          (getelementptr    ) [ 0011111111100000]
specinterface_ln0  (specinterface    ) [ 0000000000000000]
output_read        (read             ) [ 0000000000000000]
empty              (readreq          ) [ 0000000000000000]
trunc_ln138_1      (partselect       ) [ 0000000000000000]
sext_ln138_1       (sext             ) [ 0000000000000000]
gmem_addr_9        (getelementptr    ) [ 0000000011111111]
empty_43           (writereq         ) [ 0000000000000000]
br_ln138           (br               ) [ 0000000111100000]
indvar_flatten17   (phi              ) [ 0000000010000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000]
icmp_ln138         (icmp             ) [ 0000000011100000]
add_ln138          (add              ) [ 0000000111100000]
br_ln138           (br               ) [ 0000000000000000]
gmem_addr_read     (read             ) [ 0000000010100000]
specloopname_ln0   (specloopname     ) [ 0000000000000000]
empty_44           (speclooptripcount) [ 0000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000000]
specpipeline_ln0   (specpipeline     ) [ 0000000000000000]
specloopname_ln140 (specloopname     ) [ 0000000000000000]
write_ln142        (write            ) [ 0000000000000000]
br_ln0             (br               ) [ 0000000111100000]
empty_45           (writeresp        ) [ 0000000000000000]
ret_ln146          (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_138_1_VITIS_LOOP_139_2_VITIS_LOOP_140_3_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_139_2_VITIS_LOOP_140_3_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="input_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_readreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="output_read_read_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="64" slack="0"/>
<pin id="80" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_read/7 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_writeresp_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_43/7 empty_45/11 "/>
</bind>
</comp>

<comp id="90" class="1004" name="gmem_addr_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="8"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="95" class="1004" name="write_ln142_write_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="0" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="3"/>
<pin id="98" dir="0" index="2" bw="32" slack="1"/>
<pin id="99" dir="0" index="3" bw="1" slack="0"/>
<pin id="100" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln142/10 "/>
</bind>
</comp>

<comp id="104" class="1005" name="indvar_flatten17_reg_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="1"/>
<pin id="106" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten17_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="9" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="62" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="0" index="2" bw="3" slack="0"/>
<pin id="119" dir="0" index="3" bw="7" slack="0"/>
<pin id="120" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sext_ln138_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="62" slack="0"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="gmem_addr_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln138_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="62" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln138_1/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln138_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="62" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln138_1/7 "/>
</bind>
</comp>

<comp id="150" class="1004" name="gmem_addr_9_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_9/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln138_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln138_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/8 "/>
</bind>
</comp>

<comp id="169" class="1005" name="gmem_addr_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="175" class="1005" name="gmem_addr_9_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="2"/>
<pin id="177" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_9 "/>
</bind>
</comp>

<comp id="181" class="1005" name="icmp_ln138_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="1"/>
<pin id="183" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="185" class="1005" name="add_ln138_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln138 "/>
</bind>
</comp>

<comp id="190" class="1005" name="gmem_addr_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="16" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="60" pin="0"/><net_sink comp="95" pin=3"/></net>

<net id="103"><net_src comp="62" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="107"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="64" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="128"><net_src comp="115" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="125" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="129" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="77" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="149"><net_src comp="136" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="146" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="150" pin="2"/><net_sink comp="83" pin=1"/></net>

<net id="161"><net_src comp="108" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="108" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="172"><net_src comp="129" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="178"><net_src comp="150" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="180"><net_src comp="175" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="184"><net_src comp="157" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="163" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="193"><net_src comp="90" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="95" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {7 10 11 12 13 14 15 }
 - Input state : 
	Port: flatten_layer : gmem | {1 2 3 4 5 6 7 9 }
	Port: flatten_layer : input_r | {1 }
	Port: flatten_layer : output_r | {7 }
  - Chain level:
	State 1
		sext_ln138 : 1
		gmem_addr : 2
		empty : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
		sext_ln138_1 : 1
		gmem_addr_9 : 2
		empty_43 : 3
	State 8
		icmp_ln138 : 1
		add_ln138 : 1
		br_ln138 : 2
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      add_ln138_fu_163     |    0    |    15   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln138_fu_157     |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |   input_read_read_fu_64   |    0    |    0    |
|   read   |   output_read_read_fu_77  |    0    |    0    |
|          | gmem_addr_read_read_fu_90 |    0    |    0    |
|----------|---------------------------|---------|---------|
|  readreq |     grp_readreq_fu_70     |    0    |    0    |
|----------|---------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_83    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |  write_ln142_write_fu_95  |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln_fu_115      |    0    |    0    |
|          |    trunc_ln138_1_fu_136   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     sext_ln138_fu_125     |    0    |    0    |
|          |    sext_ln138_1_fu_146    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    28   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln138_reg_185   |    9   |
|   gmem_addr_9_reg_175  |   32   |
| gmem_addr_read_reg_190 |   32   |
|    gmem_addr_reg_169   |   32   |
|   icmp_ln138_reg_181   |    1   |
|indvar_flatten17_reg_104|    9   |
+------------------------+--------+
|          Total         |   115  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_70  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_83 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_83 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   130  ||  5.307  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   18   |
|  Register |    -   |   115  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   115  |   46   |
+-----------+--------+--------+--------+
