{
    "id": "W1967415996",
    "doi": "https://doi.org/10.1016/j.procs.2014.05.009",
    "title": "comparison of high level fpga hardware design for solving tri-diagonal linear systems",
    "display_name": "Comparison of High Level FPGA Hardware Design for Solving Tri-diagonal Linear Systems",
    "publication_year": 2014,
    "publication_date": "2014-01-01",
    "ids": "{'openalex': 'https://openalex.org/W1967415996', 'doi': 'https://doi.org/10.1016/j.procs.2014.05.009', 'mag': '1967415996'}",
    "language": "en",
    "primary_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2014.05.009', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "type": "article",
    "type_crossref": "journal-article",
    "indexed_in": "['crossref']",
    "open_access": "{'is_oa': True, 'oa_status': 'gold', 'oa_url': 'https://doi.org/10.1016/j.procs.2014.05.009', 'any_repository_has_fulltext': True}",
    "authorships": "[{'author_position': 'first', 'author': {'id': 'https://openalex.org/A5084386940', 'display_name': 'David J. Warne', 'orcid': 'https://orcid.org/0000-0002-9225-175X'}, 'institutions': [{'id': 'https://openalex.org/I160993911', 'display_name': 'Queensland University of Technology', 'ror': 'https://ror.org/03pnv4752', 'country_code': 'AU', 'type': 'education', 'lineage': ['https://openalex.org/I160993911']}], 'countries': ['AU'], 'is_corresponding': True, 'raw_author_name': 'David J. Warne', 'raw_affiliation_strings': ['High Performance Computing and Research Support, Queensland University of Technology, Brisbane, Queensland, Australia'], 'affiliations': [{'raw_affiliation_string': 'High Performance Computing and Research Support, Queensland University of Technology, Brisbane, Queensland, Australia', 'institution_ids': ['https://openalex.org/I160993911']}]}, {'author_position': 'middle', 'author': {'id': 'https://openalex.org/A5086404682', 'display_name': 'Neil A. Kelson', 'orcid': 'https://orcid.org/0000-0002-6077-7538'}, 'institutions': [{'id': 'https://openalex.org/I160993911', 'display_name': 'Queensland University of Technology', 'ror': 'https://ror.org/03pnv4752', 'country_code': 'AU', 'type': 'education', 'lineage': ['https://openalex.org/I160993911']}], 'countries': ['AU'], 'is_corresponding': True, 'raw_author_name': 'Neil A. Kelson', 'raw_affiliation_strings': ['High Performance Computing and Research Support, Queensland University of Technology, Brisbane, Queensland, Australia'], 'affiliations': [{'raw_affiliation_string': 'High Performance Computing and Research Support, Queensland University of Technology, Brisbane, Queensland, Australia', 'institution_ids': ['https://openalex.org/I160993911']}]}, {'author_position': 'last', 'author': {'id': 'https://openalex.org/A5088290909', 'display_name': 'Ross Hayward', 'orcid': None}, 'institutions': [{'id': 'https://openalex.org/I160993911', 'display_name': 'Queensland University of Technology', 'ror': 'https://ror.org/03pnv4752', 'country_code': 'AU', 'type': 'education', 'lineage': ['https://openalex.org/I160993911']}], 'countries': ['AU'], 'is_corresponding': True, 'raw_author_name': 'Ross F. Hayward', 'raw_affiliation_strings': ['School of Electrical Engineering and Computer Science, Queensland University of Technology, Brisbane, Queensland, Australia'], 'affiliations': [{'raw_affiliation_string': 'School of Electrical Engineering and Computer Science, Queensland University of Technology, Brisbane, Queensland, Australia', 'institution_ids': ['https://openalex.org/I160993911']}]}]",
    "countries_distinct_count": 1,
    "institutions_distinct_count": 1,
    "corresponding_author_ids": "['https://openalex.org/A5084386940', 'https://openalex.org/A5086404682', 'https://openalex.org/A5088290909']",
    "corresponding_institution_ids": "['https://openalex.org/I160993911', 'https://openalex.org/I160993911', 'https://openalex.org/I160993911']",
    "apc_list": NaN,
    "apc_paid": NaN,
    "fwci": 1.265,
    "has_fulltext": true,
    "fulltext_origin": "pdf",
    "cited_by_count": 17,
    "cited_by_percentile_year": "{'min': 90, 'max': 91}",
    "biblio": "{'volume': '29', 'issue': None, 'first_page': '95', 'last_page': '101'}",
    "is_retracted": false,
    "is_paratext": false,
    "primary_topic": "{'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9993, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}",
    "topics": "[{'id': 'https://openalex.org/T10904', 'display_name': 'Reconfigurable Computing Systems and Design Methods', 'score': 0.9993, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10054', 'display_name': 'Parallel Computing and Performance Optimization', 'score': 0.9992, 'subfield': {'id': 'https://openalex.org/subfields/1708', 'display_name': 'Hardware and Architecture'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}, {'id': 'https://openalex.org/T10829', 'display_name': 'Networks on Chip in System-on-Chip Design', 'score': 0.9966, 'subfield': {'id': 'https://openalex.org/subfields/1705', 'display_name': 'Computer Networks and Communications'}, 'field': {'id': 'https://openalex.org/fields/17', 'display_name': 'Computer Science'}, 'domain': {'id': 'https://openalex.org/domains/3', 'display_name': 'Physical Sciences'}}]",
    "keywords": "[{'id': 'https://openalex.org/keywords/fpga', 'display_name': 'FPGA', 'score': 0.590774}, {'id': 'https://openalex.org/keywords/reconfigurable-computing', 'display_name': 'Reconfigurable Computing', 'score': 0.585719}, {'id': 'https://openalex.org/keywords/gpu-computing', 'display_name': 'GPU Computing', 'score': 0.527095}, {'id': 'https://openalex.org/keywords/dynamic-reconfiguration', 'display_name': 'Dynamic Reconfiguration', 'score': 0.525803}, {'id': 'https://openalex.org/keywords/hardware/software-codesign', 'display_name': 'Hardware/Software Codesign', 'score': 0.519678}]",
    "concepts": "[{'id': 'https://openalex.org/C42935608', 'wikidata': 'https://www.wikidata.org/wiki/Q190411', 'display_name': 'Field-programmable gate array', 'level': 2, 'score': 0.9089721}, {'id': 'https://openalex.org/C41008148', 'wikidata': 'https://www.wikidata.org/wiki/Q21198', 'display_name': 'Computer science', 'level': 0, 'score': 0.8602145}, {'id': 'https://openalex.org/C142962650', 'wikidata': 'https://www.wikidata.org/wiki/Q240838', 'display_name': 'Reconfigurable computing', 'level': 3, 'score': 0.70066345}, {'id': 'https://openalex.org/C149635348', 'wikidata': 'https://www.wikidata.org/wiki/Q193040', 'display_name': 'Embedded system', 'level': 1, 'score': 0.59599763}, {'id': 'https://openalex.org/C118524514', 'wikidata': 'https://www.wikidata.org/wiki/Q173212', 'display_name': 'Computer architecture', 'level': 1, 'score': 0.50015354}, {'id': 'https://openalex.org/C58013763', 'wikidata': 'https://www.wikidata.org/wiki/Q5754574', 'display_name': 'High-level synthesis', 'level': 3, 'score': 0.4833038}, {'id': 'https://openalex.org/C130367717', 'wikidata': 'https://www.wikidata.org/wiki/Q189791', 'display_name': 'Diagonal', 'level': 2, 'score': 0.4679213}, {'id': 'https://openalex.org/C2780451532', 'wikidata': 'https://www.wikidata.org/wiki/Q759676', 'display_name': 'Task (project management)', 'level': 2, 'score': 0.45614645}, {'id': 'https://openalex.org/C2778770139', 'wikidata': 'https://www.wikidata.org/wiki/Q1966904', 'display_name': 'Solver', 'level': 2, 'score': 0.4512252}, {'id': 'https://openalex.org/C2777904410', 'wikidata': 'https://www.wikidata.org/wiki/Q7397', 'display_name': 'Software', 'level': 2, 'score': 0.41157457}, {'id': 'https://openalex.org/C9390403', 'wikidata': 'https://www.wikidata.org/wiki/Q3966', 'display_name': 'Computer hardware', 'level': 1, 'score': 0.3451635}, {'id': 'https://openalex.org/C173608175', 'wikidata': 'https://www.wikidata.org/wiki/Q232661', 'display_name': 'Parallel computing', 'level': 1, 'score': 0.32905686}, {'id': 'https://openalex.org/C111919701', 'wikidata': 'https://www.wikidata.org/wiki/Q9135', 'display_name': 'Operating system', 'level': 1, 'score': 0.09282029}, {'id': 'https://openalex.org/C2524010', 'wikidata': 'https://www.wikidata.org/wiki/Q8087', 'display_name': 'Geometry', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C33923547', 'wikidata': 'https://www.wikidata.org/wiki/Q395', 'display_name': 'Mathematics', 'level': 0, 'score': 0.0}, {'id': 'https://openalex.org/C187736073', 'wikidata': 'https://www.wikidata.org/wiki/Q2920921', 'display_name': 'Management', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C199360897', 'wikidata': 'https://www.wikidata.org/wiki/Q9143', 'display_name': 'Programming language', 'level': 1, 'score': 0.0}, {'id': 'https://openalex.org/C162324750', 'wikidata': 'https://www.wikidata.org/wiki/Q8134', 'display_name': 'Economics', 'level': 0, 'score': 0.0}]",
    "mesh": "[]",
    "locations_count": 2,
    "locations": "[{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2014.05.009', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}, {'is_oa': True, 'landing_page_url': 'https://eprints.qut.edu.au/67889/1/67889.pdf', 'pdf_url': 'https://eprints.qut.edu.au/67889/1/67889.pdf', 'source': {'id': 'https://openalex.org/S4306402607', 'display_name': 'QUT ePrints (Queensland University of Technology)', 'issn_l': None, 'issn': None, 'is_oa': True, 'is_in_doaj': False, 'is_core': False, 'host_organization': 'https://openalex.org/I160993911', 'host_organization_name': 'Queensland University of Technology', 'host_organization_lineage': ['https://openalex.org/I160993911'], 'host_organization_lineage_names': ['Queensland University of Technology'], 'type': 'repository'}, 'license': 'cc-by-nc-nd', 'license_id': 'https://openalex.org/licenses/cc-by-nc-nd', 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}]",
    "best_oa_location": "{'is_oa': True, 'landing_page_url': 'https://doi.org/10.1016/j.procs.2014.05.009', 'pdf_url': None, 'source': {'id': 'https://openalex.org/S120348307', 'display_name': 'Procedia Computer Science', 'issn_l': '1877-0509', 'issn': ['1877-0509'], 'is_oa': True, 'is_in_doaj': False, 'is_core': True, 'host_organization': 'https://openalex.org/P4310320990', 'host_organization_name': 'Elsevier BV', 'host_organization_lineage': ['https://openalex.org/P4310320990'], 'host_organization_lineage_names': ['Elsevier BV'], 'type': 'journal'}, 'license': None, 'license_id': None, 'version': 'publishedVersion', 'is_accepted': True, 'is_published': True}",
    "sustainable_development_goals": "[{'score': 0.45, 'display_name': 'Industry, innovation and infrastructure', 'id': 'https://metadata.un.org/sdg/9'}]",
    "grants": "[]",
    "datasets": "[]",
    "versions": "[]",
    "referenced_works_count": 8,
    "referenced_works": "['https://openalex.org/W101145582', 'https://openalex.org/W1485446097', 'https://openalex.org/W1837653564', 'https://openalex.org/W2018421763', 'https://openalex.org/W2058070443', 'https://openalex.org/W2097503653', 'https://openalex.org/W2124433837', 'https://openalex.org/W2132367502']",
    "related_works": "['https://openalex.org/W4239107643', 'https://openalex.org/W2995926156', 'https://openalex.org/W2591834580', 'https://openalex.org/W2473740624', 'https://openalex.org/W2325947006', 'https://openalex.org/W2284838239', 'https://openalex.org/W2150194641', 'https://openalex.org/W2121863986', 'https://openalex.org/W2113648965', 'https://openalex.org/W2063534976']",
    "abstract_inverted_index": "{'Reconfigurable': [0], 'computing': [1], 'devices': [2, 43], 'can': [3], 'increase': [4], 'the': [5, 39, 60, 119], 'performance': [6, 22], 'of': [7, 28, 33, 41, 81, 116, 122], 'compute': [8], 'intensive': [9], 'algorithms': [10], 'by': [11], 'implementing': [12], 'application': [13], 'specific': [14], 'co-processor': [15], 'architectures.': [16], 'The': [17], 'power': [18], 'cost': [19], 'for': [20, 78, 109, 118], 'this': [21, 87], 'gain': [23], 'is': [24, 50], 'often': [25], 'an': [26], 'order': [27], 'magnitude': [29], 'less': [30], 'than': [31], 'that': [32], 'modern': [34], 'CPUs': [35], 'and': [36, 54, 65, 97, 114], 'GPUs.': [37], 'Exploiting': [38], 'potential': [40, 77], 'reconfigurable': [42], 'such': [44], 'as': [45], 'Field-Programmable': [46], 'Gate': [47], 'Arrays': [48], '(FPGAs)': [49], 'typically': [51], 'a': [52, 123], 'complex': [53], 'tedious': [55], 'hardware': [56], 'engineering': [57], 'task.': [58], 'Recently': [59], 'major': [61], 'FPGA': [62, 82], 'vendors': [63], '(Altera,': [64], 'Xilinx)': [66], 'have': [67, 75], 'released': [68], 'their': [69, 110], 'own': [70], 'high-level': [71], 'design': [72], 'tools,': [73], 'which': [74], 'great': [76], 'rapid': [79], 'development': [80, 117], 'based': [83], 'custom': [84], 'accelerators.': [85], 'In': [86], 'paper,': [88], 'we': [89], 'will': [90, 106], 'evaluate': [91], \"Altera's\": [92], 'OpenCL': [93], 'Software': [94], 'Development': [95], 'Kit,': [96], \"Xilinx's\": [98], 'Vivado': [99], 'High': [100], 'Level': [101], 'Sythesis': [102], 'tool.': [103], 'These': [104], 'tools': [105], 'be': [107], 'compared': [108], 'performance,': [111], 'logic': [112], 'utilisation,': [113], 'ease': [115], 'test': [120], 'case': [121], 'tri-diagonal': [124], 'linear': [125], 'system': [126], 'solver.': [127]}",
    "cited_by_api_url": "https://api.openalex.org/works?filter=cites:W1967415996",
    "counts_by_year": "[{'year': 2022, 'cited_by_count': 4}, {'year': 2020, 'cited_by_count': 2}, {'year': 2019, 'cited_by_count': 3}, {'year': 2018, 'cited_by_count': 2}, {'year': 2015, 'cited_by_count': 2}, {'year': 2014, 'cited_by_count': 1}]",
    "updated_date": "2024-07-24T14:39:59.355218",
    "created_date": "2016-06-24",
    "institution_assertions": NaN,
    "citation_normalized_percentile": NaN
}