setting auto_restore_mw_cel_lib_setup true
icc2_shell> fs
setting top_design to: 
fifo1_sram
icc2_shell> source ../scripts/icc2.tcl
set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
/pkgs/synopsys/2020/32_28nm/SAED32_EDK
# Decoder ring for the libraries
# You will need to follow another example or look in the library directories to understand.
# lib_types is used for the dc/dct linking variables and ICC2 NDM lcoations.
# /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm
# /          $lib_dir                   /lib/ $lib_type /db_nldm
# link_library, Target_library use the sub_lib_types and corner variables. 
# For sub_lib_types and corner:
# Example:
#     saed32hvt_ss0p75v125c.db
#     |sub_lib  corner    .db
# The current flow tries to find all sub_lib and all corners in all the search paths.  Any match will be put in the library list.
# Wild cards can be used, but be careful.  Multiple matches can occur in ways you don't want.
# For the target library, the same method is used as the link library except only HVT and RVT lib_types are used.
# ICC2 NDM choosing also uses the sub_lib_types so that only the required libraries and extras are not loaded.
# fifo1
#set top_design fifo1
set add_ios 1
1
set pad_design 1
1
set design_size { 580 580  } 
 580 580  
set design_io_border 310
310
set dc_floorplanning 1
1
set enable_dft 0
0
set innovus_enable_manual_macro_placement 0
0
set rtl_list [list ../rtl/$top_design.sv ]
../rtl/fifo1_sram.sv
set slow_corner "ss0p75v125c ss0p95v125c_2p25v ss0p95v125c"
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set fast_corner "ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c"
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set synth_corners $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set synth_corners_slow $slow_corner
ss0p75v125c ss0p95v125c_2p25v ss0p95v125c
set synth_corners_fast $fast_corner
ff0p95vn40c ff1p16vn40c_2p75v ff1p16vn40c
set slow_metal Cmax_125
Cmax_125
set fast_metal Cmax_125
Cmax_125
set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt io_std sram pll"
stdcell_hvt stdcell_rvt stdcell_lvt io_std sram pll
# Get just the main standard cells, srams and IOs
set sub_lib_type "saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_"
saed32?vt_ saed32sram_ saed32io_wb_ saed32pll_
#set topdir /u/$env(USER)/PSU_RTL2GDS
set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
/home/vpamidi/common/Downloads/lab1-vpamidi9-master/
set FCL 0
0
set split_constraints 0
0
######## STARTING INITIALIZE and FLOORPLAN #################
# Look for directories like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm"
# This may not be used
set search_path ""
foreach i $lib_types { lappend search_path $lib_dir/lib/$i/ndm }
#set synthetic_library dw_foundation.sldb
# Changed to only be the slow corner libraries
#set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db"
# enable the lvt and rvt library for now at the slow corner
#set target_library "saed32lvt_ss0p75v125c.db saed32rvt_ss0p75v125c.db saed32io_wb_ss0p95v125c_2p25v.db"
set libs ""
# should we use _pg_c.ndm, _c.ndm, dlvl_v.ndm, _ulvl_v.ndm
set suffix "c.ndm 5v.ndm v.ndm"
c.ndm 5v.ndm v.ndm
# Look for files like this "/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/ndm/saed32hvt$suffix"
set libs ""
foreach i $lib_types { 
    foreach j $suffix {
        foreach k $sub_lib_type {
          foreach m [glob -nocomplain $lib_dir/lib/$i/ndm/$k$j ] {
            lappend libs $m
          }
        }
    }
}
set tf_dir "$lib_dir/tech/milkyway/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/milkyway/
set tlu_dir "$lib_dir/tech/star_rcxt/"
/pkgs/synopsys/2020/32_28nm/SAED32_EDK/tech/star_rcxt/
#set_tlu_plus_files  -max_tluplus $tlu_dir/saed32nm_1p9m_Cmax.tluplus  #                    -min_tluplus $tlu_dir/saed32nm_1p9m_Cmin.tluplus  #                    -tech2itf_map  $tlu_dir/saed32nm_tf_itf_tluplus.map
if { [ info exists dc_floorplanning ] && $dc_floorplanning } {
   set verilog_file ../../syn/outputs/${top_design}.dc.vg
} else {
   set verilog_file ../../syn/outputs/${top_design}.dct.vg
}
../../syn/outputs/fifo1_sram.dct.vg
file delete -force $my_lib 
# Adding the tech file causes problems later with missing routing directions for some reason.
#create_lib $my_lib -ref_libs $libs -tech $tf_dir/saed32nm_1p9m_mw.tf 
create_lib $my_lib -ref_libs $libs  -use_technology_lib [lindex $libs 0 ] 
{fifo1_sram_lib}
create_block ${top_design}
Information: Creating block 'fifo1_sram.design' in library 'fifo1_sram_lib'. (DES-013)
{fifo1_sram_lib:fifo1_sram.design}
open_block ${top_design}
Information: Incrementing open_count of block 'fifo1_sram_lib:fifo1_sram.design' to 2. (DES-021)
{fifo1_sram_lib:fifo1_sram.design}
#import_designs $verilog_file # -format verilog #       -cel $top_design #      -top $top_design
read_verilog  -top $top_design  $verilog_file
Loading verilog file '/home/vpamidi/common/Downloads/lab1-vpamidi9-master/syn/outputs/fifo1_sram.dct.vg'
Warning: Found redefinition of module 'fifo1_sram' (overwriting with new version found at line 811 in /home/vpamidi/common/Downloads/lab1-vpamidi9-master/syn/outputs/fifo1_sram.dct.vg). (VR-018)
Number of modules read: 6
Top level ports: 25
Total ports in all modules: 208
Total nets in all modules: 924
Total instances in all modules: 579
Elapsed = 00:00:00.02, CPU = 00:00:00.01
1
# Read the SCANDEF information created by DFTC
# read_def $scandef_file
if { [info exists synopsys_program_name ] && ($synopsys_program_name == "icc2_shell") } {
    puts " Creating ICC2 MCMM "
    create_mode func
    create_corner slow
    create_scenario -mode func -corner slow -name func_slow
    current_scenario func_slow
    set_operating_conditions ss0p75v125c
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmax.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmax
    read_parasitic_tech -tlup $tlu_dir/saed32nm_1p9m_Cmin.tluplus -layermap $tlu_dir/saed32nm_tf_itf_tluplus.map -name Cmin
    set_parasitic_parameters -early_spec Cmax -early_temperature 125
    set_parasitic_parameters -late_spec Cmax -late_temperature 125
    #set_parasitic_parameters -early_spec 1p9m_Cmax -early_temperature 125 -corner default
    #set_parasitic_parameters -late_spec 1p9m_Cmax -late_temperature 125 -corner default

    #set_scenario_status  default -active false
    set_scenario_status func_slow -active true -hold true -setup true
}
 Creating ICC2 MCMM 
Using libraries: fifo1_sram_lib saed32hvt_c saed32rvt_c saed32lvt_c saed32io_wb_5v saed32sram_c
Linking block fifo1_sram_lib:fifo1_sram.design
Information: User units loaded from library 'saed32hvt_c' (LNK-040)
Design 'fifo1_sram' was successfully linked.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: use early spec Cmax for late which is not specified
Warning: use late spec Cmax for early which spec is not specified. 
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
1
set wclk_period 1.18
1.18
set rclk_period 1.22
1.22
set wclk2x_period [ expr $wclk_period / 2 ]
0.59
create_clock -name "wclk" -period $wclk_period  wclk
{wclk}
# 0.07 ns is fairly typical for pll jitter plus other jitter.
set_clock_uncertainty -setup 0.07 wclk
1
set_clock_uncertainty -hold 0.01 wclk
1
set_clock_transition 0.2 wclk
1
set_clock_latency 0.1 wclk
1
create_clock -name "rclk" -period $rclk_period rclk
{rclk}
set_clock_uncertainty -setup 0.07 rclk
1
set_clock_uncertainty -hold 0.01 rclk
1
set_clock_transition 0.2 rclk
1
set_clock_latency 0.1 rclk
1
#Add the new clock.  Make it 1/2 the wclk period since it is called wclk2x
create_clock -name "wclk2x" -period $wclk2x_period wclk2x
{wclk2x}
set_clock_uncertainty 0.07 -setup wclk2x
1
set_clock_uncertainty 0.01 -hold wclk2x
1
set_clock_transition 0.2 wclk2x
1
set_clock_latency 0.1 wclk2x
1
set_false_path -from [get_clocks wclk ] -to [get_clocks rclk]
Information: Timer using 1 threads
1
set_false_path -from [get_clocks rclk ] -to [ get_clocks wclk]
1
# Add input/output delays in relation to related clocks
# Can tell the related clock by doing report_timing -group INPUTS  or -group OUTPUTS after using group_path
# External delay should be some percentage of clock period.
# Tune/relax if violating; most concerned about internal paths.
set_input_delay 0.0 wdata_in* -clock wclk2x
1
set_input_delay 0.0 winc -clock wclk
1
set_input_delay 0.0 rinc -clock rclk
1
set_output_delay -0.5 rdata* -clock rclk
1
set_output_delay -0.5 {rempty } -clock rclk
1
set_output_delay -0.5 { wfull } -clock wclk
1
# This port does not seem to need to be constrained with the way the library works.
# I constrained anyway and did to multiple clocks.
# I understand you probably wouldn't know that part.
set_input_delay 0.0 rrst_n -clock rclk
1
set_input_delay 0.0 rrst_n -clock wclk -add_delay
1
set_input_delay 0.0 rrst_n -clock wclk2x -add_delay
1
# I like set_driving_cell to a std cell from the library.  set_drive works to.
#set_driving_cell -lib_cell INVX1_HVT [all_inputs]
set_drive 0.00001 [all_inputs ]
1
# Make a guess for now.  A real value would normally be given.
set_load 0.5 [all_outputs]
1
#group_path -name INTERNAL -from [all_clocks] -to [all_clocks ]
group_path -name INPUTS -from [ get_ports -filter "direction==in&&full_name!~*clk*" ]
1
group_path -name OUTPUTS -to [ get_ports -filter "direction==out" ]
1
Removing existing floorplan objects
Creating core...
Core utilization ratio = 21.39%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
######PLACE
if { [info exists synopsys_program_name ] } { 
    set_app_option -name place.coarse.continue_on_missing_scandef -value true

    #set enable_recovery_removal_arcs true
    set_app_option -name time.disable_recovery_removal_checks -value false
    #set timing_enable_multiple_clocks_per_reg true
    #set timing_remove_clock_reconvergence_pessimism true
    set_app_option -name timer.remove_clock_reconvergence_pessimism -value true

    #set physopt_enable_via_res_support true
    #set physopt_hard_keepout_distance 5
    #set_preferred_routing_direction -direction vertical -l {M2 M4}
    #set_preferred_routing_direction -direction horizontal -l {M3 M5}
    set_ignored_layers  -min_routing_layer M2 -max_routing_layer M7


    # To optimize DW components (I think only adders right now??) - default is false
    #set physopt_dw_opto true

    #set_ahfs_options -remove_effort high
    #set_buffer_opt_strategy -effort medium

    # Dont use delay buffers
    #set_dont_use [get_lib_cells */DELLN* ]
    set_lib_cell_purpose -include hold [get_lib_cells */DELLN* ]

    #FIXME
    #set_host_options -max_cores 1 -num_processes 1 mo.ece.pdx.edu
    set_app_options -name place_opt.flow.enable_ccd -value false
    set_app_options -name clock_opt.flow.enable_ccd -value false
    set_app_options -name route_opt.flow.enable_ccd -value false
    set_app_options -name ccd.max_postpone -value 0
    set_app_options -name ccd.max_prepone -value 0

    ###########################  CTS Related
    create_routing_rule clock_double_spacing -spacings {M1 0.1 M2 0.112 M3 0.112 M4 0.112 M5 0.112 M6 0.112 M7 0.112 M8 0.112}
    set_clock_routing_rules -clock [ get_clocks * ] -net_type internal -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    set_clock_routing_rules -clock [ get_clocks * ] -net_type root -rule clock_double_spacing -max_routing_layer M6 -min_routing_layer M3
    # Set other cts app_options?  Bufs vs Inverters, certain drive strengths.  

    # Allow delay buffers just for hold fixing
    #set_prefer -min [get_lib_cells */DELLN*HVT ]
    #set_fix_hold_options -preferred_buffer
    # fix hold on all clocks
    #set_fix_hold [all_clocks]
    # If design blows up, try turning hold fixing off. 
    # -optimize_dft is good if scan is inserted.
    # Sometimes better to separate CTS and setup/hold so any hold concerns can be seen before hold fixing.
    # Can look in the log at the beginning of clock_opt hold fixing to see if there was a large hold problem to fix.
    # set_app_option -name clock_opt.flow.skip_hold -value true

    ########################## Route related
    set_app_option -name route_opt.flow.xtalk_reduction -value true
    set_app_option -name time.si_enable_analysis -value true

    if { $top_design == "ORCA_TOP" } {
      create_voltage_area  -region {{580 0} {1000 400}} -power_domains PD_RISC_CORE
    }
} else {

    # Try reducing the search and repair iterations for now.
    setNanoRouteMode -drouteEndIteration 10

}
Warning: application option <timer.remove_clock_reconvergence_pessimism> is deprecated and scheduled for removal in a future release. See the man page for this  application option for migration assistance. (NDMUI-441)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN1X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN2X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32hvt_c:DELLN3X2_HVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN1X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN2X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32rvt_c:DELLN3X2_RVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN1X2_LVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN2X2_LVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32lvt_c:DELLN3X2_LVT.timing' is set in the current block 'fifo1_sram', because the actual library setting may not be overwritten. (ATTR-12)
Warning: The application option <route_opt.flow.xtalk_reduction> is deprecated and scheduled for removal in a future release. (NDMUI-443)
# Do some extra setting up of the IO ring if we are a pad_design
if { $pad_design } {
  source -echo -verbose ../scripts/floorplan-ios2.tcl
}
if { [ sizeof_coll [ get_cell -quiet io_* ] ] == 0 } {
 source -echo -verbose ../scripts/add_ios.tcl
}
# Move this outside the if statement, and make it configurable through a variable?
create_io_ring -name outer_ring -corner_height 300
{outer_ring}
get_io_guides
{outer_ring.left outer_ring.bottom outer_ring.right outer_ring.top}
create_net -power VDD
{VDD}
# Maybe try non-power net so that it doesn't complain about multiple powers defined and no UPF?
#create_net -power VDDIO
create_net -ground VSS
{VSS}
#create_net -ground VSSIO
add_to_io_guide outer_ring.left [get_cells -phys { io_l_*  } ]
1
add_to_io_guide outer_ring.right [get_cells -phys { io_r_*  } ]
1
add_to_io_guide outer_ring.bottom [get_cells -phys { io_b_*  } ]
1
add_to_io_guide outer_ring.top [get_cells -phys { io_t_*  } ]
1
set_power_io_constraints -io_guide_object [get_io_guide { *.left *.right} ] { {reference:VDD_EW} {prefix:VDD} {ratio:5} {connect: {VDD VDD } { VSS VSS} }  }
Warning: some pins remain dangling for power constraints. (DPUI-838)
Power IO constraints set successfully
1
set_power_io_constraints -io_guide_object [get_io_guide { *.top *.bottom} ] { {reference:VDD_NS} {prefix:VDD} {ratio:5} {connect:  {VDD VDD } { VSS VSS} }  }
Warning: some pins remain dangling for power constraints. (DPUI-838)
Power IO constraints set successfully
1
remove_cell { io_s* io_n* io_w* io_e*}
Warning: Nothing implicitly matched 'io_s*' (SEL-003)
Warning: Nothing implicitly matched 'io_n*' (SEL-003)
Warning: Nothing implicitly matched 'io_w*' (SEL-003)
Warning: Nothing implicitly matched 'io_e*' (SEL-003)
Error: Nothing matched for objects (SEL-005)
0
#       create_io_filler_cells -prefix filler_ -reference_cells [ list [ list [ get_attribute [get_lib_cells */FILLER?* ] name ] ] ]
# Library does not have the corner cell of design_type corner.  Try changing it and retry the create_io_corner
set_app_option -name design.enable_lib_cell_editing -value mutable
design.enable_lib_cell_editing mutable
set_attribute [ get_lib_cell */CAPCORNER ] design_type corner
{saed32io_wb_5v/CAPCORNER}
#       create_io_corner_cell   -reference_cell CAPCORNER {outer_ring.left outer_ring.bottom}
place_io -io_guide [get_io_guides * ]
Information: Starting 'place_io' (FLW-8000)
Information: Time: 2023-04-11 00:33:43 / Session: 0.02 hr / Command: 0.00 hr / Memory: 360 MB (FLW-8100)
Error: power constraints of IO guide outer_ring.left cannot be satisfied. (DPUI-035)
Error: power constraints of IO guide outer_ring.bottom cannot be satisfied. (DPUI-035)
Error: power constraints of IO guide outer_ring.right cannot be satisfied. (DPUI-035)
Overall runtime for IO placement: 0.006u 0.002s 0:00.01e 100.0%
Information: Ending 'place_io' (FLW-8001)
Information: Time: 2023-04-11 00:33:43 / Session: 0.02 hr / Command: 0.00 hr / Memory: 360 MB (FLW-8100)
1
check_io_placement -io_guides [ get_io_guides * ]
------------------------- Start of Overlap Check --------------------------
-------------------------- End of Overlap Check ---------------------------

--------------------- Start of Bump Assignment Check ----------------------
---------------------- End of Bump Assignment Check -----------------------

----------------- Start of Pad to Guide Assignment Check ------------------
------------------ End of Pad to Guide Assignment Check -------------------

------------------ Start of Signal I/O constraints Check ------------------
------------------- End of Signal I/O constraints Check -------------------

------------------ Start of Power I/O Constraints Check -------------------
------------------- End of Power I/O Constraints Check --------------------

---------------------- Start of Unplaced Pads Check -----------------------
----------------------- End of Unplaced Pads Check ------------------------

------------------------- Start of Pad Flip Check -------------------------
-------------------------- End of Pad Flip Check --------------------------

--------------------------- Start of Gap Check ----------------------------
 Cell io_b_rclk and cell io_b_rinc have a gap between them. 
 Cell io_b_rinc and cell io_b_rrst_n have a gap between them. 
 Cell io_b_rrst_n and cell io_b_wclk have a gap between them. 
 Cell io_b_wclk and cell io_b_wclk2x have a gap between them. 
 Cell io_b_wclk2x and cell io_b_winc have a gap between them. 
 Cell io_b_winc and cell io_b_wrst_n have a gap between them. 
 Cell io_l_rdata_0_ and cell io_l_rdata_1_ have a gap between them. 
 Cell io_l_rdata_1_ and cell io_l_rdata_2_ have a gap between them. 
 Cell io_l_rdata_2_ and cell io_l_rdata_3_ have a gap between them. 
 Cell io_l_rdata_3_ and cell io_l_rdata_4_ have a gap between them. 
 ...
 Total 25 cells have gap violation.
---------------------------- End of Gap Check -----------------------------

------------------------ Start of Min Pitch Check -------------------------
------------------------- End of Min Pitch Check --------------------------

{io_l_rdata_7_ io_l_rdata_6_ io_l_rdata_5_ io_l_rdata_4_ io_l_rdata_3_ io_l_rdata_2_ io_l_rdata_1_ io_l_rdata_0_ io_r_wdata_in_7_ io_r_wdata_in_6_ io_r_wdata_in_5_ io_r_wdata_in_4_ io_r_wdata_in_3_ io_r_wdata_in_2_ io_r_wdata_in_1_ io_r_wdata_in_0_ io_t_rempty io_t_wfull io_b_rrst_n io_b_rclk io_b_rinc io_b_wrst_n io_b_wclk2x io_b_wclk io_b_winc}
# done inside add_ios.tcl right now
#create_cell sram_example SRAM1RW64x8
set_attribute -objects [ get_cells -phys io_*  ] -name physical_status -value fixed
{io_b_rclk io_b_rinc io_b_rrst_n io_b_wclk io_b_wclk2x io_b_winc io_b_wrst_n io_l_rdata_0_ io_l_rdata_1_ io_l_rdata_2_ io_l_rdata_3_ io_l_rdata_4_ io_l_rdata_5_ io_l_rdata_6_ io_l_rdata_7_ io_r_wdata_in_0_ io_r_wdata_in_1_ io_r_wdata_in_2_ io_r_wdata_in_3_ io_r_wdata_in_4_ io_r_wdata_in_5_ io_r_wdata_in_6_ io_r_wdata_in_7_ io_t_rempty io_t_wfull}
{io_b_rclk io_b_rinc io_b_rrst_n io_b_wclk io_b_wclk2x io_b_winc io_b_wrst_n io_l_rdata_0_ io_l_rdata_1_ io_l_rdata_2_ io_l_rdata_3_ io_l_rdata_4_ io_l_rdata_5_ io_l_rdata_6_ io_l_rdata_7_ io_r_wdata_in_0_ io_r_wdata_in_1_ io_r_wdata_in_2_ io_r_wdata_in_3_ io_r_wdata_in_4_ io_r_wdata_in_5_ io_r_wdata_in_6_ io_r_wdata_in_7_ io_t_rempty io_t_wfull}
#derive_pg_connection -tie
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : fifo1_sram
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:33:44 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 0/599
Ground net VSS                0/599
--------------------------------------------------------------------------------
Information: connections of 1198 power/ground pin(s) are created or changed.
puts "Starting FP Placement: ..."
Starting FP Placement: ...
#set_keepout_margin  -type hard -all_macros -outer {2 2 2 2}
read_def -exclude { diearea } ../outputs/${top_design}.floorplan.macros.def
Information: Loading DEF file '/home/vpamidi/common/Downloads/lab1-vpamidi9-master/apr/outputs/fifo1_sram.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
DIEAREA                        : 0/1
COMPONENTS                     : 33/33
PINS                           : 27/27
BLOCKAGES                      : 8/8
1
set_attribute [get_cells -hier -filter "is_hard_macro==true" ] physical_status fixed
{fifomem/genblk1_0__U fifomem/genblk1_1__U fifomem/genblk1_2__U fifomem/genblk1_3__U fifomem/genblk1_4__U fifomem/genblk1_5__U fifomem/genblk1_6__U fifomem/genblk1_7__U}
set_individual_pin_constraints -sides 4 -ports [get_attribute [get_ports ] name ]
1
place_pins -self
Information: Starting 'place_pins' (FLW-8000)
Information: Time: 2023-04-11 00:33:44 / Session: 0.02 hr / Command: 0.00 hr / Memory: 360 MB (FLW-8100)
Load DB...
CPU Time for load db: 00:00:00.01u 00:00:00.00s 00:00:00.01e: 

Min routing layer: M2
Max routing layer: M7


CPU Time for Top Level Pre-Route Processing: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of block ports: 0
Number of block pin locations assigned from router: 0
CPU Time for Pin Preparation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Number of PG ports on blocks: 0
Number of pins created: 0
CPU Time for Pin Creation: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.02u 00:00:00.01s 00:00:00.03e: 
Information: Ending 'place_pins' (FLW-8001)
Information: Time: 2023-04-11 00:33:44 / Session: 0.02 hr / Command: 0.00 hr / Memory: 370 MB (FLW-8100)
1
# There are layers through M9.  M8/M9 are large.  Maybe use those for power.  Use CTS and signal routing below that?
# ORCA example uses M7/M8 for power.  Leave M9 open.  M9 for Bump hookup or something?  Why leave it open?
create_pg_mesh_pattern mesh_pat -layers {  {{vertical_layer: M8} {width: 4} {spacing: interleaving} {pitch: 16}}       {{horizontal_layer: M7} {width: 2}        {spacing: interleaving} {pitch: 8}}  }
Successfully create mesh pattern mesh_pat.
1
# Orca does 0.350 width VSS two stripes, then 0.7u VDD stripe.  Repeating 16u. for now, do something simpler 
create_pg_mesh_pattern lmesh_pat -layers {  {{vertical_layer: M2} {width: 0.7} {spacing: interleaving} {pitch: 16}}  } 
Successfully create mesh pattern lmesh_pat.
1
create_pg_std_cell_conn_pattern rail_pat -layers {M1} -rail_width {0.06 0.06}
Successfully create standard cell rail pattern rail_pat.
#   -via_rule {       {{layers: M6} {layers: M7} {via_master: default}}        {{layers: M8} {layers: M7} {via_master: VIA78_3x3}}}
set_pg_strategy mesh_strat -core -extension {{stop:outermost_ring}} -pattern {{pattern:mesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy mesh_strat.
set_pg_strategy rail_strat -core -pattern {{pattern:rail_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy rail_strat.
set_pg_strategy lmesh_strat -core -pattern {{pattern:lmesh_pat } { nets:{VDD VSS} } } 
Successfully set PG strategy lmesh_strat.
compile_pg -strategies {mesh_strat rail_strat lmesh_strat}
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy mesh_strat.
Updating strategy rail_strat.
Updating strategy lmesh_strat.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 8
Number of Pads: 25
Creating straps and vias in power plan.
Creating wire shapes for strategies mesh_strat lmesh_strat .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies mesh_strat lmesh_strat .
Check and fix DRC for 216 wires for strategy mesh_strat.
Checking DRC for 216 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 216 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Check and fix DRC for 72 wires for strategy lmesh_strat.
Checking DRC for 72 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 205 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies mesh_strat lmesh_strat .
Working on strategy mesh_strat.
Number of detected intersections: 5184
Working on strategy lmesh_strat.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Check and fix DRC for 5184 stacked vias for strategy mesh_strat.
Checking DRC for 5184 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Runtime of via DRC checking for strategy mesh_strat: 1.00 seconds.
Runtime of via DRC checking for strategy lmesh_strat: 0.00 seconds.
Creating standard cell rails.
Creating standard cell rails for strategy rail_strat.
DRC checking and fixing for standard cell rail strategy rail_strat.
Checking DRC for 662 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 662 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 24123 stacked vias.
Checking DRC for 24123 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 70.00 seconds.
via connection runtime: 70 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 14323 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Start iteration 2:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy mesh_strat.
Checking 5184 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Checking dangling/floating vias between strategies and existing shapes.
Checking 15637 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 1083 wires.
Committing wires takes 0.00 seconds.
Committed 44501 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 78 seconds.
Successfully compiled PG.
Overall runtime: 78 seconds.
1
set_boundary_cell_rules -left_boundary_cell [get_lib_cell */DCAP_HVT]
1
set_boundary_cell_rules -right_boundary_cell [get_lib_cell */DCAP_HVT]
1
# Tap Cells are usually needed, but they are not in this library. create_tap_cells
compile_boundary_cells
Using CL to insert boundary cells
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Site master "unit" has both X-Symmetry and Y-Symmetry.Usually, this may not be correct, and may cause the legalization to fail. (LGL-025)
Information: Using "Y-Symmetry" for site master "unit" in legalization because this is a horizontal design. (LGL-026)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 578 sectors on layer M7:
Layer M7: 302 straps, 276 other, 0 preroute
Layer M7: 63 secDefs  578 sectors (0 empty)
Formatting 8748 sectors on layer M8:
Layer M8: 4385 straps, 4363 other, 0 preroute
Layer M8: 45 secDefs  8748 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{741.7640 313.0000} {742.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{829.7640 313.0000} {830.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{453.7640 601.0000} {454.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{605.7640 601.0000} {606.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79401
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Information: Starting boundary cell insertion into fifo1_sram using site master "unit". (CHF-200)
Information: Total 669 left cells inserted successfully into fifo1_sram. (CHF-100)
Information: Total 669 right cells inserted successfully into fifo1_sram. (CHF-100)
Information: Total 1338 boundary cells inserted successfully into fifo1_sram. (CHF-100)
Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
1
# This is experimenting with ring constraints for SRAM in ICC1
#set_fp_block_ring_constraints -add -horizontal_layer M5 -vertical_layer M6 -horizontal_width 2 -vertical_width 2 -horizontal_off 0.604  -vertical_off 0.604 -block_type master -nets {VDD VSS } -block {  SRAM1RW64x8 }
#set_virtual_pad -net VDD -coordinate { 300 300 }
#set_virtual_pad -net VDD -coordinate { 900 300 }
#set_virtual_pad -net VDD -coordinate { 900 900 }
#set_virtual_pad -net VDD -coordinate { 300 900 }
#set_virtual_pad -net VSS -coordinate { 300 300 }
#set_virtual_pad -net VSS -coordinate { 900 300 }
#set_virtual_pad -net VSS -coordinate { 900 900 }
#set_virtual_pad -net VSS -coordinate { 300 900 }
# to check the quality of the PG grid in ICC2:
#analyze_power_plan
#ICC1: preroute_standard_cells
#ICC2:
#create_pg_std_cell_conn_pattern;
#set_pg_strategy; compile_pg
puts "preroute_instances ..."
preroute_instances ...
#ICC1: preroute_instances
#ICC2
#create_pg_macro_conn_pattern;
#set_pg_strategy; compile_pg
# verify_pg_nets
#write_floorplan  -create_terminal -placement { io hard_macro } -row -track -no_placement_blockage -no_bound -no_plan_group -no_voltage_area -no_route_guide fp.tcl
puts "Logfile message: writing def file now..."
Logfile message: writing def file now...
write_def -compress gzip -include {rows_tracks vias specialnets nets cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:35:05 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
DIEAREA                        : 1
ROW                            : 346
TRACKS                         : 20
VIAS                           : 69
COMPONENTS                     : 33
PINS                           : 27
BLOCKAGES                      : 8
SPECIALNETS                    : 2
NETS                           : 724
1
write_def -include {cells ports blockages } -cell_types {macro pad corner} "../outputs/${top_design}.floorplan.macros.def"
****************************************
Report : Data Mismatches
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:35:05 2023
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
DIEAREA                        : 1
COMPONENTS                     : 33
PINS                           : 27
BLOCKAGES                      : 8
1
puts "Logfile message: writing def file completed ..."
Logfile message: writing def file completed ...
Information: Loading DEF file '/home/vpamidi/common/Downloads/lab1-vpamidi9-master/apr/outputs/fifo1_sram.floorplan.macros.def' (FILE-007)
Information: Reading 'VERSION' statement. (DEFR-016)
Information: Reading 'DIVIDERCHAR' statement. (DEFR-016)
Information: Reading 'BUSBITCHARS' statement. (DEFR-016)
Information: Reading 'DESIGN' statement. (DEFR-016)
Information: Reading 'UNITS' statement. (DEFR-016)
Information: Reading 'DIEAREA' statement. (DEFR-016)
Information: Reading 'COMPONENTS' section. (DEFR-016)
Information: Reading 'PINS' section. (DEFR-016)
Information: Reading 'BLOCKAGES' section. (DEFR-016)
---------------------------------------
Number of Processed/Read DEF Constructs
---------------------------------------
VERSION                        : 1/1
DIVIDERCHAR                    : 1/1
BUSBITCHARS                    : 1/1
DESIGN                         : 1/1
UNITS                          : 1/1
DIEAREA                        : 1/1
COMPONENTS                     : 33/33
PINS                           : 27/27
BLOCKAGES                      : 8/8
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:floorplan.design'. (DES-028)
######## FINISHED INTIIALIZE and FLOORPLAN #################
######## STARTING PLACE #################
Information: Starting 'place_opt' (FLW-8000)
Information: Time: 2023-04-11 00:35:05 / Session: 0.05 hr / Command: 0.00 hr / Memory: 454 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.4200 seconds to build cellmap data
Warning: Corner slow:  0 process number, 0 process label, 2 voltage, and 0 temperature mismatches. (PVT-030)
Warning: 33 cells affected for early, 33 for late. (PVT-031)
Warning: 0 port driving_cells affected for early, 0 for late. (PVT-034)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
INFO: disable CRPR-based timing. 
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077595 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.091373 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)

Information: Starting place_opt / initial_place (FLW-8000)
Information: Time: 2023-04-11 00:35:07 / Session: 0.05 hr / Command: 0.00 hr / Memory: 623 MB (FLW-8100)

Information: Starting place_opt / initial_place / Initial Placement (FLW-8000)
Information: Time: 2023-04-11 00:35:07 / Session: 0.05 hr / Command: 0.00 hr / Memory: 623 MB (FLW-8100)
Running merge clock gates
************************************************************
* CTS STEP: Clock Gate Merging
************************************************************
Setting for clock gate merging......
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Collecting ICGs in clock trees......

Searching for equivalent ICGs......

Merging equivalent ICGs......

Clearing settings of clock gate merging......
Clearing enable all modes setting.

Information: Total 0 ICGs are not considered in merging for reasons: don't touch - 0; fixed - 0; other reasons - 0. (CTS-124)
 - message 'CTS-125' limit is (10).

Information: Total 0 ICGs are unique in the design. (CTS-126)
 - message 'CTS-127' limit is (10).

************************************************************
* CTS STEP: Summary
************************************************************
merge_clock_gates Statistics: Total
    ICG                       0
    Merged                    0
    Survived                  0
    Removed                   0
    ICG at the end            0

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 658, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 25, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 153. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
************************************************************
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Info: embedded eLpp will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
Scenario func_slow, iteration 7: expecting at least 7
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

Start transferring placement data.
****** eLpp weights (embedded)
Number of nets: 658, of which 652 non-clock nets
Number of nets with 0 toggle rate: 141
Max toggle rate = 3.38983, average toggle rate = 0.0594688
Max non-clock toggle rate = 0.323117
Weight range = (0, 57.0018)
*** 77 nets are filtered out
****** Net weight report ******
Weights included: eLpp  
Number of nets: 658
Amt power = 0.1
Weight range: (0.9, 6.60018)
Information: Automatic repeater spreading is enabled.
Restructuring in 6 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
Using worst RC corner 'slow' for buffer aware analysis.
DTDP placement: scenario=func_slow
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.60, congestion_driven_max_util 0.87. (PLACE-027)
Creating placement from scratch.
coarse place 0% done.
Selected 72 sequential cells for slack balancing.
coarse place 8% done.
coarse place 15% done.
coarse place 23% done.
coarse place 31% done.
coarse place 38% done.
coarse place 46% done.
coarse place 54% done.
coarse place 62% done.
coarse place 69% done.
coarse place 77% done.
coarse place 85% done.
coarse place 92% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.72313e+08
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
START_CMD: optimize_dft        CPU:    108 s ( 0.03 hr) ELAPSE:    180 s ( 0.05 hr) MEM-PEAK:   759 Mb Tue Apr 11 00:35:15 2023
END_CMD: optimize_dft          CPU:    108 s ( 0.03 hr) ELAPSE:    180 s ( 0.05 hr) MEM-PEAK:   759 Mb Tue Apr 11 00:35:15 2023
----------------------------------------------------------------
Information: Ending place_opt / initial_place / Initial Placement (FLW-8001)
Information: Time: 2023-04-11 00:35:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 759 MB (FLW-8100)

Information: Ending place_opt / initial_place (FLW-8001)
Information: Time: 2023-04-11 00:35:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 759 MB (FLW-8100)

Information: Starting place_opt / initial_drc (FLW-8000)
Information: Time: 2023-04-11 00:35:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 759 MB (FLW-8100)

Information: Starting place_opt / initial_drc / High Fanout Synthesis (FLW-8000)
Information: Time: 2023-04-11 00:35:15 / Session: 0.05 hr / Command: 0.00 hr / Memory: 759 MB (FLW-8100)
Running initial HFS and DRC step.
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.0200 seconds to load 1879 cell instances into cellmap, 541 cells are off site row
Moveable cells: 541; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.5652, cell height 1.6720, cell area 4.2890 for total 541 placed and application fixed cells
Information: Current block utilization is '0.00880', effective utilization is '0.01522'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 658, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 658, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 153. (TIM-112)

    Scenario func_slow  WNS = 1.061718, TNS = 30.775804, NVP = 139

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:00     1.062    30.776 3.735e+05     2.733   791.730       138        78         0     0.000       759 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 11 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 1.061718, TNS = 30.775804, NVP = 139

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:07     1.062    30.776 3.735e+05     2.733   791.730       138        78         0     0.000      1056 


    Scenario func_slow  WNS = 1.061718, TNS = 30.775804, NVP = 139
    Scenario func_slow  WNHS = 0.108233, TNHS = 1.066188, NHVP = 10

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:03:07     1.062    30.776 3.735e+05     2.733   791.730       138        78         0     0.000      1058    -0.108

ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Information: Pin io_b_rclk/DOUT is on clock network. Skipping. (OPT-067)
Information: Pin io_b_wclk2x/DOUT is on clock network. Skipping. (OPT-067)
Information: Pin io_b_wclk/DOUT is on clock network. Skipping. (OPT-067)
Information: Pin wclk is on clock network. Skipping. (OPT-067)
Information: Pin wclk2x is on clock network. Skipping. (OPT-067)
Warning: Driver fifomem/genblk1_3__U/O2[1] for violating net fifomem/n104 is not optimizable
Information: Pin rclk is on clock network. Skipping. (OPT-067)
Information: Pin io_b_rclk/DOUT is on clock network. Skipping. (OPT-067)
Information: Pin io_b_wclk2x/DOUT is on clock network. Skipping. (OPT-067)
Information: Pin io_b_wclk/DOUT is on clock network. Skipping. (OPT-067)
Information: Pin wclk is on clock network. Skipping. (OPT-067)
Information: Pin wclk2x is on clock network. Skipping. (OPT-067)
Information: Pin rclk is on clock network. Skipping. (OPT-067)
Found 33 buffer-tree drivers
Core Area = 50 X 50 ()

Roi-HfsDrc SN: 1798569713 435980330 (1486.091553)

Processing Buffer Trees  (ROI) ... 

    [4]  10% ...
    [8]  20% ...
    [12]  30% ...
    [16]  40% ...
    [20]  50% ...
    [24]  60% ...
    [28]  70% ...
Warning: High fanout net "io_b_wrst_n_net" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
    [32]  80% ...
    [33] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:           20           21
  Inverters:           10            5
------------ ------------ ------------
      Total:           30           26
------------ ------------ ------------

Number of Drivers Sized: 10 [30.30%]
                      P: 8 [24.24%]
                      N: 2 [6.06%]

Zbuf-RUNTIME (Hr:Min:Sec)  CPU 0 hr : 0 min : 0.62 sec ELAPSE 0 hr : 0 min : 0.62 sec
Zbuf-RUNTIME         (Min) CPU 0 min ELAPSE 0 min
ZBuf-MEM(max-mem) total 1103004 K / inuse 1091836 K
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 654, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 654, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 155. (TIM-112)

    Scenario func_slow  WNS = 0.978462, TNS = 27.749298, NVP = 91

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:08     0.978    27.749 3.735e+05     0.925   485.986       139        73         0     0.000      1077 


    Scenario func_slow  WNS = 0.978462, TNS = 27.749298, NVP = 91

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:08     0.978    27.749 3.735e+05     0.925   485.986       139        73         0     0.000      1077 

Information: Ending place_opt / initial_drc / High Fanout Synthesis (FLW-8001)
Information: Time: 2023-04-11 00:35:24 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1077 MB (FLW-8100)

Information: Ending place_opt / initial_drc (FLW-8001)
Information: Time: 2023-04-11 00:35:24 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1077 MB (FLW-8100)

Information: Starting place_opt / initial_opto (FLW-8000)
Information: Time: 2023-04-11 00:35:24 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1077 MB (FLW-8100)

Information: Starting place_opt / initial_opto / Optimization (FLW-8000)
Information: Time: 2023-04-11 00:35:24 / Session: 0.05 hr / Command: 0.01 hr / Memory: 1077 MB (FLW-8100)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.0200 seconds to load 1875 cell instances into cellmap, 511 cells are off site row
Moveable cells: 537; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.5848, cell height 1.6720, cell area 4.3219 for total 537 placed and application fixed cells
Information: Current block utilization is '0.00880', effective utilization is '0.01523'. (OPT-055)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 654, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 654, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 155. (TIM-112)

    Scenario func_slow  WNS = 0.978386, TNS = 27.755028, NVP = 91

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:03:08     0.978    27.755 3.735e+05     0.926   485.986       139        73         0     0.000      1077 

Running initial optimization step.
Place-opt command begin                   CPU:   111 s (  0.03 hr )  ELAPSE:   189 s (  0.05 hr )  MEM-PEAK:  1077 MB

Place-opt timing update complete          CPU:   111 s (  0.03 hr )  ELAPSE:   189 s (  0.05 hr )  MEM-PEAK:  1077 MB

Place-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000        -          -      -
    1   2   0.0000     0.0000        -          -      -
    1   3   0.0000     0.0000        -          -      -
    1   4   0.0000     0.0000        -          -      -
    1   5   0.0000     0.0000        -          -      -
    1   6   0.0000     0.0000        -          -      -
    1   7   0.5993     3.2846        -          -      -
    1   8   0.3802     0.5722        -          -      -
    1   9   0.0000     0.0000        -          -      -
    1  10   0.6344    18.5277        -          -      -
    1  11   0.9784     7.5523        -          -      -
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.9784    27.7550   2.4246     91        -          -      -       13     0.9259       37 1375855872
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.9784    27.7550   2.4246     91   0.0000     0.0000      0       13     0.9259       37 1375855872    371757.03        570        139         73
--------------------------------------------------------------------------------------------------------------------

Place-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt initial QoR Summary    0.9784    27.7550   2.4246     91   0.0000     0.0000      0       13       37 1375855872    371757.03        570
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Place-opt initialization complete         CPU:   113 s (  0.03 hr )  ELAPSE:   190 s (  0.05 hr )  MEM-PEAK:  1077 MB
Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Place-opt optimization Phase 10 Iter  1        27.76        2.42      0.00        50       0.372  1375855872.00         570            0.05      1077

Place-opt optimization Phase 11 Iter  1        27.76        2.42      0.00        49       0.372  1375855872.00         570            0.05      1077

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0300 seconds to load 1875 cell instances into cellmap, 511 cells are off site row
Moveable cells: 537; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.5848, cell height 1.6720, cell area 4.3219 for total 537 placed and application fixed cells
Place-opt optimization Phase 12 Iter  1        27.76        2.42      0.00        49       0.372  1375855872.00         570            0.05      1077

Place-opt optimization Phase 13 Iter  1        27.76        2.42      0.00        49       0.372  1375855872.00         570            0.05      1077

CCL: Total Usage Adjustment : 1
Calling route_global to generate congestion map
Multi-thread GR for layer opto ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 2891 
Printing options for 'route.common.*'
common.advance_node_timing_driven_mode                  :        false               
common.aggressive_blockage_via_modeling                 :        false               
common.allow_connection_to_stripe_covered_secondary_pg_pin:      false               
common.allow_pg_as_shield                               :        true                
common.check_and_update_via_regions_by_design_tech_file :        false               
common.check_shield                                     :        true                
common.clock_topology                                   :        normal              
common.color_based_dpt_flow                             :        false               
common.comb_distance                                    :        2                   
common.concurrent_redundant_via_effort_level            :        low                 
common.concurrent_redundant_via_mode                    :        off                 
common.connect_floating_shapes                          :        false               
common.connect_with_pin_width_on_macros                 :        false               
common.connect_within_pins_by_layer_name                :                            
common.continue_with_frozen_global_route                :        false               
common.create_floating_shields                          :        false               
common.create_nets_for_floating_pins_pattern_must_join_via_ladder:       false               
common.crosstalk_effort_level                           :        low                 
common.debug_read_patterned_metal_shapes                :        true                
common.derive_connect_within_pin_via_region             :        false               
common.eco_route_concurrent_redundant_via_effort_level  :        low                 
common.eco_route_concurrent_redundant_via_mode          :        off                 
common.eco_route_fix_existing_drc                       :        true                
common.enable_multi_thread                              :        true                
common.enable_pin_width_connection                      :        false               
common.enable_single_connection_for_var_width           :        true                
common.extra_nonpreferred_direction_wire_cost_multiplier_by_layer_name:                      
common.extra_preferred_direction_wire_cost_multiplier_by_layer_name:                         
common.extra_via_cost_multiplier_by_layer_name          :                            
common.extra_via_off_grid_cost_multiplier_by_layer_name :                            
common.filter_redundant_via_mapping                     :        true                
common.floorplan_aware_hier_va_gr                       :        true                
common.focus_scenario                                   :        none                
common.forbid_new_metal_by_layer_name                   :                            
common.forbid_odd_pitch_jog_by_layer_name               :                            
common.freeze_layer_by_layer_name                       :                            
common.freeze_via_to_frozen_layer_by_layer_name         :                            
common.global_max_layer_mode                            :        soft                
common.global_min_layer_mode                            :        soft                
common.high_resistance_flow                             :        true                
common.ignore_soft_drc_at_final_eco_stage               :        false               
common.ignore_var_spacing_to_blockage                   :        false               
common.ignore_var_spacing_to_pg                         :        false               
common.ignore_var_spacing_to_shield                     :        true                
common.mark_clock_nets_minor_change                     :        true                
common.min_edge_offset_for_macro_pin_connection_by_layer_name:                       
common.min_edge_offset_for_secondary_pg_pin_connection_by_layer_name:                        
common.min_edge_offset_for_top_level_pin_connection_by_layer_name:                           
common.min_max_layer_distance_threshold                 :        0                   
common.min_shield_length_by_layer_name                  :                            
common.ndr_by_delta_voltage                             :        false               
common.net_max_layer_mode                               :        hard                
common.net_max_layer_mode_soft_cost                     :        medium              
common.net_min_layer_mode                               :        soft                
common.net_min_layer_mode_soft_cost                     :        medium              
common.number_of_secondary_pg_pin_connections           :        0                   
common.number_of_vias_over_global_max_layer             :        1                   
common.number_of_vias_over_net_max_layer                :        1                   
common.number_of_vias_under_global_min_layer            :        1                   
common.number_of_vias_under_net_min_layer               :        1                   
common.optimize_for_pin_access                          :        false               
common.pg_shield_distance_threshold                     :        0                   
common.pin_spacing_control_mode                         :        true                
common.post_detail_route_fix_soft_violations            :        false               
common.post_detail_route_redundant_via_insertion        :        off                 
common.post_eco_route_fix_soft_violations               :        false               
common.post_group_route_fix_soft_violations             :        false               
common.post_incremental_detail_route_fix_soft_violations:        false               
common.process_pg_augmentation_shapes                   :        false               
common.rc_driven_setup_effort_level                     :        medium              
common.redundant_via_exclude_weight_group_by_layer_name :                            
common.redundant_via_include_weight_group_by_layer_name :                            
common.reroute_clock_shapes                             :        false               
common.reroute_user_shapes                              :        false               
common.reshield_modified_nets                           :        off                 
common.rotate_default_vias                              :        true                
common.route_soft_rule_effort_level                     :        medium              
common.route_top_boundary_mode                          :        stay_inside         
common.routing_rule_effort_level                        :                            
common.secondary_pg_pin_effort_level                    :        hard                
common.separate_tie_off_from_secondary_pg               :        false               
common.shield_tie_off_max_detail_route_iteration        :        3                   
common.shielding_nets                                   :                            
common.single_connection_to_pins                        :        off                 
common.skip_pg_augmentation_wires_and_vias              :        false               
common.skip_pnet_ignore_shapes                          :        false               
common.soft_rule_weight_to_effort_level_map             :        {low low} {medium medium} {high high}
common.threshold_noise_ratio                            :        0.35                
common.tie_off_mode                                     :        all                 
common.track_auto_fill                                  :        true                
common.track_use_area                                   :        false               
common.track_width_constraint_relaxed_mode              :        0                   
common.treat_all_cover_cells_as_lib_cells_for_routing   :        false               
common.treat_all_scan_nets_as_signal_nets_for_routing   :        false               
common.treat_via_array_as_big_via                       :        false               
common.use_min_shield_length_as_ndr_spacing_length_threshold:    false               
common.use_weighted_secondary_pg_pin_count              :        false               
common.verbose_level                                    :        1                   
common.via_array_mode                                   :        all                 
common.via_ladder_ndr_mode                              :        full                
common.via_ladder_top_layer_overrides_net_min_layer     :        false               
common.via_on_grid_by_layer_name                        :                            
common.virtual_flat                                     :        false               
common.voltage_area_aware                               :        relaxed             
common.weighted_number_of_secondary_pg_pin_connections  :        0                   
common.wide_macro_pin_as_fat_wire                       :        false               
common.wire_on_grid_by_layer_name                       :                            
common.write_instance_via_color                         :        false               

Printing options for 'route.global.*'
global.advance_node_timing_cost_enhancement             :        0                   
global.auto_gcell                                       :        true                
global.bail_out_for_high_congestion                     :        false               
global.cgr_runtime_improvement                          :        true                
global.clock_ndr_enhancement                            :        true                
global.coarse_grid_refinement                           :        true                
global.congestion_consistent_mode                       :        true                
global.connect_pins_outside_routing_corridor            :        true                
global.crosstalk_driven                                 :        false               
global.custom_track_modeling_enhancement                :        false               
global.deterministic                                    :        on                  
global.double_pattern_utilization_by_layer_name         :                            
global.effort_level                                     :        medium              
global.enable_clock_routing_wide_ndr_flow               :        false               
global.exclude_blocked_gcells_from_congestion_report    :        false               
global.export_soft_congestion_maps                      :        false               
global.extra_blocked_layer_utilization_reduction        :        0                   
global.force_full_effort                                :        false               
global.force_rerun_after_global_route_opt               :        false               
global.improve_pg_connection_at_partition_boundary      :        false               
global.insert_gr_via_ladders                            :        false               
global.interactive_mode_insert_gr_via_ladders           :        false               
global.interactive_multithread_mode                     :        true                
global.macro_boundary_track_utilization                 :        100                 
global.macro_boundary_width                             :        5                   
global.macro_corner_track_utilization                   :        100                 
global.ndr_dr_shape_as_blockage                         :        true                
global.pin_access_factor                                :        1                   
global.report_congestion_enable_cell_snapping           :        false               
global.report_congestion_ignore_buffers                 :        false               
global.river_routing_extra_effort                       :        false               
global.routing_corridor_fast_mode                       :        true                
global.stats_silent_mode                                :        true                
global.timing_driven                                    :        false               
global.timing_driven_effort_level                       :        high                
global.tuned_rvi_demand                                 :        true                
global.use_partially_blocked_track_on_zero_cap_gcell    :        false               
global.via_cut_modeling                                 :        false               
global.via_density                                      :        0                   
global.via_optimization                                 :        true                
global.voltage_area_corner_track_utilization            :        100                 
global.wire_hugging_bias_enhancement                    :        true                

Begin global routing.
Successfully added cut lay CO
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIARDL
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
track auto-fill added 2 tracks on M1
track auto-fill added 2 tracks on M2
track auto-fill added 2 tracks on M3
track auto-fill added 2 tracks on M4
track auto-fill added 2 tracks on M5
track auto-fill added 2 tracks on M6
track auto-fill added 2 tracks on M7
track auto-fill added 2 tracks on M8
track auto-fill added 2 tracks on M9
track auto-fill added 2 tracks on MRDL
Found 0 pin access route guide groups.
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
auto selected default vias for NDR rule clock_double_spacing layer VIA1:
  VIA12SQ_C
  VIA12SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA2:
  VIA23SQ_C-R
  VIA23SQ_C
auto selected default vias for NDR rule clock_double_spacing layer VIA3:
  VIA34SQ_C
  VIA34SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA4:
  VIA45SQ_C
  VIA45SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA5:
  VIA56SQ_C
  VIA56SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA6:
  VIA67SQ_C
  VIA67SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA7:
  VIA78SQ_C
  VIA78SQ_C-R
auto selected default vias for NDR rule clock_double_spacing layer VIA8:
  VIA89_C-R
  VIA89_C
  VIA89
  VIA89-R
auto selected default vias for NDR rule clock_double_spacing layer VIARDL:
  VIA9RDL
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Total number of nets = 663, of which 0 are not extracted
Total number of open nets = 572, of which 0 are frozen
[DBIn Done] Elapsed real time: 0:00:00 
[DBIn Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBIn Done] Stage (MB): Used   24  Alloctr   24  Proc   32 
[DBIn Done] Total (MB): Used   34  Alloctr   35  Proc 2923 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   27  Alloctr   27  Proc   32 
[End of Read DB] Total (MB): Used   34  Alloctr   35  Proc 2923 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    1 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   45  Proc 2925 
Net statistics:
Total number of nets     = 663
Number of nets to route  = 572
Number of single or zero port nets = 89
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    1 
[End of Build All Nets] Total (MB): Used   46  Alloctr   46  Proc 2926 
Average gCell capacity  7.91     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   47  Alloctr   49  Proc   62 
[End of Build Congestion map] Total (MB): Used   93  Alloctr   95  Proc 2989 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc   65 
[End of Build Data] Total (MB): Used   93  Alloctr   95  Proc 2989 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc  107 
[End of Blocked Pin Detection] Total (MB): Used  197  Alloctr  200  Proc 3096 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    2  Proc   13 
[End of Initial Routing] Total (MB): Used  200  Alloctr  202  Proc 3109 
Initial. Routing result:
Initial. Both Dirs: Overflow =   509 Max = 5 GRCs =  2825 (0.28%)
Initial. H routing: Overflow =   399 Max = 4 (GRCs =  3) GRCs =  2709 (0.53%)
Initial. V routing: Overflow =   110 Max = 5 (GRCs =  2) GRCs =   116 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    28 Max = 5 (GRCs =  1) GRCs =    32 (0.01%)
Initial. M3         Overflow =    55 Max = 4 (GRCs =  1) GRCs =    92 (0.02%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M6         Overflow =    76 Max = 5 (GRCs =  1) GRCs =    78 (0.02%)
Initial. M7         Overflow =   342 Max = 4 (GRCs =  2) GRCs =  2613 (0.51%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   416 Max =  5 GRCs =  2713 (5.25%)
Initial. H routing: Overflow =   345 Max =  4 (GRCs =  2) GRCs =  2639 (10.21%)
Initial. V routing: Overflow =    70 Max =  5 (GRCs =  1) GRCs =    74 (0.29%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     3 Max =  1 (GRCs = 23) GRCs =    23 (0.09%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M6         Overflow =    70 Max =  5 (GRCs =  1) GRCs =    73 (0.28%)
Initial. M7         Overflow =   342 Max =  4 (GRCs =  2) GRCs =  2613 (10.11%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 72551.86
Initial. Layer M1 wire length = 7.06
Initial. Layer M2 wire length = 14402.67
Initial. Layer M3 wire length = 20409.75
Initial. Layer M4 wire length = 10035.24
Initial. Layer M5 wire length = 8213.22
Initial. Layer M6 wire length = 14610.30
Initial. Layer M7 wire length = 4873.62
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4436
Initial. Via VIA12SQ_C count = 1565
Initial. Via VIA23SQ_C count = 1629
Initial. Via VIA34SQ_C count = 534
Initial. Via VIA45SQ_C count = 289
Initial. Via VIA56SQ_C count = 279
Initial. Via VIA67SQ_C count = 140
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  200  Alloctr  202  Proc 3109 
phase1. Routing result:
phase1. Both Dirs: Overflow =    38 Max = 4 GRCs =    28 (0.00%)
phase1. H routing: Overflow =    17 Max = 3 (GRCs =  2) GRCs =    10 (0.00%)
phase1. V routing: Overflow =    21 Max = 4 (GRCs =  1) GRCs =    18 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    11 Max = 4 (GRCs =  1) GRCs =     9 (0.00%)
phase1. M3         Overflow =    15 Max = 3 (GRCs =  2) GRCs =     8 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =    10 Max = 2 (GRCs =  1) GRCs =     9 (0.00%)
phase1. M7         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    11 Max =  2 GRCs =    10 (0.02%)
phase1. H routing: Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. V routing: Overflow =     9 Max =  2 (GRCs =  1) GRCs =     8 (0.03%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     9 Max =  2 (GRCs =  1) GRCs =     8 (0.03%)
phase1. M7         Overflow =     2 Max =  1 (GRCs =  2) GRCs =     2 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 72997.63
phase1. Layer M1 wire length = 7.06
phase1. Layer M2 wire length = 15460.79
phase1. Layer M3 wire length = 21360.97
phase1. Layer M4 wire length = 10904.34
phase1. Layer M5 wire length = 8699.64
phase1. Layer M6 wire length = 13364.79
phase1. Layer M7 wire length = 3200.05
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4657
phase1. Via VIA12SQ_C count = 1561
phase1. Via VIA23SQ_C count = 1699
phase1. Via VIA34SQ_C count = 639
phase1. Via VIA45SQ_C count = 360
phase1. Via VIA56SQ_C count = 275
phase1. Via VIA67SQ_C count = 123
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
Number of multi gcell level routed nets = 26
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  166  Alloctr  167  Proc  185 
[End of Whole Chip Routing] Total (MB): Used  200  Alloctr  202  Proc 3109 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  0.26 %
Peak    horizontal track utilization = 400.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -43  Alloctr  -44  Proc    0 
[GR: Done] Total (MB): Used  169  Alloctr  171  Proc 3109 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[GR: Done] Stage (MB): Used  162  Alloctr  163  Proc  217 
[GR: Done] Total (MB): Used  169  Alloctr  171  Proc 3109 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc  217 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3109 
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 14 Iter  1        27.76        2.42      0.00        49       0.372  1353174272.00         513            0.05      1295
Place-opt optimization Phase 14 Iter  2        27.76        2.42      0.00        49       0.372  1367435520.00         513            0.05      1295
Place-opt optimization Phase 14 Iter  3        27.76        2.42      0.00        49       0.372  1368379264.00         513            0.05      1295
Place-opt optimization Phase 14 Iter  4        27.76        2.42      0.00        49       0.372  1367945088.00         513            0.05      1295
Place-opt optimization Phase 14 Iter  5        27.76        2.42      0.00        49       0.372  1385658496.00         513            0.06      1295

Place-opt optimization Phase 15 Iter  1        25.73        0.58      0.00        38       0.372  1388531968.00         555            0.06      1295

Place-opt optimization Phase 16 Iter  1        25.73        0.58      0.00        39       0.372  1388531968.00         555            0.06      1295

Information: Ending place_opt / initial_opto / Optimization (FLW-8001)
Information: Time: 2023-04-11 00:35:36 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1295 MB (FLW-8100)

Information: Ending place_opt / initial_opto (FLW-8001)
Information: Time: 2023-04-11 00:35:36 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1295 MB (FLW-8100)

Information: Starting place_opt / final_place (FLW-8000)
Information: Time: 2023-04-11 00:35:36 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1295 MB (FLW-8100)

Information: Starting place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-04-11 00:35:36 / Session: 0.06 hr / Command: 0.01 hr / Memory: 1295 MB (FLW-8100)
Place-opt optimization Phase 20 Iter  1        25.73        0.58      0.00        38       0.372  1388531968.00         555            0.06      1295
Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.00870', effective utilization is '0.01519'. (OPT-055)
chip utilization before DTDP: 0.02

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Start transferring placement data.
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Snapped 522 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3109 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   27  Alloctr   27  Proc    0 
[End of Read DB] Total (MB): Used   34  Alloctr   35  Proc 3109 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   46  Proc 3109 
Net statistics:
Total number of nets     = 705
Number of nets to route  = 612
Number of single or zero port nets = 89
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   47  Proc 3109 
Average gCell capacity  7.92     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   47  Alloctr   49  Proc    0 
[End of Build Congestion map] Total (MB): Used   94  Alloctr   96  Proc 3109 
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used   94  Alloctr   96  Proc 3109 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  198  Alloctr  200  Proc 3125 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    3  Alloctr    2  Proc    4 
[End of Initial Routing] Total (MB): Used  201  Alloctr  203  Proc 3129 
Initial. Routing result:
Initial. Both Dirs: Overflow =   472 Max = 4 GRCs =  2712 (0.26%)
Initial. H routing: Overflow =   380 Max = 3 (GRCs =  3) GRCs =  2602 (0.51%)
Initial. V routing: Overflow =    91 Max = 4 (GRCs =  4) GRCs =   110 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    19 Max = 4 (GRCs =  1) GRCs =    21 (0.00%)
Initial. M3         Overflow =    49 Max = 3 (GRCs =  1) GRCs =    63 (0.01%)
Initial. M4         Overflow =     6 Max = 1 (GRCs = 11) GRCs =    11 (0.00%)
Initial. M5         Overflow =     4 Max = 1 (GRCs =  8) GRCs =     8 (0.00%)
Initial. M6         Overflow =    64 Max = 4 (GRCs =  3) GRCs =    78 (0.02%)
Initial. M7         Overflow =   327 Max = 3 (GRCs =  2) GRCs =  2531 (0.49%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   395 Max =  4 GRCs =  2636 (5.10%)
Initial. H routing: Overflow =   329 Max =  3 (GRCs =  2) GRCs =  2554 (9.88%)
Initial. V routing: Overflow =    65 Max =  4 (GRCs =  3) GRCs =    82 (0.32%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     2 Max =  1 (GRCs = 19) GRCs =    19 (0.07%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  4) GRCs =     4 (0.02%)
Initial. M6         Overflow =    64 Max =  4 (GRCs =  3) GRCs =    78 (0.30%)
Initial. M7         Overflow =   327 Max =  3 (GRCs =  2) GRCs =  2531 (9.79%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 73039.44
Initial. Layer M1 wire length = 2.71
Initial. Layer M2 wire length = 16487.88
Initial. Layer M3 wire length = 21101.07
Initial. Layer M4 wire length = 9765.74
Initial. Layer M5 wire length = 7961.90
Initial. Layer M6 wire length = 13166.42
Initial. Layer M7 wire length = 4553.72
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4474
Initial. Via VIA12SQ_C count = 1598
Initial. Via VIA23SQ_C count = 1657
Initial. Via VIA34SQ_C count = 544
Initial. Via VIA45SQ_C count = 272
Initial. Via VIA56SQ_C count = 261
Initial. Via VIA67SQ_C count = 142
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  200  Alloctr  203  Proc 3129 
phase1. Routing result:
phase1. Both Dirs: Overflow =    50 Max = 4 GRCs =    41 (0.00%)
phase1. H routing: Overflow =    24 Max = 3 (GRCs =  1) GRCs =    20 (0.00%)
phase1. V routing: Overflow =    26 Max = 4 (GRCs =  1) GRCs =    21 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    10 Max = 4 (GRCs =  1) GRCs =     6 (0.00%)
phase1. M3         Overflow =    12 Max = 3 (GRCs =  1) GRCs =     8 (0.00%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M6         Overflow =    15 Max = 2 (GRCs =  1) GRCs =    14 (0.00%)
phase1. M7         Overflow =     9 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    24 Max =  2 GRCs =    23 (0.04%)
phase1. H routing: Overflow =     9 Max =  1 (GRCs =  9) GRCs =     9 (0.03%)
phase1. V routing: Overflow =    15 Max =  2 (GRCs =  1) GRCs =    14 (0.05%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =    15 Max =  2 (GRCs =  1) GRCs =    14 (0.05%)
phase1. M7         Overflow =     9 Max =  1 (GRCs =  9) GRCs =     9 (0.03%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 73264.46
phase1. Layer M1 wire length = 4.68
phase1. Layer M2 wire length = 16731.77
phase1. Layer M3 wire length = 22777.83
phase1. Layer M4 wire length = 10864.39
phase1. Layer M5 wire length = 8544.97
phase1. Layer M6 wire length = 11993.78
phase1. Layer M7 wire length = 2347.04
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4693
phase1. Via VIA12SQ_C count = 1597
phase1. Via VIA23SQ_C count = 1703
phase1. Via VIA34SQ_C count = 675
phase1. Via VIA45SQ_C count = 336
phase1. Via VIA56SQ_C count = 265
phase1. Via VIA67SQ_C count = 117
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  166  Alloctr  167  Proc   20 
[End of Whole Chip Routing] Total (MB): Used  200  Alloctr  203  Proc 3129 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 200.00 %
Average horizontal track utilization =  0.27 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -43  Alloctr  -44  Proc    0 
[GR: Done] Total (MB): Used  170  Alloctr  171  Proc 3129 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[GR: Done] Stage (MB): Used  162  Alloctr  163  Proc   20 
[GR: Done] Total (MB): Used  170  Alloctr  171  Proc 3129 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   20 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3129 
Using per-layer congestion maps for congestion reduction.
Information: 17.90% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.55% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 68.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.01 to 0.01. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 7.2606e+08
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 639, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 639, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 161. (TIM-112)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
Scenario func_slow, iteration 7: expecting at least 7
****** eLpp weights ******
Number of nets: 639, of which 633 non-clock nets
Number of nets with 0 toggle rate: 137
Max toggle rate = 3.38983, average toggle rate = 0.0659112
Max non-clock toggle rate = 0.323117
Weight range = (0, 19.721)
*** 66 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  
Number of nets: 639
Amt power = 0.1
Weight range: (0.9, 2.8721)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.57139e+08
Information: Estimating clock gate latencies for scenario 'func_slow'. (OPT-909)
----------------------------------------------------------------
Fixing logic constant
Completed Timing-driven placement, Elapsed time =   0: 0: 8 
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0100 seconds to load 1860 cell instances into cellmap, 522 cells are off site row
Moveable cells: 522; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.6475, cell height 1.6720, cell area 4.4266 for total 522 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 96 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1860        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (15 sec)
Legalization complete (36 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1860
number of references:                96
number of site rows:                346
number of locations attempted:    15227
number of locations failed:        4974  (32.7%)

Legality of references at locations:
61 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    25        672       261 ( 38.8%)        440       254 ( 57.7%)  MUX21X2_LVT
    33        546       265 ( 48.5%)        426       207 ( 48.6%)  SDFFARX1_LVT
    30        626       174 ( 27.8%)        474       165 ( 34.8%)  AND2X1_LVT
    15        282       149 ( 52.8%)        224       126 ( 56.2%)  SDFFARX2_LVT
     8        250       126 ( 50.4%)        202       125 ( 61.9%)  AND2X4_LVT
    29        542       116 ( 21.4%)        314       111 ( 35.4%)  NBUFFX2_LVT
    17        210       104 ( 49.5%)        164       114 ( 69.5%)  SDFFARX1_HVT
    20        386       103 ( 26.7%)        232        97 ( 41.8%)  INVX4_LVT
    19        318        91 ( 28.6%)        190        66 ( 34.7%)  XNOR2X2_LVT
    15        224        97 ( 43.3%)        146        57 ( 39.0%)  DFFARX1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         40        25 ( 62.5%)         32        27 ( 84.4%)  NBUFFX2_HVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  INVX16_HVT
     3         34        16 ( 47.1%)         34        24 ( 70.6%)  SDFFARX2_HVT
    17        210       104 ( 49.5%)        164       114 ( 69.5%)  SDFFARX1_HVT
     8        250       126 ( 50.4%)        202       125 ( 61.9%)  AND2X4_LVT
    15        282       149 ( 52.8%)        224       126 ( 56.2%)  SDFFARX2_LVT
     1         32        15 ( 46.9%)         24        15 ( 62.5%)  NOR3X2_LVT
     3         64        34 ( 53.1%)         64        34 ( 53.1%)  NAND3X2_LVT
     2         88        41 ( 46.6%)         64        39 ( 60.9%)  OA21X2_RVT
     4         66        26 ( 39.4%)         34        26 ( 76.5%)  SDFFASX2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         522 (9092 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.533 um ( 0.32 row height)
rms weighted cell displacement:   0.533 um ( 0.32 row height)
max cell displacement:            2.087 um ( 1.25 row height)
avg cell displacement:            0.473 um ( 0.28 row height)
avg weighted cell displacement:   0.473 um ( 0.28 row height)
number of cells moved:              522
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/U68 (AND4X1_LVT)
  Input location: (732.155,456.94)
  Legal location: (734.232,457.136)
  Displacement:   2.087 um ( 1.25 row height)
Cell: wptr_full/U29 (NBUFFX2_LVT)
  Input location: (707.776,466.104)
  Legal location: (705.808,465.496)
  Displacement:   2.059 um ( 1.23 row height)
Cell: rptr_empty/U127 (INVX4_LVT)
  Input location: (750.616,408.144)
  Legal location: (752.016,408.648)
  Displacement:   1.488 um ( 0.89 row height)
Cell: wptr_full/U159 (AND2X4_LVT)
  Input location: (709.563,465.376)
  Legal location: (708.088,465.496)
  Displacement:   1.480 um ( 0.89 row height)
Cell: rptr_empty/U90 (MUX21X2_LVT)
  Input location: (740.985,381.896)
  Legal location: (739.704,381.896)
  Displacement:   1.281 um ( 0.77 row height)
Cell: wptr_full/U108 (NAND4X0_LVT)
  Input location: (700.297,474.754)
  Legal location: (699.424,475.528)
  Displacement:   1.167 um ( 0.70 row height)
Cell: rptr_empty/U102 (OA21X2_RVT)
  Input location: (749.037,401.902)
  Legal location: (750.192,401.96)
  Displacement:   1.156 um ( 0.69 row height)
Cell: wptr_full/U65 (NAND3X0_LVT)
  Input location: (707.962,466.108)
  Legal location: (707.024,465.496)
  Displacement:   1.120 um ( 0.67 row height)
Cell: wptr_full/U105 (NAND2X0_LVT)
  Input location: (706.012,465.462)
  Legal location: (704.896,465.496)
  Displacement:   1.117 um ( 0.67 row height)
Cell: rptr_empty/U30 (AO22X2_LVT)
  Input location: (741.213,410.069)
  Legal location: (740.16,410.32)
  Displacement:   1.083 um ( 0.65 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 7918
NPLDRC Place Cache: hit rate  38.5%  (7918 / 12869)
NPLDRC Access Cache: unique cache elements 10899
NPLDRC Access Cache: hit rate  16.2%  (10899 / 13002)
Completed Legalization, Elapsed time =   0: 0:36 
Moved 522 out of 1893 cells, ratio = 0.275753
Total displacement = 285.174591(um)
Max displacement = 2.575500(um), wptr_full/U29 (707.775696, 466.103790, 0) => (705.807983, 465.496002, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.16(um)
  0 ~  20% cells displacement <=      0.26(um)
  0 ~  30% cells displacement <=      0.35(um)
  0 ~  40% cells displacement <=      0.44(um)
  0 ~  50% cells displacement <=      0.52(um)
  0 ~  60% cells displacement <=      0.60(um)
  0 ~  70% cells displacement <=      0.69(um)
  0 ~  80% cells displacement <=      0.77(um)
  0 ~  90% cells displacement <=      0.89(um)
  0 ~ 100% cells displacement <=      2.58(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 639, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 639, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 161. (TIM-112)
Information: Ending place_opt / final_place / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-04-11 00:36:22 / Session: 0.07 hr / Command: 0.02 hr / Memory: 1315 MB (FLW-8100)

Information: Ending place_opt / final_place (FLW-8001)
Information: Time: 2023-04-11 00:36:22 / Session: 0.07 hr / Command: 0.02 hr / Memory: 1315 MB (FLW-8100)

Information: Starting place_opt / final_opto (FLW-8000)
Information: Time: 2023-04-11 00:36:22 / Session: 0.07 hr / Command: 0.02 hr / Memory: 1315 MB (FLW-8100)

Place-opt optimization Phase 23 Iter  1        23.34        0.58      0.00        38       0.372  1387375360.00         555            0.07      1315
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 639, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 639, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 161. (TIM-112)
Running final optimization step.

Information: Starting place_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-04-11 00:36:22 / Session: 0.07 hr / Command: 0.02 hr / Memory: 1315 MB (FLW-8100)

Place-opt optimization Phase 25 Iter  1        23.34        0.68      0.00        39       0.372  1387375360.00         555            0.07      1315
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0200 seconds to load 1860 cell instances into cellmap
Moveable cells: 522; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.6475, cell height 1.6720, cell area 4.4266 for total 522 placed and application fixed cells

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0300 seconds to load 1860 cell instances into cellmap
Moveable cells: 522; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.6475, cell height 1.6720, cell area 4.4266 for total 522 placed and application fixed cells
Place-opt optimization Phase 27 Iter  1        23.34        0.68      0.00        39       0.372  1387375360.00         555            0.07      1315
Place-opt optimization Phase 27 Iter  2        23.34        0.68      0.00        39       0.372  1387375360.00         555            0.07      1315
Place-opt optimization Phase 27 Iter  3        23.34        0.68      0.00        13       0.372  1398928768.00         555            0.07      1315

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 28 Iter  1        23.34        0.68      0.00        12       0.372  1398928768.00         567            0.07      1315
Place-opt optimization Phase 28 Iter  2        23.34        0.68      0.00        12       0.372  1399589120.00         567            0.07      1315
Place-opt optimization Phase 28 Iter  3        23.34        0.68      0.00        12       0.372  1399589120.00         567            0.07      1315
Place-opt optimization Phase 28 Iter  4        23.34        0.68      0.00        12       0.372  1399589120.00         567            0.07      1315
Place-opt optimization Phase 28 Iter  5        23.34        0.68      0.00        12       0.372  1402967808.00         567            0.07      1315
Place-opt optimization Phase 28 Iter  6        23.34        0.68      0.00        12       0.372  1412411008.00         567            0.07      1315
Place-opt optimization Phase 28 Iter  7        23.34        0.68      0.00        12       0.372  1416531456.00         567            0.07      1315

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Place-opt optimization Phase 29 Iter  1        23.34        0.68      0.00        12       0.372  1416531456.00         648            0.07      1315
Place-opt optimization Phase 29 Iter  2        23.34        0.68      0.00        12       0.372  1416236032.00         648            0.07      1315

INFO: Enable clock_slack updates.
Place-opt optimization Phase 30 Iter  1        23.15        0.00      0.00        12       0.372  1415378304.00         648            0.07      1315
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 31 Iter  1        21.28        0.00      0.00        12       0.372  1399934592.00         648            0.07      1315

Place-opt optimization Phase 32 Iter  1        21.28        0.00      0.00        12       0.372  1399934592.00         648            0.07      1315

Place-opt optimization Phase 33 Iter  1        18.92        0.00      0.00        12       0.372  1383178880.00         623            0.07      1315
Place-opt optimization Phase 33 Iter  2        18.92        0.00      0.00        12       0.372  1379903360.00         623            0.07      1315

INFO: Enable clock_slack updates.
Place-opt optimization Phase 34 Iter  1        18.92        0.00      0.00        12       0.372  1376872704.00         623            0.07      1315
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 35 Iter  1        18.92        0.00      0.00        12       0.372  1375529088.00         623            0.07      1315
Place-opt optimization Phase 35 Iter  2        18.92        0.00      0.00        12       0.372  1375529088.00         623            0.07      1315

Place-opt optimization Phase 36 Iter  1        18.92        0.00      0.00        12       0.372  1375529088.00         623            0.07      1315

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0300 seconds to load 1928 cell instances into cellmap
Moveable cells: 590; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.4374, cell height 1.6720, cell area 4.0753 for total 590 placed and application fixed cells
Place-opt optimization Phase 37 Iter  1        18.91        0.00      0.00        12       0.372  1375226496.00         623            0.07      1315

Place-opt optimization Phase 38 Iter  1        18.42        0.00      0.00        12       0.372  1373039744.00         620            0.07      1315

Place-opt optimization Phase 39 Iter  1        18.42        0.00      0.00        12       0.372  1372982016.00         620            0.07      1315
Place-opt optimization Phase 39 Iter  2        18.42        0.00      0.00        12       0.372  1372982016.00         620            0.07      1315

INFO: Enable clock_slack updates.
Place-opt optimization Phase 40 Iter  1        18.42        0.00      0.00        12       0.372  1372982016.00         620            0.07      1315
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Place-opt optimization Phase 41 Iter  1        18.42        0.00      0.00        12       0.372  1372982016.00         620            0.07      1315

Place-opt optimization Phase 42 Iter  1        18.42        0.00      0.00        12       0.372  1373024896.00         620            0.07      1315
Warning: No tie cell is available for constant fixing. (OPT-200)

Place-opt optimization Phase 43 Iter  1        18.42        0.00      0.00        12       0.372  1373024896.00         620            0.07      1315

Information: Ending place_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-04-11 00:36:39 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1315 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (1) (FLW-8000)
Information: Time: 2023-04-11 00:36:39 / Session: 0.07 hr / Command: 0.03 hr / Memory: 1315 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    185 s ( 0.05 hr) ELAPSE :    263 s ( 0.07 hr) MEM-PEAK :  1315 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    185 s ( 0.05 hr) ELAPSE :    263 s ( 0.07 hr) MEM-PEAK :  1315 Mb
Place-opt optimization Phase 46 Iter  1        18.42        0.00      0.00        12       0.372  1373024896.00         620            0.07      1315
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 114 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1925        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (23 sec)
Legalization complete (39 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1925
number of references:               114
number of site rows:                346
number of locations attempted:    21967
number of locations failed:        6526  (29.7%)

Legality of references at locations:
77 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    49       1346       268 ( 19.9%)        604       238 ( 39.4%)  AND2X1_LVT
    30        626       287 ( 45.8%)        448       213 ( 47.5%)  SDFFARX1_LVT
    37        841       199 ( 23.7%)        330       169 ( 51.2%)  NBUFFX2_LVT
    19        890       140 ( 15.7%)        260       132 ( 50.8%)  NAND2X0_LVT
    16        594       141 ( 23.7%)        210       127 ( 60.5%)  INVX4_LVT
     7        692       123 ( 17.8%)        232       115 ( 49.6%)  INVX0_RVT
    10        272       127 ( 46.7%)        192       104 ( 54.2%)  SDFFARX2_LVT
    18        456       121 ( 26.5%)        224       104 ( 46.4%)  XNOR2X2_LVT
    24        661       100 ( 15.1%)        276        92 ( 33.3%)  NAND4X0_LVT
     4        308        93 ( 30.2%)        136        86 ( 63.2%)  OR2X1_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         64        40 ( 62.5%)         56        42 ( 75.0%)  OAI22X1_LVT
     1         48        32 ( 66.7%)         48        32 ( 66.7%)  OAI22X2_LVT
     1         24        12 ( 50.0%)         16        13 ( 81.2%)  MUX21X1_RVT
     5         74        35 ( 47.3%)         64        43 ( 67.2%)  SDFFARX1_RVT
     1         80        36 ( 45.0%)         48        36 ( 75.0%)  AO21X2_LVT
     5        122        59 ( 48.4%)         80        47 ( 58.8%)  NOR2X2_LVT
    21        182        92 ( 50.5%)         88        48 ( 54.5%)  SDFFARX1_HVT
     2        104        49 ( 47.1%)         88        49 ( 55.7%)  OR2X2_LVT
     1          6         3 ( 50.0%)          6         3 ( 50.0%)  DELLN2X2_LVT
     2         26        14 ( 53.8%)         16         7 ( 43.8%)  NBUFFX2_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         587 (9418 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.586 um ( 0.35 row height)
rms weighted cell displacement:   0.586 um ( 0.35 row height)
max cell displacement:            3.875 um ( 2.32 row height)
avg cell displacement:            0.239 um ( 0.14 row height)
avg weighted cell displacement:   0.239 um ( 0.14 row height)
number of cells moved:              236
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/ctmTdsLR_7_192 (INVX0_RVT)
  Input location: (741.528,465.496)
  Legal location: (738.032,467.168)
  Displacement:   3.875 um ( 2.32 row height)
Cell: wptr_full/ctmTdsLR_6_191 (INVX0_LVT)
  Input location: (741.528,465.496)
  Legal location: (738.336,463.824)
  Displacement:   3.603 um ( 2.16 row height)
Cell: wptr_full/ctmTdsLR_11_196 (INVX0_RVT)
  Input location: (741.528,465.496)
  Legal location: (738.792,467.168)
  Displacement:   3.206 um ( 1.92 row height)
Cell: wptr_full/ctmTdsLR_9_194 (AND2X1_LVT)
  Input location: (741.376,465.496)
  Legal location: (739.096,463.824)
  Displacement:   2.827 um ( 1.69 row height)
Cell: wptr_full/ctmTdsLR_7_285 (OR3X1_LVT)
  Input location: (729.824,462.152)
  Legal location: (732.104,463.824)
  Displacement:   2.827 um ( 1.69 row height)
Cell: wptr_full/ctmTdsLR_4_282 (INVX4_LVT)
  Input location: (729.216,462.152)
  Legal location: (726.936,463.824)
  Displacement:   2.827 um ( 1.69 row height)
Cell: wptr_full/ctmTdsLR_5_190 (NAND3X0_LVT)
  Input location: (741.528,465.496)
  Legal location: (739.552,467.168)
  Displacement:   2.588 um ( 1.55 row height)
Cell: wptr_full/ctmTdsLR_5_283 (OR2X1_LVT)
  Input location: (728.912,462.152)
  Legal location: (726.48,462.152)
  Displacement:   2.432 um ( 1.45 row height)
Cell: wptr_full/ctmTdsLR_12_290 (INVX0_RVT)
  Input location: (729.824,462.152)
  Legal location: (728.152,463.824)
  Displacement:   2.365 um ( 1.41 row height)
Cell: wptr_full/ctmTdsLR_1_366 (NAND4X0_LVT)
  Input location: (747,463.824)
  Legal location: (748.368,462.152)
  Displacement:   2.160 um ( 1.29 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 9489
NPLDRC Place Cache: hit rate  46.4%  (9489 / 17719)
NPLDRC Access Cache: unique cache elements 13354
NPLDRC Access Cache: hit rate  25.0%  (13354 / 17806)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 704, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 161. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (1) (FLW-8001)
Information: Time: 2023-04-11 00:37:19 / Session: 0.08 hr / Command: 0.04 hr / Memory: 1315 MB (FLW-8100)

Information: Starting place_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-04-11 00:37:19 / Session: 0.08 hr / Command: 0.04 hr / Memory: 1315 MB (FLW-8100)

Place-opt optimization Phase 49 Iter  1        18.51        0.00      0.00        16       0.372  1373024896.00         620            0.08      1315

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0300 seconds to load 1925 cell instances into cellmap
Moveable cells: 587; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.4387, cell height 1.6720, cell area 4.0776 for total 587 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0100 seconds to load 1925 cell instances into cellmap
Moveable cells: 587; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.4387, cell height 1.6720, cell area 4.0776 for total 587 placed and application fixed cells
Place-opt optimization Phase 50 Iter  1        18.51        0.00      0.00        15       0.372  1373024896.00         620            0.08      1315
Place-opt optimization Phase 50 Iter  2        18.51        0.00      0.00        15       0.372  1373116288.00         620            0.08      1315
Place-opt optimization Phase 50 Iter  3        18.51        0.00      0.00        15       0.372  1373116288.00         620            0.08      1315
Place-opt optimization Phase 50 Iter  4        18.51        0.00      0.00        15       0.372  1373116288.00         620            0.08      1315
Place-opt optimization Phase 50 Iter  5        18.51        0.00      0.00        15       0.372  1376792576.00         620            0.09      1315

Place-opt optimization Phase 51 Iter  1        18.51        0.00      0.00        15       0.372  1377914368.00         624            0.09      1315
Place-opt optimization Phase 51 Iter  2        18.51        0.00      0.00        15       0.372  1377914368.00         624            0.09      1315

Place-opt optimization Phase 52 Iter  1        18.51        0.00      0.00        15       0.372  1377914368.00         624            0.09      1315
Place-opt optimization Phase 52 Iter  2        18.51        0.00      0.00        15       0.372  1377914368.00         624            0.09      1315
Place-opt optimization Phase 52 Iter  3        18.51        0.00      0.00        13       0.372  1382871552.00         624            0.09      1315

Information: Ending place_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-04-11 00:37:25 / Session: 0.09 hr / Command: 0.04 hr / Memory: 1315 MB (FLW-8100)

Information: Starting place_opt / final_opto / Legalization (2) (FLW-8000)
Information: Time: 2023-04-11 00:37:25 / Session: 0.09 hr / Command: 0.04 hr / Memory: 1315 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    231 s ( 0.06 hr) ELAPSE :    309 s ( 0.09 hr) MEM-PEAK :  1315 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    231 s ( 0.06 hr) ELAPSE :    309 s ( 0.09 hr) MEM-PEAK :  1315 Mb
Place-opt optimization Phase 55 Iter  1        18.46        0.00      0.00        12       0.372  1382871552.00         627            0.09      1315
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 116 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1932        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (5 sec)
Legalization complete (20 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1932
number of references:               116
number of site rows:                346
number of locations attempted:     9293
number of locations failed:        2165  (23.3%)

Legality of references at locations:
72 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    30        312       125 ( 40.1%)        184        72 ( 39.1%)  SDFFARX1_LVT
    50        571        99 ( 17.3%)        258        72 ( 27.9%)  AND2X1_LVT
    40        535        89 ( 16.6%)        144        58 ( 40.3%)  NBUFFX2_LVT
    21        156        85 ( 54.5%)         80        40 ( 50.0%)  SDFFARX1_HVT
    19        256        71 ( 27.7%)         96        49 ( 51.0%)  MUX21X2_LVT
    21        278        60 ( 21.6%)        122        42 ( 34.4%)  NBUFFX8_LVT
     5        112        53 ( 47.3%)         64        42 ( 65.6%)  NOR2X2_LVT
    10         96        62 ( 64.6%)         72        26 ( 36.1%)  SDFFARX2_LVT
    14        168        48 ( 28.6%)        104        29 ( 27.9%)  AND3X1_LVT
    18        164        45 ( 27.4%)         84        23 ( 27.4%)  XNOR2X2_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  AO21X2_LVT
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  NBUFFX32_RVT
     1         24        12 ( 50.0%)         16        13 ( 81.2%)  MUX21X1_RVT
     1         16        10 ( 62.5%)         16         9 ( 56.2%)  OAI21X2_LVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  NBUFFX4_HVT
     5        112        53 ( 47.3%)         64        42 ( 65.6%)  NOR2X2_LVT
     5         48        28 ( 58.3%)         32        15 ( 46.9%)  SDFFARX1_RVT
    21        156        85 ( 54.5%)         80        40 ( 50.0%)  SDFFARX1_HVT
    10         96        62 ( 64.6%)         72        26 ( 36.1%)  SDFFARX2_LVT
     1          6         3 ( 50.0%)          6         3 ( 50.0%)  DELLN2X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         594 (9556 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.230 um ( 0.14 row height)
rms weighted cell displacement:   0.230 um ( 0.14 row height)
max cell displacement:            1.837 um ( 1.10 row height)
avg cell displacement:            0.043 um ( 0.03 row height)
avg weighted cell displacement:   0.043 um ( 0.03 row height)
number of cells moved:               38
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: fifomem/ZBUF_9_inst_432 (NBUFFX2_LVT)
  Input location: (682.856,467.168)
  Legal location: (682.096,468.84)
  Displacement:   1.837 um ( 1.10 row height)
Cell: wptr_full/U56 (INVX2_LVT)
  Input location: (694.712,465.496)
  Legal location: (692.888,465.496)
  Displacement:   1.824 um ( 1.09 row height)
Cell: fifomem/ctmTdsLR_1_351 (NOR2X2_LVT)
  Input location: (459.72,465.496)
  Legal location: (460.176,463.824)
  Displacement:   1.733 um ( 1.04 row height)
Cell: fifomem/ctmTdsLR_1_344 (OR2X4_LVT)
  Input location: (458.808,462.152)
  Legal location: (458.504,463.824)
  Displacement:   1.699 um ( 1.02 row height)
Cell: fifomem/U24 (INVX2_LVT)
  Input location: (446.344,432.056)
  Legal location: (446.344,433.728)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ZBUF_376_inst_456 (NBUFFX8_LVT)
  Input location: (752.016,390.256)
  Legal location: (752.016,391.928)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/U27 (NOR2X2_LVT)
  Input location: (452.12,363.504)
  Legal location: (452.12,365.176)
  Displacement:   1.672 um ( 1.00 row height)
Cell: wptr_full/ZINV_4_inst_429 (INVX4_LVT)
  Input location: (734.232,458.808)
  Legal location: (732.56,458.808)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/U8 (NAND4X0_LVT)
  Input location: (447.56,432.056)
  Legal location: (447.56,433.728)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/ctmTdsLR_1_350 (AND2X1_LVT)
  Input location: (444.52,432.056)
  Legal location: (444.52,433.728)
  Displacement:   1.672 um ( 1.00 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 4946
NPLDRC Place Cache: hit rate  32.7%  (4946 / 7354)
NPLDRC Access Cache: unique cache elements 6412
NPLDRC Access Cache: hit rate  13.8%  (6412 / 7441)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 711, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 711, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 161. (TIM-112)

Information: Ending place_opt / final_opto / Legalization (2) (FLW-8001)
Information: Time: 2023-04-11 00:37:47 / Session: 0.09 hr / Command: 0.04 hr / Memory: 1315 MB (FLW-8100)

Place-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Place-opt optimization Phase 57 Iter  1        18.48        0.00      0.00        13       0.372  1382871552.00         627            0.09      1315

Place-opt optimization Phase 58 Iter  1        18.48        0.00      0.00        13       0.372  1382871552.00         627            0.09      1315

Information: Ending place_opt / final_opto (FLW-8001)
Information: Time: 2023-04-11 00:37:47 / Session: 0.09 hr / Command: 0.04 hr / Memory: 1315 MB (FLW-8100)
Enable dominated scenarios

Place-opt optimization complete                18.48        0.00      0.00        12       0.372  1382871552.00         627            0.09      1315
Co-efficient Ratio Summary:
4.193421692984  6.578030848233  2.479639429637  7.744186640401  0.485050000353  3.179565833784  5.567214754587  2.894455687461  6.565921209353  9.017930205874  447.942567293398  6.370025688285  7.812343408527  4.420847012383  1.811567790796
9.922502695153  6.462397771916  8.237022364053  8.718401061931  4.242940666909  6.875278996466  1.318072329441  4.657870622478  7.635891803711  9.113513069609  764.826997142700  1.411503516965  4.500691403750  2.060544597663  4.588429296212
2.011679594588  6.784731342365  2.430567312862  3.879770600032  8.450958970596  1.115123714701  2.873968927205  1.355122998278  3.513982673673  7.251902673334  563.983721786760  9.768797410404  4.385311966981  9.999774659148  7.347084063210
6.393266754736  8.063328658634  4.288630329240  5.817927423007  2.343539122627  0.037326705045  0.494780240392  8.173632913985  2.544054402511  0.066113827471  985.440022907466  5.333421941803  0.882025268572  5.367850491334  1.826351390279
2.637726085065  5.283408904660  3.867463043215  5.291990874740  2.249505136567  9.662150275706  1.856261198134  4.610362114723  1.210715808243  6.577677560418  356.386901762469  7.599197758537  1.193972460867  3.380658888682  3.459479558902
4.093368467427  9.944899683121  0.206860197462  4.522008104051  6.919095345907  6.892197041709  5.120915900067  4.435466892308  4.268142648159  8.834600293265  352.677532179456  7.387551654810  1.168226101288  8.717354071851  0.993954270837
3.361785250391  3.894679735347  2.116996901498  7.452992665626  2.309097940979  5.558072613699  3.113139776351  0.072170762525  4.751594799863  0.064935320937  248.923406235135  8.142260246960  8.267353333424  3.493843624350  2.162167183179
6.121424208300  3.111569393622  8.235191464408  3.561610866938  0.220195692842  6.031325858445  0.248025513631  3.593595013535  4.075634560116  8.041237875181  393.153148000041  7.797487117458  3.872410581644  8.557748888484  8.373110548293
6.801055016990  1.494126797003  2.305316668128  7.627278112330  8.107178452560  7.471109985851  4.743640423276  4.676979234932  4.216938728259  1.199982097230  188.673358307546  8.530181593989  2.141114127813  0.334152533553  7.515563094379
0.989360274490  0.264256062884  0.920846447902  7.149519774674  5.773404731712  7.472142198159  2.074004443314  1.463713604135  2.498436181193  1.019864074527  010.814127702827  9.272369207772  2.595422769363  0.086974067403  1.037845093641
5.157027494469  1.564768416828  9.766505287783  9.210872802189  6.473823894401  4.638324531610  4.193421605155  6.578038973730  2.479639235371  7.744180640401  176.358196835331  7.983657952720  6.721420958728  9.445449446165  6.592129786390
1.793750536223  0.467082327785  6.343950943279  7.812394508527  4.420834112383  1.811560490796  9.922502608324  6.462395906413  8.237022170925  8.718405961931  552.921592690968  7.554963220988  1.807287444146  5.787943947876  3.589189122191
1.351036919755  7.341412276197  1.484438871959  4.500642503750  2.060531697663  4.588422996212  2.011679507759  6.784739577862  2.430567128734  3.879774500032  973.722323059611  1.549445054493  7.396847220513  5.512170527835  1.398266118372
5.190997382235  6.408246810157  9.731622775498  4.385362066981  9.999761759148  7.347087763210  6.393266767907  8.063326883131  4.288630135112  5.817921323007  362.080448262700  3.769744188879  9.478079539281  7.363172098525  4.405449002100
6.611012796977  8.965547031853  5.306356206897  0.882076368572  5.367847591334  1.826354090279  2.637726098236  5.283406161425  3.867463864098  5.291994874740  352.687049656796  6.242191154983  5.626164313446  1.036192172312  1.071589675365
7.767486090614  1.079586896856  7.562041785496  1.193929260867  3.380650488682  3.459472458902  4.093368484394  9.944897011549  0.206860197576  4.522003104051  729.636060590768  9.246878754226  2.091545506744  3.546610930842  6.814267005588
3.460719375314  4.824448609245  7.350487037800  1.168279801288  8.717343371851  0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452995965626  369.791560897955  5.834330974556  1.313923335100  7.217008152547  5.159472176900
6.493222047562  0.170312742626  8.115196662695  8.267305933424  3.493832924350  2.162169183179  6.121424225277  3.111567821040  8.235191416280  3.561613366938  163.662604884260  3.169678893877  4.802515163135  9.359535053540  7.563450801280
4.123477561485  5.300054514574  7.760313533183  3.872462181644  8.557737188484  8.373112548293  6.801055033867  1.494124225421  2.305316610900  7.627271612330  951.244675656074  7.147080203262  4.364006127646  7.697957193242  1.693876615511
9.998999776364  0.820264624158  8.503017919614  2.141166727813  0.334141833553  7.515565094379  0.989360291367  0.264254590202  0.920846499784  7.149512274674  606.233822371274  7.241301230920  7.400408131414  6.371394113524  9.843612909910
1.986197405057  2.061033029439  9.245295623407  2.595474369363  0.086963367403  1.037847093641  5.157027411336  1.564766944246  9.766505239565  9.210875302189  776.275738640146  3.869545586041  9.342124315565  7.803821073024  7.963927327777
4.418754093463  8.505001826159  7.956583378455  6.721472458728  9.445438746165  6.592121786390  1.793750587431  0.467080093398  6.343950985160  7.812397908527  570.390299238318  1.183126056199  2.250222132464  6.239512241382  3.702211469387
1.840296146401  4.294067481866  7.527899646613  1.807239944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500645903750  333.630339166345  8.879373089970  1.167912075967  8.473979386224  3.056716240238
7.977150056543  5.095898840519  1.512371470128  7.396899720513  5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385365466981  026.428073714873  4.735850486688  9.326638090780  6.332600913142  8.863017988058
1.792832353082  4.353913053608  3.732670504504  9.478021039281  7.363161398525  4.405441002100  6.611012747185  8.965545707466  5.306356248788  0.882079768572  663.236657933418  2.662583182541  3.772661123652  8.340638742538  6.746380876652
9.199187427368  4.950514447803  6.215027570618  5.626116813446  1.036181472312  1.071581675365  7.767486041822  1.079584562469  7.562041727387  1.193922660867  465.587687468234  5.974329852740  9.336800739499  4.489723754902  0.686013124445
2.200010458405  1.909535332199  9.219704170951  2.091597006744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168272101288  908.037201585109  9.322700029508  6.178589726838  9.467738676521  1.699694527074
5.299466515969  0.909795839386  5.807261369931  1.313974635100  7.217096252547  5.159474176900  6.493222093711  0.170310435135  8.115196662695  8.267309333424  476.571493035021  6.243091338736  2.142484527731  1.156794404082  3.519140828035
6.161286646148  2.019560026691  3.132585844502  4.802558363135  9.359521353540  7.563451201280  4.123477518126  5.300052200041  7.760313533183  3.872466581644  982.961919448483  7.348337840133  0.105565386714  9.412434842123  0.531660290076
2.727011286327  0.717846098405  7.110998585147  4.364049327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141160127813  160.602384955375  1.583682458774  8.936081136702  6.425461320209  2.084648178471
4.951177410793  7.340474913605  7.214219815920  7.400441331414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595478769363  135.998715340310  3.711881222801  5.702703133615  6.476606724697  6.650522156592
1.087480261200  7.382380282577  3.832453161041  9.342167515565  7.803817373024  7.963928727777  4.418754040104  8.505000035331  7.956583378455  6.721476958728  071.845253216565  9.249250597767  9.375010743104  6.708011639863  4.395097716078
1.239640805080  2.083412070749  1.156049079699  2.250267832464  6.239500641382  3.702212269387  1.840296193142  4.294066690968  7.527899646613  1.807233444146  605.095603387635  8.945294177863  5.103658096373  4.141006570014  8.443880584045
0.064440328366  6.053160508776  8.842299621220  1.167957775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.396893220513  688.518361383513  9.853993795901  9.099795344364  0.824460976097  3.162270938943
8.536496641435  9.976176756204  4.708776321063  9.326673790780  6.332698313142  8.863018788058  1.792832300723  4.353912262700  3.732670504504  9.478025539281  863.618518452544  0.571282178716  1.101236718589  6.554582046653  0.635623078808
8.207826800194  6.784750983948  2.635409027926  3.772606123652  8.340626142538  6.746381676652  9.199187474022  4.950513656796  6.215027570618  5.626110413446  230.910526831210  7.185249494227  6.748666182210  7.958468546975  6.204171938711
9.392116039674  8.065049618764  5.947245890240  9.336845739499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091591606744  481.962302684268  1.453082416584  6.071994652248  2.444649245673  5.048706254511
6.827160171728  1.734338935639  9.395627083733  6.178524026838  9.467726376521  1.699695327074  5.299466562623  0.909794097955  5.807261369931  1.313978235100  858.001004854751  5.974599558714  9.322261371101  7.031055813581  1.519665469582
6.730883395375  9.383293285551  6.216918317961  2.142429827731  1.156782104082  3.519141628035  6.161286693802  2.019569284260  3.132585844502  4.802552963135  062.254514954075  6.372202086791  2.347713812653  0.005232304177  6.031352518338
7.246508117312  5.773719684686  7.311254829368  0.105500586714  9.412422542123  0.531661090076  2.727011233081  0.717845256074  7.110998585147  4.364043927646  896.485775124216  9.314885276199  9.899934700508  2.026262454685  0.301790161421
4.116962734230  3.414184191578  1.556509437909  8.936026336702  6.425459020209  2.084649978471  4.951177467457  7.340473171274  7.214219815920  7.400445931414  764.829477152498  4.398414616019  8.619707679820  6.103102982792  4.529561540725
9.547726989237  8.696337585841  3.784709364151  5.702748333615  6.476694424697  6.650523956592  1.087480218964  7.382389440146  3.832453161041  9.342161815565  818.568882502479  6.329958145869  1.875466710485  0.500016533179  5.658336045567
2.147545825721  4.543875451096  9.212178639017  9.375055943104  6.708009339863  4.395098516078  1.239640852744  2.083411238318  1.156049079699  2.250261132464  751.137119338237  0.258302306833  4.029671014242  9.406672096875  2.789963861318
0.723294467584  8.793225522166  8.918112219113  5.103693296373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167951075967  975.573823822430  5.608880491994  7.715062028450  9.589718961115  1.237146212873
9.689272004284  1.216983521783  9.826811837251  9.099730544364  0.824458676097  3.162271738943  8.536496698199  9.976175914873  4.708776321063  9.326677090780  761.446986514288  6.338954273932  9.283292772343  5.391239270037  3.267059650494
7.802403971002  6.316130690714  0.544100210066  1.101271918589  6.554570746653  0.635624878808  8.207826857253  6.784759133418  2.635409027926  3.772600123652  962.249769453867  4.665243033316  9.918709102249  5.051378679662  1.502756261856
2.611981397549  3.618148079480  7.158167536577  6.748601382210  7.958456246975  6.204172738711  9.392116086733  8.065048868234  5.947245890240  9.336849739499  576.158260690206  8.638578812647  0.001002216919  0.953462076892  1.970416295120
9.159000627364  4.660924822438  1.426900558834  6.071939852248  2.444637945673  5.048707054511  6.827160128887  1.734337185109  9.395627083733  6.178528026838  074.959782852116  9.996618175577  9.946618962309  0.979412795558  0.726135193113
1.397763563901  1.709626092921  5.947417690064  9.322206571101  7.031043513581  1.519666269582  6.730883342434  9.383292435021  6.216918317961  2.142423827731  243.855365608235  1.941248271686  6.128621080220  1.956931426031  3.258583650248

Place-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.3129     0.3647   0.0000     0.0000      0
    1   8   0.2127     0.2127   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.4529    14.4023   0.0000     0.0000      0
    1  11   0.5394     4.0804   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.5394    18.4827   0.0000     72   0.0000     0.0000      0        0     0.0000       13 1382871552
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.5394    18.4827   0.0000     72   0.0000     0.0000      0        0     0.0000       13 1382871552    371864.78        627        130         92
--------------------------------------------------------------------------------------------------------------------

Place-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Place-opt final QoR Summary      0.5394    18.4827   0.0000     72   0.0000     0.0000      0        0       13 1382871552    371864.78        627

Place-opt command complete                CPU:   253 s (  0.07 hr )  ELAPSE:   331 s (  0.09 hr )  MEM-PEAK:  1315 MB
Place-opt command statistics  CPU=142 sec (0.04 hr) ELAPSED=143 sec (0.04 hr) MEM-PEAK=1.284 GB
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 711, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 711, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 161. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'place_opt' (FLW-8001)
Information: Time: 2023-04-11 00:37:47 / Session: 0.09 hr / Command: 0.04 hr / Memory: 1315 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:place2.design'. (DES-028)
######## FINISHED PLACE #################
######## STARTING CTS #################
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2023-04-11 00:37:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1315 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2023-04-11 00:37:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1315 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2023-04-11 00:37:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1315 MB (FLW-8100)
Running clock synthesis step.
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2023-04-11 00:37:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1315 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Optimization (FLW-8000)
Information: Time: 2023-04-11 00:37:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1315 MB (FLW-8100)

Information: Ending clock_opt / build_clock / Optimization (FLW-8001)
Information: Time: 2023-04-11 00:37:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1315 MB (FLW-8100)

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2023-04-11 00:37:48 / Session: 0.09 hr / Command: 0.00 hr / Memory: 1315 MB (FLW-8100)
Analyzing timing for OCV-aware CTS
Information: The RC mode used is VR for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 711, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 711, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 161. (TIM-112)
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 3 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed32hvt_c/DELLN1X2_HVT
   saed32hvt_c/DELLN2X2_HVT
   saed32hvt_c/DELLN3X2_HVT
   saed32hvt_c/NBUFFX16_HVT
   saed32hvt_c/NBUFFX2_HVT
   saed32hvt_c/NBUFFX32_HVT
   saed32hvt_c/NBUFFX4_HVT
   saed32hvt_c/NBUFFX8_HVT
   saed32lvt_c/DELLN1X2_LVT
   saed32lvt_c/DELLN2X2_LVT
   saed32lvt_c/DELLN3X2_LVT
   saed32lvt_c/NBUFFX16_LVT
   saed32lvt_c/NBUFFX2_LVT
   saed32lvt_c/NBUFFX32_LVT
   saed32lvt_c/NBUFFX4_LVT
   saed32lvt_c/NBUFFX8_LVT
   saed32rvt_c/DELLN1X2_RVT
   saed32rvt_c/DELLN2X2_RVT
   saed32rvt_c/DELLN3X2_RVT
   saed32rvt_c/NBUFFX16_RVT
   saed32rvt_c/NBUFFX2_RVT
   saed32rvt_c/NBUFFX32_RVT
   saed32rvt_c/NBUFFX4_RVT
   saed32rvt_c/NBUFFX8_RVT
   saed32hvt_c/AOBUFX1_HVT
   saed32hvt_c/AOBUFX2_HVT
   saed32hvt_c/AOBUFX4_HVT
   saed32lvt_c/AOBUFX1_LVT
   saed32lvt_c/AOBUFX2_LVT
   saed32lvt_c/AOBUFX4_LVT
   saed32rvt_c/AOBUFX1_RVT
   saed32rvt_c/AOBUFX2_RVT
   saed32rvt_c/AOBUFX4_RVT
   saed32hvt_c/IBUFFX16_HVT
   saed32hvt_c/IBUFFX2_HVT
   saed32hvt_c/IBUFFX32_HVT
   saed32hvt_c/IBUFFX4_HVT
   saed32hvt_c/IBUFFX8_HVT
   saed32hvt_c/INVX0_HVT
   saed32hvt_c/INVX16_HVT
   saed32hvt_c/INVX1_HVT
   saed32hvt_c/INVX2_HVT
   saed32hvt_c/INVX32_HVT
   saed32hvt_c/INVX4_HVT
   saed32hvt_c/INVX8_HVT
   saed32lvt_c/IBUFFX16_LVT
   saed32lvt_c/IBUFFX2_LVT
   saed32lvt_c/IBUFFX32_LVT
   saed32lvt_c/IBUFFX4_LVT
   saed32lvt_c/IBUFFX8_LVT
   saed32lvt_c/INVX0_LVT
   saed32lvt_c/INVX16_LVT
   saed32lvt_c/INVX1_LVT
   saed32lvt_c/INVX2_LVT
   saed32lvt_c/INVX32_LVT
   saed32lvt_c/INVX4_LVT
   saed32lvt_c/INVX8_LVT
   saed32rvt_c/IBUFFX16_RVT
   saed32rvt_c/IBUFFX2_RVT
   saed32rvt_c/IBUFFX32_RVT
   saed32rvt_c/IBUFFX4_RVT
   saed32rvt_c/IBUFFX8_RVT
   saed32rvt_c/INVX0_RVT
   saed32rvt_c/INVX16_RVT
   saed32rvt_c/INVX1_RVT
   saed32rvt_c/INVX2_RVT
   saed32rvt_c/INVX32_RVT
   saed32rvt_c/INVX4_RVT
   saed32rvt_c/INVX8_RVT
   saed32hvt_c/AOINVX1_HVT
   saed32hvt_c/AOINVX2_HVT
   saed32hvt_c/AOINVX4_HVT
   saed32lvt_c/AOINVX1_LVT
   saed32lvt_c/AOINVX2_LVT
   saed32lvt_c/AOINVX4_LVT
   saed32rvt_c/AOINVX1_RVT
   saed32rvt_c/AOINVX2_RVT
   saed32rvt_c/AOINVX4_RVT

ICG reference list:
   saed32hvt_c/CGLNPRX2_HVT
   saed32hvt_c/CGLNPRX8_HVT
   saed32lvt_c/CGLNPRX2_LVT
   saed32lvt_c/CGLNPRX8_LVT
   saed32rvt_c/CGLNPRX2_RVT
   saed32rvt_c/CGLNPRX8_RVT
   saed32hvt_c/CGLNPSX16_HVT
   saed32hvt_c/CGLNPSX2_HVT
   saed32hvt_c/CGLNPSX4_HVT
   saed32hvt_c/CGLNPSX8_HVT
   saed32lvt_c/CGLNPSX16_LVT
   saed32lvt_c/CGLNPSX2_LVT
   saed32lvt_c/CGLNPSX4_LVT
   saed32lvt_c/CGLNPSX8_LVT
   saed32rvt_c/CGLNPSX16_RVT
   saed32rvt_c/CGLNPSX2_RVT
   saed32rvt_c/CGLNPSX4_RVT
   saed32rvt_c/CGLNPSX8_RVT
   saed32hvt_c/CGLPPRX2_HVT
   saed32hvt_c/CGLPPRX8_HVT
   saed32lvt_c/CGLPPRX2_LVT
   saed32lvt_c/CGLPPRX8_LVT
   saed32rvt_c/CGLPPRX2_RVT
   saed32rvt_c/CGLPPRX8_RVT
   saed32hvt_c/CGLPPSX16_HVT
   saed32hvt_c/CGLPPSX2_HVT
   saed32hvt_c/CGLPPSX4_HVT
   saed32hvt_c/CGLPPSX8_HVT
   saed32lvt_c/CGLPPSX16_LVT
   saed32lvt_c/CGLPPSX2_LVT
   saed32lvt_c/CGLPPSX4_LVT
   saed32lvt_c/CGLPPSX8_LVT
   saed32rvt_c/CGLPPSX16_RVT
   saed32rvt_c/CGLPPSX2_RVT
   saed32rvt_c/CGLPPSX4_RVT
   saed32rvt_c/CGLPPSX8_RVT

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Clock: rclk (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: rclk (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk2x (mode func); Net Type: internal; Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6
   Clock: wclk2x (mode func); Net Type: root;     Rule: clock_double_spacing; Min Layer: M3; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.16 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 711, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 6. (TIM-112)
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 1.1300 seconds to build cellmap data
Total 0.0100 seconds to load 1932 cell instances into cellmap
Moveable cells: 594; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1338
Average cell width 2.4453, cell height 1.6720, cell area 4.0886 for total 594 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
Information: The run time for clock tree initialization is 0 hr : 0 min : 1.17 sec, cpu time is 0 hr : 0 min : 1.16 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Inst 'io_b_rclk' is not movable
Inst 'io_b_wclk' is not movable
Inst 'io_b_wclk2x' is not movable
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = io_b_rclk/DOUT
 Clocks:
     rclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 52
 Number of ignore points = 0
Warning: Gate 'io_b_rclk' is not sizable because of lib_cell dont_touch. (CTS-041)
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = rclk
 Clocks:
     rclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Warning: The net 'rclk' will not be buffered because it is a pad net. (CTS-053)
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = io_b_wclk/DOUT
 Clocks:
     wclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 52
 Number of ignore points = 0
Warning: Gate 'io_b_wclk' is not sizable because of lib_cell dont_touch. (CTS-041)
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = wclk
 Clocks:
     wclk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Warning: The net 'wclk' will not be buffered because it is a pad net. (CTS-053)
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = io_b_wclk2x/DOUT
 Clocks:
     wclk2x (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
Warning: Gate 'io_b_wclk2x' is not sizable because of lib_cell dont_touch. (CTS-041)
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = wclk2x
 Clocks:
     wclk2x (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 0
 Number of ignore points = 0
Warning: The net 'wclk2x' will not be buffered because it is a pad net. (CTS-053)
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.97 sec, cpu time is 0 hr : 0 min : 0.96 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************

No latency bottleneck found > 0.500
Information: The run time for Latency bottleneck reporting is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Total number of global routed clock nets: 6
Information: The run time for clock net global routing is 0 hr : 0 min : 3.00 sec, cpu time is 0 hr : 0 min : 3.14 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 713 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 711, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 6, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 6. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Tue Apr 11 00:37:55 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
wclk2x                     0.4688       0.0149            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
wclk                       0.5758       0.0818            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
rclk                       0.6077       0.1060            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
-------------------------------------------------------------
Fixing clock: wclk2x mode: func root: wclk2x

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0149; ID = 0.4688; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0149; ID = 0.4688; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: wclk mode: func root: wclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0818; ID = 0.5758; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0818; ID = 0.5758; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: rclk mode: func root: rclk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1060; ID = 0.6077; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1060; ID = 0.6077; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Initial DRC Fixing at Tue Apr 11 00:37:55 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
wclk2x                     0.4688       0.0149            0       0.0000       0.0000            0       0.0000   12000.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
wclk                       0.5758       0.0818            0       0.0000       0.0000            0       0.0000   12000.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
rclk                       0.6077       0.1060            0       0.0000       0.0000            0       0.0000   12000.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Tue Apr 11 00:37:55 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
wclk2x                     0.4688       0.0149            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
wclk                       0.5758       0.0818            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
rclk                       0.6077       0.1060            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
-------------------------------------------------------------
Optimizing clock tree
clock: wclk2x mode: func root: wclk2x
Clock QoR Before Optimization:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0149; ID = 0.4688; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 1 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.49 sec, cpu time is 0 hr : 0 min : 0.69 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0149; ID = 0.4688; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
Longest path:
  (0) 0.0251            0.0000          io_b_wclk2x/PADIO
  (1) 0.4646            0.4395          io_b_wclk2x/DOUT
  (2) 0.4688            0.0042          wdata_reg_1_/CLK
Shortest path:
  (0) 0.0251            0.0000          io_b_wclk2x/PADIO
  (1) 0.4646            0.4395          io_b_wclk2x/DOUT
  (2) 0.4539            -0.0107         wdata_reg_7_/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock wclk2x: 1 nets have their layers changed
All clocks: total net count: 1
All clocks: total committed/restored net count: 1/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0148; ID = 0.4687; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0148; ID = 0.4687; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0148; ID = 0.4687; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.51 sec, cpu time is 0 hr : 0 min : 0.71 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: wclk mode: func root: wclk
Clock QoR Before Optimization:
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0818; ID = 0.5758; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 1 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.83 sec, cpu time is 0 hr : 0 min : 0.83 sec.
Ran incremental ZGR 7 time(s) for 13 net(s) and restored ZGR 7 time(s) for 7 net(s)
Clock Qor After Network Flow Optimization:
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0818; ID = 0.5758; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
Longest path:
  (0) 0.0251            0.0000          io_b_wclk/PADIO
  (1) 0.5078            0.4827          io_b_wclk/DOUT
  (2) 0.5758            0.0680          fifomem/genblk1_2__U/CE1
Shortest path:
  (0) 0.0251            0.0000          io_b_wclk/PADIO
  (1) 0.5078            0.4827          io_b_wclk/DOUT
  (2) 0.4941            -0.0138         sync_r2w/wq1_rptr_reg_1_/CLK

Begin Layer Optimization:

Beginning layer optimization ...
Clock wclk: 1 nets have their layers changed
All clocks: total net count: 1
All clocks: total committed/restored net count: 1/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0814; ID = 0.5753; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0814; ID = 0.5753; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0814; ID = 0.5753; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.86 sec, cpu time is 0 hr : 0 min : 0.86 sec.
-------------------------------------------------------------
Optimizing clock tree
clock: rclk mode: func root: rclk
Clock QoR Before Optimization:
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1060; ID = 0.6077; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 8 successful improvements out of 7 iterations
Resized 0, relocated 3, deleted 0, inserted 4, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.80 sec, cpu time is 0 hr : 0 min : 1.80 sec.
Ran incremental ZGR 27 time(s) for 52 net(s) and restored ZGR 16 time(s) for 21 net(s)
Clock Qor After Network Flow Optimization:
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0439; ID = 0.5942; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 42.6962; ClockCellArea = 12042.6963; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
Longest path:
  (0) 0.0251            0.0000          io_b_rclk/PADIO
  (1) 0.4785            0.4535          io_b_rclk/DOUT
  (2) 0.4663            -0.0122         fifomem/cto_buf_1811/A
  (3) 0.5858            0.1195          fifomem/cto_buf_1811/Y
  (4) 0.5942            0.0084          fifomem/genblk1_4__U/CE2
Shortest path:
  (0) 0.0251            0.0000          io_b_rclk/PADIO
  (1) 0.4785            0.4535          io_b_rclk/DOUT
  (2) 0.5502            0.0717          fifomem/genblk1_6__U/CE2

Begin Layer Optimization:

Beginning layer optimization ...
Clock rclk: 5 nets have their layers changed
All clocks: total net count: 5
All clocks: total committed/restored net count: 5/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.08 sec, cpu time is 0 hr : 0 min : 0.08 sec.
Ran incremental ZGR 3 time(s) for 3 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Layer Optimization: GlobalSkew = 0.0440; ID = 0.5935; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 42.6962; ClockCellArea = 12042.6963; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 4 time(s) for 4 net(s) and restored ZGR 4 time(s) for 8 net(s)
Clock QoR After Area Recovery Removal:
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0439; ID = 0.5942; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 42.6962; ClockCellArea = 12042.6963; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 4 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0439; ID = 0.5942; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 42.6962; ClockCellArea = 12042.6963; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.28 sec, cpu time is 0 hr : 0 min : 0.28 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 2.17 sec, cpu time is 0 hr : 0 min : 2.17 sec.
Finished Optimization at Tue Apr 11 00:37:58 2023 (elapsed: 0:00:03)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
wclk2x                     0.4687       0.0148            0       0.0000       0.0000            0       0.0000   12000.0000
                          -0.0001      -0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
wclk                       0.5753       0.0814            0       0.0000       0.0000            0       0.0000   12000.0000
                          -0.0006      -0.0003           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
rclk                       0.5942       0.0439            0       0.0000       0.0000            4      42.6962   12042.6963
                          -0.0135      -0.0621           +0      +0.0000      +0.0000           +4     +42.6962     +42.6962
 Clock cells info: buffer count: 4, buffer area: 42.70, cell count: 3, cell area: 36000.00
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 3.55 sec, cpu time is 0 hr : 0 min : 3.75 sec. (CTS-104)
Information: The run time for balance multiple source clocks is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Tue Apr 11 00:37:58 2023
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
wclk2x                     0.4687       0.0148            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
wclk                       0.5753       0.0814            0       0.0000       0.0000            0       0.0000   12000.0000
                                                                                                                            
rclk                       0.5942       0.0439            0       0.0000       0.0000            4      42.6962   12042.6963
                                                                                                                            
-------------------------------------------------------------
Fixing clock: wclk2x mode: func root: wclk2x
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: wclk2x, Mode: func, Root: wclk2x
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0148; ID = 0.4687; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk2x; Mode = func; Corner = slow; ClockRoot = wclk2x. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: wclk mode: func root: wclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: wclk, Mode: func, Root: wclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0814; ID = 0.5753; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 12000.0000; Clock = wclk; Mode = func; Corner = slow; ClockRoot = wclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
-------------------------------------------------------------
Fixing clock: rclk mode: func root: rclk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: rclk, Mode: func, Root: rclk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0439; ID = 0.5942; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 4; ClockBufArea = 42.6962; ClockCellArea = 12042.6963; Clock = rclk; Mode = func; Corner = slow; ClockRoot = rclk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Final DRC Fixing at Tue Apr 11 00:37:58 2023 (elapsed: 0:00:00)
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
wclk2x                     0.4687       0.0148            0       0.0000       0.0000            0       0.0000   12000.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
wclk                       0.5753       0.0814            0       0.0000       0.0000            0       0.0000   12000.0000
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
rclk                       0.5942       0.0439            0       0.0000       0.0000            4      42.6962   12042.6963
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
All together, ran incremental ZGR 41 time(s) for 72 net(s) and restoring ZGR invoked 27 time(s) for 36 net(s)
There are 4 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 291
NPLDRC Place Cache: hit rate  88.9%  (291 / 2623)
NPLDRC Access Cache: unique cache elements 317
NPLDRC Access Cache: hit rate  88.1%  (317 / 2674)
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 116 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1936        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (8 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1936
number of references:               116
number of site rows:                346
number of locations attempted:     5170
number of locations failed:         872  (16.9%)

Legality of references at locations:
57 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    50        396        65 ( 16.4%)        152        35 ( 23.0%)  AND2X1_LVT
    40        305        56 ( 18.4%)         78        24 ( 30.8%)  NBUFFX2_LVT
    18        129        34 ( 26.4%)         65        14 ( 21.5%)  XNOR2X2_LVT
    19        152        36 ( 23.7%)         40        12 ( 30.0%)  MUX21X2_LVT
    21        146        30 ( 20.5%)         54        13 ( 24.1%)  NBUFFX8_LVT
    14        112        29 ( 25.9%)         56         9 ( 16.1%)  AND3X1_LVT
    24        189        19 ( 10.1%)         80        16 ( 20.0%)  INVX2_LVT
    29        188        26 ( 13.8%)        104         8 (  7.7%)  NBUFFX32_LVT
    23        181        23 ( 12.7%)         64        11 ( 17.2%)  NAND4X0_LVT
     5         40        18 ( 45.0%)         32        14 ( 43.8%)  NOR2X2_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         7 ( 87.5%)          0         0 (  0.0%)  AO21X2_LVT
     1          8         6 ( 75.0%)          8         6 ( 75.0%)  NBUFFX32_RVT
     1          6         4 ( 66.7%)          6         4 ( 66.7%)  OAI21X2_LVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  IBUFFX8_LVT
     1          8         5 ( 62.5%)          8         4 ( 50.0%)  NBUFFX4_HVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  NOR2X0_RVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  OAI22X2_LVT
     1          6         3 ( 50.0%)          6         3 ( 50.0%)  DELLN2X2_LVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  XOR2X1_LVT
     3         24         8 ( 33.3%)          8         7 ( 87.5%)  OR3X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         498 (6242 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: fifomem/ZBUF_1043_inst_48 (NBUFFX8_HVT)
  Input location: (742.44,323.376)
  Legal location: (742.44,323.376)
  Displacement:   0.000 um ( 0.00 row height)
Cell: fifomem/ZBUF_146_inst_34 (NBUFFX8_HVT)
  Input location: (669.024,480.544)
  Legal location: (669.024,480.544)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/U167 (NBUFFX4_HVT)
  Input location: (732.104,396.944)
  Legal location: (732.104,396.944)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U28 (NBUFFX32_HVT)
  Input location: (667.048,391.928)
  Legal location: (667.048,391.928)
  Displacement:   0.000 um ( 0.00 row height)
Cell: fifomem/ZBUF_2_inst_435 (DELLN1X2_HVT)
  Input location: (436.616,381.896)
  Legal location: (436.616,381.896)
  Displacement:   0.000 um ( 0.00 row height)
Cell: fifomem/ZBUF_2_inst_137 (NBUFFX2_HVT)
  Input location: (435.4,381.896)
  Legal location: (435.4,381.896)
  Displacement:   0.000 um ( 0.00 row height)
Cell: fifomem/ZBUF_129_inst_58 (NBUFFX2_HVT)
  Input location: (720.552,463.824)
  Legal location: (720.552,463.824)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/U13 (INVX1_HVT)
  Input location: (750.192,390.256)
  Legal location: (750.192,390.256)
  Displacement:   0.000 um ( 0.00 row height)
Cell: rptr_empty/U3 (INVX1_HVT)
  Input location: (746.24,381.896)
  Legal location: (746.24,381.896)
  Displacement:   0.000 um ( 0.00 row height)
Cell: fifomem/ZBUF_54_inst_109 (NBUFFX8_HVT)
  Input location: (665.68,475.528)
  Legal location: (665.68,475.528)
  Displacement:   0.000 um ( 0.00 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 2639
NPLDRC Place Cache: hit rate  34.4%  (2639 / 4024)
NPLDRC Access Cache: unique cache elements 3465
NPLDRC Access Cache: hit rate  15.7%  (3465 / 4111)
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 8.97 sec, cpu time is 0 hr : 0 min : 8.97 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 10 flat clock tree nets.
There are 7 non-sink instances (total area 36042.70) on clock trees including 3 instances dont_touch.
Clock tree synthesize and optimization added 4 buffers and 0 inverters (total area 42.70).
4 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:18.69u 00:00:00.58s 00:00:18.85e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-041    3  Warning  Gate '%s' is not sizable because of %s dont_touch.
CTS-053    3  Warning  The net '%s' will not be buffered because it is a pad n...

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0200 seconds to load 1936 cell instances into cellmap
Moveable cells: 594; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
Average cell width 2.4717, cell height 1.6720, cell area 4.1326 for total 598 placed and application fixed cells
Information: Current block utilization is '0.00940', effective utilization is '0.01580'. (OPT-055)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 715, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 715, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 163. (TIM-112)

    Scenario func_slow  WNS = 0.975772, TNS = 9.068631, NVP = 17

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:05:52     0.976     9.069 3.736e+05     0.000    59.137       134        92         0     0.000      1389 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2023-04-11 00:38:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1390 MB (FLW-8100)


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2023-04-11 00:38:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1390 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2023-04-11 00:38:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1390 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2023-04-11 00:38:08 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1390 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   32  Alloctr   33  Proc 3211 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used   46  Alloctr   47  Proc 3211 
Net statistics:
Total number of nets     = 781
Number of nets to route  = 10
Number of single or zero port nets = 89
7 nets are fully connected,
 of which 0 are detail routed and 7 are global routed.
3 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   48  Proc 3211 
Average gCell capacity  7.91     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   44  Alloctr   46  Proc    0 
[End of Build Congestion map] Total (MB): Used   92  Alloctr   94  Proc 3211 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   56  Alloctr   57  Proc    0 
[End of Build Data] Total (MB): Used   92  Alloctr   94  Proc 3211 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   92  Alloctr   94  Proc 3211 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc   48 
[End of Initial Routing] Total (MB): Used  268  Alloctr  270  Proc 3259 
Initial. Routing result:
Initial. Both Dirs: Overflow =     1 Max = 1 GRCs =    12 (0.00%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs = 12) GRCs =    12 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     1 Max =  1 GRCs =    12 (0.02%)
Initial. H routing: Overflow =     1 Max =  1 (GRCs = 12) GRCs =    12 (0.05%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  1 (GRCs =  5) GRCs =     5 (0.02%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  1 (GRCs =  7) GRCs =     7 (0.03%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4276.58
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 997.38
Initial. Layer M4 wire length = 1349.15
Initial. Layer M5 wire length = 1153.20
Initial. Layer M6 wire length = 763.48
Initial. Layer M7 wire length = 13.38
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 407
Initial. Via VIA12SQ_C count = 104
Initial. Via VIA23SQ_C count = 104
Initial. Via VIA34SQ_C count = 154
Initial. Via VIA45SQ_C count = 24
Initial. Via VIA56SQ_C count = 19
Initial. Via VIA67SQ_C count = 2
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  268  Alloctr  270  Proc 3259 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.00%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  1 GRCs =     3 (0.01%)
phase1. H routing: Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4277.17
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 1001.31
phase1. Layer M4 wire length = 1347.47
phase1. Layer M5 wire length = 1159.89
phase1. Layer M6 wire length = 761.80
phase1. Layer M7 wire length = 6.69
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 405
phase1. Via VIA12SQ_C count = 104
phase1. Via VIA23SQ_C count = 104
phase1. Via VIA34SQ_C count = 154
phase1. Via VIA45SQ_C count = 24
phase1. Via VIA56SQ_C count = 17
phase1. Via VIA67SQ_C count = 2
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  267  Alloctr  270  Proc 3259 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4267.29
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 1028.06
phase2. Layer M4 wire length = 1362.67
phase2. Layer M5 wire length = 1139.83
phase2. Layer M6 wire length = 736.73
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 402
phase2. Via VIA12SQ_C count = 104
phase2. Via VIA23SQ_C count = 104
phase2. Via VIA34SQ_C count = 155
phase2. Via VIA45SQ_C count = 24
phase2. Via VIA56SQ_C count = 15
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  231  Alloctr  233  Proc   48 
[End of Whole Chip Routing] Total (MB): Used  267  Alloctr  270  Proc 3259 

Congestion utilization per direction:
Average vertical track utilization   =  0.02 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.02 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -42  Proc    0 
[GR: Done] Total (MB): Used  243  Alloctr  244  Proc 3259 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  210  Alloctr  210  Proc   48 
[GR: Done] Total (MB): Used  243  Alloctr  244  Proc 3259 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   48 
[End of Global Routing] Total (MB): Used   65  Alloctr   66  Proc 3259 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   33  Alloctr   34  Proc 3259 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 127 of 549


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   34  Alloctr   35  Proc 3259 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   34  Alloctr   35  Proc 3259 

Number of wires with overlap after iteration 1 = 37 of 447


Wire length and via report:
---------------------------
Number of M1 wires: 4             : 0
Number of M2 wires: 110                  VIA12SQ_C: 122
Number of M3 wires: 170                  VIA23SQ_C: 126
Number of M4 wires: 124                  VIA34SQ_C: 169
Number of M5 wires: 26           VIA45SQ_C: 32
Number of M6 wires: 13           VIA56SQ_C: 13
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 447               vias: 462

Total M1 wire length: 0.5
Total M2 wire length: 38.0
Total M3 wire length: 1033.5
Total M4 wire length: 1340.5
Total M5 wire length: 1132.7
Total M6 wire length: 733.9
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 4279.1

Longest M1 wire length: 0.2
Longest M2 wire length: 1.2
Longest M3 wire length: 228.2
Longest M4 wire length: 352.9
Longest M5 wire length: 244.5
Longest M6 wire length: 423.2
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   31  Alloctr   33  Proc 3259 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 3259 
Total number of nets = 781, of which 0 are not extracted
Total number of open nets = 685, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  965/5184 Partitions, Violations =       0
Routed  1009/5184 Partitions, Violations =      0
Routed  1010/5184 Partitions, Violations =      0
Routed  1054/5184 Partitions, Violations =      0
Routed  1100/5184 Partitions, Violations =      0
Routed  1146/5184 Partitions, Violations =      0
Routed  1147/5184 Partitions, Violations =      0
Routed  1148/5184 Partitions, Violations =      0
Routed  1151/5184 Partitions, Violations =      0
Routed  1194/5184 Partitions, Violations =      0
Routed  1195/5184 Partitions, Violations =      0
Routed  1199/5184 Partitions, Violations =      0
Routed  1200/5184 Partitions, Violations =      0
Routed  1243/5184 Partitions, Violations =      0
Routed  1244/5184 Partitions, Violations =      0
Routed  1248/5184 Partitions, Violations =      0
Routed  1249/5184 Partitions, Violations =      0
Routed  1293/5184 Partitions, Violations =      0
Routed  1294/5184 Partitions, Violations =      0
Routed  1298/5184 Partitions, Violations =      0
Routed  1299/5184 Partitions, Violations =      0
Routed  1344/5184 Partitions, Violations =      0
Routed  1345/5184 Partitions, Violations =      0
Routed  1349/5184 Partitions, Violations =      0
Routed  1350/5184 Partitions, Violations =      0
Routed  1396/5184 Partitions, Violations =      1
Routed  1397/5184 Partitions, Violations =      1
Routed  1398/5184 Partitions, Violations =      1
Routed  1401/5184 Partitions, Violations =      1
Routed  1402/5184 Partitions, Violations =      1
Routed  1449/5184 Partitions, Violations =      1
Routed  1450/5184 Partitions, Violations =      0
Routed  1452/5184 Partitions, Violations =      0
Routed  1454/5184 Partitions, Violations =      0
Routed  1455/5184 Partitions, Violations =      0
Routed  1503/5184 Partitions, Violations =      0
Routed  1504/5184 Partitions, Violations =      0
Routed  1505/5184 Partitions, Violations =      0
Routed  1507/5184 Partitions, Violations =      0
Routed  1508/5184 Partitions, Violations =      0
Routed  1509/5184 Partitions, Violations =      0
Routed  1558/5184 Partitions, Violations =      0
Routed  1559/5184 Partitions, Violations =      0
Routed  1561/5184 Partitions, Violations =      0
Routed  1563/5184 Partitions, Violations =      0
Routed  1564/5184 Partitions, Violations =      0
Routed  1614/5184 Partitions, Violations =      0
Routed  1615/5184 Partitions, Violations =      0
Routed  1618/5184 Partitions, Violations =      0
Routed  1619/5184 Partitions, Violations =      0
Routed  1620/5184 Partitions, Violations =      0
Routed  1671/5184 Partitions, Violations =      0
Routed  1672/5184 Partitions, Violations =      0
Routed  1676/5184 Partitions, Violations =      0
Routed  1677/5184 Partitions, Violations =      0
Routed  1729/5184 Partitions, Violations =      0
Routed  1730/5184 Partitions, Violations =      0
Routed  1734/5184 Partitions, Violations =      0
Routed  1735/5184 Partitions, Violations =      0
Routed  1788/5184 Partitions, Violations =      0
Routed  1789/5184 Partitions, Violations =      0
Routed  1793/5184 Partitions, Violations =      0
Routed  1794/5184 Partitions, Violations =      0
Routed  1795/5184 Partitions, Violations =      0
Routed  1848/5184 Partitions, Violations =      0
Routed  1849/5184 Partitions, Violations =      0
Routed  1853/5184 Partitions, Violations =      0
Routed  1854/5184 Partitions, Violations =      0
Routed  1856/5184 Partitions, Violations =      0
Routed  1858/5184 Partitions, Violations =      0
Routed  1909/5184 Partitions, Violations =      0
Routed  1910/5184 Partitions, Violations =      0
Routed  1911/5184 Partitions, Violations =      0
Routed  1914/5184 Partitions, Violations =      0
Routed  1915/5184 Partitions, Violations =      0
Routed  1918/5184 Partitions, Violations =      0
Routed  1919/5184 Partitions, Violations =      0
Routed  1972/5184 Partitions, Violations =      0
Routed  1973/5184 Partitions, Violations =      0
Routed  1976/5184 Partitions, Violations =      0
Routed  2035/5184 Partitions, Violations =      0
Routed  2036/5184 Partitions, Violations =      0
Routed  2099/5184 Partitions, Violations =      0
Routed  2100/5184 Partitions, Violations =      0
Routed  2101/5184 Partitions, Violations =      0
Routed  2164/5184 Partitions, Violations =      0
Routed  2165/5184 Partitions, Violations =      0
Routed  2175/5184 Partitions, Violations =      4
Routed  2229/5184 Partitions, Violations =      4
Routed  2230/5184 Partitions, Violations =      4
Routed  2296/5184 Partitions, Violations =      0
Routed  2297/5184 Partitions, Violations =      0
Routed  2300/5184 Partitions, Violations =      0
Routed  2365/5184 Partitions, Violations =      0
Routed  2366/5184 Partitions, Violations =      0
Routed  2375/5184 Partitions, Violations =      3
Routed  2435/5184 Partitions, Violations =      3
Routed  2436/5184 Partitions, Violations =      3
Routed  2450/5184 Partitions, Violations =      0
Routed  2507/5184 Partitions, Violations =      0
Routed  2508/5184 Partitions, Violations =      0
Routed  2579/5184 Partitions, Violations =      0
Routed  2580/5184 Partitions, Violations =      0
Routed  2583/5184 Partitions, Violations =      0
Routed  2655/5184 Partitions, Violations =      0
Routed  2656/5184 Partitions, Violations =      0
Routed  2657/5184 Partitions, Violations =      0
Routed  2726/5184 Partitions, Violations =      0
Routed  2727/5184 Partitions, Violations =      0
Routed  2728/5184 Partitions, Violations =      0
Routed  2796/5184 Partitions, Violations =      0
Routed  2797/5184 Partitions, Violations =      0
Routed  2805/5184 Partitions, Violations =      0
Routed  2865/5184 Partitions, Violations =      0
Routed  2866/5184 Partitions, Violations =      0
Routed  2875/5184 Partitions, Violations =      0
Routed  2933/5184 Partitions, Violations =      0
Routed  2934/5184 Partitions, Violations =      0
Routed  2950/5184 Partitions, Violations =      0
Routed  3000/5184 Partitions, Violations =      0
Routed  3001/5184 Partitions, Violations =      0
Routed  3066/5184 Partitions, Violations =      0
Routed  3067/5184 Partitions, Violations =      0
Routed  3075/5184 Partitions, Violations =      0
Routed  3131/5184 Partitions, Violations =      0
Routed  3132/5184 Partitions, Violations =      0
Routed  3150/5184 Partitions, Violations =      0
Routed  3195/5184 Partitions, Violations =      0
Routed  3204/5184 Partitions, Violations =      0
Routed  3258/5184 Partitions, Violations =      0
Routed  3259/5184 Partitions, Violations =      0
Routed  3275/5184 Partitions, Violations =      0
Routed  3320/5184 Partitions, Violations =      0
Routed  3329/5184 Partitions, Violations =      0
Routed  3381/5184 Partitions, Violations =      0
Routed  3382/5184 Partitions, Violations =      0
Routed  3441/5184 Partitions, Violations =      0
Routed  3442/5184 Partitions, Violations =      0
Routed  3450/5184 Partitions, Violations =      0
Routed  3500/5184 Partitions, Violations =      0
Routed  3501/5184 Partitions, Violations =      0
Routed  3558/5184 Partitions, Violations =      0
Routed  3559/5184 Partitions, Violations =      0
Routed  3615/5184 Partitions, Violations =      0
Routed  3616/5184 Partitions, Violations =      0
Routed  3625/5184 Partitions, Violations =      0
Routed  3671/5184 Partitions, Violations =      0
Routed  3676/5184 Partitions, Violations =      0
Routed  3728/5184 Partitions, Violations =      0
Routed  3729/5184 Partitions, Violations =      0
Routed  3782/5184 Partitions, Violations =      0
Routed  3783/5184 Partitions, Violations =      0
Routed  3835/5184 Partitions, Violations =      0
Routed  3836/5184 Partitions, Violations =      0
Routed  3887/5184 Partitions, Violations =      0
Routed  3888/5184 Partitions, Violations =      0
Routed  3938/5184 Partitions, Violations =      0
Routed  3939/5184 Partitions, Violations =      0
Routed  3988/5184 Partitions, Violations =      0
Routed  3989/5184 Partitions, Violations =      0
Routed  4037/5184 Partitions, Violations =      0
Routed  4038/5184 Partitions, Violations =      0
Routed  4085/5184 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   33  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used   65  Alloctr   66  Proc 3259 

End DR iteration 0 with 5184 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used    3  Alloctr    2  Proc    0 
[DR] Total (MB): Used   34  Alloctr   36  Proc 3259 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used    3  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   34  Alloctr   36  Proc 3259 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4281 micron
Total Number of Contacts =             400
Total Number of Wires =                421
Total Number of PtConns =              100
Total Number of Routed Wires =       421
Total Routed Wire Length =           4273 micron
Total Number of Routed Contacts =       400
        Layer             M1 :          0 micron
        Layer             M2 :         43 micron
        Layer             M3 :       1038 micron
        Layer             M4 :       1343 micron
        Layer             M5 :       1134 micron
        Layer             M6 :        724 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          9
        Via   VIA45SQ_C(rot) :         28
        Via        VIA34SQ_C :        152
        Via   VIA23SQ_C(rot) :        107
        Via        VIA12SQ_C :        102
        Via   VIA12SQ_C(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 400 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer VIA2       =  0.00% (0      / 107     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA4       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA5       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
 
  Total double via conversion rate    =  0.00% (0 / 400 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
    Layer VIA2       =  0.00% (0      / 107     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
    Layer VIA4       =  0.00% (0      / 28      vias)
    Layer VIA5       =  0.00% (0      / 9       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 400 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer VIA2       =  0.00% (0      / 107     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA4       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA5       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
 

Total number of nets = 781
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 717 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 715, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 10, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 8. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
wclk         Yes     0.4975  0.4975  0.5016  0.5016   slow
rclk         Yes     0.5720  0.5720  0.5765  0.5765   slow
wclk2x       Yes     0.4654  0.4654  0.4670  0.4670   slow

Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2023-04-11 00:38:14 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1438 MB (FLW-8100)

Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2023-04-11 00:38:14 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1438 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2023-04-11 00:38:14 / Session: 0.10 hr / Command: 0.01 hr / Memory: 1438 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:cts2.design'. (DES-028)
######## FINISHING CTS #################
######## STARTING POST-CTS OPT #################
Information: Starting 'clock_opt -from final_opto -to final_opto' (FLW-8000)
Information: Time: 2023-04-11 00:38:15 / Session: 0.10 hr / Command: 0.00 hr / Memory: 1438 MB (FLW-8100)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Warning: the app option 'time.si_enable_analysis' should not be set to be true in pre-route stage, enforce it to be false temporarily. (OPT-215)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 717 nets, 0 global routed, 7 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2023-04-11 00:38:15 / Session: 0.10 hr / Command: 0.00 hr / Memory: 1438 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 717 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 715, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 715, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 163. (TIM-112)
Clock-opt command begin                   CPU:   281 s (  0.08 hr )  ELAPSE:   360 s (  0.10 hr )  MEM-PEAK:  1437 MB
INFO: Removed 0 routing shapes from 953 signal nets.

Clock-opt timing update complete          CPU:   281 s (  0.08 hr )  ELAPSE:   360 s (  0.10 hr )  MEM-PEAK:  1437 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.3186     0.3710   0.0000     0.0000      0
    1   8   0.1893     0.1893   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.3835    11.3049   0.1896     1.0136     11
    1  11   0.5036     3.8279   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.5036    15.1328   0.0000     73   0.1896     1.0136     11        0     0.0000       13 1396870144
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.5036    15.1328   0.0000     73   0.1896     1.0136     11        0     0.0000       13 1396870144    371907.47        631
--------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.5036    15.1328   0.0000     73   0.1896     1.0136     11        0       13 1396870144    371907.47        631
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   285 s (  0.08 hr )  ELAPSE:   364 s (  0.10 hr )  MEM-PEAK:  1437 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0100 seconds to load 1936 cell instances into cellmap
Moveable cells: 594; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 769 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 779 nets have been analyzed
Average cell width 2.4717, cell height 1.6720, cell area 4.1326 for total 598 placed and application fixed cells

Running post-clock optimization step.
Turning on CRPR.

Information: Starting clock_opt / final_opto / Optimization (1) (FLW-8000)
Information: Time: 2023-04-11 00:38:20 / Session: 0.10 hr / Command: 0.00 hr / Memory: 1438 MB (FLW-8100)

Clock-opt optimization Phase 5 Iter  1         15.13        0.00      1.01        12       0.372  1396870144.00         631            0.10      1437

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0200 seconds to load 1936 cell instances into cellmap
Moveable cells: 594; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 769 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 779 nets have been analyzed
Average cell width 2.4717, cell height 1.6720, cell area 4.1326 for total 598 placed and application fixed cells
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0200 seconds to load 1936 cell instances into cellmap
Moveable cells: 594; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 769 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 779 nets have been analyzed
Average cell width 2.4717, cell height 1.6720, cell area 4.1326 for total 598 placed and application fixed cells
Clock-opt optimization Phase 6 Iter  1         15.13        0.00      1.01        12       0.372  1396870144.00         631            0.10      1437
Clock-opt optimization Phase 6 Iter  2         15.13        0.00      1.01        12       0.372  1396870144.00         631            0.10      1437
Clock-opt optimization Phase 6 Iter  3         15.13        0.00      1.01        12       0.372  1396870144.00         631            0.10      1437

Information: Ending clock_opt / final_opto / Optimization (1) (FLW-8001)
Information: Time: 2023-04-11 00:38:22 / Session: 0.10 hr / Command: 0.00 hr / Memory: 1438 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8000)
Information: Time: 2023-04-11 00:38:22 / Session: 0.10 hr / Command: 0.00 hr / Memory: 1438 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1         15.13        0.00      1.01        12       0.372  1396870144.00         631            0.10      1437
Running post-clock timing-driven placement.
Information: Current block utilization is '0.00940', effective utilization is '0.01580'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.00940', effective utilization is '0.01580'. (OPT-055)
chip utilization before DTDP: 0.02

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                

ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Start transferring placement data.
Information: Automatic repeater spreading is enabled.
Completed transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Snapped 594 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 3259 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   28  Alloctr   29  Proc    0 
[End of Read DB] Total (MB): Used   36  Alloctr   36  Proc 3259 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used   46  Alloctr   47  Proc 3259 
Net statistics:
Total number of nets     = 781
Number of nets to route  = 685
Number of single or zero port nets = 89
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
3 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   48  Alloctr   48  Proc 3259 
Average gCell capacity  7.91     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   47  Alloctr   49  Proc    0 
[End of Build Congestion map] Total (MB): Used   95  Alloctr   97  Proc 3259 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   59  Alloctr   60  Proc    0 
[End of Build Data] Total (MB): Used   95  Alloctr   97  Proc 3259 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc   64 
[End of Blocked Pin Detection] Total (MB): Used  199  Alloctr  201  Proc 3323 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    9 
[End of Initial Routing] Total (MB): Used  202  Alloctr  204  Proc 3332 
Initial. Routing result:
Initial. Both Dirs: Overflow =   437 Max = 4 GRCs =  2577 (0.25%)
Initial. H routing: Overflow =   366 Max = 3 (GRCs =  8) GRCs =  2485 (0.48%)
Initial. V routing: Overflow =    70 Max = 4 (GRCs =  1) GRCs =    92 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    20 Max = 2 (GRCs =  8) GRCs =    28 (0.01%)
Initial. M3         Overflow =    49 Max = 2 (GRCs =  5) GRCs =    64 (0.01%)
Initial. M4         Overflow =    11 Max = 1 (GRCs = 12) GRCs =    12 (0.00%)
Initial. M5         Overflow =     4 Max = 1 (GRCs =  9) GRCs =     9 (0.00%)
Initial. M6         Overflow =    38 Max = 4 (GRCs =  1) GRCs =    52 (0.01%)
Initial. M7         Overflow =   313 Max = 3 (GRCs =  8) GRCs =  2412 (0.47%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   353 Max =  4 GRCs =  2485 (4.81%)
Initial. H routing: Overflow =   315 Max =  3 (GRCs =  8) GRCs =  2433 (9.42%)
Initial. V routing: Overflow =    37 Max =  4 (GRCs =  1) GRCs =    52 (0.20%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =     2 Max =  1 (GRCs = 18) GRCs =    18 (0.07%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M6         Overflow =    36 Max =  4 (GRCs =  1) GRCs =    50 (0.19%)
Initial. M7         Overflow =   313 Max =  3 (GRCs =  8) GRCs =  2412 (9.33%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 68639.22
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 14557.73
Initial. Layer M3 wire length = 20343.62
Initial. Layer M4 wire length = 11102.24
Initial. Layer M5 wire length = 7088.98
Initial. Layer M6 wire length = 11192.06
Initial. Layer M7 wire length = 4354.60
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4637
Initial. Via VIA12SQ_C count = 1733
Initial. Via VIA23SQ_C count = 1817
Initial. Via VIA34SQ_C count = 510
Initial. Via VIA45SQ_C count = 228
Initial. Via VIA56SQ_C count = 241
Initial. Via VIA67SQ_C count = 108
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  202  Alloctr  204  Proc 3332 
phase1. Routing result:
phase1. Both Dirs: Overflow =    51 Max = 3 GRCs =    43 (0.00%)
phase1. H routing: Overflow =    26 Max = 2 (GRCs =  6) GRCs =    20 (0.00%)
phase1. V routing: Overflow =    25 Max = 3 (GRCs =  1) GRCs =    23 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     6 (0.00%)
phase1. M3         Overflow =    13 Max = 2 (GRCs =  2) GRCs =    11 (0.00%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =    21 Max = 3 (GRCs =  1) GRCs =    16 (0.00%)
phase1. M7         Overflow =    13 Max = 2 (GRCs =  4) GRCs =     9 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =    33 Max =  3 GRCs =    24 (0.05%)
phase1. H routing: Overflow =    13 Max =  2 (GRCs =  4) GRCs =     9 (0.03%)
phase1. V routing: Overflow =    20 Max =  3 (GRCs =  1) GRCs =    15 (0.06%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =    20 Max =  3 (GRCs =  1) GRCs =    15 (0.06%)
phase1. M7         Overflow =    13 Max =  2 (GRCs =  4) GRCs =     9 (0.03%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 68917.82
phase1. Layer M1 wire length = 3.32
phase1. Layer M2 wire length = 15189.77
phase1. Layer M3 wire length = 21061.96
phase1. Layer M4 wire length = 11413.03
phase1. Layer M5 wire length = 7958.26
phase1. Layer M6 wire length = 10511.54
phase1. Layer M7 wire length = 2779.93
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4835
phase1. Via VIA12SQ_C count = 1734
phase1. Via VIA23SQ_C count = 1841
phase1. Via VIA34SQ_C count = 604
phase1. Via VIA45SQ_C count = 283
phase1. Via VIA56SQ_C count = 262
phase1. Via VIA67SQ_C count = 111
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  165  Alloctr  167  Proc   73 
[End of Whole Chip Routing] Total (MB): Used  202  Alloctr  204  Proc 3332 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 250.00 %
Average horizontal track utilization =  0.27 %
Peak    horizontal track utilization = 300.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -42  Alloctr  -44  Proc    0 
[GR: Done] Total (MB): Used  171  Alloctr  172  Proc 3332 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:04 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[GR: Done] Stage (MB): Used  164  Alloctr  165  Proc   73 
[GR: Done] Total (MB): Used  171  Alloctr  172  Proc 3332 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc   73 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 3332 
Using per-layer congestion maps for congestion reduction.
Information: 17.91% of design has horizontal routing density above target_routing_density of 0.80.
Information: 4.55% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 86.5% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.01 to 0.02. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 7.22841e+08
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
Scenario func_slow, iteration 7: expecting at least 7
****** eLpp weights ******
Number of nets: 715, of which 705 non-clock nets
Number of nets with 0 toggle rate: 170
Max toggle rate = 3.38983, average toggle rate = 0.0688063
Max non-clock toggle rate = 0.323117
Weight range = (0, 19.2875)
*** 66 nets are filtered out
Start transferring placement data.
****** Net weight report ******
Weights included: eLpp  
Number of nets: 715
Amt power = 0.1
Weight range: (0.9, 2.82875)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 43% done.
coarse place 57% done.
coarse place 71% done.
coarse place 86% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.8319e+08
Completed Timing-driven placement, Elapsed time =   0: 0: 8 
Moved 498 out of 1969 cells, ratio = 0.252920
Total displacement = 2671.414062(um)
Max displacement = 63.876701(um), fifomem/HFSINV_517_18 (677.992004, 395.272003, 2) => (614.969299, 394.417999, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      1.23(um)
  0 ~  20% cells displacement <=      1.96(um)
  0 ~  30% cells displacement <=      2.64(um)
  0 ~  40% cells displacement <=      3.32(um)
  0 ~  50% cells displacement <=      4.25(um)
  0 ~  60% cells displacement <=      5.10(um)
  0 ~  70% cells displacement <=      6.19(um)
  0 ~  80% cells displacement <=      8.09(um)
  0 ~  90% cells displacement <=     10.58(um)
  0 ~ 100% cells displacement <=     63.88(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Total 0.0300 seconds to load 1936 cell instances into cellmap, 498 cells are off site row
Moveable cells: 594; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 769 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 779 nets have been analyzed
Average cell width 2.4717, cell height 1.6720, cell area 4.1326 for total 598 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 116 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1936        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (12 sec)
Legalization complete (32 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1936
number of references:               116
number of site rows:                346
number of locations attempted:    15854
number of locations failed:        4387  (27.7%)

Legality of references at locations:
68 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    19        592       255 ( 43.1%)        384       242 ( 63.0%)  MUX21X2_LVT
    50        962       156 ( 16.2%)        560       149 ( 26.6%)  AND2X1_LVT
    40        672       136 ( 20.2%)        492       128 ( 26.0%)  NBUFFX2_LVT
    23        480       119 ( 24.8%)        346       119 ( 34.4%)  NAND4X0_LVT
    30        320       145 ( 45.3%)        128        76 ( 59.4%)  SDFFARX1_LVT
    18        260        97 ( 37.3%)        148        60 ( 40.5%)  XNOR2X2_LVT
    24        441        75 ( 17.0%)        263        75 ( 28.5%)  INVX2_LVT
    21        172        93 ( 54.1%)         88        49 ( 55.7%)  SDFFARX1_HVT
    29        380        75 ( 19.7%)        286        64 ( 22.4%)  NBUFFX32_LVT
    21        332        73 ( 22.0%)        210        64 ( 30.5%)  NBUFFX8_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         40        24 ( 60.0%)         32        24 ( 75.0%)  AO21X2_LVT
     1         16        10 ( 62.5%)         16        11 ( 68.8%)  NBUFFX32_RVT
     1         32        15 ( 46.9%)         16        16 (100.0%)  MUX21X1_RVT
     1         32        19 ( 59.4%)         32        20 ( 62.5%)  OR4X4_LVT
     5         56        34 ( 60.7%)         40        21 ( 52.5%)  SDFFARX1_RVT
    21        172        93 ( 54.1%)         88        49 ( 55.7%)  SDFFARX1_HVT
     5        108        56 ( 51.9%)        104        56 ( 53.8%)  NOR2X2_LVT
     4        104        40 ( 38.5%)         48        40 ( 83.3%)  OA21X2_LVT
    19        592       255 ( 43.1%)        384       242 ( 63.0%)  MUX21X2_LVT
    10        136        77 ( 56.6%)         96        41 ( 42.7%)  SDFFARX2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         594 (9556 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.426 um ( 0.25 row height)
rms weighted cell displacement:   0.426 um ( 0.25 row height)
max cell displacement:            1.214 um ( 0.73 row height)
avg cell displacement:            0.297 um ( 0.18 row height)
avg weighted cell displacement:   0.297 um ( 0.18 row height)
number of cells moved:              498
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/ctmTdsLR_1_247 (MUX21X2_LVT)
  Input location: (765.219,401.065)
  Legal location: (766.152,400.288)
  Displacement:   1.214 um ( 0.73 row height)
Cell: wptr_full/ctmTdsLR_1_291 (AOI21X2_LVT)
  Input location: (692.912,462.653)
  Legal location: (691.824,462.152)
  Displacement:   1.198 um ( 0.72 row height)
Cell: wptr_full/U31 (MUX21X1_LVT)
  Input location: (717.285,465.057)
  Legal location: (718.272,465.496)
  Displacement:   1.081 um ( 0.65 row height)
Cell: wptr_full/ctmTdsLR_1_404 (MUX21X2_LVT)
  Input location: (676.734,471.849)
  Legal location: (675.712,472.184)
  Displacement:   1.075 um ( 0.64 row height)
Cell: wptr_full/U52 (NAND4X0_LVT)
  Input location: (733.421,462.797)
  Legal location: (734.232,462.152)
  Displacement:   1.036 um ( 0.62 row height)
Cell: rptr_empty/U83 (MUX21X2_LVT)
  Input location: (741.229,408.208)
  Legal location: (742.136,408.648)
  Displacement:   1.008 um ( 0.60 row height)
Cell: wptr_full/U160 (AO21X1_LVT)
  Input location: (709.371,467.704)
  Legal location: (710.216,467.168)
  Displacement:   1.001 um ( 0.60 row height)
Cell: wptr_full/U14 (INVX2_LVT)
  Input location: (685.497,481.252)
  Legal location: (684.832,480.544)
  Displacement:   0.971 um ( 0.58 row height)
Cell: rptr_empty/U143 (MUX21X2_LVT)
  Input location: (756.208,414.546)
  Legal location: (755.664,415.336)
  Displacement:   0.959 um ( 0.57 row height)
Cell: fifomem/U27 (NOR2X2_LVT)
  Input location: (453.668,364.267)
  Legal location: (454.248,363.504)
  Displacement:   0.959 um ( 0.57 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 7892
NPLDRC Place Cache: hit rate  37.8%  (7892 / 12678)
NPLDRC Access Cache: unique cache elements 11079
NPLDRC Access Cache: hit rate  13.5%  (11079 / 12811)
Completed Legalization, Elapsed time =   0: 0:33 
Moved 498 out of 1969 cells, ratio = 0.252920
Total displacement = 260.078705(um)
Max displacement = 1.709100(um), rptr_empty/ctmTdsLR_1_247 (765.219421, 401.064514, 0) => (766.151978, 401.959991, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.11(um)
  0 ~  20% cells displacement <=      0.21(um)
  0 ~  30% cells displacement <=      0.31(um)
  0 ~  40% cells displacement <=      0.41(um)
  0 ~  50% cells displacement <=      0.50(um)
  0 ~  60% cells displacement <=      0.60(um)
  0 ~  70% cells displacement <=      0.69(um)
  0 ~  80% cells displacement <=      0.78(um)
  0 ~  90% cells displacement <=      0.88(um)
  0 ~ 100% cells displacement <=      1.71(um)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 717 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 715, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 715, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 163. (TIM-112)
Done with post-clock timing-driven placement.
Information: Ending clock_opt / final_opto / Timing and Congestion Driven Placement with Legalization (FLW-8001)
Information: Time: 2023-04-11 00:39:03 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1512 MB (FLW-8100)

Information: Starting clock_opt / final_opto / Optimization (2) (FLW-8000)
Information: Time: 2023-04-11 00:39:03 / Session: 0.11 hr / Command: 0.01 hr / Memory: 1512 MB (FLW-8100)


START_FUNC : postDtdpRefresh CPU :    328 s ( 0.09 hr) ELAPSE :    408 s ( 0.11 hr) MEM-PEAK :  1511 Mb
Clock-opt optimization Phase 11 Iter  1        15.32        0.06      1.01        16       0.372  1396258688.00         631            0.11      1511
Running final optimization step.
END_FUNC : postDtdpRefresh CPU :    328 s ( 0.09 hr) ELAPSE :    408 s ( 0.11 hr) MEM-PEAK :  1511 Mb
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Total 0.0200 seconds to load 1936 cell instances into cellmap
Moveable cells: 594; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 769 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 779 nets have been analyzed
Average cell width 2.4717, cell height 1.6720, cell area 4.1326 for total 598 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  1        15.32        0.06      1.01        16       0.372  1396258688.00         631            0.11      1511
Warning: No tie cell is available for constant fixing. (OPT-200)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 13 Iter  1        15.32        0.06      1.01        16       0.372  1396258688.00         631            0.11      1511
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (3100000 3100000) (8898800 8885120)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0100 seconds to load 1936 cell instances into cellmap
Moveable cells: 594; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 769 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 779 nets have been analyzed
Average cell width 2.4717, cell height 1.6720, cell area 4.1326 for total 598 placed and application fixed cells
Clock-opt optimization Phase 14 Iter  1        15.32        0.06      1.01        16       0.372  1396258688.00         631            0.11      1511
Clock-opt optimization Phase 14 Iter  2        15.32        0.06      1.01        16       0.372  1396258688.00         631            0.11      1511
Clock-opt optimization Phase 14 Iter  3        15.32        0.06      1.01        16       0.372  1396258688.00         631            0.11      1511
Clock-opt optimization Phase 14 Iter  4        15.32        0.06      1.01        16       0.372  1396258688.00         631            0.11      1511

Clock-opt optimization Phase 15 Iter  1        15.32        0.06      1.01        12       0.372  1397767680.00         635            0.11      1511

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Clock-opt optimization Phase 16 Iter  1        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.11      1511
Clock-opt optimization Phase 16 Iter  2        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.11      1511
Clock-opt optimization Phase 16 Iter  3        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.11      1511
Clock-opt optimization Phase 16 Iter  4        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.11      1511
Clock-opt optimization Phase 16 Iter  5        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.11      1511
Clock-opt optimization Phase 16 Iter  6        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter  7        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter  8        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter  9        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 16 Iter 10        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 11        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 12        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 13        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 14        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 15        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 16        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 17        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 18        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 19        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 20        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 21        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 22        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511
Clock-opt optimization Phase 16 Iter 23        15.32        0.06      1.01        12       0.372  1346243968.00         635            0.12      1511

INFO: Enable clock_slack updates.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 17 Iter  1        15.32        0.00      1.01        12       0.372  1370046080.00         691            0.12      1511
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 18 Iter  1        15.32        0.00      1.01        12       0.372  1369882496.00         691            0.12      1511

Clock-opt optimization Phase 19 Iter  1        15.32        0.00      1.01        12       0.372  1353690112.00         656            0.12      1511

Clock-opt optimization Phase 20 Iter  1        15.32        0.00      1.01        12       0.372  1353690112.00         656            0.12      1511
Clock-opt optimization Phase 20 Iter  2        15.32        0.00      1.01        12       0.372  1353690112.00         656            0.12      1511

INFO: Enable clock_slack updates.
Clock-opt optimization Phase 21 Iter  1        15.32        0.00      1.01        12       0.372  1350905856.00         656            0.12      1511
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)
INFO: Disable clock_slack updates.

Clock-opt optimization Phase 22 Iter  1        15.32        0.00      1.01        12       0.372  1352159616.00         656            0.12      1511
Clock-opt optimization Phase 22 Iter  2        15.32        0.00      1.01        12       0.372  1352159616.00         656            0.12      1511

Clock-opt optimization Phase 23 Iter  1        15.32        0.00      1.01        12       0.372  1343542400.00         656            0.12      1511
Clock-opt optimization Phase 23 Iter  2        15.32        0.00      1.01        12       0.372  1343542400.00         656            0.12      1511
Clock-opt optimization Phase 23 Iter  3        15.32        0.00      1.01        12       0.372  1343542400.00         656            0.12      1511
Clock-opt optimization Phase 23 Iter  4        15.32        0.00      1.01        12       0.372  1343542400.00         656            0.12      1511

START_FUNC : legalize_placement_pre_run_core CPU :    350 s ( 0.10 hr) ELAPSE :    429 s ( 0.12 hr) MEM-PEAK :  1511 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    350 s ( 0.10 hr) ELAPSE :    429 s ( 0.12 hr) MEM-PEAK :  1511 Mb
Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 52
NPLDRC Place Cache: hit rate  26.8%  (52 / 71)
NPLDRC Access Cache: unique cache elements 52
NPLDRC Access Cache: hit rate  26.8%  (52 / 71)
Clock-opt optimization Phase 24 Iter  1        15.32        0.00      0.60        12       0.372  1343542400.00         656            0.12      1511
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 120 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1961        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (15 sec)
Legalization complete (31 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1961
number of references:               120
number of site rows:                346
number of locations attempted:    15232
number of locations failed:        3967  (26.0%)

Legality of references at locations:
79 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    17        440       198 ( 45.0%)        272       183 ( 67.3%)  MUX21X2_LVT
    52        912       137 ( 15.0%)        432       116 ( 26.9%)  AND2X1_LVT
    28        336       148 ( 44.0%)        160        76 ( 47.5%)  SDFFARX1_LVT
    35        636       120 ( 18.9%)        232        97 ( 41.8%)  NBUFFX2_LVT
    13        184        93 ( 50.5%)        128        53 ( 41.4%)  SDFFARX2_LVT
    23        433        64 ( 14.8%)        207        49 ( 23.7%)  NAND4X0_LVT
    15        322        64 ( 19.9%)        146        46 ( 31.5%)  NAND3X0_LVT
    13        264        54 ( 20.5%)         96        48 ( 50.0%)  AND3X1_LVT
    20        336        52 ( 15.5%)        138        46 ( 33.3%)  INVX2_LVT
     8         88        47 ( 53.4%)         64        43 ( 67.2%)  SDFFARX2_HVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        15 ( 62.5%)         16        16 (100.0%)  OAI22X2_LVT
     1         56        36 ( 64.3%)         48        36 ( 75.0%)  AO21X2_LVT
     1         16        10 ( 62.5%)         16        11 ( 68.8%)  NAND2X2_LVT
     8         88        47 ( 53.4%)         64        43 ( 67.2%)  SDFFARX2_HVT
     1         16         7 ( 43.8%)          8         7 ( 87.5%)  NAND3X1_LVT
     1         80        42 ( 52.5%)         72        42 ( 58.3%)  OA22X2_LVT
     4         74        33 ( 44.6%)         42        30 ( 71.4%)  SDFFASX2_LVT
    17        440       198 ( 45.0%)        272       183 ( 67.3%)  MUX21X2_LVT
     6         80        36 ( 45.0%)         40        27 ( 67.5%)  SDFFARX1_RVT
    12        102        51 ( 50.0%)         42        23 ( 54.8%)  SDFFARX1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         619 (9779 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.432 um ( 0.26 row height)
rms weighted cell displacement:   0.432 um ( 0.26 row height)
max cell displacement:            2.432 um ( 1.45 row height)
avg cell displacement:            0.153 um ( 0.09 row height)
avg weighted cell displacement:   0.153 um ( 0.09 row height)
number of cells moved:              163
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: rptr_empty/U126 (AND3X1_LVT)
  Input location: (734.232,401.96)
  Legal location: (736.664,401.96)
  Displacement:   2.432 um ( 1.45 row height)
Cell: ZBUF_162_inst_1859 (NBUFFX8_LVT)
  Input location: (732.712,383.568)
  Legal location: (734.08,381.896)
  Displacement:   2.160 um ( 1.29 row height)
Cell: fifomem/U27 (NOR2X2_LVT)
  Input location: (454.248,363.504)
  Legal location: (452.12,363.504)
  Displacement:   2.128 um ( 1.27 row height)
Cell: ZINV_91_inst_1906 (INVX8_LVT)
  Input location: (732.408,383.568)
  Legal location: (731.344,385.24)
  Displacement:   1.982 um ( 1.19 row height)
Cell: ZINV_309_inst_1907 (INVX16_LVT)
  Input location: (732.104,383.568)
  Legal location: (731.04,381.896)
  Displacement:   1.982 um ( 1.19 row height)
Cell: rptr_empty/ctmTdsLR_4_2001 (OAI21X1_LVT)
  Input location: (751.712,378.552)
  Legal location: (753.688,378.552)
  Displacement:   1.976 um ( 1.18 row height)
Cell: ZINV_210_inst_1905 (INVX16_LVT)
  Input location: (732.408,383.568)
  Legal location: (733.168,385.24)
  Displacement:   1.837 um ( 1.10 row height)
Cell: rptr_empty/ctmTdsLR_10_2007 (INVX0_LVT)
  Input location: (750.952,378.552)
  Legal location: (750.192,376.88)
  Displacement:   1.837 um ( 1.10 row height)
Cell: wptr_full/U109 (AO21X1_LVT)
  Input location: (691.824,465.496)
  Legal location: (690,465.496)
  Displacement:   1.824 um ( 1.09 row height)
Cell: wptr_full/U143 (AND2X1_LVT)
  Input location: (690.608,465.496)
  Legal location: (688.784,465.496)
  Displacement:   1.824 um ( 1.09 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 7633
NPLDRC Place Cache: hit rate  35.8%  (7633 / 11891)
NPLDRC Access Cache: unique cache elements 10297
NPLDRC Access Cache: hit rate  14.4%  (10297 / 12029)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 742 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 740, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 740, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 164. (TIM-112)
INFO: Re-applying min timing blockers.

CCL: Total Usage Adjustment : 1
INFO: Derive row count 179 from GR congestion map (716/4)
INFO: Derive col count 179 from GR congestion map (717/4)
Convert timing mode ...
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0200 seconds to load 1961 cell instances into cellmap
Moveable cells: 619; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 816 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 826 nets have been analyzed
Average cell width 2.4269, cell height 1.6720, cell area 4.0577 for total 623 placed and application fixed cells
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Total 0.0200 seconds to load 1961 cell instances into cellmap
Moveable cells: 619; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
0 out of 816 data nets is detail routed, 7 out of 10 clock nets are detail routed and total 826 nets have been analyzed
Average cell width 2.4269, cell height 1.6720, cell area 4.0577 for total 623 placed and application fixed cells
Clock-opt optimization Phase 25 Iter  1        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter  2        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Clock-opt optimization Phase 25 Iter  3        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter  4        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter  5        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter  6        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter  7        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter  8        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter  9        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 10        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 11        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 12        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 13        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 14        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 15        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 16        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511
Clock-opt optimization Phase 25 Iter 17        16.56        0.00      0.60        13       0.372  1343542400.00         656            0.13      1511

Clock-opt optimization Phase 26 Iter  1        16.56        0.00      0.60        13       0.372  1352143744.00         673            0.13      1511
Clock-opt optimization Phase 26 Iter  2        16.56        0.00      0.60        13       0.372  1352143744.00         673            0.13      1511
Clock-opt optimization Phase 26 Iter  3        16.56        0.00      0.60        13       0.372  1352143744.00         673            0.13      1511
Clock-opt optimization Phase 26 Iter  4        16.56        0.00      0.60        13       0.372  1352143744.00         673            0.13      1511

Clock-opt optimization Phase 27 Iter  1        16.56        0.00      0.60        12       0.372  1352136576.00         673            0.13      1511
Clock-opt optimization Phase 27 Iter  2        16.56        0.00      0.60        12       0.372  1352136576.00         673            0.13      1511
Clock-opt optimization Phase 27 Iter  3        16.56        0.00      0.60        12       0.372  1352136576.00         673            0.13      1511

Clock-opt optimization Phase 28 Iter  1        16.46        0.00      0.60        12       0.372  1352136576.00         673            0.13      1511

Information: Ending clock_opt / final_opto / Optimization (2) (FLW-8001)
Information: Time: 2023-04-11 00:40:09 / Session: 0.13 hr / Command: 0.03 hr / Memory: 1512 MB (FLW-8100)

START_FUNC : legalize_placement_pre_run_core CPU :    394 s ( 0.11 hr) ELAPSE :    473 s ( 0.13 hr) MEM-PEAK :  1511 Mb
END_FUNC : legalize_placement_pre_run_core CPU :    394 s ( 0.11 hr) ELAPSE :    473 s ( 0.13 hr) MEM-PEAK :  1511 Mb
Clock-opt optimization Phase 30 Iter  1        16.30        0.00      0.60        12       0.372  1346051712.00         659            0.13      1511
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 120 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1964        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (8 sec)
Legalization complete (24 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1964
number of references:               120
number of site rows:                346
number of locations attempted:    11252
number of locations failed:        2637  (23.4%)

Legality of references at locations:
75 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    28        320       139 ( 43.4%)        152        84 ( 55.3%)  SDFFARX1_LVT
    54        720       111 ( 15.4%)        320        94 ( 29.4%)  AND2X1_LVT
    18        296        95 ( 32.1%)        120        71 ( 59.2%)  MUX21X2_LVT
    41        683        95 ( 13.9%)        200        66 ( 33.0%)  NBUFFX2_LVT
    13        128        68 ( 53.1%)         64        33 ( 51.6%)  SDFFARX2_LVT
    17        266        49 ( 18.4%)        162        45 ( 27.8%)  NBUFFX8_LVT
    13        204        48 ( 23.5%)        116        38 ( 32.8%)  NAND3X0_LVT
     5        128        44 ( 34.4%)        112        42 ( 37.5%)  NOR2X2_LVT
    18        178        50 ( 28.1%)         58        21 ( 36.2%)  XNOR2X2_LVT
    23        311        41 ( 13.2%)        149        27 ( 18.1%)  NAND4X0_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        15 ( 62.5%)         16        16 (100.0%)  OAI22X2_LVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  OR4X4_LVT
     8         64        33 ( 51.6%)         40        29 ( 72.5%)  SDFFARX2_HVT
     2         18        10 ( 55.6%)          8         5 ( 62.5%)  INVX16_HVT
     1         16         9 ( 56.2%)         16         9 ( 56.2%)  DELLN3X2_RVT
    12         84        50 ( 59.5%)         32        13 ( 40.6%)  SDFFARX1_HVT
    13        128        68 ( 53.1%)         64        33 ( 51.6%)  SDFFARX2_LVT
     2         48        21 ( 43.8%)         32        21 ( 65.6%)  NAND3X1_LVT
     1          8         2 ( 25.0%)          8         6 ( 75.0%)  SDFFARX2_RVT
     1          6         3 ( 50.0%)          6         3 ( 50.0%)  DELLN2X2_LVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         622 (9823 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.240 um ( 0.14 row height)
rms weighted cell displacement:   0.240 um ( 0.14 row height)
max cell displacement:            1.779 um ( 1.06 row height)
avg cell displacement:            0.052 um ( 0.03 row height)
avg weighted cell displacement:   0.052 um ( 0.03 row height)
number of cells moved:               63
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_156_inst_59 (NBUFFX2_LVT)
  Input location: (706.264,462.152)
  Legal location: (706.872,463.824)
  Displacement:   1.779 um ( 1.06 row height)
Cell: ZBUF_180_inst_2126 (NBUFFX8_LVT)
  Input location: (732.712,383.568)
  Legal location: (732.408,385.24)
  Displacement:   1.699 um ( 1.02 row height)
Cell: fifomem/U88 (OR2X4_LVT)
  Input location: (457.592,552.44)
  Legal location: (457.44,554.112)
  Displacement:   1.679 um ( 1.00 row height)
Cell: fifomem/ctmTdsLR_1_350 (AND2X1_LVT)
  Input location: (446.648,428.712)
  Legal location: (446.648,430.384)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/U27 (NOR2X2_LVT)
  Input location: (452.12,363.504)
  Legal location: (452.12,365.176)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/ctmTdsLR_1_351 (NOR2X2_LVT)
  Input location: (464.28,465.496)
  Legal location: (464.28,463.824)
  Displacement:   1.672 um ( 1.00 row height)
Cell: wptr_full/ZINV_4_inst_2109 (INVX4_LVT)
  Input location: (734.232,463.824)
  Legal location: (732.56,463.824)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/ZBUF_41_inst_2157 (NBUFFX2_LVT)
  Input location: (459.72,370.192)
  Legal location: (459.72,371.864)
  Displacement:   1.672 um ( 1.00 row height)
Cell: fifomem/ctmTdsLR_1_344 (OR2X4_LVT)
  Input location: (457.44,463.824)
  Legal location: (457.44,465.496)
  Displacement:   1.672 um ( 1.00 row height)
Cell: ZINV_210_inst_1905 (INVX8_LVT)
  Input location: (733.168,385.24)
  Legal location: (734.688,385.24)
  Displacement:   1.520 um ( 0.91 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 5940
NPLDRC Place Cache: hit rate  31.7%  (5940 / 8692)
NPLDRC Access Cache: unique cache elements 7796
NPLDRC Access Cache: hit rate  11.4%  (7796 / 8796)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 745 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 743, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 743, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 164. (TIM-112)
INFO: Re-applying min timing blockers.

Clock-opt optimization Phase 31 Iter  1        16.35        0.00      0.63        12       0.372  1346051712.00         659            0.14      1511

Clock-opt optimization Phase 32 Iter  1        16.35        0.00      0.63        12       0.372  1346051712.00         659            0.14      1511
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   33  Alloctr   33  Proc 3336 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used   46  Alloctr   47  Proc 3336 
Net statistics:
Total number of nets     = 809
Number of nets to route  = 10
Number of single or zero port nets = 89
4 nets are partially connected,
 of which 4 are detail routed and 0 are global routed.
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
3 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   48  Proc 3336 
Average gCell capacity  7.91     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   44  Alloctr   46  Proc    0 
[End of Build Congestion map] Total (MB): Used   92  Alloctr   94  Proc 3336 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   56  Alloctr   57  Proc    0 
[End of Build Data] Total (MB): Used   92  Alloctr   94  Proc 3336 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc  100 
[End of Blocked Pin Detection] Total (MB): Used  268  Alloctr  270  Proc 3437 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  268  Alloctr  270  Proc 3437 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 1
Initial. Via VIA12SQ_C count = 1
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  268  Alloctr  270  Proc 3437 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 1
phase1. Via VIA12SQ_C count = 1
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  268  Alloctr  270  Proc 3437 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 0.00
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 1
phase2. Via VIA12SQ_C count = 1
phase2. Via VIA23SQ_C count = 0
phase2. Via VIA34SQ_C count = 0
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  231  Alloctr  233  Proc  100 
[End of Whole Chip Routing] Total (MB): Used  268  Alloctr  270  Proc 3437 

Congestion utilization per direction:
Average vertical track utilization   =  0.02 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.02 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -42  Proc    0 
[GR: Done] Total (MB): Used  243  Alloctr  244  Proc 3437 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  210  Alloctr  210  Proc  100 
[GR: Done] Total (MB): Used  243  Alloctr  244  Proc 3437 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc  100 
[End of Global Routing] Total (MB): Used   65  Alloctr   66  Proc 3437 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   33  Alloctr   34  Proc 3437 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 2 of 17


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   33  Alloctr   34  Proc 3437 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   33  Alloctr   34  Proc 3437 

Number of wires with overlap after iteration 1 = 1 of 16


Wire length and via report:
---------------------------
Number of M1 wires: 1             : 0
Number of M2 wires: 10           VIA12SQ_C: 9
Number of M3 wires: 5            VIA23SQ_C: 8
Number of M4 wires: 0            VIA34SQ_C: 0
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 16                vias: 17

Total M1 wire length: 0.1
Total M2 wire length: 1.3
Total M3 wire length: 1.8
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 3.2

Longest M1 wire length: 0.1
Longest M2 wire length: 0.2
Longest M3 wire length: 0.5
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   31  Alloctr   33  Proc 3437 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 3437 
Total number of nets = 809, of which 0 are not extracted
Total number of open nets = 713, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  965/5184 Partitions, Violations =       0
Routed  1009/5184 Partitions, Violations =      0
Routed  1010/5184 Partitions, Violations =      0
Routed  1054/5184 Partitions, Violations =      0
Routed  1100/5184 Partitions, Violations =      0
Routed  1146/5184 Partitions, Violations =      0
Routed  1147/5184 Partitions, Violations =      0
Routed  1148/5184 Partitions, Violations =      0
Routed  1151/5184 Partitions, Violations =      0
Routed  1194/5184 Partitions, Violations =      0
Routed  1195/5184 Partitions, Violations =      0
Routed  1199/5184 Partitions, Violations =      0
Routed  1200/5184 Partitions, Violations =      0
Routed  1243/5184 Partitions, Violations =      0
Routed  1244/5184 Partitions, Violations =      0
Routed  1248/5184 Partitions, Violations =      0
Routed  1249/5184 Partitions, Violations =      0
Routed  1293/5184 Partitions, Violations =      0
Routed  1294/5184 Partitions, Violations =      0
Routed  1298/5184 Partitions, Violations =      0
Routed  1299/5184 Partitions, Violations =      0
Routed  1344/5184 Partitions, Violations =      0
Routed  1345/5184 Partitions, Violations =      0
Routed  1349/5184 Partitions, Violations =      0
Routed  1350/5184 Partitions, Violations =      0
Routed  1396/5184 Partitions, Violations =      0
Routed  1397/5184 Partitions, Violations =      0
Routed  1398/5184 Partitions, Violations =      0
Routed  1401/5184 Partitions, Violations =      0
Routed  1402/5184 Partitions, Violations =      0
Routed  1449/5184 Partitions, Violations =      0
Routed  1450/5184 Partitions, Violations =      0
Routed  1452/5184 Partitions, Violations =      0
Routed  1454/5184 Partitions, Violations =      0
Routed  1455/5184 Partitions, Violations =      0
Routed  1503/5184 Partitions, Violations =      0
Routed  1504/5184 Partitions, Violations =      0
Routed  1505/5184 Partitions, Violations =      0
Routed  1507/5184 Partitions, Violations =      0
Routed  1508/5184 Partitions, Violations =      0
Routed  1509/5184 Partitions, Violations =      0
Routed  1558/5184 Partitions, Violations =      0
Routed  1559/5184 Partitions, Violations =      0
Routed  1561/5184 Partitions, Violations =      0
Routed  1563/5184 Partitions, Violations =      0
Routed  1564/5184 Partitions, Violations =      0
Routed  1614/5184 Partitions, Violations =      0
Routed  1615/5184 Partitions, Violations =      0
Routed  1618/5184 Partitions, Violations =      0
Routed  1619/5184 Partitions, Violations =      0
Routed  1620/5184 Partitions, Violations =      0
Routed  1671/5184 Partitions, Violations =      0
Routed  1672/5184 Partitions, Violations =      0
Routed  1676/5184 Partitions, Violations =      0
Routed  1677/5184 Partitions, Violations =      0
Routed  1729/5184 Partitions, Violations =      0
Routed  1730/5184 Partitions, Violations =      0
Routed  1734/5184 Partitions, Violations =      0
Routed  1735/5184 Partitions, Violations =      0
Routed  1788/5184 Partitions, Violations =      0
Routed  1789/5184 Partitions, Violations =      0
Routed  1793/5184 Partitions, Violations =      0
Routed  1794/5184 Partitions, Violations =      0
Routed  1795/5184 Partitions, Violations =      0
Routed  1848/5184 Partitions, Violations =      0
Routed  1849/5184 Partitions, Violations =      0
Routed  1853/5184 Partitions, Violations =      0
Routed  1854/5184 Partitions, Violations =      0
Routed  1856/5184 Partitions, Violations =      0
Routed  1858/5184 Partitions, Violations =      0
Routed  1909/5184 Partitions, Violations =      0
Routed  1910/5184 Partitions, Violations =      0
Routed  1911/5184 Partitions, Violations =      0
Routed  1914/5184 Partitions, Violations =      0
Routed  1915/5184 Partitions, Violations =      0
Routed  1918/5184 Partitions, Violations =      0
Routed  1919/5184 Partitions, Violations =      0
Routed  1972/5184 Partitions, Violations =      0
Routed  1973/5184 Partitions, Violations =      0
Routed  1976/5184 Partitions, Violations =      0
Routed  2035/5184 Partitions, Violations =      0
Routed  2036/5184 Partitions, Violations =      0
Routed  2099/5184 Partitions, Violations =      0
Routed  2100/5184 Partitions, Violations =      0
Routed  2101/5184 Partitions, Violations =      0
Routed  2164/5184 Partitions, Violations =      0
Routed  2165/5184 Partitions, Violations =      0
Routed  2175/5184 Partitions, Violations =      1
Routed  2229/5184 Partitions, Violations =      1
Routed  2230/5184 Partitions, Violations =      1
Routed  2296/5184 Partitions, Violations =      5
Routed  2297/5184 Partitions, Violations =      5
Routed  2300/5184 Partitions, Violations =      5
Routed  2365/5184 Partitions, Violations =      0
Routed  2366/5184 Partitions, Violations =      0
Routed  2375/5184 Partitions, Violations =      0
Routed  2435/5184 Partitions, Violations =      0
Routed  2436/5184 Partitions, Violations =      0
Routed  2450/5184 Partitions, Violations =      0
Routed  2507/5184 Partitions, Violations =      0
Routed  2508/5184 Partitions, Violations =      0
Routed  2579/5184 Partitions, Violations =      0
Routed  2580/5184 Partitions, Violations =      0
Routed  2583/5184 Partitions, Violations =      0
Routed  2655/5184 Partitions, Violations =      0
Routed  2656/5184 Partitions, Violations =      0
Routed  2657/5184 Partitions, Violations =      0
Routed  2726/5184 Partitions, Violations =      0
Routed  2727/5184 Partitions, Violations =      0
Routed  2728/5184 Partitions, Violations =      0
Routed  2796/5184 Partitions, Violations =      0
Routed  2797/5184 Partitions, Violations =      0
Routed  2805/5184 Partitions, Violations =      0
Routed  2865/5184 Partitions, Violations =      0
Routed  2866/5184 Partitions, Violations =      0
Routed  2875/5184 Partitions, Violations =      0
Routed  2933/5184 Partitions, Violations =      0
Routed  2934/5184 Partitions, Violations =      0
Routed  2950/5184 Partitions, Violations =      0
Routed  3000/5184 Partitions, Violations =      0
Routed  3001/5184 Partitions, Violations =      0
Routed  3066/5184 Partitions, Violations =      0
Routed  3067/5184 Partitions, Violations =      0
Routed  3075/5184 Partitions, Violations =      0
Routed  3131/5184 Partitions, Violations =      0
Routed  3132/5184 Partitions, Violations =      0
Routed  3150/5184 Partitions, Violations =      0
Routed  3195/5184 Partitions, Violations =      0
Routed  3204/5184 Partitions, Violations =      0
Routed  3258/5184 Partitions, Violations =      0
Routed  3259/5184 Partitions, Violations =      0
Routed  3275/5184 Partitions, Violations =      0
Routed  3320/5184 Partitions, Violations =      0
Routed  3329/5184 Partitions, Violations =      0
Routed  3381/5184 Partitions, Violations =      0
Routed  3382/5184 Partitions, Violations =      0
Routed  3441/5184 Partitions, Violations =      0
Routed  3442/5184 Partitions, Violations =      0
Routed  3450/5184 Partitions, Violations =      0
Routed  3500/5184 Partitions, Violations =      0
Routed  3501/5184 Partitions, Violations =      0
Routed  3558/5184 Partitions, Violations =      0
Routed  3559/5184 Partitions, Violations =      0
Routed  3615/5184 Partitions, Violations =      0
Routed  3616/5184 Partitions, Violations =      0
Routed  3625/5184 Partitions, Violations =      0
Routed  3671/5184 Partitions, Violations =      0
Routed  3676/5184 Partitions, Violations =      0
Routed  3728/5184 Partitions, Violations =      0
Routed  3729/5184 Partitions, Violations =      0
Routed  3782/5184 Partitions, Violations =      0
Routed  3783/5184 Partitions, Violations =      0
Routed  3835/5184 Partitions, Violations =      0
Routed  3836/5184 Partitions, Violations =      0
Routed  3887/5184 Partitions, Violations =      0
Routed  3888/5184 Partitions, Violations =      0
Routed  3938/5184 Partitions, Violations =      0
Routed  3939/5184 Partitions, Violations =      0
Routed  3988/5184 Partitions, Violations =      0
Routed  3989/5184 Partitions, Violations =      0
Routed  4037/5184 Partitions, Violations =      0
Routed  4038/5184 Partitions, Violations =      0
Routed  4085/5184 Partitions, Violations =      0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   33  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used   65  Alloctr   66  Proc 3437 

End DR iteration 0 with 5184 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   35  Alloctr   36  Proc 3437 
[DR: Done] Elapsed real time: 0:00:00 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   35  Alloctr   36  Proc 3437 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    4281 micron
Total Number of Contacts =             400
Total Number of Wires =                425
Total Number of PtConns =              99
Total Number of Routed Wires =       425
Total Routed Wire Length =           4273 micron
Total Number of Routed Contacts =       400
        Layer             M1 :          0 micron
        Layer             M2 :         43 micron
        Layer             M3 :       1038 micron
        Layer             M4 :       1343 micron
        Layer             M5 :       1134 micron
        Layer             M6 :        724 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :          9
        Via   VIA45SQ_C(rot) :         28
        Via        VIA34SQ_C :        152
        Via   VIA23SQ_C(rot) :        107
        Via        VIA12SQ_C :        101
        Via   VIA12SQ_C(rot) :          3

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 400 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer VIA2       =  0.00% (0      / 107     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA4       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA5       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
 
  Total double via conversion rate    =  0.00% (0 / 400 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
    Layer VIA2       =  0.00% (0      / 107     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
    Layer VIA4       =  0.00% (0      / 28      vias)
    Layer VIA5       =  0.00% (0      / 9       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 400 vias)
 
    Layer VIA1       =  0.00% (0      / 104     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (104     vias)
    Layer VIA2       =  0.00% (0      / 107     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (107     vias)
    Layer VIA3       =  0.00% (0      / 152     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (152     vias)
    Layer VIA4       =  0.00% (0      / 28      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (28      vias)
    Layer VIA5       =  0.00% (0      / 9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (9       vias)
 

Total number of nets = 809
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 745 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 743, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 743, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 164. (TIM-112)

Clock-opt optimization Phase 33 Iter  1        16.35        0.00      0.62        12       0.372  1346051712.00         659            0.14      1612

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2023-04-11 00:40:40 / Session: 0.14 hr / Command: 0.04 hr / Memory: 1612 MB (FLW-8100)
Enable dominated scenarios

Clock-opt optimization complete                16.35        0.00      0.62        12       0.372  1346051712.00         659            0.14      1612
Co-efficient Ratio Summary:
4.193421658084  6.578039911900  2.479639287277  7.744184740401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017938805874  448.644135293398  6.370036353285  7.812358108527  4.420847112383  1.811569690796
9.922502658672  6.462396519681  8.237022122693  8.718409261931  4.242940674860  6.875278097729  1.318073429441  4.657879322478  7.635891811221  9.113511669609  766.928424342700  1.411528559615  4.500607503750
2.060531647911  4.588423409480  2.011679507759  6.784736977862  2.430567170402  3.879771500032  8.450958970596  1.115123714701  2.873968927205  1.355122998278  480.975272518372  5.127087079218  6.408207686760
9.731622767637  4.385365479159  9.999761759148  7.347084063210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.343539122627  0.037327005045  178.055038439281  7.390251034390  4.405404102100
6.611012797433  8.965546210634  5.306356248788  0.882075568572  5.367847591334  1.826354090279  2.637726098236  5.283406261425  3.867463816766  5.291992174740  353.537527056796  6.242117216483  5.626172913446
1.036181422660  1.071582188533  7.767486041822  1.079581862469  7.562041727387  1.193921160867  3.380650488682  3.459472458902  4.093368484394  9.944898411549  159.263028324445  2.237100141934  1.909597690768
9.219704120209  2.091591519912  3.546609230842  6.814266305588  3.460719326522  4.824446379456  7.350487070545  1.168271601288  8.717343371851  0.993957570837  465.755531126838  9.494816012396  1.699658427074
5.299466500596  0.909795529335  5.807261364723  1.313975735100  7.217096260469  5.159474276820  6.493223193711  0.170310435135  8.115196662695  8.267309533424  478.908050235021  6.243008053736  2.142485627731
1.156782142955  3.519142150415  6.161286698694  2.019567384260  3.132585852424  4.802551463055  9.359522453540  7.563451201280  4.123477518126  5.300053900041  805.656111118338  7.273698800250  5.773771948483
7.311254867231  0.105504818194  9.412422547915  0.531669190076  2.727011233081  0.717845256074  7.110998585147  4.364042327646  7.697943493242  1.693878715511  028.414730100508  2.053340490450  0.301754061421
4.116962729276  3.414184887755  1.556509432791  8.936027236702  6.425459020209  2.084649978471  4.951177467457  7.340473171274  7.214219815920  7.400445031414  766.753809152498  4.398420637884  8.619708379820
6.103190220665  4.529563872105  9.547726931192  8.696334840310  3.784709364151  5.702741133615  6.476694424697  6.650523956592  1.087480218964  7.382380140146  412.860174904193  4.243141292343  0.381790402479
6.392872715617  1.875405542600  0.500003538705  5.658335945567  2.147545872894  4.543874616565  9.212178639017  9.375058743104  6.708009339863  4.395099816078  252.630743274420  8.378214468311  5.604960469922
5.026083284335  3.950065660453  0.221226933343  4.029617414242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.918112219113  5.103697396373  548.723713801484  4.315229031000  6.444090002060
5.316976672494  4.229963784051  6.795077596784  7.396775822430  5.671704023879  7.715000328450  9.589705961115  1.237147012873  9.689272051355  1.216983083513  019.685781725190  9.900538236408  2.445826709731
6.227173832291  3.649660479982  7.617591487347  0.877639306393  2.667679078063  3.269831314288  6.301878805817  9.283230072343  5.391226270037  3.267051750494  816.128531417363  1.640189904405  4.410080106611
0.127471896871  5.457075210766  3.562487880882  0.782682925367  8.475913341826  3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918748702249  630.495578166215  0.202891016876  1.198199061036
1.814723169987  5.816754202127  4.860418221079  5.845621897562  0.417273871193  9.211608673380  6.504886823459  4.724589024093  3.684843949944  8.971116790206  995.408255652200  0.131146522159  5.345962289219
7.041709550907  5.900068098067  6.092308426814  2.690052083460  7.193265224824  4.463794567350  4.870705451168  2.716012888717  3.433718510993  9.562709673361  810.267743989467  7.290859642849  6.953235345299
4.665626278815  7.940970100308  2.613699311313  9.776358207217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088335543493  967.139211816216  9.110263502767  4.225232911156
7.821040861425  1.416281901663  2.866938022019  5.692849803132  5.858445024802  5.513631359359  5.213535407563  4.512012804123  4.775181265300  0.522001817760  447.887323387246  5.018730260398  7.188449437311
2.548293628011  5.033868794914  4.225421230531  6.610907962727  0.112330820418  8.452560707348  9.985852574364  0.423276467697  9.434932421693  8.770156519998  023.077245082026  2.534632265926  7.919679814116
9.627813071349  1.833554306245  5.094379098936  0.291364326425  4.590202092084  6.499784714951  1.774674577340  4.731712747214  2.198159207400  4.443315546371  414.767764984361  3.336006503234  7.452753806103
1.902827962426  5.623408895660  7.269363008696  3.367400503784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894402863832  588.375315334216  0.542765211531  7.373081096392
8.727777489772  4.040105496623  0.035331795658  3.378452072147  5.458728944543  8.746165659212  1.786390179375  0.587431046708  0.093398634395  0.985161081239  775.065391808341  1.265518799979  9.079656525026
0.832464661857  0.641383916344  2.269387184029  6.193149829406  6.690968752789  9.646613180723  2.944146578793  2.247876358918  1.122191135103  6.960964034141  129.483661444388  1.311245680719  0.375087905316
9.766345822126  9.621221746012  0.775967847396  7.786221605671  7.040238707691  0.003284561495  7.059612251237  1.470128739689  2.720513551216  9.827836439826  945.432322109973  3.371451513695  8.676052216227
1.738943891546  6.698190527934  5.914873470877  6.321060232667  6.790780633269  8.313142886301  8.788058179283  2.300723435391  2.262700373267  0.504505247802  537.523244831613  9.889631585660  0.210021010127
4.718589693313  0.746654697067  4.878808820782  6.857250978475  9.133418263540  9.027926377260  9.823652834062  6.142538674638  1.676652919918  7.474023795051  499.274733350275  7.098943792348  1.344675261814
7.231210753772  7.536578208365  4.182210795845  6.246972920417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.154903368601  526.049693200104  0.543006526595  9.076857097041
7.095120953871  0.674436090820  3.084268142690  0.558831907193  2.652248254398  7.945673566935  7.054512782716  0.128887173433  7.185109939562  7.083734917852  806.288965877263  7.689203427103  2.707417894665
6.262309035811  9.795559606441  6.993113139776  3.510079470962  5.254751504676  7.690064994385  9.371102803104  3.513581151966  6.269582673088  3.342435238329  377.107233369183  1.723218955475  2.773176467821
0.408235139387  2.803562246694  9.380220195692  8.426038625858  4.450248035448  6.313593557378  5.354076734512  0.128041234775  1.812653000522  0.004178903135  465.438943665081  6.475644268338  4.848338012548

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.3051     0.3383   0.0000     0.0000      0
    1   8   0.1955     0.2228   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.3678    12.5708   0.1094     0.6216     11
    1  11   0.4897     3.7776   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.4897    16.3484   0.0000     73   0.1094     0.6216     11        0     0.0000       13 1346051712
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4897    16.3484   0.0000     73   0.1094     0.6216     11        0     0.0000       13 1346051712    371975.31        659
--------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.4897    16.3484   0.0000     73   0.1094     0.6216     11        0       13 1346051712    371975.31        659

Clock-opt command complete                CPU:   425 s (  0.12 hr )  ELAPSE:   505 s (  0.14 hr )  MEM-PEAK:  1612 MB
Clock-opt command statistics  CPU=144 sec (0.04 hr) ELAPSED=144 sec (0.04 hr) MEM-PEAK=1.574 GB
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 745 nets, 0 global routed, 7 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'fifo1_sram'. (NEX-022)
Information: Crosstalk analysis has been disabled. (TIM-114)
Information: Design Average RC for design fifo1_sram  (NEX-011)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.077207 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785714 ohm/um, via_r = 0.500000 ohm/cut, c = 0.090888 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 743, routed nets = 7, across physical hierarchy nets = 0, parasitics cached nets = 743, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 164. (TIM-112)
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from final_opto -to final_opto' (FLW-8001)
Information: Time: 2023-04-11 00:40:40 / Session: 0.14 hr / Command: 0.04 hr / Memory: 1612 MB (FLW-8100)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:postcts2.design'. (DES-028)
######## FINISHING POST-CTS OPT #################
######## ROUTE_OPT #################
****************************************
Report : Power/Ground Connection Summary
Design : fifo1_sram
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:40:41 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2022/2022
Ground net VSS                2022/2022
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2023-04-11 00:40:41 / Session: 0.14 hr / Command: 0.00 hr / Memory: 1612 MB (FLW-8100)
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   33  Alloctr   33  Proc 3436 
Printing options for 'route.common.*'

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used   46  Alloctr   47  Proc 3436 
Net statistics:
Total number of nets     = 809
Number of nets to route  = 713
Number of single or zero port nets = 89
7 nets are fully connected,
 of which 7 are detail routed and 0 are global routed.
3 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   48  Proc 3436 
Average gCell capacity  7.91     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   44  Alloctr   46  Proc    0 
[End of Build Congestion map] Total (MB): Used   92  Alloctr   94  Proc 3436 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   56  Alloctr   57  Proc    0 
[End of Build Data] Total (MB): Used   92  Alloctr   94  Proc 3436 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc   16 
[End of Blocked Pin Detection] Total (MB): Used  268  Alloctr  270  Proc 3452 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Initial Routing] Total (MB): Used  271  Alloctr  273  Proc 3452 
Initial. Routing result:
Initial. Both Dirs: Overflow =   421 Max = 5 GRCs =  2619 (0.26%)
Initial. H routing: Overflow =   360 Max = 4 (GRCs =  2) GRCs =  2534 (0.49%)
Initial. V routing: Overflow =    61 Max = 5 (GRCs =  1) GRCs =    85 (0.02%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    12 Max = 3 (GRCs =  1) GRCs =    20 (0.00%)
Initial. M3         Overflow =    30 Max = 2 (GRCs =  2) GRCs =    31 (0.01%)
Initial. M4         Overflow =     9 Max = 2 (GRCs =  1) GRCs =    11 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M6         Overflow =    39 Max = 5 (GRCs =  1) GRCs =    54 (0.01%)
Initial. M7         Overflow =   329 Max = 4 (GRCs =  2) GRCs =  2499 (0.49%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   368 Max =  5 GRCs =  2558 (4.95%)
Initial. H routing: Overflow =   329 Max =  4 (GRCs =  2) GRCs =  2502 (9.68%)
Initial. V routing: Overflow =    38 Max =  5 (GRCs =  1) GRCs =    56 (0.22%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M6         Overflow =    38 Max =  5 (GRCs =  1) GRCs =    53 (0.21%)
Initial. M7         Overflow =   329 Max =  4 (GRCs =  2) GRCs =  2499 (9.67%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 69504.97
Initial. Layer M1 wire length = 3.93
Initial. Layer M2 wire length = 15009.01
Initial. Layer M3 wire length = 21298.57
Initial. Layer M4 wire length = 11805.19
Initial. Layer M5 wire length = 6762.56
Initial. Layer M6 wire length = 10241.77
Initial. Layer M7 wire length = 4383.93
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4833
Initial. Via VIA12SQ_C count = 1823
Initial. Via VIA23SQ_C count = 1901
Initial. Via VIA34SQ_C count = 547
Initial. Via VIA45SQ_C count = 226
Initial. Via VIA56SQ_C count = 229
Initial. Via VIA67SQ_C count = 107
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  271  Alloctr  273  Proc 3452 
phase1. Routing result:
phase1. Both Dirs: Overflow =   152 Max = 3 GRCs =  1220 (0.12%)
phase1. H routing: Overflow =   143 Max = 1 (GRCs = 1203) GRCs =  1203 (0.23%)
phase1. V routing: Overflow =     9 Max = 3 (GRCs =    1) GRCs =    17 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     7 Max = 3 (GRCs =    1) GRCs =    10 (0.00%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =    4) GRCs =     4 (0.00%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =    4) GRCs =     4 (0.00%)
phase1. M5         Overflow =     0 Max = 1 (GRCs =    2) GRCs =     2 (0.00%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =    3) GRCs =     3 (0.00%)
phase1. M7         Overflow =   139 Max = 1 (GRCs = 1197) GRCs =  1197 (0.23%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =    0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   141 Max =  1 GRCs =  1208 (2.34%)
phase1. H routing: Overflow =   140 Max =  1 (GRCs = 1200) GRCs =  1200 (4.64%)
phase1. V routing: Overflow =     1 Max =  1 (GRCs =    8) GRCs =     8 (0.03%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
phase1. M3         Overflow =     0 Max =  1 (GRCs =    1) GRCs =     1 (0.00%)
phase1. M4         Overflow =     0 Max =  1 (GRCs =    4) GRCs =     4 (0.02%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =    2) GRCs =     2 (0.01%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =    3) GRCs =     3 (0.01%)
phase1. M7         Overflow =   139 Max =  1 (GRCs = 1197) GRCs =  1197 (4.63%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =    0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 70073.74
phase1. Layer M1 wire length = 3.93
phase1. Layer M2 wire length = 16021.50
phase1. Layer M3 wire length = 23225.64
phase1. Layer M4 wire length = 12217.02
phase1. Layer M5 wire length = 7561.11
phase1. Layer M6 wire length = 9121.59
phase1. Layer M7 wire length = 1922.94
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5041
phase1. Via VIA12SQ_C count = 1822
phase1. Via VIA23SQ_C count = 1941
phase1. Via VIA34SQ_C count = 634
phase1. Via VIA45SQ_C count = 267
phase1. Via VIA56SQ_C count = 257
phase1. Via VIA67SQ_C count = 120
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  271  Alloctr  273  Proc 3452 
phase2. Routing result:
phase2. Both Dirs: Overflow =     8 Max = 2 GRCs =    10 (0.00%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. V routing: Overflow =     5 Max = 2 (GRCs =  1) GRCs =     7 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     6 (0.00%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 70132.51
phase2. Layer M1 wire length = 3.93
phase2. Layer M2 wire length = 16200.72
phase2. Layer M3 wire length = 23528.35
phase2. Layer M4 wire length = 12366.28
phase2. Layer M5 wire length = 7789.78
phase2. Layer M6 wire length = 8811.01
phase2. Layer M7 wire length = 1432.44
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4922
phase2. Via VIA12SQ_C count = 1822
phase2. Via VIA23SQ_C count = 1957
phase2. Via VIA34SQ_C count = 642
phase2. Via VIA45SQ_C count = 272
phase2. Via VIA56SQ_C count = 193
phase2. Via VIA67SQ_C count = 36
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  271  Alloctr  273  Proc 3452 
phase3. Routing result:
phase3. Both Dirs: Overflow =     6 Max = 2 GRCs =     7 (0.00%)
phase3. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. V routing: Overflow =     4 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     5 (0.00%)
phase3. M3         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Overflow over macro areas

phase3. Both Dirs: Overflow =     0 Max =  0 GRCs =     0 (0.00%)
phase3. H routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 70132.45
phase3. Layer M1 wire length = 3.93
phase3. Layer M2 wire length = 16198.64
phase3. Layer M3 wire length = 23529.08
phase3. Layer M4 wire length = 12466.99
phase3. Layer M5 wire length = 7794.02
phase3. Layer M6 wire length = 8707.35
phase3. Layer M7 wire length = 1432.44
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4924
phase3. Via VIA12SQ_C count = 1822
phase3. Via VIA23SQ_C count = 1959
phase3. Via VIA34SQ_C count = 641
phase3. Via VIA45SQ_C count = 274
phase3. Via VIA56SQ_C count = 192
phase3. Via VIA67SQ_C count = 36
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  234  Alloctr  236  Proc   16 
[End of Whole Chip Routing] Total (MB): Used  271  Alloctr  273  Proc 3452 

Congestion utilization per direction:
Average vertical track utilization   =  0.30 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  0.28 %
Peak    horizontal track utilization = 100.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -43  Alloctr  -44  Proc    0 
[GR: Done] Total (MB): Used  243  Alloctr  245  Proc 3452 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:05 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[GR: Done] Stage (MB): Used  210  Alloctr  211  Proc   16 
[GR: Done] Total (MB): Used  243  Alloctr  245  Proc 3452 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc   16 
[End of Global Routing] Total (MB): Used   65  Alloctr   66  Proc 3452 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Read routes] Total (MB): Used   34  Alloctr   34  Proc 3452 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 2518 of 7314


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   35  Alloctr   36  Proc 3452 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   35  Alloctr   36  Proc 3452 

Number of wires with overlap after iteration 1 = 1124 of 5952


Wire length and via report:
---------------------------
Number of M1 wires: 406                   : 0
Number of M2 wires: 2510                 VIA12SQ_C: 2600
Number of M3 wires: 1965                 VIA23SQ_C: 2751
Number of M4 wires: 638                  VIA34SQ_C: 905
Number of M5 wires: 269                  VIA45SQ_C: 385
Number of M6 wires: 147                  VIA56SQ_C: 200
Number of M7 wires: 17           VIA67SQ_C: 34
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 5952              vias: 6875

Total M1 wire length: 146.1
Total M2 wire length: 16000.3
Total M3 wire length: 23146.3
Total M4 wire length: 13170.3
Total M5 wire length: 8361.2
Total M6 wire length: 8679.7
Total M7 wire length: 1434.9
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 70938.8

Longest M1 wire length: 2.5
Longest M2 wire length: 431.8
Longest M3 wire length: 307.0
Longest M4 wire length: 421.6
Longest M5 wire length: 292.4
Longest M6 wire length: 499.2
Longest M7 wire length: 135.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Done] Total (MB): Used   31  Alloctr   32  Proc 3452 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   12  Alloctr   12  Proc    0 
[Dr init] Total (MB): Used   44  Alloctr   45  Proc 3452 
Total number of nets = 809, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  685/5184 Partitions, Violations =       0
Routed  721/5184 Partitions, Violations =       0
Routed  722/5184 Partitions, Violations =       0
Routed  723/5184 Partitions, Violations =       0
Routed  759/5184 Partitions, Violations =       0
Routed  760/5184 Partitions, Violations =       0
Routed  761/5184 Partitions, Violations =       0
Routed  762/5184 Partitions, Violations =       0
Routed  763/5184 Partitions, Violations =       1
Routed  798/5184 Partitions, Violations =       1
Routed  799/5184 Partitions, Violations =       1
Routed  800/5184 Partitions, Violations =       1
Routed  801/5184 Partitions, Violations =       1
Routed  802/5184 Partitions, Violations =       0
Routed  803/5184 Partitions, Violations =       0
Routed  839/5184 Partitions, Violations =       0
Routed  840/5184 Partitions, Violations =       0
Routed  841/5184 Partitions, Violations =       0
Routed  842/5184 Partitions, Violations =       0
Routed  843/5184 Partitions, Violations =       0
Routed  880/5184 Partitions, Violations =       0
Routed  882/5184 Partitions, Violations =       0
Routed  883/5184 Partitions, Violations =       0
Routed  884/5184 Partitions, Violations =       0
Routed  885/5184 Partitions, Violations =       0
Routed  921/5184 Partitions, Violations =       2
Routed  922/5184 Partitions, Violations =       2
Routed  925/5184 Partitions, Violations =       2
Routed  926/5184 Partitions, Violations =       2
Routed  927/5184 Partitions, Violations =       2
Routed  928/5184 Partitions, Violations =       2
Routed  929/5184 Partitions, Violations =       4
Routed  964/5184 Partitions, Violations =       3
Routed  965/5184 Partitions, Violations =       2
Routed  966/5184 Partitions, Violations =       2
Routed  968/5184 Partitions, Violations =       2
Routed  969/5184 Partitions, Violations =       2
Routed  970/5184 Partitions, Violations =       2
Routed  971/5184 Partitions, Violations =       2
Routed  1008/5184 Partitions, Violations =      0
Routed  1009/5184 Partitions, Violations =      0
Routed  1054/5184 Partitions, Violations =      0
Routed  1055/5184 Partitions, Violations =      0
Routed  1100/5184 Partitions, Violations =      0
Routed  1101/5184 Partitions, Violations =      2
Routed  1146/5184 Partitions, Violations =      2
Routed  1150/5184 Partitions, Violations =      1
Routed  1194/5184 Partitions, Violations =      2
Routed  1200/5184 Partitions, Violations =      1
Routed  1243/5184 Partitions, Violations =      1
Routed  1250/5184 Partitions, Violations =      4
Routed  1293/5184 Partitions, Violations =      4
Routed  1300/5184 Partitions, Violations =      10
Routed  1344/5184 Partitions, Violations =      10
Routed  1350/5184 Partitions, Violations =      11
Routed  1396/5184 Partitions, Violations =      7
Routed  1400/5184 Partitions, Violations =      7
Routed  1449/5184 Partitions, Violations =      6
Routed  1450/5184 Partitions, Violations =      6
Routed  1503/5184 Partitions, Violations =      7
Routed  1504/5184 Partitions, Violations =      7
Routed  1558/5184 Partitions, Violations =      9
Routed  1559/5184 Partitions, Violations =      10
Routed  1575/5184 Partitions, Violations =      7
Routed  1614/5184 Partitions, Violations =      7
Routed  1625/5184 Partitions, Violations =      6
Routed  1671/5184 Partitions, Violations =      6
Routed  1675/5184 Partitions, Violations =      6
Routed  1729/5184 Partitions, Violations =      6
Routed  1730/5184 Partitions, Violations =      6
Routed  1750/5184 Partitions, Violations =      8
Routed  1788/5184 Partitions, Violations =      8
Routed  1800/5184 Partitions, Violations =      10
Routed  1848/5184 Partitions, Violations =      11
Routed  1851/5184 Partitions, Violations =      11
Routed  1909/5184 Partitions, Violations =      14
Routed  1910/5184 Partitions, Violations =      14
Routed  1925/5184 Partitions, Violations =      10
Routed  1971/5184 Partitions, Violations =      10
Routed  1975/5184 Partitions, Violations =      12
Routed  2034/5184 Partitions, Violations =      12
Routed  2035/5184 Partitions, Violations =      12
Routed  2050/5184 Partitions, Violations =      11
Routed  2099/5184 Partitions, Violations =      11
Routed  2100/5184 Partitions, Violations =      11
Routed  2127/5184 Partitions, Violations =      13
Routed  2164/5184 Partitions, Violations =      13
Routed  2175/5184 Partitions, Violations =      12
Routed  2229/5184 Partitions, Violations =      12
Routed  2230/5184 Partitions, Violations =      12
Routed  2250/5184 Partitions, Violations =      24
Routed  2296/5184 Partitions, Violations =      25
Routed  2300/5184 Partitions, Violations =      25
Routed  2325/5184 Partitions, Violations =      41
Routed  2364/5184 Partitions, Violations =      40
Routed  2375/5184 Partitions, Violations =      35
Routed  2434/5184 Partitions, Violations =      35
Routed  2435/5184 Partitions, Violations =      35
Routed  2450/5184 Partitions, Violations =      34
Routed  2506/5184 Partitions, Violations =      33
Routed  2507/5184 Partitions, Violations =      33
Routed  2527/5184 Partitions, Violations =      41
Routed  2577/5184 Partitions, Violations =      41
Routed  2578/5184 Partitions, Violations =      41
Routed  2600/5184 Partitions, Violations =      31
Routed  2648/5184 Partitions, Violations =      31
Routed  2652/5184 Partitions, Violations =      31
Routed  2675/5184 Partitions, Violations =      35
Routed  2718/5184 Partitions, Violations =      35
Routed  2726/5184 Partitions, Violations =      37
Routed  2750/5184 Partitions, Violations =      32
Routed  2787/5184 Partitions, Violations =      32
Routed  2800/5184 Partitions, Violations =      32
Routed  2856/5184 Partitions, Violations =      32
Routed  2857/5184 Partitions, Violations =      32
Routed  2875/5184 Partitions, Violations =      32
Routed  2924/5184 Partitions, Violations =      32
Routed  2926/5184 Partitions, Violations =      32
Routed  2950/5184 Partitions, Violations =      32
Routed  2992/5184 Partitions, Violations =      34
Routed  3000/5184 Partitions, Violations =      34
Routed  3057/5184 Partitions, Violations =      32
Routed  3058/5184 Partitions, Violations =      34
Routed  3075/5184 Partitions, Violations =      34
Routed  3122/5184 Partitions, Violations =      34
Routed  3125/5184 Partitions, Violations =      32
Routed  3150/5184 Partitions, Violations =      32
Routed  3186/5184 Partitions, Violations =      32
Routed  3200/5184 Partitions, Violations =      32
Routed  3250/5184 Partitions, Violations =      32
Routed  3251/5184 Partitions, Violations =      32
Routed  3275/5184 Partitions, Violations =      32
Routed  3311/5184 Partitions, Violations =      32
Routed  3325/5184 Partitions, Violations =      32
Routed  3372/5184 Partitions, Violations =      32
Routed  3376/5184 Partitions, Violations =      32
Routed  3432/5184 Partitions, Violations =      32
Routed  3435/5184 Partitions, Violations =      32
Routed  3450/5184 Partitions, Violations =      32
Routed  3493/5184 Partitions, Violations =      32
Routed  3500/5184 Partitions, Violations =      32
Routed  3550/5184 Partitions, Violations =      34
Routed  3554/5184 Partitions, Violations =      34
Routed  3606/5184 Partitions, Violations =      35
Routed  3607/5184 Partitions, Violations =      35
Routed  3625/5184 Partitions, Violations =      32
Routed  3662/5184 Partitions, Violations =      32
Routed  3675/5184 Partitions, Violations =      32
Routed  3717/5184 Partitions, Violations =      33
Routed  3726/5184 Partitions, Violations =      33
Routed  3772/5184 Partitions, Violations =      33
Routed  3776/5184 Partitions, Violations =      33
Routed  3824/5184 Partitions, Violations =      32
Routed  3825/5184 Partitions, Violations =      32
Routed  3876/5184 Partitions, Violations =      32
Routed  3877/5184 Partitions, Violations =      32
Routed  3927/5184 Partitions, Violations =      34
Routed  3929/5184 Partitions, Violations =      34
Routed  3978/5184 Partitions, Violations =      34
Routed  3979/5184 Partitions, Violations =      34
Routed  4026/5184 Partitions, Violations =      32
Routed  4027/5184 Partitions, Violations =      32
Routed  4074/5184 Partitions, Violations =      32
Routed  4075/5184 Partitions, Violations =      32
Routed  4121/5184 Partitions, Violations =      32
Routed  4128/5184 Partitions, Violations =      32
Routed  4168/5184 Partitions, Violations =      32
Routed  4212/5184 Partitions, Violations =      32
Routed  4213/5184 Partitions, Violations =      32
Routed  4256/5184 Partitions, Violations =      32
Routed  4257/5184 Partitions, Violations =      32
Routed  4299/5184 Partitions, Violations =      32
Routed  4302/5184 Partitions, Violations =      32
Routed  4343/5184 Partitions, Violations =      32
Routed  4383/5184 Partitions, Violations =      32
Routed  4422/5184 Partitions, Violations =      32
Routed  4423/5184 Partitions, Violations =      32
Routed  4461/5184 Partitions, Violations =      32
Routed  4462/5184 Partitions, Violations =      32
Routed  4499/5184 Partitions, Violations =      32

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      32
        Diff net spacing : 18
        Less than minimum area : 4
        Same net spacing : 10

[Iter 0] Elapsed real time: 0:00:06 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[Iter 0] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 0] Total (MB): Used   66  Alloctr   67  Proc 3452 

End DR iteration 0 with 5184 parts

Start DR iteration 1: non-uniform partition
Routed  1/16 Partitions, Violations =   27
Routed  2/16 Partitions, Violations =   23
Routed  3/16 Partitions, Violations =   21
Routed  4/16 Partitions, Violations =   19
Routed  5/16 Partitions, Violations =   17
Routed  6/16 Partitions, Violations =   16
Routed  7/16 Partitions, Violations =   15
Routed  8/16 Partitions, Violations =   14
Routed  9/16 Partitions, Violations =   13
Routed  10/16 Partitions, Violations =  10
Routed  11/16 Partitions, Violations =  6
Routed  12/16 Partitions, Violations =  4
Routed  13/16 Partitions, Violations =  3
Routed  14/16 Partitions, Violations =  2
Routed  15/16 Partitions, Violations =  1
Routed  16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:06 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 1] Stage (MB): Used   34  Alloctr   34  Proc    0 
[Iter 1] Total (MB): Used   66  Alloctr   67  Proc 3452 

End DR iteration 1 with 16 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   35  Alloctr   36  Proc 3452 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   35  Alloctr   36  Proc 3452 

DR finished with 1 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    75230 micron
Total Number of Contacts =             6158
Total Number of Wires =                6300
Total Number of PtConns =              921
Total Number of Routed Wires =       6300
Total Routed Wire Length =           75113 micron
Total Number of Routed Contacts =       6158
        Layer                 M1 :        103 micron
        Layer                 M2 :      16129 micron
        Layer                 M3 :      24227 micron
        Layer                 M4 :      14520 micron
        Layer                 M5 :       9449 micron
        Layer                 M6 :       9363 micron
        Layer                 M7 :       1440 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :         43
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        199
        Via             VIA56BAR :          1
        Via       VIA45SQ_C(rot) :        349
        Via            VIA34SQ_C :        947
        Via            VIA23SQ_C :          8
        Via       VIA23SQ_C(rot) :       2454
        Via            VIA12SQ_C :       1986
        Via       VIA12SQ_C(rot) :        134
        Via           VIA12BAR_C :         22
        Via        VIA12SQ_C_2x1 :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.24% (15 / 6158 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
        Weight 1     =  0.60% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2142    vias)
    Layer VIA2       =  0.00% (0      / 2462    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2462    vias)
    Layer VIA3       =  0.00% (0      / 947     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (947     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
        Weight 1     =  4.44% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.56% (43      vias)
 
  Total double via conversion rate    =  0.24% (15 / 6158 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
    Layer VIA2       =  0.00% (0      / 2462    vias)
    Layer VIA3       =  0.00% (0      / 947     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
 
  The optimized via conversion rate based on total routed via count =  0.24% (15 / 6158 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
        Weight 1     =  0.60% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2142    vias)
    Layer VIA2       =  0.00% (0      / 2462    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2462    vias)
    Layer VIA3       =  0.00% (0      / 947     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (947     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
        Weight 1     =  4.44% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.56% (43      vias)
 

Total number of nets = 809
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2023-04-11 00:40:55 / Session: 0.14 hr / Command: 0.00 hr / Memory: 1628 MB (FLW-8100)
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2023-04-11 00:40:55 / Session: 0.14 hr / Command: 0.00 hr / Memory: 1628 MB (FLW-8100)
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)
Route-opt command begin                   CPU:   440 s (  0.12 hr )  ELAPSE:   520 s (  0.14 hr )  MEM-PEAK:  1628 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 745 nets, 0 global routed, 718 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'fifo1_sram'. (NEX-022)
---extraction options---
Corner: slow
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: fifo1_sram 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 718 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 743, routed nets = 718, across physical hierarchy nets = 0, parasitics cached nets = 743, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 164. (TIM-112)

Route-opt timing update complete          CPU:   443 s (  0.12 hr )  ELAPSE:   523 s (  0.15 hr )  MEM-PEAK:  1628 MB

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.3173     0.4097   0.0000     0.0000      0
    1   8   0.2941     0.3381   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.3796    13.4262   0.1047     0.5864     11
    1  11   0.7977     4.6541   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.7977    18.1334   0.0531     80   0.1047     0.5864     11        0     0.0000       10 1346060032
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.7977    18.1334   0.0531     80   0.1047     0.5864     11        0     0.0000       10 1346060032    371975.31        659
--------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.7977    18.1334   0.0531     80   0.1047     0.5864     11        0       10 1346060032    371975.31        659
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Route-opt initialization complete         CPU:   444 s (  0.12 hr )  ELAPSE:   524 s (  0.15 hr )  MEM-PEAK:  1628 MB
Information: Initializing classic cellmap without advanced rules enabled and with NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
Total 1.2200 seconds to build cellmap data
Total 0.0200 seconds to load 1964 cell instances into cellmap
Moveable cells: 622; Application fixed cells: 4; Macro cells: 0; User fixed cells: 1338
711 out of 797 data nets are detail routed, 7 out of 10 clock nets are detail routed and total 807 nets have been analyzed
Only data route nets/shapes. Estimated current stage is after clock and data detail route stage
Average cell width 2.4259, cell height 1.6720, cell area 4.0562 for total 626 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST        AREA     LEAKAGE     INSTCNT       ELAPSE (hr)  MEM (MB)


Route-opt optimization Phase 2 Iter  1         26.40        0.08      0.69        64       0.372  1346060032.00         659            0.15      1628

Route-opt optimization Phase 3 Iter  1         26.40        0.08      0.69        64       0.372  1346060032.00         659            0.15      1628
Route-opt optimization Phase 3 Iter  2         26.40        0.08      0.69        64       0.372  1346060032.00         659            0.15      1628

Route-opt optimization Phase 4 Iter  1         26.40        0.08      0.69        43       0.372  1349923584.00         659            0.15      1628
Route-opt optimization Phase 4 Iter  2         26.40        0.08      0.69        43       0.372  1349923584.00         659            0.15      1628
Route-opt optimization Phase 4 Iter  3         26.40        0.08      0.69        43       0.372  1349923584.00         659            0.15      1628
Route-opt optimization Phase 4 Iter  4         26.40        0.08      0.69        43       0.372  1349923584.00         659            0.15      1628
Route-opt optimization Phase 4 Iter  5         26.40        0.08      0.69        43       0.372  1349923584.00         659            0.15      1628
Route-opt optimization Phase 4 Iter  6         26.40        0.08      0.69        43       0.372  1349923584.00         659            0.15      1628
Route-opt optimization Phase 4 Iter  7         26.40        0.08      0.69        43       0.372  1349923584.00         659            0.15      1628

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 5 Iter  1         26.16        0.01      0.69        43       0.372  1350985344.00         662            0.15      1628
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

INFO: Enable clock_slack updates.
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 6 Iter  1         26.06        0.01      0.69        43       0.372  1351099392.00         662            0.15      1628
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)
INFO: Disable clock_slack updates.

Route-opt optimization Phase 7 Iter  1         26.06        0.01      0.69        43       0.372  1351099392.00         662            0.15      1628

Route-opt optimization Phase 8 Iter  1         26.06        0.01      0.69        43       0.372  1352802816.00         662            0.15      1628


Route-opt optimization Phase 10 Iter  1        25.96        0.01      0.69        43       0.372  1348573184.00         653            0.15      1628
Route-opt optimization Phase 10 Iter  2        25.96        0.01      0.69        43       0.372  1348573184.00         653            0.15      1628


Route-opt optimization complete                25.96        0.01      0.69        43       0.372  1348573184.00         653            0.15      1628
Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 893
NPLDRC Place Cache: hit rate  76.1%  (893 / 3739)
NPLDRC Access Cache: unique cache elements 1473
NPLDRC Access Cache: hit rate  60.9%  (1473 / 3766)

Route-opt route preserve complete         CPU:   456 s (  0.13 hr )  ELAPSE:   536 s (  0.15 hr )  MEM-PEAK:  1628 MB
INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/fifo1_sram_28172_440021552.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------

Legalizing Top Level Design fifo1_sram ... 
Information: Initializing classic cellmap without advanced rules enabled and without NPLDRC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : true
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 117 ref cells (19 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
      335468         1958        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (16 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1958
number of references:               117
number of site rows:                346
number of locations attempted:     7425
number of locations failed:        1437  (19.4%)

Legality of references at locations:
66 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    30        240       108 ( 45.0%)         64        32 ( 50.0%)  SDFFARX1_LVT
    55        528        70 ( 13.3%)        224        43 ( 19.2%)  AND2X1_LVT
    12        104        53 ( 51.0%)         48        21 ( 43.8%)  SDFFARX2_LVT
    12         92        51 ( 55.4%)         32        13 ( 40.6%)  SDFFARX1_HVT
     8         64        33 ( 51.6%)         40        29 ( 72.5%)  SDFFARX2_HVT
    12         96        44 ( 45.8%)         24        13 ( 54.2%)  DFFARX1_RVT
    17        138        41 ( 29.7%)         50        15 ( 30.0%)  XNOR2X2_LVT
    43        367        39 ( 10.6%)         88        13 ( 14.8%)  NBUFFX2_LVT
    15        128        24 ( 18.8%)         72        19 ( 26.4%)  NBUFFX8_LVT
    19        160        30 ( 18.8%)         40         9 ( 22.5%)  MUX21X2_LVT

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         6 ( 75.0%)          8         5 ( 62.5%)  NBUFFX2_HVT
     1          8         5 ( 62.5%)          8         5 ( 62.5%)  OR4X4_LVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  AO21X2_LVT
     1          8         5 ( 62.5%)          0         0 (  0.0%)  AOI21X1_LVT
     8         64        33 ( 51.6%)         40        29 ( 72.5%)  SDFFARX2_HVT
    12         92        51 ( 55.4%)         32        13 ( 40.6%)  SDFFARX1_HVT
     1          8         4 ( 50.0%)          0         0 (  0.0%)  AO22X2_LVT
     1          6         3 ( 50.0%)          6         3 ( 50.0%)  DELLN2X2_LVT
    12        104        53 ( 51.0%)         48        21 ( 43.8%)  SDFFARX2_LVT
    12         96        44 ( 45.8%)         24        13 ( 54.2%)  DFFARX1_RVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         616 (9660 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.025 um ( 0.01 row height)
rms weighted cell displacement:   0.025 um ( 0.01 row height)
max cell displacement:            0.456 um ( 0.27 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:               12
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: wptr_full/U96 (NAND4X1_LVT)
  Input location: (705.96,480.544)
  Legal location: (706.416,480.544)
  Displacement:   0.456 um ( 0.27 row height)
Cell: rptr_empty/U166 (NBUFFX2_LVT)
  Input location: (746.24,380.224)
  Legal location: (746.544,380.224)
  Displacement:   0.304 um ( 0.18 row height)
Cell: rptr_empty/ctmTdsLR_2_387 (NAND2X2_LVT)
  Input location: (738.336,398.616)
  Legal location: (738.64,398.616)
  Displacement:   0.304 um ( 0.18 row height)
Cell: rptr_empty/ropt_d_inst_2161 (NBUFFX2_LVT)
  Input location: (737.728,400.288)
  Legal location: (737.88,400.288)
  Displacement:   0.152 um ( 0.09 row height)
Cell: wptr_full/ctmTdsLR_2_1977 (AND2X1_LVT)
  Input location: (705.352,480.544)
  Legal location: (705.2,480.544)
  Displacement:   0.152 um ( 0.09 row height)
Cell: wptr_full/ctmTdsLR_2_1979 (NAND4X0_LVT)
  Input location: (702.768,480.544)
  Legal location: (702.616,480.544)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/ctmTdsLR_1_228 (NAND3X0_LVT)
  Input location: (736.816,398.616)
  Legal location: (736.664,398.616)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/ctmTdsLR_4_389 (NAND2X0_LVT)
  Input location: (737.88,398.616)
  Legal location: (737.728,398.616)
  Displacement:   0.152 um ( 0.09 row height)
Cell: fifomem/ctmTdsLR_2_2070 (INVX2_LVT)
  Input location: (460.024,348.456)
  Legal location: (460.176,348.456)
  Displacement:   0.152 um ( 0.09 row height)
Cell: rptr_empty/U161 (INVX2_LVT)
  Input location: (737.12,400.288)
  Legal location: (736.968,400.288)
  Displacement:   0.152 um ( 0.09 row height)

Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
NPLDRC Place Cache: unique cache elements 4144
NPLDRC Place Cache: hit rate  28.6%  (4144 / 5807)
NPLDRC Access Cache: unique cache elements 5097
NPLDRC Access Cache: hit rate  13.5%  (5097 / 5893)
Legalization succeeded.
Total Legalizer CPU: 17.429
Total Legalizer Wall Time: 17.009
----------------------------------------------------------------

Route-opt legalization complete           CPU:   473 s (  0.13 hr )  ELAPSE:   553 s (  0.15 hr )  MEM-PEAK:  1628 MB
****************************************
Report : Power/Ground Connection Summary
Design : fifo1_sram
Version: Q-2019.12-SP4
Date   : Tue Apr 11 00:41:29 2023
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2013/2016
Ground net VSS                2013/2016
--------------------------------------------------------------------------------
Information: connections of 6 power/ground pin(s) are created or changed.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 27 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.55 outside the layer range.
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   26  Alloctr   26  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   29  Alloctr   30  Proc 3456 
[ECO: Analysis] Elapsed real time: 0:00:00 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Analysis] Stage (MB): Used   26  Alloctr   26  Proc    0 
[ECO: Analysis] Total (MB): Used   29  Alloctr   30  Proc 3456 
Num of eco nets = 803
Num of open eco nets = 58
[ECO: Init] Elapsed real time: 0:00:00 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Init] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: Init] Total (MB): Used   32  Alloctr   33  Proc 3456 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 3456 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1199.88,1198.51)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.152
layer M2, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.152
layer M3, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.304
layer M4, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.304
layer M5, dir Hor, min width = 0.056, min space = 0.056 pitch = 0.608
layer M6, dir Ver, min width = 0.056, min space = 0.056 pitch = 0.608
layer M7, dir Hor, min width = 0.056, min space = 0.056 pitch = 1.216
layer M8, dir Ver, min width = 0.056, min space = 0.056 pitch = 1.216
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.432
layer MRDL, dir Ver, min width = 2, min space = 2 pitch = 4.864
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used   10  Alloctr   10  Proc    0 
[End of Build Tech Data] Total (MB): Used   50  Alloctr   50  Proc 3456 
Net statistics:
Total number of nets     = 803
Number of nets to route  = 58
Number of single or zero port nets = 89
58 nets are partially connected,
 of which 58 are detail routed and 4 are global routed.
656 nets are fully connected,
 of which 646 are detail routed and 0 are global routed.
3 nets have non-default rule clock_double_spacing
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   50  Alloctr   51  Proc 3456 
Average gCell capacity  7.91     on layer (1)    M1
Average gCell capacity  7.72     on layer (2)    M2
Average gCell capacity  4.00     on layer (3)    M3
Average gCell capacity  5.16     on layer (4)    M4
Average gCell capacity  2.58     on layer (5)    M5
Average gCell capacity  2.73     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  1.16     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 11.01         on layer (1)    M1
Average number of tracks per gCell 11.01         on layer (2)    M2
Average number of tracks per gCell 5.51  on layer (3)    M3
Average number of tracks per gCell 5.51  on layer (4)    M4
Average number of tracks per gCell 2.76  on layer (5)    M5
Average number of tracks per gCell 2.75  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.38  on layer (8)    M8
Average number of tracks per gCell 0.69  on layer (9)    M9
Average number of tracks per gCell 0.34  on layer (10)   MRDL
Number of gCells = 5133720
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:02 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Congestion map] Stage (MB): Used   44  Alloctr   46  Proc    0 
[End of Build Congestion map] Total (MB): Used   95  Alloctr   97  Proc 3456 
Information: RC layer preference is turned off for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:02 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Build Data] Stage (MB): Used   55  Alloctr   56  Proc    0 
[End of Build Data] Total (MB): Used   95  Alloctr   97  Proc 3456 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  271  Alloctr  273  Proc 3456 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  271  Alloctr  273  Proc 3456 
Initial. Routing result:
Initial. Both Dirs: Overflow =   196 Max = 5 GRCs =  1002 (0.10%)
Initial. H routing: Overflow =   136 Max = 2 (GRCs =   4) GRCs =   939 (0.18%)
Initial. V routing: Overflow =    60 Max = 5 (GRCs =   1) GRCs =    63 (0.01%)
Initial. M1         Overflow =     5 Max = 2 (GRCs =   1) GRCs =     4 (0.00%)
Initial. M2         Overflow =    51 Max = 5 (GRCs =   1) GRCs =    39 (0.01%)
Initial. M3         Overflow =    24 Max = 2 (GRCs =   3) GRCs =    60 (0.01%)
Initial. M4         Overflow =     6 Max = 2 (GRCs =   1) GRCs =    20 (0.00%)
Initial. M5         Overflow =     1 Max = 1 (GRCs =   9) GRCs =     9 (0.00%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
Initial. M7         Overflow =   105 Max = 1 (GRCs = 866) GRCs =   866 (0.17%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

Initial. Both Dirs: Overflow =   116 Max =  2 GRCs =   919 (1.78%)
Initial. H routing: Overflow =   110 Max =  1 (GRCs = 898) GRCs =   898 (3.48%)
Initial. V routing: Overflow =     5 Max =  2 (GRCs =   1) GRCs =    21 (0.08%)
Initial. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.01%)
Initial. M3         Overflow =     4 Max =  1 (GRCs =  27) GRCs =    27 (0.10%)
Initial. M4         Overflow =     5 Max =  2 (GRCs =   1) GRCs =    17 (0.07%)
Initial. M5         Overflow =     0 Max =  1 (GRCs =   5) GRCs =     5 (0.02%)
Initial. M6         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.01%)
Initial. M7         Overflow =   105 Max =  1 (GRCs = 866) GRCs =   866 (3.35%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 44.19
Initial. Layer M1 wire length = 15.72
Initial. Layer M2 wire length = 7.59
Initial. Layer M3 wire length = 16.57
Initial. Layer M4 wire length = 1.75
Initial. Layer M5 wire length = 2.56
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 75
Initial. Via VIA12SQ_C count = 49
Initial. Via VIA23SQ_C count = 22
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  271  Alloctr  273  Proc 3456 
phase1. Routing result:
phase1. Both Dirs: Overflow =   196 Max = 5 GRCs =  1002 (0.10%)
phase1. H routing: Overflow =   136 Max = 2 (GRCs =   4) GRCs =   939 (0.18%)
phase1. V routing: Overflow =    60 Max = 5 (GRCs =   1) GRCs =    63 (0.01%)
phase1. M1         Overflow =     5 Max = 2 (GRCs =   1) GRCs =     4 (0.00%)
phase1. M2         Overflow =    51 Max = 5 (GRCs =   1) GRCs =    39 (0.01%)
phase1. M3         Overflow =    24 Max = 2 (GRCs =   3) GRCs =    60 (0.01%)
phase1. M4         Overflow =     6 Max = 2 (GRCs =   1) GRCs =    20 (0.00%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =   9) GRCs =     9 (0.00%)
phase1. M6         Overflow =     2 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase1. M7         Overflow =   105 Max = 1 (GRCs = 866) GRCs =   866 (0.17%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase1. Both Dirs: Overflow =   116 Max =  2 GRCs =   919 (1.78%)
phase1. H routing: Overflow =   110 Max =  1 (GRCs = 898) GRCs =   898 (3.48%)
phase1. V routing: Overflow =     5 Max =  2 (GRCs =   1) GRCs =    21 (0.08%)
phase1. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.01%)
phase1. M3         Overflow =     4 Max =  1 (GRCs =  27) GRCs =    27 (0.10%)
phase1. M4         Overflow =     5 Max =  2 (GRCs =   1) GRCs =    17 (0.07%)
phase1. M5         Overflow =     0 Max =  1 (GRCs =   5) GRCs =     5 (0.02%)
phase1. M6         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.01%)
phase1. M7         Overflow =   105 Max =  1 (GRCs = 866) GRCs =   866 (3.35%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 44.19
phase1. Layer M1 wire length = 15.72
phase1. Layer M2 wire length = 7.59
phase1. Layer M3 wire length = 16.57
phase1. Layer M4 wire length = 1.75
phase1. Layer M5 wire length = 2.56
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 75
phase1. Via VIA12SQ_C count = 49
phase1. Via VIA23SQ_C count = 22
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  271  Alloctr  273  Proc 3456 
phase2. Routing result:
phase2. Both Dirs: Overflow =   196 Max = 5 GRCs =  1002 (0.10%)
phase2. H routing: Overflow =   136 Max = 2 (GRCs =   4) GRCs =   939 (0.18%)
phase2. V routing: Overflow =    60 Max = 5 (GRCs =   1) GRCs =    63 (0.01%)
phase2. M1         Overflow =     5 Max = 2 (GRCs =   1) GRCs =     4 (0.00%)
phase2. M2         Overflow =    51 Max = 5 (GRCs =   1) GRCs =    39 (0.01%)
phase2. M3         Overflow =    24 Max = 2 (GRCs =   3) GRCs =    60 (0.01%)
phase2. M4         Overflow =     6 Max = 2 (GRCs =   1) GRCs =    20 (0.00%)
phase2. M5         Overflow =     1 Max = 1 (GRCs =   9) GRCs =     9 (0.00%)
phase2. M6         Overflow =     2 Max = 1 (GRCs =   4) GRCs =     4 (0.00%)
phase2. M7         Overflow =   105 Max = 1 (GRCs = 866) GRCs =   866 (0.17%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Overflow over macro areas

phase2. Both Dirs: Overflow =   116 Max =  2 GRCs =   919 (1.78%)
phase2. H routing: Overflow =   110 Max =  1 (GRCs = 898) GRCs =   898 (3.48%)
phase2. V routing: Overflow =     5 Max =  2 (GRCs =   1) GRCs =    21 (0.08%)
phase2. M1         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.01%)
phase2. M3         Overflow =     4 Max =  1 (GRCs =  27) GRCs =    27 (0.10%)
phase2. M4         Overflow =     5 Max =  2 (GRCs =   1) GRCs =    17 (0.07%)
phase2. M5         Overflow =     0 Max =  1 (GRCs =   5) GRCs =     5 (0.02%)
phase2. M6         Overflow =     0 Max =  1 (GRCs =   2) GRCs =     2 (0.01%)
phase2. M7         Overflow =   105 Max =  1 (GRCs = 866) GRCs =   866 (3.35%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =   0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 44.19
phase2. Layer M1 wire length = 15.72
phase2. Layer M2 wire length = 7.59
phase2. Layer M3 wire length = 16.57
phase2. Layer M4 wire length = 1.75
phase2. Layer M5 wire length = 2.56
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 75
phase2. Via VIA12SQ_C count = 49
phase2. Via VIA23SQ_C count = 22
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 2
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  231  Alloctr  232  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  271  Alloctr  273  Proc 3456 

Congestion utilization per direction:
Average vertical track utilization   =  0.75 %
Peak    vertical track utilization   = 150.00 %
Average horizontal track utilization =  0.43 %
Peak    horizontal track utilization = 200.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -41  Alloctr  -43  Proc    0 
[GR: Done] Total (MB): Used  246  Alloctr  247  Proc 3456 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  209  Alloctr  209  Proc    0 
[GR: Done] Total (MB): Used  246  Alloctr  247  Proc 3456 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   69  Proc 3456 
[ECO: GR] Elapsed real time: 0:00:04 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: GR] Stage (MB): Used   65  Alloctr   65  Proc    0 
[ECO: GR] Total (MB): Used   68  Alloctr   69  Proc 3456 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned off for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   34  Alloctr   34  Proc 3456 

Start initial assignment
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 128 of 269


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   34  Alloctr   35  Proc 3456 

Reroute to fix overlaps
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   34  Alloctr   35  Proc 3456 

Number of wires with overlap after iteration 1 = 106 of 223


Wire length and via report:
---------------------------
Number of M1 wires: 68            : 0
Number of M2 wires: 76           VIA12SQ_C: 75
Number of M3 wires: 70           VIA23SQ_C: 84
Number of M4 wires: 7            VIA34SQ_C: 12
Number of M5 wires: 2            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 223               vias: 173

Total M1 wire length: 17.5
Total M2 wire length: 24.2
Total M3 wire length: 42.0
Total M4 wire length: 7.7
Total M5 wire length: 1.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 93.0

Longest M1 wire length: 1.5
Longest M2 wire length: 1.8
Longest M3 wire length: 3.6
Longest M4 wire length: 1.8
Longest M5 wire length: 1.5
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   32  Alloctr   33  Proc 3456 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: CDR] Stage (MB): Used   29  Alloctr   29  Proc    0 
[ECO: CDR] Total (MB): Used   32  Alloctr   33  Proc 3456 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned off for this design. (ZRT-613)
Total number of nets = 803, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  685/5184 Partitions, Violations =       0
Routed  721/5184 Partitions, Violations =       0
Routed  722/5184 Partitions, Violations =       0
Routed  723/5184 Partitions, Violations =       0
Routed  759/5184 Partitions, Violations =       0
Routed  760/5184 Partitions, Violations =       0
Routed  761/5184 Partitions, Violations =       0
Routed  762/5184 Partitions, Violations =       0
Routed  763/5184 Partitions, Violations =       0
Routed  798/5184 Partitions, Violations =       0
Routed  799/5184 Partitions, Violations =       0
Routed  800/5184 Partitions, Violations =       0
Routed  801/5184 Partitions, Violations =       0
Routed  802/5184 Partitions, Violations =       0
Routed  803/5184 Partitions, Violations =       0
Routed  839/5184 Partitions, Violations =       0
Routed  840/5184 Partitions, Violations =       0
Routed  841/5184 Partitions, Violations =       0
Routed  842/5184 Partitions, Violations =       0
Routed  843/5184 Partitions, Violations =       0
Routed  880/5184 Partitions, Violations =       0
Routed  882/5184 Partitions, Violations =       0
Routed  883/5184 Partitions, Violations =       0
Routed  884/5184 Partitions, Violations =       0
Routed  885/5184 Partitions, Violations =       0
Routed  921/5184 Partitions, Violations =       0
Routed  922/5184 Partitions, Violations =       0
Routed  925/5184 Partitions, Violations =       0
Routed  926/5184 Partitions, Violations =       0
Routed  927/5184 Partitions, Violations =       0
Routed  928/5184 Partitions, Violations =       0
Routed  929/5184 Partitions, Violations =       0
Routed  964/5184 Partitions, Violations =       0
Routed  965/5184 Partitions, Violations =       0
Routed  966/5184 Partitions, Violations =       0
Routed  968/5184 Partitions, Violations =       0
Routed  969/5184 Partitions, Violations =       0
Routed  970/5184 Partitions, Violations =       0
Routed  971/5184 Partitions, Violations =       0
Routed  1008/5184 Partitions, Violations =      0
Routed  1009/5184 Partitions, Violations =      0
Routed  1054/5184 Partitions, Violations =      0
Routed  1055/5184 Partitions, Violations =      0
Routed  1100/5184 Partitions, Violations =      0
Routed  1101/5184 Partitions, Violations =      0
Routed  1146/5184 Partitions, Violations =      0
Routed  1150/5184 Partitions, Violations =      0
Routed  1194/5184 Partitions, Violations =      0
Routed  1200/5184 Partitions, Violations =      0
Routed  1243/5184 Partitions, Violations =      0
Routed  1250/5184 Partitions, Violations =      0
Routed  1293/5184 Partitions, Violations =      0
Routed  1300/5184 Partitions, Violations =      0
Routed  1344/5184 Partitions, Violations =      0
Routed  1350/5184 Partitions, Violations =      0
Routed  1396/5184 Partitions, Violations =      0
Routed  1400/5184 Partitions, Violations =      0
Routed  1449/5184 Partitions, Violations =      0
Routed  1450/5184 Partitions, Violations =      0
Routed  1503/5184 Partitions, Violations =      0
Routed  1504/5184 Partitions, Violations =      0
Routed  1558/5184 Partitions, Violations =      0
Routed  1559/5184 Partitions, Violations =      0
Routed  1575/5184 Partitions, Violations =      0
Routed  1614/5184 Partitions, Violations =      0
Routed  1625/5184 Partitions, Violations =      0
Routed  1671/5184 Partitions, Violations =      0
Routed  1675/5184 Partitions, Violations =      0
Routed  1729/5184 Partitions, Violations =      0
Routed  1730/5184 Partitions, Violations =      0
Routed  1750/5184 Partitions, Violations =      0
Routed  1788/5184 Partitions, Violations =      0
Routed  1800/5184 Partitions, Violations =      0
Routed  1848/5184 Partitions, Violations =      0
Routed  1851/5184 Partitions, Violations =      0
Routed  1909/5184 Partitions, Violations =      0
Routed  1910/5184 Partitions, Violations =      0
Routed  1925/5184 Partitions, Violations =      0
Routed  1971/5184 Partitions, Violations =      0
Routed  1975/5184 Partitions, Violations =      0
Routed  2034/5184 Partitions, Violations =      0
Routed  2035/5184 Partitions, Violations =      0
Routed  2050/5184 Partitions, Violations =      0
Routed  2099/5184 Partitions, Violations =      0
Routed  2100/5184 Partitions, Violations =      0
Routed  2127/5184 Partitions, Violations =      0
Routed  2164/5184 Partitions, Violations =      0
Routed  2175/5184 Partitions, Violations =      0
Routed  2229/5184 Partitions, Violations =      0
Routed  2230/5184 Partitions, Violations =      0
Routed  2250/5184 Partitions, Violations =      25
Routed  2296/5184 Partitions, Violations =      25
Routed  2300/5184 Partitions, Violations =      25
Routed  2325/5184 Partitions, Violations =      6
Routed  2364/5184 Partitions, Violations =      6
Routed  2375/5184 Partitions, Violations =      6
Routed  2434/5184 Partitions, Violations =      6
Routed  2435/5184 Partitions, Violations =      6
Routed  2450/5184 Partitions, Violations =      10
Routed  2506/5184 Partitions, Violations =      10
Routed  2507/5184 Partitions, Violations =      10
Routed  2527/5184 Partitions, Violations =      7
Routed  2577/5184 Partitions, Violations =      7
Routed  2578/5184 Partitions, Violations =      7
Routed  2600/5184 Partitions, Violations =      7
Routed  2648/5184 Partitions, Violations =      7
Routed  2652/5184 Partitions, Violations =      7
Routed  2675/5184 Partitions, Violations =      7
Routed  2718/5184 Partitions, Violations =      7
Routed  2726/5184 Partitions, Violations =      7
Routed  2750/5184 Partitions, Violations =      7
Routed  2787/5184 Partitions, Violations =      7
Routed  2800/5184 Partitions, Violations =      7
Routed  2856/5184 Partitions, Violations =      7
Routed  2857/5184 Partitions, Violations =      7
Routed  2875/5184 Partitions, Violations =      7
Routed  2924/5184 Partitions, Violations =      7
Routed  2926/5184 Partitions, Violations =      7
Routed  2950/5184 Partitions, Violations =      7
Routed  2992/5184 Partitions, Violations =      7
Routed  3000/5184 Partitions, Violations =      7
Routed  3057/5184 Partitions, Violations =      7
Routed  3058/5184 Partitions, Violations =      7
Routed  3075/5184 Partitions, Violations =      7
Routed  3122/5184 Partitions, Violations =      7
Routed  3125/5184 Partitions, Violations =      7
Routed  3150/5184 Partitions, Violations =      7
Routed  3186/5184 Partitions, Violations =      7
Routed  3200/5184 Partitions, Violations =      7
Routed  3250/5184 Partitions, Violations =      7
Routed  3251/5184 Partitions, Violations =      7
Routed  3275/5184 Partitions, Violations =      7
Routed  3311/5184 Partitions, Violations =      7
Routed  3325/5184 Partitions, Violations =      7
Routed  3372/5184 Partitions, Violations =      7
Routed  3376/5184 Partitions, Violations =      7
Routed  3432/5184 Partitions, Violations =      7
Routed  3435/5184 Partitions, Violations =      7
Routed  3450/5184 Partitions, Violations =      7
Routed  3493/5184 Partitions, Violations =      7
Routed  3500/5184 Partitions, Violations =      7
Routed  3550/5184 Partitions, Violations =      7
Routed  3554/5184 Partitions, Violations =      7
Routed  3606/5184 Partitions, Violations =      7
Routed  3607/5184 Partitions, Violations =      7
Routed  3625/5184 Partitions, Violations =      7
Routed  3662/5184 Partitions, Violations =      7
Routed  3675/5184 Partitions, Violations =      7
Routed  3717/5184 Partitions, Violations =      7
Routed  3726/5184 Partitions, Violations =      7
Routed  3772/5184 Partitions, Violations =      7
Routed  3776/5184 Partitions, Violations =      7
Routed  3824/5184 Partitions, Violations =      7
Routed  3825/5184 Partitions, Violations =      7
Routed  3876/5184 Partitions, Violations =      7
Routed  3877/5184 Partitions, Violations =      7
Routed  3927/5184 Partitions, Violations =      7
Routed  3929/5184 Partitions, Violations =      7
Routed  3978/5184 Partitions, Violations =      7
Routed  3979/5184 Partitions, Violations =      7
Routed  4026/5184 Partitions, Violations =      7
Routed  4027/5184 Partitions, Violations =      7
Routed  4074/5184 Partitions, Violations =      7
Routed  4075/5184 Partitions, Violations =      7
Routed  4121/5184 Partitions, Violations =      7
Routed  4128/5184 Partitions, Violations =      7
Routed  4168/5184 Partitions, Violations =      7
Routed  4212/5184 Partitions, Violations =      7
Routed  4213/5184 Partitions, Violations =      7
Routed  4256/5184 Partitions, Violations =      7
Routed  4257/5184 Partitions, Violations =      7
Routed  4299/5184 Partitions, Violations =      7
Routed  4302/5184 Partitions, Violations =      7
Routed  4343/5184 Partitions, Violations =      7
Routed  4383/5184 Partitions, Violations =      7
Routed  4422/5184 Partitions, Violations =      7
Routed  4423/5184 Partitions, Violations =      7
Routed  4461/5184 Partitions, Violations =      7
Routed  4462/5184 Partitions, Violations =      7
Routed  4499/5184 Partitions, Violations =      7

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      7
        Diff net spacing : 3
        Same net spacing : 3
        Short : 1

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   33  Alloctr   33  Proc    0 
[Iter 0] Total (MB): Used   66  Alloctr   67  Proc 3456 

End DR iteration 0 with 5184 parts

Start DR iteration 1: non-uniform partition
Routed  1/4 Partitions, Violations =    4
Routed  2/4 Partitions, Violations =    3
Routed  3/4 Partitions, Violations =    1
Routed  4/4 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:02 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 1] Stage (MB): Used   33  Alloctr   33  Proc    0 
[Iter 1] Total (MB): Used   66  Alloctr   67  Proc 3456 

End DR iteration 1 with 4 parts

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = HFSNET_1
Net 2 = io_b_rinc_net
Net 3 = io_b_winc_net
Net 4 = n23
Net 5 = n26
Net 6 = n30
Net 7 = n35
Net 8 = HFSNET_2
Net 9 = rptr_empty/ropt_net_298
Net 10 = wptr_full/HFSNET_0
Net 11 = fifomem/HFSNET_6
Net 12 = wq2_rptr[8]
Net 13 = rptr[9]
Net 14 = rptr[8]
Net 15 = wptr[7]
Net 16 = waddr[7]
Net 17 = sync_r2w/n31
Net 18 = rptr_empty/ropt_net_299
Net 19 = fifomem/ZINV_116_3
Net 20 = fifomem/ZINV_128_3
Net 21 = sync_w2r/rq1_wptr[6]
Net 22 = fifomem/N27
Net 23 = fifomem/n26
Net 24 = fifomem/n28
Net 25 = fifomem/n68
Net 26 = fifomem/n77_CDR1
Net 27 = fifomem/n85_CDR1
Net 28 = fifomem/n23
Net 29 = fifomem/n102
Net 30 = fifomem/n107
Net 31 = fifomem/n108
Net 32 = ZBUF_156_3
Net 33 = ZINV_39_f_19
Net 34 = fifomem/n168
Net 35 = wptr_full/ZBUF_57_0
Net 36 = rptr_empty/n1
Net 37 = rptr_empty/n3
Net 38 = rptr_empty/n4
Net 39 = rptr_empty/n17
Net 40 = rptr_empty/n18
Net 41 = rptr_empty/n44
Net 42 = rptr_empty/n103
Net 43 = rptr_empty/n109
Net 44 = rptr_empty/n112
Net 45 = rptr_empty/n114
Net 46 = rptr_empty/n115
Net 47 = rptr_empty/n143
Net 48 = rptr_empty/n152
Net 49 = ZBUF_180_18
Net 50 = rptr_empty/n158
Net 51 = rptr_empty/n166_CDR1
Net 52 = ZBUF_15_8
Net 53 = rptr_empty/n173
Net 54 = fifomem/ZBUF_2_18
Net 55 = fifomem/ZINV_72_5
Net 56 = rptr_empty/n193
Net 57 = rptr_empty/n203
Net 58 = fifomem/ZINV_143_5
Net 59 = rptr_empty/n226
Net 60 = fifomem/ZBUF_253_5
Net 61 = wptr_full/waddr_7_
Net 62 = wptr_full/n316
Net 63 = wptr_full/n131
Net 64 = ZBUF_4_22
Net 65 = wptr_full/n21
Net 66 = wptr_full/n34
Net 67 = wptr_full/n39
Net 68 = fifomem/ZBUF_9_9
Net 69 = wptr_full/n108
Net 70 = wptr_full/n46
Net 71 = wptr_full/n201
Net 72 = wptr_full/n245
Net 73 = wptr_full/n260
Net 74 = wptr_full/n261_CDR1
Net 75 = VSS
Net 76 = rptr_empty/popt_net_66
Net 77 = rptr_empty/popt_net_83
Net 78 = rptr_empty/popt_net_90
Net 79 = fifomem/popt_net_137
Net 80 = wptr_full/copt_net_214
Net 81 = wptr_full/copt_net_215
Net 82 = rptr_empty/popt_net_162
Net 83 = rptr_empty/popt_net_163
Net 84 = rptr_empty/popt_net_168
Total number of changed nets = 84 (out of 803)

[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   35  Alloctr   36  Proc 3456 
[ECO: DR] Elapsed real time: 0:00:07 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: DR] Stage (MB): Used   32  Alloctr   32  Proc    0 
[ECO: DR] Total (MB): Used   35  Alloctr   36  Proc 3456 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    75280 micron
Total Number of Contacts =             6186
Total Number of Wires =                6401
Total Number of PtConns =              923
Total Number of Routed Wires =       6401
Total Routed Wire Length =           75163 micron
Total Number of Routed Contacts =       6186
        Layer                 M1 :        111 micron
        Layer                 M2 :      16144 micron
        Layer                 M3 :      24246 micron
        Layer                 M4 :      14530 micron
        Layer                 M5 :       9446 micron
        Layer                 M6 :       9363 micron
        Layer                 M7 :       1440 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :         43
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        199
        Via             VIA56BAR :          1
        Via       VIA45SQ_C(rot) :        349
        Via            VIA34SQ_C :        957
        Via            VIA23SQ_C :          8
        Via       VIA23SQ_C(rot) :       2472
        Via            VIA12SQ_C :       1981
        Via       VIA12SQ_C(rot) :        139
        Via           VIA12BAR_C :         22
        Via        VIA12SQ_C_2x1 :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.24% (15 / 6186 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
        Weight 1     =  0.60% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2142    vias)
    Layer VIA2       =  0.00% (0      / 2480    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2480    vias)
    Layer VIA3       =  0.00% (0      / 957     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (957     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
        Weight 1     =  4.44% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.56% (43      vias)
 
  Total double via conversion rate    =  0.24% (15 / 6186 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
    Layer VIA2       =  0.00% (0      / 2480    vias)
    Layer VIA3       =  0.00% (0      / 957     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
 
  The optimized via conversion rate based on total routed via count =  0.24% (15 / 6186 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
        Weight 1     =  0.60% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2142    vias)
    Layer VIA2       =  0.00% (0      / 2480    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2480    vias)
    Layer VIA3       =  0.00% (0      / 957     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (957     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
        Weight 1     =  4.44% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.56% (43      vias)
 

Total number of nets = 803
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    75280 micron
Total Number of Contacts =             6186
Total Number of Wires =                6401
Total Number of PtConns =              923
Total Number of Routed Wires =       6401
Total Routed Wire Length =           75163 micron
Total Number of Routed Contacts =       6186
        Layer                 M1 :        111 micron
        Layer                 M2 :      16144 micron
        Layer                 M3 :      24246 micron
        Layer                 M4 :      14530 micron
        Layer                 M5 :       9446 micron
        Layer                 M6 :       9363 micron
        Layer                 M7 :       1440 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA67SQ_C(rot) :         43
        Via   VIA67SQ_C(rot)_1x2 :          2
        Via            VIA56SQ_C :        199
        Via             VIA56BAR :          1
        Via       VIA45SQ_C(rot) :        349
        Via            VIA34SQ_C :        957
        Via            VIA23SQ_C :          8
        Via       VIA23SQ_C(rot) :       2472
        Via            VIA12SQ_C :       1981
        Via       VIA12SQ_C(rot) :        139
        Via           VIA12BAR_C :         22
        Via        VIA12SQ_C_2x1 :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.24% (15 / 6186 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
        Weight 1     =  0.60% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2142    vias)
    Layer VIA2       =  0.00% (0      / 2480    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2480    vias)
    Layer VIA3       =  0.00% (0      / 957     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (957     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
        Weight 1     =  4.44% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.56% (43      vias)
 
  Total double via conversion rate    =  0.24% (15 / 6186 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
    Layer VIA2       =  0.00% (0      / 2480    vias)
    Layer VIA3       =  0.00% (0      / 957     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
 
  The optimized via conversion rate based on total routed via count =  0.24% (15 / 6186 vias)
 
    Layer VIA1       =  0.60% (13     / 2155    vias)
        Weight 1     =  0.60% (13      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2142    vias)
    Layer VIA2       =  0.00% (0      / 2480    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2480    vias)
    Layer VIA3       =  0.00% (0      / 957     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (957     vias)
    Layer VIA4       =  0.00% (0      / 349     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (349     vias)
    Layer VIA5       =  0.00% (0      / 200     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (200     vias)
    Layer VIA6       =  4.44% (2      / 45      vias)
        Weight 1     =  4.44% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.56% (43      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 84 nets
[ECO: End] Elapsed real time: 0:00:07 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 3456 

Route-opt ECO routing complete            CPU:   481 s (  0.13 hr )  ELAPSE:   561 s (  0.16 hr )  MEM-PEAK:  1628 MB
Co-efficient Ratio Summary:
4.193421643026  6.578039707568  2.479639287277  7.744184840401  0.485050010288  3.179565895849  5.567215854587  2.894454387461  6.565921217863  9.017938805874  444.062151293398  6.370047416310  7.812351308527
4.420834181049  1.811561203024  9.922502603636  6.462393006413  8.237022132067  8.718402919568  4.242941766909  6.875278996466  1.318072329441  4.657870322478  897.185184322191  1.388123491113  7.341475842700
1.484438882506  4.500645216088  2.060531692975  4.588420996212  2.011679507759  6.784739677862  2.430567170402  3.879771500032  8.450958970596  1.115124714701  311.992895920513  5.549256358085  1.398223018372
5.190997302109  6.408245399098  9.731622712691  4.385362966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817929323007  368.959915462700  3.769767035754  9.478089939281
7.363161367281  4.405442814866  6.611012742497  8.965543707466  5.306356248788  0.882078268572  5.367847591334  1.826354090279  2.637726098236  5.283406961425  410.638639076652  9.126275074022  4.950578556796
6.215027549374  5.626110509095  1.036181472608  1.071588275365  7.767486041822  1.079584562469  7.562041727387  1.193921160867  3.380650488682  3.459472158902  534.324372839499  4.416809629902  0.686070124445
2.200010474825  1.909535279616  9.219704170247  2.091597406744  3.546609230842  6.814269005588  3.460719326522  4.824446379456  7.350487070545  1.168271301288  906.833266385109  9.322715454508  6.178583926838
9.467726345287  1.699696006922  5.299466562919  0.909791497955  5.807261369931  1.313977635100  7.217096252547  5.159474176900  6.493222093711  0.170310135135  946.618595469582  6.767971713209  9.383258635021
6.216918386627  2.142423217872  1.156782104378  3.519148128035  6.161286693802  2.019569284260  3.132585844502  4.802551363135  9.359521353540  7.563451901280  547.527932412653  0.032315707292  6.031319518338
7.246508133141  5.773719520301  7.311254829654  0.105500886714  9.412422542123  0.531661090076  2.727011233081  0.717845256074  7.110998585147  4.364042027646  893.541657724216  9.314894841714  9.899937600508
2.026250723341  0.301792643349  4.116962781699  3.414180855375  1.556509437909  8.936029136702  6.425459020209  2.084649978471  4.951177467457  7.340473871274  855.278299992074  0.071526431088  7.138006652498
4.361330960775  8.619746951748  6.103190282088  4.529569840725  9.547726946775  8.696336798943  3.784700464151  5.702741133615  6.476694424697  6.650523656592  232.595339296473  8.265037304253  3.245371404193
4.216051525234  0.381738084397  6.392872777030  1.875401510485  0.500003543544  5.658337893190  2.147546972894  4.543874616565  9.212178639017  9.375058443104  704.657241386343  9.536944997437  3.964040574420
8.341123800577  5.604908641840  5.026083246758  3.950061638237  0.221226948183  4.029619362875  9.406660196875  2.789964661318  0.723294414657  8.793224487635  925.668539311351  0.396792927966  4.109482301484
Information: The net parasitics of block fifo1_sram are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
Information: Design fifo1_sram has 739 nets, 0 global routed, 712 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'fifo1_sram'. (NEX-022)
---extraction options---
Corner: slow
 late_cap_scale                : 1.
 late_res_scale                : 1.
 late_ccap_scale               : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
 early_ccap_scale              : 1.
Global options:
 late_ccap_threshold       : 3 fF
 late_ccap_ratio           : 0.03
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : true
Extracting design: fifo1_sram 
Information: coupling capacitance is created explicitly. (NEX-029)
Information: 712 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 737, routed nets = 712, across physical hierarchy nets = 0, parasitics cached nets = 737, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 164. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: wclk
8: rclk
9: wclk2x
10: INPUTS
11: OUTPUTS

-----------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000   0.0000     0.0000      0
    1   2   0.0000     0.0000   0.0000     0.0000      0
    1   3   0.0000     0.0000   0.0000     0.0000      0
    1   4   0.0000     0.0000   0.0000     0.0000      0
    1   5   0.0000     0.0000   0.0000     0.0000      0
    1   6   0.0000     0.0000   0.0000     0.0000      0
    1   7   0.3196     0.3639   0.0000     0.0000      0
    1   8   0.2307     0.2307   0.0000     0.0000      0
    1   9   0.0000     0.0000   0.0000     0.0000      0
    1  10   0.3796    13.2245   0.1048     0.5875     11
    1  11   0.7977     4.6173   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.7977    17.8453   0.0036     75   0.1048     0.5875     11        0     0.0000        7 1348573184
--------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.7977    17.8453   0.0036     75   0.1048     0.5875     11        0     0.0000        7 1348573184    371933.91        653
--------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.7977    17.8453   0.0036     75   0.1048     0.5875     11        0        7 1348573184    371933.91        653

Route-opt command complete                CPU:   485 s (  0.13 hr )  ELAPSE:   565 s (  0.16 hr )  MEM-PEAK:  1628 MB
Route-opt command statistics  CPU=45 sec (0.01 hr) ELAPSED=45 sec (0.01 hr) MEM-PEAK=1.590 GB
Information: Ending 'route_opt' (FLW-8001)
Information: Time: 2023-04-11 00:41:40 / Session: 0.16 hr / Command: 0.01 hr / Memory: 1628 MB (FLW-8100)
Information: Running auto PG connection. (NDM-099)
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128_RVT has site unit
master SHFILL64_RVT has site unit
master SHFILL3_RVT has site unit
master SHFILL2_RVT has site unit
master SHFILL1_RVT has site unit
 Use site unit (1520)
INFO:: process regular filler master min-vth type: 
2D rule auto detection will enable the following rules:
spacing_rule
pg_drc
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1

NPLDRC: Using a 8x8 grid for PG structure analysis
NPLDRC: Filter 14.55% (596/4096) blocked grids
Scanning PG objects...
PG hash cached 2 nets; 69 viaBoxes; 0 viaMatrixRefs; 0 patterns; 0 extensions.
PG scanned 421 shapes (205 on M2); 33991 vias (5920 on M2); 144 under straps (144 on M7); 9800 staples; 0 tall vias; 662 base straps.
PG scan complete.  Hash key = 687b245b554d1a1a
Expand check halo by 0.1520 x 0.1520
Information: Analyzing PG structure for 10 layers using 1 cores. (NPLDRC-001)
Loading layer MRDL:
Loading layer M9:
Loading layer M8:
Loading layer M7:
Loading layer M6:
Loading layer M5:
Loading layer M4:
Loading layer M3:
Loading layer M2:
Loading layer M1:
Formatting 29217 sectors on layer M1:
Layer M1: 9739 straps, 19478 other, 0 preroute
Layer M1: 4 secDefs  29217 sectors (0 empty)
Formatting 20111 sectors on layer M2:
Layer M2: 9858 straps, 10253 other, 0 preroute
Layer M2: 31 secDefs  20111 sectors (0 empty)
Formatting 4370 sectors on layer M3:
Layer M3: 0 straps, 4370 other, 0 preroute
Layer M3: 119 secDefs  4370 sectors (0 empty)
Formatting 6086 sectors on layer M4:
Layer M4: 0 straps, 6086 other, 0 preroute
Layer M4: 43 secDefs  6086 sectors (0 empty)
Formatting 4370 sectors on layer M5:
Layer M5: 0 straps, 4370 other, 0 preroute
Layer M5: 69 secDefs  4370 sectors (0 empty)
Formatting 5921 sectors on layer M6:
Layer M6: 0 straps, 5921 other, 0 preroute
Layer M6: 154 secDefs  5921 sectors (0 empty)
Formatting 575 sectors on layer M7:
Layer M7: 299 straps, 276 other, 0 preroute
Layer M7: 58 secDefs  575 sectors (0 empty)
Formatting 8749 sectors on layer M8:
Layer M8: 4386 straps, 4363 other, 0 preroute
Layer M8: 50 secDefs  8749 sectors (0 empty)
Formatting 0 sectors on layer M9:
Layer M9: 0 straps, 0 other, 0 preroute
Layer M9: 0 secDefs  0 sectors (0 empty)
Formatting 0 sectors on layer MRDL:
Layer MRDL: 0 straps, 0 other, 0 preroute
Layer MRDL: 0 secDefs  0 sectors (0 empty)

Warning: Cannot save PG structure analysis in block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute PG data. (PDC-017)
Warning: Detected a sector {{445.7640 313.0000} {446.2360 599.0000}} on layer M7 with 111 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 313.0000} {598.2360 599.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 313.0000} {750.2360 599.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{445.7640 601.0000} {446.2360 887.0000}} on layer M7 with 112 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{597.7640 601.0000} {598.2360 887.0000}} on layer M7 with 123 metal and/or via shapes.. (NPLDRC-007)
Warning: Detected a sector {{749.7640 601.0000} {750.2360 887.0000}} on layer M7 with 124 metal and/or via shapes.. (NPLDRC-007)

NPLDRC Sector Array Stats:
Num Sectors: 79399
Num SecDefs:   528

Connection checks for layer M2: blocked_pin pin_access_default track_none pin_extend0
Connection checks for layer M3: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M4: blocked_pin pin_access_default track_none pin_extend1
Connection checks for layer M5: blocked_pin pin_access_default track_none pin_extend1

NPLDRC app_option (user set) values:
---------------------------------------


---------------------------------------
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128_RVT (128 x 1), SHFILL64_RVT (64 x 1), SHFILL3_RVT (3 x 1), SHFILL2_RVT (2 x 1), SHFILL1_RVT (1 x 1), 
Regular Filler Insertion Complete
... 7507 of regular filler SHFILL128_RVT inserted
... 539 of regular filler SHFILL64_RVT inserted
... 8687 of regular filler SHFILL3_RVT inserted
... 412 of regular filler SHFILL2_RVT inserted
... 347 of regular filler SHFILL1_RVT inserted
Warning: Cannot save Place cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Access cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save Pin Status cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Warning: Cannot save ViaLadder cache to block 'fifo1_sram_lib:fifo1_sram.design' for reuse.  Later runs must recompute cache data. (PDC-018)
Information: Saving 'fifo1_sram_lib:fifo1_sram.design' to 'fifo1_sram_lib:route2.design'. (DES-028)
Information: Saving block 'fifo1_sram_lib:fifo1_sram.design'
######## FINAL REPORTS/OUTPUTS  #################
Information: Design fifo1_sram has 739 nets, 0 global routed, 712 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned ON for design 'fifo1_sram_lib:fifo1_sram.design'. (TIM-125)
NEX: write corner ID 0 parasitics to ../outputs/fifo1_sram.route2.Cmax_125.spef.gz 
spefName ../outputs/fifo1_sram.route2.Cmax_125.spef.gz, corner name slow 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.
Information: Explicit supply net connections to isolation and retention cells will be written out. Use mv.upf.save_upf_include_supply_exceptions_for_iso_retn to control this. (UPF-450)
######## FINISHED ROUTE_OPT + FINAL REPORTS/OUTPUTS #################
Information: 2 out of 3 MSG-3549 messages were not printed due to limit 1  (MSG-3913)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> gui_start
icc2_shell> change_selection [ get_timing_path -from rptr_empty/rbin_reg_5_/CLK -to rptr_empty/rempty_reg/D -group rclk]
icc2_shell> gui_change_highlight -remove -all_colors
icc2_shell> change_selection [ get_timing_path -from wptr_full/wbin_reg_4_/CLK -to wptr_full/wfull_reg/D -group wclk]
icc2_shell> gui_change_highlight -remove -all_colors
icc2_shell> change_selection [ get_timing_path -from winc -to wptr_full/wfull_reg/D -group INPUTS]
icc2_shell> gui_change_highlight -remove -all_colors
icc2_shell> change_selection [ get_timing_path from  rptr_empty/rempty_reg/CLK -to rempty -group OUTPUTS]
Error: extra positional option 'from' (CMD-012)
Error: extra positional option 'rptr_empty/rempty_reg/CLK' (CMD-012)
icc2_shell> change_selection [ get_timing_path -from rptr_empty/rempty_reg/CLK -to rempty -group OUTPUTS]
icc2_shell> gui_change_highlight -remove -all_colors
icc2_shell> cd ../../pt/work
icc2_shell> pwd
/home/vpamidi/common/Downloads/lab1-vpamidi9-master/pt/work
icc2_shell> fs
setting top_design to: 
fifo1_sram
icc2_shell> exit
icc2_shell> save_block fifo1_sram_lib:fifo1_sram
Information: Saving block 'fifo1_sram_lib:fifo1_sram.design'
icc2_shell> 
Maximum memory usage for this session: 1628.37 MB
Maximum memory usage for this session including child processes: 1628.37 MB
CPU usage for this session:    555 seconds (  0.15 hours)
Elapsed time for this session:   1542 seconds (  0.43 hours)
Thank you for using IC Compiler II.

