INFO-FLOW: Workspace /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1 opened at Sun Nov 26 22:30:24 PST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2
INFO-FLOW: DBG:set_part: RDI_DATADIR=/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2/data:/cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/data
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vivado/2020.2/data/parts/arch.xml
Command       ap_part_info done; 1.09 sec.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu50:-fsvh2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         ap_part_info -data single -name xcu50-fsvh2104-2-e 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data resources 
Execute         config_chip_info -resource {SLICE 108960} {LUT 871680} {FF 1743360} {DSP 5952} {BRAM 2688} {URAM 640} {SLR 2} 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_chip_info -speed medium 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute         config_library_info -library virtexuplus_medium 
Execute         config_library_info -family virtexuplus 
Execute         config_library_info -part xcu50:-fsvh2104:-2-e 
Execute         import_lib /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       add_library done; 0.13 sec.
INFO: [HLS 200-10] Setting target device to 'xcu50-fsvh2104-2-e'
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.26 sec.
Execute     create_clock -period 3.33 
INFO: [HLS 200-1510] Running: create_clock -period 3.33 
Execute       ap_set_clock -name default -period 3.33 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.33ns.
Execute     csim_design -O -ldflags -z stack-size=1048576000 -argv ../../../../../../data/power_64x8 ../../../../../../data/temp_64x8 
INFO: [HLS 200-1510] Running: csim_design -O -ldflags -z stack-size=1048576000 -argv ../../../../../../data/power_64x8 ../../../../../../data/temp_64x8 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcu50-fsvh2104-2-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 44.96 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 47.45 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 46.55 seconds. CPU system time: 0.53 seconds. Elapsed time: 47.45 seconds; current allocated memory: 211.851 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 212.055 MB.
INFO: [HLS 200-10] Analyzing design file '3dHLS.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling 3dHLS.cpp as C++
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang 3dHLS.cpp -foptimization-record-file=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.3dHLS.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot/39 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.3dHLS.cpp.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.3dHLS.cpp.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top hotspot_HW -name=hotspot_HW 
INFO-FLOW: Setting directive 'TOP' name=hotspot_HW 
INFO-FLOW: Setting directive 'TOP' name=hotspot_HW 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=hotspot_HW 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp std=gnu++14 -target fpga  -directive=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.38 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp std=gnu++14 -target fpga  -directive=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/all.directive.json -fix-errors /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.64 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.72 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang-tidy.3dHLS.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-top-parameters,xilinx-array-stream-check,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang-tidy.3dHLS.pp.0.cpp.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang-tidy.3dHLS.pp.0.cpp.err.log 
Command           ap_eval done; 1.81 sec.
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 2.46 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.3dHLS.pp.0.cpp.diag.yml /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.3dHLS.pp.0.cpp.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.3dHLS.pp.0.cpp.err.log 
Command         ap_eval done; 0.4 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.3dHLS.pp.0.cpp.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot -I /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.3dHLS.pp.0.cpp.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.3dHLS.pp.0.cpp.err.log 
Command         ap_eval done; 0.46 sec.
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:26:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:46:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:66:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:86:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:107:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:129:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:152:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:174:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:197:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:414:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:596:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:1292:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:1810:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:2046:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:2248:24
WARNING: [HLS 207-5498] the 'self/all' option to 'Inline' pragma is not supported and will be ignored: ./mars_wide_bus.h:2387:24
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.91 seconds. CPU system time: 0.36 seconds. Elapsed time: 5.28 seconds; current allocated memory: 216.555 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.g.bc"  
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/3dHLS.g.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.0.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsm_39.bc /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/lib/libhlsmc++_39.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.67 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.67 sec.
Execute         run_link_or_opt -opt -out /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hotspot_HW -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hotspot_HW -reflow-float-conversion -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 0.88 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.88 sec.
Execute         run_link_or_opt -out /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/lib/libfloatconversion_39.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hotspot_HW 
Execute           ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hotspot_HW -mllvm -hls-db-dir -mllvm /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=off -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -disable-inlined-alloca-merging=true -x ir /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.lto.bc > /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
Command         ap_eval done; 0.53 sec.
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_read_float(float*, ap_uint<512>*, unsigned long, unsigned long)' into 'buffer_load(int, float*, ap_uint<512>*)' (3dHLS.cpp:13:7)
INFO: [HLS 214-131] Inlining function 'memcpy_wide_bus_write_float(ap_uint<512>*, float*, unsigned long, unsigned long)' into 'buffer_store(int, ap_uint<512>*, float*)' (3dHLS.cpp:120:5)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_2' (3dHLS.cpp:34:19) in function 'compute' completely with a factor of 64 (3dHLS.cpp:34:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i512.s_struct.ap_uints' into 'buffer_store(int, ap_uint<512>*, float*) (.1)' (./mars_wide_bus.h:2227:18)
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.81 seconds. CPU system time: 0.3 seconds. Elapsed time: 8.11 seconds; current allocated memory: 225.044 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 225.045 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hotspot_HW -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.0.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 228.863 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.1.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_ref.h:391: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 231.081 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.g.1.bc to /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.o.1.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_2095_3' (./mars_wide_bus.h:2058) in function 'buffer_store' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_1842_2' (./mars_wide_bus.h:1822) in function 'buffer_load' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_2099_4' (./mars_wide_bus.h:2097) in function 'buffer_store' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_1851_3' (./mars_wide_bus.h:1822) in function 'buffer_load' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'top_buf0' (3dHLS.cpp:143) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'center_buf0' (3dHLS.cpp:145) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'bottom_buf0' (3dHLS.cpp:147) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'power_buf0' (3dHLS.cpp:149) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'result_buf0' (3dHLS.cpp:151) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'top_buf1' (3dHLS.cpp:154) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'center_buf1' (3dHLS.cpp:156) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'bottom_buf1' (3dHLS.cpp:158) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'power_buf1' (3dHLS.cpp:160) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'result_buf1' (3dHLS.cpp:162) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'top_buf2' (3dHLS.cpp:165) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'center_buf2' (3dHLS.cpp:167) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'bottom_buf2' (3dHLS.cpp:169) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'power_buf2' (3dHLS.cpp:171) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'result_buf2' (3dHLS.cpp:173) in dimension 1 with a cyclic factor 16.
Command           transform done; 1.4 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 256.989 MB.
Execute           get_config_compile -enable_loop_extract 
Execute           get_config_compile -disable_auto_rewind 
Execute           get_config_compile -enable_auto_rewind 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.o.2.bc -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'result_buf[0]' (3dHLS.cpp:47:21)
INFO: [HLS 200-472] Inferring partial write operation for 'dest[0]' (./mars_wide_bus.h:1856:41)
Command           transform done; 1.13 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 301.431 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.11 sec.
Command       elaborate done; 16.5 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hotspot_HW' ...
Execute         ap_set_top_model hotspot_HW 
Execute         get_model_list hotspot_HW -filter all-wo-channel -topdown 
Execute         preproc_iomode -model hotspot_HW 
Execute         preproc_iomode -model buffer_store 
Execute         preproc_iomode -model compute 
Execute         preproc_iomode -model selectLayer 
Execute         preproc_iomode -model buffer_load 
Execute         get_model_list hotspot_HW -filter all-wo-channel 
INFO-FLOW: Model list for configure: buffer_load selectLayer compute buffer_store hotspot_HW
INFO-FLOW: Configuring Module : buffer_load ...
Execute         set_default_model buffer_load 
Execute         apply_spec_resource_limit buffer_load 
INFO-FLOW: Configuring Module : selectLayer ...
Execute         set_default_model selectLayer 
Execute         apply_spec_resource_limit selectLayer 
INFO-FLOW: Configuring Module : compute ...
Execute         set_default_model compute 
Execute         apply_spec_resource_limit compute 
INFO-FLOW: Configuring Module : buffer_store ...
Execute         set_default_model buffer_store 
Execute         apply_spec_resource_limit buffer_store 
INFO-FLOW: Configuring Module : hotspot_HW ...
Execute         set_default_model hotspot_HW 
Execute         apply_spec_resource_limit hotspot_HW 
INFO-FLOW: Model list for preprocess: buffer_load selectLayer compute buffer_store hotspot_HW
INFO-FLOW: Preprocessing Module: buffer_load ...
Execute         set_default_model buffer_load 
Execute         cdfg_preprocess -model buffer_load 
Execute         rtl_gen_preprocess buffer_load 
INFO-FLOW: Preprocessing Module: selectLayer ...
Execute         set_default_model selectLayer 
Execute         cdfg_preprocess -model selectLayer 
Execute         rtl_gen_preprocess selectLayer 
INFO-FLOW: Preprocessing Module: compute ...
Execute         set_default_model compute 
Execute         cdfg_preprocess -model compute 
Execute         rtl_gen_preprocess compute 
INFO-FLOW: Preprocessing Module: buffer_store ...
Execute         set_default_model buffer_store 
Execute         cdfg_preprocess -model buffer_store 
Execute         rtl_gen_preprocess buffer_store 
INFO-FLOW: Preprocessing Module: hotspot_HW ...
Execute         set_default_model hotspot_HW 
Execute         cdfg_preprocess -model hotspot_HW 
Execute         rtl_gen_preprocess hotspot_HW 
INFO-FLOW: Model list for synthesis: buffer_load selectLayer compute buffer_store hotspot_HW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model buffer_load 
Execute         schedule -model buffer_load 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1842_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_1842_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 303.001 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.sched.adb -f 
INFO-FLOW: Finish scheduling buffer_load.
Execute         set_default_model buffer_load 
Execute         bind -model buffer_load 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 303.424 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.bind.adb -f 
INFO-FLOW: Finish binding buffer_load.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'selectLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model selectLayer 
Execute         schedule -model selectLayer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 303.622 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.sched.adb -f 
INFO-FLOW: Finish scheduling selectLayer.
Execute         set_default_model selectLayer 
Execute         bind -model selectLayer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 304.032 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.bind.adb -f 
INFO-FLOW: Finish binding selectLayer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute 
Execute         schedule -model compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_32_1'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('center_buf_0_load_1', 3dHLS.cpp:47) on array 'center_buf_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'center_buf_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 6, Depth = 68, loop 'VITIS_LOOP_32_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 10.29 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.32 seconds; current allocated memory: 316.019 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 4.96 sec.
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling compute.
Execute         set_default_model compute 
Execute         bind -model compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.16 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.23 seconds; current allocated memory: 337.529 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 5.97 sec.
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'buffer_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model buffer_store 
Execute         schedule -model buffer_store 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_2095_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_2095_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.18 seconds; current allocated memory: 337.915 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.sched.adb -f 
INFO-FLOW: Finish scheduling buffer_store.
Execute         set_default_model buffer_store 
Execute         bind -model buffer_store 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 338.276 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.bind.adb -f 
INFO-FLOW: Finish binding buffer_store.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hotspot_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hotspot_HW 
Execute         schedule -model hotspot_HW 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 339.517 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.sched.adb -f 
INFO-FLOW: Finish scheduling hotspot_HW.
Execute         set_default_model hotspot_HW 
Execute         bind -model hotspot_HW 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.47 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.7 seconds. CPU system time: 0 seconds. Elapsed time: 3.69 seconds; current allocated memory: 341.756 MB.
Execute         syn_report -verbosereport -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.9 sec.
Execute         db_write -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.bind.adb -f 
INFO-FLOW: Finish binding hotspot_HW.
Execute         get_model_list hotspot_HW -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess buffer_load 
Execute         rtl_gen_preprocess selectLayer 
Execute         rtl_gen_preprocess compute 
Execute         rtl_gen_preprocess buffer_store 
Execute         rtl_gen_preprocess hotspot_HW 
INFO-FLOW: Model list for RTL generation: buffer_load selectLayer compute buffer_store hotspot_HW
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model buffer_load -top_prefix hotspot_HW_ -sub_prefix hotspot_HW_ -mg_file /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0 seconds. Elapsed time: 1.94 seconds; current allocated memory: 342.449 MB.
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         gen_rtl buffer_load -style xilinx -f -lang vhdl -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/vhdl/hotspot_HW_buffer_load 
Execute         gen_rtl buffer_load -style xilinx -f -lang vlog -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/verilog/hotspot_HW_buffer_load 
Execute         syn_report -csynth -model buffer_load -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/buffer_load_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model buffer_load -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/buffer_load_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model buffer_load -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model buffer_load -f -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.adb 
Execute         gen_tb_info buffer_load -p /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'selectLayer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model selectLayer -top_prefix hotspot_HW_ -sub_prefix hotspot_HW_ -mg_file /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'selectLayer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 344.922 MB.
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         gen_rtl selectLayer -style xilinx -f -lang vhdl -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/vhdl/hotspot_HW_selectLayer 
Execute         gen_rtl selectLayer -style xilinx -f -lang vlog -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/verilog/hotspot_HW_selectLayer 
Execute         syn_report -csynth -model selectLayer -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/selectLayer_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model selectLayer -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/selectLayer_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model selectLayer -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model selectLayer -f -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.adb 
Execute         gen_tb_info selectLayer -p /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model compute -top_prefix hotspot_HW_ -sub_prefix hotspot_HW_ -mg_file /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 10176 from HDL expression: ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_7_full_dsp_1': 86 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 85 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
Command         create_rtl_model done; 1.45 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.56 seconds; current allocated memory: 364.894 MB.
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute -style xilinx -f -lang vhdl -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/vhdl/hotspot_HW_compute 
Execute         gen_rtl compute -style xilinx -f -lang vlog -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/verilog/hotspot_HW_compute 
Execute         syn_report -csynth -model compute -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/compute_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 1.31 sec.
Execute         syn_report -rtlxml -model compute -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/compute_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.65 sec.
Execute         syn_report -verbosereport -model compute -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 6.66 sec.
Execute         db_write -model compute -f -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.adb 
Command         db_write done; 0.83 sec.
Execute         gen_tb_info compute -p /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'buffer_store' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model buffer_store -top_prefix hotspot_HW_ -sub_prefix hotspot_HW_ -mg_file /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'buffer_store'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 9.97 seconds; current allocated memory: 411.851 MB.
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         gen_rtl buffer_store -style xilinx -f -lang vhdl -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/vhdl/hotspot_HW_buffer_store 
Execute         gen_rtl buffer_store -style xilinx -f -lang vlog -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/verilog/hotspot_HW_buffer_store 
Execute         syn_report -csynth -model buffer_store -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/buffer_store_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model buffer_store -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/buffer_store_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model buffer_store -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model buffer_store -f -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.adb 
Execute         gen_tb_info buffer_store -p /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hotspot_HW' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model hotspot_HW -top_prefix  -sub_prefix hotspot_HW_ -mg_file /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/result' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/temp' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/power' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/Cap' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/Rx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/Ry' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/Rz' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/dt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hotspot_HW/amb_temp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hotspot_HW' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'hotspot_HW' is 6216, found 2 HDL expressions with this fanout: (((trunc_ln208_reg_2389 == 2'd1) & (1'b1 == ap_CS_fsm_state67)) | ((trunc_ln186_reg_2326 == 2'd1) & (1'b1 == ap_CS_fsm_state64))), (((trunc_ln208_reg_2389 == 2'd0) & (1'b1 == ap_CS_fsm_state67)) | ((trunc_ln186_reg_2326 == 2'd0) & (1'b1 == ap_CS_fsm_state64)))
INFO: [RTGEN 206-100] Generating core module 'dadddsub_64ns_64ns_64_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_8_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hotspot_HW'.
Command         create_rtl_model done; 1.64 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.75 seconds; current allocated memory: 424.469 MB.
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         gen_rtl hotspot_HW -istop -style xilinx -f -lang vhdl -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/vhdl/hotspot_HW 
Command         gen_rtl done; 1.4 sec.
Execute         gen_rtl hotspot_HW -istop -style xilinx -f -lang vlog -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/verilog/hotspot_HW 
Command         gen_rtl done; 0.69 sec.
Execute         syn_report -csynth -model hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/hotspot_HW_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.68 sec.
Execute         syn_report -rtlxml -model hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/hotspot_HW_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Command         syn_report done; 0.67 sec.
Execute         syn_report -verbosereport -model hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 2.68 sec.
Execute         db_write -model hotspot_HW -f -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.adb 
Command         db_write done; 0.72 sec.
Execute         gen_tb_info hotspot_HW -p /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW 
Execute         export_constraint_db -f -tool general -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.constraint.tcl 
Execute         syn_report -designview -model hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.design.xml 
Command         syn_report done; 2.68 sec.
Execute         syn_report -csynthDesign -model hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model hotspot_HW -o /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks hotspot_HW 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain hotspot_HW 
INFO-FLOW: Model list for RTL component generation: buffer_load selectLayer compute buffer_store hotspot_HW
INFO-FLOW: Handling components in module [buffer_load] ... 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.compgen.tcl 
INFO-FLOW: Handling components in module [selectLayer] ... 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.compgen.tcl 
INFO-FLOW: Handling components in module [compute] ... 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.compgen.tcl 
INFO-FLOW: Found component hotspot_HW_fadd_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model hotspot_HW_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component hotspot_HW_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model hotspot_HW_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component hotspot_HW_fdiv_32ns_32ns_32_12_no_dsp_1.
INFO-FLOW: Append model hotspot_HW_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: Handling components in module [buffer_store] ... 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.compgen.tcl 
INFO-FLOW: Handling components in module [hotspot_HW] ... 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.compgen.tcl 
INFO-FLOW: Found component hotspot_HW_fptrunc_64ns_32_2_no_dsp_1.
INFO-FLOW: Append model hotspot_HW_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: Found component hotspot_HW_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model hotspot_HW_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component hotspot_HW_dadddsub_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model hotspot_HW_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component hotspot_HW_dmul_64ns_64ns_64_8_max_dsp_1.
INFO-FLOW: Append model hotspot_HW_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: Found component hotspot_HW_top_buf0_0.
INFO-FLOW: Append model hotspot_HW_top_buf0_0
INFO-FLOW: Found component hotspot_HW_result_buf0_0.
INFO-FLOW: Append model hotspot_HW_result_buf0_0
INFO-FLOW: Found component hotspot_HW_result_buf0_2.
INFO-FLOW: Append model hotspot_HW_result_buf0_2
INFO-FLOW: Append model buffer_load
INFO-FLOW: Append model selectLayer
INFO-FLOW: Append model compute
INFO-FLOW: Append model buffer_store
INFO-FLOW: Append model hotspot_HW
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hotspot_HW_fadd_32ns_32ns_32_7_full_dsp_1 hotspot_HW_fmul_32ns_32ns_32_4_max_dsp_1 hotspot_HW_fdiv_32ns_32ns_32_12_no_dsp_1 hotspot_HW_fptrunc_64ns_32_2_no_dsp_1 hotspot_HW_fpext_32ns_64_2_no_dsp_1 hotspot_HW_dadddsub_64ns_64ns_64_8_full_dsp_1 hotspot_HW_dmul_64ns_64ns_64_8_max_dsp_1 hotspot_HW_top_buf0_0 hotspot_HW_result_buf0_0 hotspot_HW_result_buf0_2 buffer_load selectLayer compute buffer_store hotspot_HW
INFO-FLOW: To file: write model hotspot_HW_fadd_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model hotspot_HW_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model hotspot_HW_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: To file: write model hotspot_HW_fptrunc_64ns_32_2_no_dsp_1
INFO-FLOW: To file: write model hotspot_HW_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model hotspot_HW_dadddsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model hotspot_HW_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: To file: write model hotspot_HW_top_buf0_0
INFO-FLOW: To file: write model hotspot_HW_result_buf0_0
INFO-FLOW: To file: write model hotspot_HW_result_buf0_2
INFO-FLOW: To file: write model buffer_load
INFO-FLOW: To file: write model selectLayer
INFO-FLOW: To file: write model compute
INFO-FLOW: To file: write model buffer_store
INFO-FLOW: To file: write model hotspot_HW
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): hotspot_HW
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=3.330 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'hotspot_HW_top_buf0_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'hotspot_HW_result_buf0_0_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'hotspot_HW_result_buf0_2_ram (RAM)' using auto RAMs.
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/common.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op.gen 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/generic/autopilot/interface.gen 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/util.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hotspot_HW xml_exists=0
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.compgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
Execute           source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
Execute           source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Command         ap_source done; 0.19 sec.
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.compgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.compgen.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.constraint.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=20
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=15 #gSsdmPorts=20
Execute         source /cvmfs/rcg.sfu.ca/sw/env/neutral/x86_64/TOOLS/XILINX/V2020.2/Vitis_HLS/2020.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.rtl_wrap.cfg.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_load.tbgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/selectLayer.tbgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/compute.tbgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/buffer_store.tbgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.tbgen.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu50-fsvh2104-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.constraint.tcl 
Execute         sc_get_clocks hotspot_HW 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/impl/misc/hotspot_HW_ap_dadddsub_6_full_dsp_64_ip.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/impl/misc/hotspot_HW_ap_dmul_6_max_dsp_64_ip.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/impl/misc/hotspot_HW_ap_fadd_5_full_dsp_32_ip.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/impl/misc/hotspot_HW_ap_fdiv_10_no_dsp_32_ip.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/impl/misc/hotspot_HW_ap_fmul_2_max_dsp_32_ip.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/impl/misc/hotspot_HW_ap_fpext_0_no_dsp_32_ip.tcl 
Execute         source /local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/impl/misc/hotspot_HW_ap_fptrunc_0_no_dsp_64_ip.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 11.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 11.11 seconds; current allocated memory: 442.176 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hotspot_HW.
INFO: [VLOG 209-307] Generating Verilog RTL for hotspot_HW.
INFO-FLOW: DBG:CMD:       update_csynth_xml_report append design.xml content design_xml=/local-scratch/localhome/rajneshj/ensc453_hotspot3D/FPGA/ping-pong/hotspot.prj/solution1/.autopilot/db/hotspot_HW.design.xml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report json2reportxml
INFO-FLOW: DBG:CMD:       update_csynth_xml_report done
Execute         syn_report -model hotspot_HW -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 364.70 MHz
Command       autosyn done; 53.91 sec.
Command     csynth_design done; 70.42 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 69.31 seconds. CPU system time: 0.96 seconds. Elapsed time: 70.42 seconds; current allocated memory: 445.719 MB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
