Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 90 ns : File "F:/Digital System Designing using Verilog/System-Design-Using-VerilogHDL/Gate Levl Modelling/12_encoder_8x3bit/12_encoder_8x3bit.srcs/sim_1/new/encoder_8x3bit_tb.v" Line 49
