
SympleSensorBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c0  0800aa80  0800aa80  0001aa80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800ad40  0800ad40  0001ad40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800ad48  0800ad48  0001ad48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800ad50  0800ad50  0001ad50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009b8  20000000  0800ad54  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  000209b8  2**0
                  CONTENTS
  8 .bss          000002d4  200009b8  200009b8  000209b8  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000c8c  20000c8c  000209b8  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  000209b8  2**0
                  CONTENTS, READONLY
 11 .debug_info   00018bc0  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000039c9  00000000  00000000  000395a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001240  00000000  00000000  0003cf78  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000010a8  00000000  00000000  0003e1b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000220ee  00000000  00000000  0003f260  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00012ed4  00000000  00000000  0006134e  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000b2893  00000000  00000000  00074222  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00126ab5  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005c50  00000000  00000000  00126b30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200009b8 	.word	0x200009b8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa68 	.word	0x0800aa68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200009bc 	.word	0x200009bc
 80001cc:	0800aa68 	.word	0x0800aa68

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <HAL_Init+0x28>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a07      	ldr	r2, [pc, #28]	; (8000ed0 <HAL_Init+0x28>)
 8000eb2:	f043 0310 	orr.w	r3, r3, #16
 8000eb6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eb8:	2003      	movs	r0, #3
 8000eba:	f001 fdcb 	bl	8002a54 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f000 f808 	bl	8000ed4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ec4:	f005 fafc 	bl	80064c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40022000 	.word	0x40022000

08000ed4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000edc:	4b12      	ldr	r3, [pc, #72]	; (8000f28 <HAL_InitTick+0x54>)
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	4b12      	ldr	r3, [pc, #72]	; (8000f2c <HAL_InitTick+0x58>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eea:	fbb3 f3f1 	udiv	r3, r3, r1
 8000eee:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f001 fde3 	bl	8002abe <HAL_SYSTICK_Config>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000efe:	2301      	movs	r3, #1
 8000f00:	e00e      	b.n	8000f20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	2b0f      	cmp	r3, #15
 8000f06:	d80a      	bhi.n	8000f1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	6879      	ldr	r1, [r7, #4]
 8000f0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000f10:	f001 fdab 	bl	8002a6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f14:	4a06      	ldr	r2, [pc, #24]	; (8000f30 <HAL_InitTick+0x5c>)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	e000      	b.n	8000f20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f1e:	2301      	movs	r3, #1
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3708      	adds	r7, #8
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bd80      	pop	{r7, pc}
 8000f28:	20000008 	.word	0x20000008
 8000f2c:	20000004 	.word	0x20000004
 8000f30:	20000000 	.word	0x20000000

08000f34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <HAL_IncTick+0x20>)
 8000f3a:	781b      	ldrb	r3, [r3, #0]
 8000f3c:	461a      	mov	r2, r3
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <HAL_IncTick+0x24>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	4413      	add	r3, r2
 8000f44:	4a04      	ldr	r2, [pc, #16]	; (8000f58 <HAL_IncTick+0x24>)
 8000f46:	6013      	str	r3, [r2, #0]
}
 8000f48:	bf00      	nop
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	20000004 	.word	0x20000004
 8000f58:	20000a58 	.word	0x20000a58

08000f5c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000f60:	4b03      	ldr	r3, [pc, #12]	; (8000f70 <HAL_GetTick+0x14>)
 8000f62:	681b      	ldr	r3, [r3, #0]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr
 8000f6e:	bf00      	nop
 8000f70:	20000a58 	.word	0x20000a58

08000f74 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000fa4:	bf00      	nop
 8000fa6:	370c      	adds	r7, #12
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b09a      	sub	sp, #104	; 0x68
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d101      	bne.n	8000fd0 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	e172      	b.n	80012b6 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fda:	f003 0310 	and.w	r3, r3, #16
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d176      	bne.n	80010d0 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d152      	bne.n	8001090 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	2200      	movs	r2, #0
 8001000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f004 fe0f 	bl	8005c28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	689b      	ldr	r3, [r3, #8]
 8001010:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001014:	2b00      	cmp	r3, #0
 8001016:	d13b      	bne.n	8001090 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f000 fe81 	bl	8001d20 <ADC_Disable>
 800101e:	4603      	mov	r3, r0
 8001020:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001028:	f003 0310 	and.w	r3, r3, #16
 800102c:	2b00      	cmp	r3, #0
 800102e:	d12f      	bne.n	8001090 <HAL_ADC_Init+0xe0>
 8001030:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001034:	2b00      	cmp	r3, #0
 8001036:	d12b      	bne.n	8001090 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001040:	f023 0302 	bic.w	r3, r3, #2
 8001044:	f043 0202 	orr.w	r2, r3, #2
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	689a      	ldr	r2, [r3, #8]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800105a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	689a      	ldr	r2, [r3, #8]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800106a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800106c:	4b94      	ldr	r3, [pc, #592]	; (80012c0 <HAL_ADC_Init+0x310>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a94      	ldr	r2, [pc, #592]	; (80012c4 <HAL_ADC_Init+0x314>)
 8001072:	fba2 2303 	umull	r2, r3, r2, r3
 8001076:	0c9a      	lsrs	r2, r3, #18
 8001078:	4613      	mov	r3, r2
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	4413      	add	r3, r2
 800107e:	005b      	lsls	r3, r3, #1
 8001080:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001082:	e002      	b.n	800108a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	3b01      	subs	r3, #1
 8001088:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d1f9      	bne.n	8001084 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d007      	beq.n	80010ae <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	689b      	ldr	r3, [r3, #8]
 80010a4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80010a8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80010ac:	d110      	bne.n	80010d0 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f023 0312 	bic.w	r3, r3, #18
 80010b6:	f043 0210 	orr.w	r2, r3, #16
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c2:	f043 0201 	orr.w	r2, r3, #1
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80010ca:	2301      	movs	r3, #1
 80010cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d4:	f003 0310 	and.w	r3, r3, #16
 80010d8:	2b00      	cmp	r3, #0
 80010da:	f040 80df 	bne.w	800129c <HAL_ADC_Init+0x2ec>
 80010de:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	f040 80da 	bne.w	800129c <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	689b      	ldr	r3, [r3, #8]
 80010ee:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f040 80d2 	bne.w	800129c <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001100:	f043 0202 	orr.w	r2, r3, #2
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001108:	4b6f      	ldr	r3, [pc, #444]	; (80012c8 <HAL_ADC_Init+0x318>)
 800110a:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001114:	d102      	bne.n	800111c <HAL_ADC_Init+0x16c>
 8001116:	4b6d      	ldr	r3, [pc, #436]	; (80012cc <HAL_ADC_Init+0x31c>)
 8001118:	60fb      	str	r3, [r7, #12]
 800111a:	e002      	b.n	8001122 <HAL_ADC_Init+0x172>
 800111c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001120:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f003 0303 	and.w	r3, r3, #3
 800112c:	2b01      	cmp	r3, #1
 800112e:	d108      	bne.n	8001142 <HAL_ADC_Init+0x192>
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0301 	and.w	r3, r3, #1
 800113a:	2b01      	cmp	r3, #1
 800113c:	d101      	bne.n	8001142 <HAL_ADC_Init+0x192>
 800113e:	2301      	movs	r3, #1
 8001140:	e000      	b.n	8001144 <HAL_ADC_Init+0x194>
 8001142:	2300      	movs	r3, #0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d11c      	bne.n	8001182 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001148:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800114a:	2b00      	cmp	r3, #0
 800114c:	d010      	beq.n	8001170 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	f003 0303 	and.w	r3, r3, #3
 8001156:	2b01      	cmp	r3, #1
 8001158:	d107      	bne.n	800116a <HAL_ADC_Init+0x1ba>
 800115a:	68fb      	ldr	r3, [r7, #12]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 0301 	and.w	r3, r3, #1
 8001162:	2b01      	cmp	r3, #1
 8001164:	d101      	bne.n	800116a <HAL_ADC_Init+0x1ba>
 8001166:	2301      	movs	r3, #1
 8001168:	e000      	b.n	800116c <HAL_ADC_Init+0x1bc>
 800116a:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800116c:	2b00      	cmp	r3, #0
 800116e:	d108      	bne.n	8001182 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001170:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001172:	689b      	ldr	r3, [r3, #8]
 8001174:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	431a      	orrs	r2, r3
 800117e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001180:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	7e5b      	ldrb	r3, [r3, #25]
 8001186:	035b      	lsls	r3, r3, #13
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800118c:	2a01      	cmp	r2, #1
 800118e:	d002      	beq.n	8001196 <HAL_ADC_Init+0x1e6>
 8001190:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001194:	e000      	b.n	8001198 <HAL_ADC_Init+0x1e8>
 8001196:	2200      	movs	r2, #0
 8001198:	431a      	orrs	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	68db      	ldr	r3, [r3, #12]
 800119e:	431a      	orrs	r2, r3
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	4313      	orrs	r3, r2
 80011a6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80011a8:	4313      	orrs	r3, r2
 80011aa:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011b2:	2b01      	cmp	r3, #1
 80011b4:	d11b      	bne.n	80011ee <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	7e5b      	ldrb	r3, [r3, #25]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d109      	bne.n	80011d2 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011c2:	3b01      	subs	r3, #1
 80011c4:	045a      	lsls	r2, r3, #17
 80011c6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80011c8:	4313      	orrs	r3, r2
 80011ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011ce:	663b      	str	r3, [r7, #96]	; 0x60
 80011d0:	e00d      	b.n	80011ee <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 80011da:	f043 0220 	orr.w	r2, r3, #32
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e6:	f043 0201 	orr.w	r2, r3, #1
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d007      	beq.n	8001206 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011fe:	4313      	orrs	r3, r2
 8001200:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001202:	4313      	orrs	r3, r2
 8001204:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f003 030c 	and.w	r3, r3, #12
 8001210:	2b00      	cmp	r3, #0
 8001212:	d114      	bne.n	800123e <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	68db      	ldr	r3, [r3, #12]
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	6812      	ldr	r2, [r2, #0]
 800121e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001222:	f023 0302 	bic.w	r3, r3, #2
 8001226:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	7e1b      	ldrb	r3, [r3, #24]
 800122c:	039a      	lsls	r2, r3, #14
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001234:	005b      	lsls	r3, r3, #1
 8001236:	4313      	orrs	r3, r2
 8001238:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800123a:	4313      	orrs	r3, r2
 800123c:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	68da      	ldr	r2, [r3, #12]
 8001244:	4b22      	ldr	r3, [pc, #136]	; (80012d0 <HAL_ADC_Init+0x320>)
 8001246:	4013      	ands	r3, r2
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	6812      	ldr	r2, [r2, #0]
 800124c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800124e:	430b      	orrs	r3, r1
 8001250:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d10c      	bne.n	8001274 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001260:	f023 010f 	bic.w	r1, r3, #15
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	69db      	ldr	r3, [r3, #28]
 8001268:	1e5a      	subs	r2, r3, #1
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	430a      	orrs	r2, r1
 8001270:	631a      	str	r2, [r3, #48]	; 0x30
 8001272:	e007      	b.n	8001284 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f022 020f 	bic.w	r2, r2, #15
 8001282:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800128e:	f023 0303 	bic.w	r3, r3, #3
 8001292:	f043 0201 	orr.w	r2, r3, #1
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	641a      	str	r2, [r3, #64]	; 0x40
 800129a:	e00a      	b.n	80012b2 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80012a0:	f023 0312 	bic.w	r3, r3, #18
 80012a4:	f043 0210 	orr.w	r2, r3, #16
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80012ac:	2301      	movs	r3, #1
 80012ae:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80012b2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3768      	adds	r7, #104	; 0x68
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	20000008 	.word	0x20000008
 80012c4:	431bde83 	.word	0x431bde83
 80012c8:	50000300 	.word	0x50000300
 80012cc:	50000100 	.word	0x50000100
 80012d0:	fff0c007 	.word	0xfff0c007

080012d4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b086      	sub	sp, #24
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	60b9      	str	r1, [r7, #8]
 80012de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012e0:	2300      	movs	r3, #0
 80012e2:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 0304 	and.w	r3, r3, #4
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	f040 80b9 	bne.w	8001466 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80012fa:	2b01      	cmp	r3, #1
 80012fc:	d101      	bne.n	8001302 <HAL_ADC_Start_DMA+0x2e>
 80012fe:	2302      	movs	r3, #2
 8001300:	e0b4      	b.n	800146c <HAL_ADC_Start_DMA+0x198>
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	2201      	movs	r2, #1
 8001306:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800130a:	4b5a      	ldr	r3, [pc, #360]	; (8001474 <HAL_ADC_Start_DMA+0x1a0>)
 800130c:	689b      	ldr	r3, [r3, #8]
 800130e:	f003 031f 	and.w	r3, r3, #31
 8001312:	2b00      	cmp	r3, #0
 8001314:	f040 80a0 	bne.w	8001458 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001318:	68f8      	ldr	r0, [r7, #12]
 800131a:	f000 fca3 	bl	8001c64 <ADC_Enable>
 800131e:	4603      	mov	r3, r0
 8001320:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001322:	7dfb      	ldrb	r3, [r7, #23]
 8001324:	2b00      	cmp	r3, #0
 8001326:	f040 8092 	bne.w	800144e <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800132e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001332:	f023 0301 	bic.w	r3, r3, #1
 8001336:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800133e:	4b4d      	ldr	r3, [pc, #308]	; (8001474 <HAL_ADC_Start_DMA+0x1a0>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	f003 031f 	and.w	r3, r3, #31
 8001346:	2b00      	cmp	r3, #0
 8001348:	d004      	beq.n	8001354 <HAL_ADC_Start_DMA+0x80>
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001352:	d115      	bne.n	8001380 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001358:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d027      	beq.n	80013be <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001372:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001376:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800137e:	e01e      	b.n	80013be <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001384:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001394:	d004      	beq.n	80013a0 <HAL_ADC_Start_DMA+0xcc>
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a37      	ldr	r2, [pc, #220]	; (8001478 <HAL_ADC_Start_DMA+0x1a4>)
 800139c:	4293      	cmp	r3, r2
 800139e:	d10e      	bne.n	80013be <HAL_ADC_Start_DMA+0xea>
 80013a0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d007      	beq.n	80013be <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013b6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80013c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80013ca:	d106      	bne.n	80013da <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d0:	f023 0206 	bic.w	r2, r3, #6
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	645a      	str	r2, [r3, #68]	; 0x44
 80013d8:	e002      	b.n	80013e0 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	2200      	movs	r2, #0
 80013de:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2200      	movs	r2, #0
 80013e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013ec:	4a23      	ldr	r2, [pc, #140]	; (800147c <HAL_ADC_Start_DMA+0x1a8>)
 80013ee:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013f4:	4a22      	ldr	r2, [pc, #136]	; (8001480 <HAL_ADC_Start_DMA+0x1ac>)
 80013f6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013fc:	4a21      	ldr	r2, [pc, #132]	; (8001484 <HAL_ADC_Start_DMA+0x1b0>)
 80013fe:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	221c      	movs	r2, #28
 8001406:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f042 0210 	orr.w	r2, r2, #16
 8001416:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	68da      	ldr	r2, [r3, #12]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f042 0201 	orr.w	r2, r2, #1
 8001426:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	3340      	adds	r3, #64	; 0x40
 8001432:	4619      	mov	r1, r3
 8001434:	68ba      	ldr	r2, [r7, #8]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	f001 fb94 	bl	8002b64 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	689a      	ldr	r2, [r3, #8]
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f042 0204 	orr.w	r2, r2, #4
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	e00d      	b.n	800146a <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2200      	movs	r2, #0
 8001452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001456:	e008      	b.n	800146a <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	2200      	movs	r2, #0
 8001460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001464:	e001      	b.n	800146a <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001466:	2302      	movs	r3, #2
 8001468:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800146a:	7dfb      	ldrb	r3, [r7, #23]
}
 800146c:	4618      	mov	r0, r3
 800146e:	3718      	adds	r7, #24
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	50000300 	.word	0x50000300
 8001478:	50000100 	.word	0x50000100
 800147c:	08001b99 	.word	0x08001b99
 8001480:	08001c13 	.word	0x08001c13
 8001484:	08001c2f 	.word	0x08001c2f

08001488 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001488:	b480      	push	{r7}
 800148a:	b09b      	sub	sp, #108	; 0x6c
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
 8001490:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001492:	2300      	movs	r3, #0
 8001494:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001498:	2300      	movs	r3, #0
 800149a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d101      	bne.n	80014aa <HAL_ADC_ConfigChannel+0x22>
 80014a6:	2302      	movs	r3, #2
 80014a8:	e2a5      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x56e>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2201      	movs	r2, #1
 80014ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f003 0304 	and.w	r3, r3, #4
 80014bc:	2b00      	cmp	r3, #0
 80014be:	f040 8289 	bne.w	80019d4 <HAL_ADC_ConfigChannel+0x54c>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	d81c      	bhi.n	8001504 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	685a      	ldr	r2, [r3, #4]
 80014d4:	4613      	mov	r3, r2
 80014d6:	005b      	lsls	r3, r3, #1
 80014d8:	4413      	add	r3, r2
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	461a      	mov	r2, r3
 80014de:	231f      	movs	r3, #31
 80014e0:	4093      	lsls	r3, r2
 80014e2:	43db      	mvns	r3, r3
 80014e4:	4019      	ands	r1, r3
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	6818      	ldr	r0, [r3, #0]
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	4613      	mov	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4413      	add	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	fa00 f203 	lsl.w	r2, r0, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	631a      	str	r2, [r3, #48]	; 0x30
 8001502:	e063      	b.n	80015cc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	2b09      	cmp	r3, #9
 800150a:	d81e      	bhi.n	800154a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	685a      	ldr	r2, [r3, #4]
 8001516:	4613      	mov	r3, r2
 8001518:	005b      	lsls	r3, r3, #1
 800151a:	4413      	add	r3, r2
 800151c:	005b      	lsls	r3, r3, #1
 800151e:	3b1e      	subs	r3, #30
 8001520:	221f      	movs	r2, #31
 8001522:	fa02 f303 	lsl.w	r3, r2, r3
 8001526:	43db      	mvns	r3, r3
 8001528:	4019      	ands	r1, r3
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	6818      	ldr	r0, [r3, #0]
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685a      	ldr	r2, [r3, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	4413      	add	r3, r2
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	3b1e      	subs	r3, #30
 800153c:	fa00 f203 	lsl.w	r2, r0, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	430a      	orrs	r2, r1
 8001546:	635a      	str	r2, [r3, #52]	; 0x34
 8001548:	e040      	b.n	80015cc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	2b0e      	cmp	r3, #14
 8001550:	d81e      	bhi.n	8001590 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	685a      	ldr	r2, [r3, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	005b      	lsls	r3, r3, #1
 8001560:	4413      	add	r3, r2
 8001562:	005b      	lsls	r3, r3, #1
 8001564:	3b3c      	subs	r3, #60	; 0x3c
 8001566:	221f      	movs	r2, #31
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	43db      	mvns	r3, r3
 800156e:	4019      	ands	r1, r3
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	6818      	ldr	r0, [r3, #0]
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	685a      	ldr	r2, [r3, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	4413      	add	r3, r2
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	3b3c      	subs	r3, #60	; 0x3c
 8001582:	fa00 f203 	lsl.w	r2, r0, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	430a      	orrs	r2, r1
 800158c:	639a      	str	r2, [r3, #56]	; 0x38
 800158e:	e01d      	b.n	80015cc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	685a      	ldr	r2, [r3, #4]
 800159a:	4613      	mov	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4413      	add	r3, r2
 80015a0:	005b      	lsls	r3, r3, #1
 80015a2:	3b5a      	subs	r3, #90	; 0x5a
 80015a4:	221f      	movs	r2, #31
 80015a6:	fa02 f303 	lsl.w	r3, r2, r3
 80015aa:	43db      	mvns	r3, r3
 80015ac:	4019      	ands	r1, r3
 80015ae:	683b      	ldr	r3, [r7, #0]
 80015b0:	6818      	ldr	r0, [r3, #0]
 80015b2:	683b      	ldr	r3, [r7, #0]
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	4613      	mov	r3, r2
 80015b8:	005b      	lsls	r3, r3, #1
 80015ba:	4413      	add	r3, r2
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	3b5a      	subs	r3, #90	; 0x5a
 80015c0:	fa00 f203 	lsl.w	r2, r0, r3
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	430a      	orrs	r2, r1
 80015ca:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f003 030c 	and.w	r3, r3, #12
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	f040 80e5 	bne.w	80017a6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2b09      	cmp	r3, #9
 80015e2:	d91c      	bls.n	800161e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	6999      	ldr	r1, [r3, #24]
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	4613      	mov	r3, r2
 80015f0:	005b      	lsls	r3, r3, #1
 80015f2:	4413      	add	r3, r2
 80015f4:	3b1e      	subs	r3, #30
 80015f6:	2207      	movs	r2, #7
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	4019      	ands	r1, r3
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	6898      	ldr	r0, [r3, #8]
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	4613      	mov	r3, r2
 800160a:	005b      	lsls	r3, r3, #1
 800160c:	4413      	add	r3, r2
 800160e:	3b1e      	subs	r3, #30
 8001610:	fa00 f203 	lsl.w	r2, r0, r3
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	430a      	orrs	r2, r1
 800161a:	619a      	str	r2, [r3, #24]
 800161c:	e019      	b.n	8001652 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	6959      	ldr	r1, [r3, #20]
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	2207      	movs	r2, #7
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	43db      	mvns	r3, r3
 8001636:	4019      	ands	r1, r3
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	6898      	ldr	r0, [r3, #8]
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4613      	mov	r3, r2
 8001642:	005b      	lsls	r3, r3, #1
 8001644:	4413      	add	r3, r2
 8001646:	fa00 f203 	lsl.w	r2, r0, r3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	430a      	orrs	r2, r1
 8001650:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	695a      	ldr	r2, [r3, #20]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	08db      	lsrs	r3, r3, #3
 800165e:	f003 0303 	and.w	r3, r3, #3
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	691b      	ldr	r3, [r3, #16]
 800166e:	3b01      	subs	r3, #1
 8001670:	2b03      	cmp	r3, #3
 8001672:	d84f      	bhi.n	8001714 <HAL_ADC_ConfigChannel+0x28c>
 8001674:	a201      	add	r2, pc, #4	; (adr r2, 800167c <HAL_ADC_ConfigChannel+0x1f4>)
 8001676:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800167a:	bf00      	nop
 800167c:	0800168d 	.word	0x0800168d
 8001680:	080016af 	.word	0x080016af
 8001684:	080016d1 	.word	0x080016d1
 8001688:	080016f3 	.word	0x080016f3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001692:	4b9e      	ldr	r3, [pc, #632]	; (800190c <HAL_ADC_ConfigChannel+0x484>)
 8001694:	4013      	ands	r3, r2
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	6812      	ldr	r2, [r2, #0]
 800169a:	0691      	lsls	r1, r2, #26
 800169c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800169e:	430a      	orrs	r2, r1
 80016a0:	431a      	orrs	r2, r3
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016aa:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80016ac:	e07e      	b.n	80017ac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80016b4:	4b95      	ldr	r3, [pc, #596]	; (800190c <HAL_ADC_ConfigChannel+0x484>)
 80016b6:	4013      	ands	r3, r2
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	0691      	lsls	r1, r2, #26
 80016be:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80016c0:	430a      	orrs	r2, r1
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016cc:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80016ce:	e06d      	b.n	80017ac <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80016d6:	4b8d      	ldr	r3, [pc, #564]	; (800190c <HAL_ADC_ConfigChannel+0x484>)
 80016d8:	4013      	ands	r3, r2
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	6812      	ldr	r2, [r2, #0]
 80016de:	0691      	lsls	r1, r2, #26
 80016e0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80016e2:	430a      	orrs	r2, r1
 80016e4:	431a      	orrs	r2, r3
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016ee:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80016f0:	e05c      	b.n	80017ac <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80016f8:	4b84      	ldr	r3, [pc, #528]	; (800190c <HAL_ADC_ConfigChannel+0x484>)
 80016fa:	4013      	ands	r3, r2
 80016fc:	683a      	ldr	r2, [r7, #0]
 80016fe:	6812      	ldr	r2, [r2, #0]
 8001700:	0691      	lsls	r1, r2, #26
 8001702:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001704:	430a      	orrs	r2, r1
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001710:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001712:	e04b      	b.n	80017ac <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800171a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	069b      	lsls	r3, r3, #26
 8001724:	429a      	cmp	r2, r3
 8001726:	d107      	bne.n	8001738 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001736:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800173e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	069b      	lsls	r3, r3, #26
 8001748:	429a      	cmp	r2, r3
 800174a:	d107      	bne.n	800175c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800175a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001762:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	069b      	lsls	r3, r3, #26
 800176c:	429a      	cmp	r2, r3
 800176e:	d107      	bne.n	8001780 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800177e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001786:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	069b      	lsls	r3, r3, #26
 8001790:	429a      	cmp	r2, r3
 8001792:	d10a      	bne.n	80017aa <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80017a2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80017a4:	e001      	b.n	80017aa <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80017a6:	bf00      	nop
 80017a8:	e000      	b.n	80017ac <HAL_ADC_ConfigChannel+0x324>
      break;
 80017aa:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	689b      	ldr	r3, [r3, #8]
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d108      	bne.n	80017cc <HAL_ADC_ConfigChannel+0x344>
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0301 	and.w	r3, r3, #1
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d101      	bne.n	80017cc <HAL_ADC_ConfigChannel+0x344>
 80017c8:	2301      	movs	r3, #1
 80017ca:	e000      	b.n	80017ce <HAL_ADC_ConfigChannel+0x346>
 80017cc:	2300      	movs	r3, #0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f040 810b 	bne.w	80019ea <HAL_ADC_ConfigChannel+0x562>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	68db      	ldr	r3, [r3, #12]
 80017d8:	2b01      	cmp	r3, #1
 80017da:	d00f      	beq.n	80017fc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	2201      	movs	r2, #1
 80017ea:	fa02 f303 	lsl.w	r3, r2, r3
 80017ee:	43da      	mvns	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	400a      	ands	r2, r1
 80017f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80017fa:	e049      	b.n	8001890 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2201      	movs	r2, #1
 800180a:	409a      	lsls	r2, r3
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	430a      	orrs	r2, r1
 8001812:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	2b09      	cmp	r3, #9
 800181c:	d91c      	bls.n	8001858 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	6999      	ldr	r1, [r3, #24]
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	4613      	mov	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	4413      	add	r3, r2
 800182e:	3b1b      	subs	r3, #27
 8001830:	2207      	movs	r2, #7
 8001832:	fa02 f303 	lsl.w	r3, r2, r3
 8001836:	43db      	mvns	r3, r3
 8001838:	4019      	ands	r1, r3
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	6898      	ldr	r0, [r3, #8]
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	4613      	mov	r3, r2
 8001844:	005b      	lsls	r3, r3, #1
 8001846:	4413      	add	r3, r2
 8001848:	3b1b      	subs	r3, #27
 800184a:	fa00 f203 	lsl.w	r2, r0, r3
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	430a      	orrs	r2, r1
 8001854:	619a      	str	r2, [r3, #24]
 8001856:	e01b      	b.n	8001890 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6959      	ldr	r1, [r3, #20]
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	4613      	mov	r3, r2
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4413      	add	r3, r2
 800186a:	2207      	movs	r2, #7
 800186c:	fa02 f303 	lsl.w	r3, r2, r3
 8001870:	43db      	mvns	r3, r3
 8001872:	4019      	ands	r1, r3
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	6898      	ldr	r0, [r3, #8]
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	1c5a      	adds	r2, r3, #1
 800187e:	4613      	mov	r3, r2
 8001880:	005b      	lsls	r3, r3, #1
 8001882:	4413      	add	r3, r2
 8001884:	fa00 f203 	lsl.w	r2, r0, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	430a      	orrs	r2, r1
 800188e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001890:	4b1f      	ldr	r3, [pc, #124]	; (8001910 <HAL_ADC_ConfigChannel+0x488>)
 8001892:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b10      	cmp	r3, #16
 800189a:	d105      	bne.n	80018a8 <HAL_ADC_ConfigChannel+0x420>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800189c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d015      	beq.n	80018d4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80018ac:	2b11      	cmp	r3, #17
 80018ae:	d105      	bne.n	80018bc <HAL_ADC_ConfigChannel+0x434>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80018b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d00b      	beq.n	80018d4 <HAL_ADC_ConfigChannel+0x44c>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80018c0:	2b12      	cmp	r3, #18
 80018c2:	f040 8092 	bne.w	80019ea <HAL_ADC_ConfigChannel+0x562>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80018c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018c8:	689b      	ldr	r3, [r3, #8]
 80018ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	f040 808b 	bne.w	80019ea <HAL_ADC_ConfigChannel+0x562>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80018dc:	d102      	bne.n	80018e4 <HAL_ADC_ConfigChannel+0x45c>
 80018de:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <HAL_ADC_ConfigChannel+0x48c>)
 80018e0:	60fb      	str	r3, [r7, #12]
 80018e2:	e002      	b.n	80018ea <HAL_ADC_ConfigChannel+0x462>
 80018e4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80018e8:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	f003 0303 	and.w	r3, r3, #3
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d10f      	bne.n	8001918 <HAL_ADC_ConfigChannel+0x490>
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	2b01      	cmp	r3, #1
 8001904:	d108      	bne.n	8001918 <HAL_ADC_ConfigChannel+0x490>
 8001906:	2301      	movs	r3, #1
 8001908:	e007      	b.n	800191a <HAL_ADC_ConfigChannel+0x492>
 800190a:	bf00      	nop
 800190c:	83fff000 	.word	0x83fff000
 8001910:	50000300 	.word	0x50000300
 8001914:	50000100 	.word	0x50000100
 8001918:	2300      	movs	r3, #0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d150      	bne.n	80019c0 <HAL_ADC_ConfigChannel+0x538>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800191e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001920:	2b00      	cmp	r3, #0
 8001922:	d010      	beq.n	8001946 <HAL_ADC_ConfigChannel+0x4be>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	f003 0303 	and.w	r3, r3, #3
 800192c:	2b01      	cmp	r3, #1
 800192e:	d107      	bne.n	8001940 <HAL_ADC_ConfigChannel+0x4b8>
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	2b01      	cmp	r3, #1
 800193a:	d101      	bne.n	8001940 <HAL_ADC_ConfigChannel+0x4b8>
 800193c:	2301      	movs	r3, #1
 800193e:	e000      	b.n	8001942 <HAL_ADC_ConfigChannel+0x4ba>
 8001940:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001942:	2b00      	cmp	r3, #0
 8001944:	d13c      	bne.n	80019c0 <HAL_ADC_ConfigChannel+0x538>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b10      	cmp	r3, #16
 800194c:	d11d      	bne.n	800198a <HAL_ADC_ConfigChannel+0x502>
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001956:	d118      	bne.n	800198a <HAL_ADC_ConfigChannel+0x502>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001958:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001960:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001962:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001964:	4b27      	ldr	r3, [pc, #156]	; (8001a04 <HAL_ADC_ConfigChannel+0x57c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a27      	ldr	r2, [pc, #156]	; (8001a08 <HAL_ADC_ConfigChannel+0x580>)
 800196a:	fba2 2303 	umull	r2, r3, r2, r3
 800196e:	0c9a      	lsrs	r2, r3, #18
 8001970:	4613      	mov	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4413      	add	r3, r2
 8001976:	005b      	lsls	r3, r3, #1
 8001978:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800197a:	e002      	b.n	8001982 <HAL_ADC_ConfigChannel+0x4fa>
          {
            wait_loop_index--;
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	3b01      	subs	r3, #1
 8001980:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001982:	68bb      	ldr	r3, [r7, #8]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f9      	bne.n	800197c <HAL_ADC_ConfigChannel+0x4f4>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001988:	e02e      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x560>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2b11      	cmp	r3, #17
 8001990:	d10b      	bne.n	80019aa <HAL_ADC_ConfigChannel+0x522>
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800199a:	d106      	bne.n	80019aa <HAL_ADC_ConfigChannel+0x522>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800199c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80019a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019a6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80019a8:	e01e      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x560>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2b12      	cmp	r3, #18
 80019b0:	d11a      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x560>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80019b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019b4:	689b      	ldr	r3, [r3, #8]
 80019b6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80019ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019bc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80019be:	e013      	b.n	80019e8 <HAL_ADC_ConfigChannel+0x560>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c4:	f043 0220 	orr.w	r2, r3, #32
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80019d2:	e00a      	b.n	80019ea <HAL_ADC_ConfigChannel+0x562>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d8:	f043 0220 	orr.w	r2, r3, #32
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80019e6:	e000      	b.n	80019ea <HAL_ADC_ConfigChannel+0x562>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80019e8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80019f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	376c      	adds	r7, #108	; 0x6c
 80019fa:	46bd      	mov	sp, r7
 80019fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	20000008 	.word	0x20000008
 8001a08:	431bde83 	.word	0x431bde83

08001a0c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b099      	sub	sp, #100	; 0x64
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
 8001a14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a24:	d102      	bne.n	8001a2c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001a26:	4b5a      	ldr	r3, [pc, #360]	; (8001b90 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	e002      	b.n	8001a32 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8001a2c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001a30:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d101      	bne.n	8001a3c <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8001a38:	2301      	movs	r3, #1
 8001a3a:	e0a2      	b.n	8001b82 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d101      	bne.n	8001a4a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8001a46:	2302      	movs	r3, #2
 8001a48:	e09b      	b.n	8001b82 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	689b      	ldr	r3, [r3, #8]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d17f      	bne.n	8001b60 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d179      	bne.n	8001b60 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a6c:	4b49      	ldr	r3, [pc, #292]	; (8001b94 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8001a6e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d040      	beq.n	8001afa <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001a78:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	6859      	ldr	r1, [r3, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001a8a:	035b      	lsls	r3, r3, #13
 8001a8c:	430b      	orrs	r3, r1
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a92:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d108      	bne.n	8001ab4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d101      	bne.n	8001ab4 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	e000      	b.n	8001ab6 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d15c      	bne.n	8001b74 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	f003 0303 	and.w	r3, r3, #3
 8001ac2:	2b01      	cmp	r3, #1
 8001ac4:	d107      	bne.n	8001ad6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001ac6:	68bb      	ldr	r3, [r7, #8]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f003 0301 	and.w	r3, r3, #1
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d101      	bne.n	8001ad6 <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e000      	b.n	8001ad8 <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8001ad6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d14b      	bne.n	8001b74 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001adc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001ae4:	f023 030f 	bic.w	r3, r3, #15
 8001ae8:	683a      	ldr	r2, [r7, #0]
 8001aea:	6811      	ldr	r1, [r2, #0]
 8001aec:	683a      	ldr	r2, [r7, #0]
 8001aee:	6892      	ldr	r2, [r2, #8]
 8001af0:	430a      	orrs	r2, r1
 8001af2:	431a      	orrs	r2, r3
 8001af4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001af6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001af8:	e03c      	b.n	8001b74 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001afa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b04:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	689b      	ldr	r3, [r3, #8]
 8001b0c:	f003 0303 	and.w	r3, r3, #3
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d108      	bne.n	8001b26 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f003 0301 	and.w	r3, r3, #1
 8001b1e:	2b01      	cmp	r3, #1
 8001b20:	d101      	bne.n	8001b26 <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8001b22:	2301      	movs	r3, #1
 8001b24:	e000      	b.n	8001b28 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8001b26:	2300      	movs	r3, #0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d123      	bne.n	8001b74 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d107      	bne.n	8001b48 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f003 0301 	and.w	r3, r3, #1
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d101      	bne.n	8001b48 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8001b44:	2301      	movs	r3, #1
 8001b46:	e000      	b.n	8001b4a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8001b48:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d112      	bne.n	8001b74 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001b4e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001b56:	f023 030f 	bic.w	r3, r3, #15
 8001b5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b5c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b5e:	e009      	b.n	8001b74 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b64:	f043 0220 	orr.w	r2, r3, #32
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001b72:	e000      	b.n	8001b76 <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001b74:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001b7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8001b82:	4618      	mov	r0, r3
 8001b84:	3764      	adds	r7, #100	; 0x64
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr
 8001b8e:	bf00      	nop
 8001b90:	50000100 	.word	0x50000100
 8001b94:	50000300 	.word	0x50000300

08001b98 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b084      	sub	sp, #16
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ba4:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d126      	bne.n	8001c00 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bb6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	68db      	ldr	r3, [r3, #12]
 8001bc4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d115      	bne.n	8001bf8 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d111      	bne.n	8001bf8 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001be4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d105      	bne.n	8001bf8 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf0:	f043 0201 	orr.w	r2, r3, #1
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8001bf8:	68f8      	ldr	r0, [r7, #12]
 8001bfa:	f7ff f9bb 	bl	8000f74 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001bfe:	e004      	b.n	8001c0a <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	4798      	blx	r3
}
 8001c0a:	bf00      	nop
 8001c0c:	3710      	adds	r7, #16
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}

08001c12 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001c12:	b580      	push	{r7, lr}
 8001c14:	b084      	sub	sp, #16
 8001c16:	af00      	add	r7, sp, #0
 8001c18:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c1e:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001c20:	68f8      	ldr	r0, [r7, #12]
 8001c22:	f7ff f9b1 	bl	8000f88 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8001c26:	bf00      	nop
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8001c2e:	b580      	push	{r7, lr}
 8001c30:	b084      	sub	sp, #16
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c3a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c40:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4c:	f043 0204 	orr.w	r2, r3, #4
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001c54:	68f8      	ldr	r0, [r7, #12]
 8001c56:	f7ff f9a1 	bl	8000f9c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001c5a:	bf00      	nop
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
	...

08001c64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	f003 0303 	and.w	r3, r3, #3
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d108      	bne.n	8001c90 <ADC_Enable+0x2c>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0301 	and.w	r3, r3, #1
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d101      	bne.n	8001c90 <ADC_Enable+0x2c>
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e000      	b.n	8001c92 <ADC_Enable+0x2e>
 8001c90:	2300      	movs	r3, #0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d13c      	bne.n	8001d10 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	4b1f      	ldr	r3, [pc, #124]	; (8001d1c <ADC_Enable+0xb8>)
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d00d      	beq.n	8001cc0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	f043 0210 	orr.w	r2, r3, #16
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cb4:	f043 0201 	orr.w	r2, r3, #1
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e028      	b.n	8001d12 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	689a      	ldr	r2, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f042 0201 	orr.w	r2, r2, #1
 8001cce:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001cd0:	f7ff f944 	bl	8000f5c <HAL_GetTick>
 8001cd4:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001cd6:	e014      	b.n	8001d02 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001cd8:	f7ff f940 	bl	8000f5c <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	2b02      	cmp	r3, #2
 8001ce4:	d90d      	bls.n	8001d02 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cea:	f043 0210 	orr.w	r2, r3, #16
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf6:	f043 0201 	orr.w	r2, r3, #1
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e007      	b.n	8001d12 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	2b01      	cmp	r3, #1
 8001d0e:	d1e3      	bne.n	8001cd8 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001d10:	2300      	movs	r3, #0
}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	8000003f 	.word	0x8000003f

08001d20 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 0303 	and.w	r3, r3, #3
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d108      	bne.n	8001d4c <ADC_Disable+0x2c>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b01      	cmp	r3, #1
 8001d46:	d101      	bne.n	8001d4c <ADC_Disable+0x2c>
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e000      	b.n	8001d4e <ADC_Disable+0x2e>
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d040      	beq.n	8001dd4 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f003 030d 	and.w	r3, r3, #13
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d10f      	bne.n	8001d80 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	689a      	ldr	r2, [r3, #8]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f042 0202 	orr.w	r2, r2, #2
 8001d6e:	609a      	str	r2, [r3, #8]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2203      	movs	r2, #3
 8001d76:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001d78:	f7ff f8f0 	bl	8000f5c <HAL_GetTick>
 8001d7c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001d7e:	e022      	b.n	8001dc6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d84:	f043 0210 	orr.w	r2, r3, #16
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d90:	f043 0201 	orr.w	r2, r3, #1
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	e01c      	b.n	8001dd6 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d9c:	f7ff f8de 	bl	8000f5c <HAL_GetTick>
 8001da0:	4602      	mov	r2, r0
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	1ad3      	subs	r3, r2, r3
 8001da6:	2b02      	cmp	r3, #2
 8001da8:	d90d      	bls.n	8001dc6 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dae:	f043 0210 	orr.w	r2, r3, #16
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dba:	f043 0201 	orr.w	r2, r3, #1
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	e007      	b.n	8001dd6 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	2b01      	cmp	r3, #1
 8001dd2:	d0e3      	beq.n	8001d9c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b084      	sub	sp, #16
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d101      	bne.n	8001df0 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e0ed      	b.n	8001fcc <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d102      	bne.n	8001e02 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f004 f81f 	bl	8005e40 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0202 	bic.w	r2, r2, #2
 8001e10:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e12:	f7ff f8a3 	bl	8000f5c <HAL_GetTick>
 8001e16:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e18:	e012      	b.n	8001e40 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e1a:	f7ff f89f 	bl	8000f5c <HAL_GetTick>
 8001e1e:	4602      	mov	r2, r0
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	1ad3      	subs	r3, r2, r3
 8001e24:	2b0a      	cmp	r3, #10
 8001e26:	d90b      	bls.n	8001e40 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e2c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2205      	movs	r2, #5
 8001e38:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	e0c5      	b.n	8001fcc <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1e5      	bne.n	8001e1a <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f042 0201 	orr.w	r2, r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e5e:	f7ff f87d 	bl	8000f5c <HAL_GetTick>
 8001e62:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e64:	e012      	b.n	8001e8c <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001e66:	f7ff f879 	bl	8000f5c <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b0a      	cmp	r3, #10
 8001e72:	d90b      	bls.n	8001e8c <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e78:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2205      	movs	r2, #5
 8001e84:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e09f      	b.n	8001fcc <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	f003 0301 	and.w	r3, r3, #1
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d0e5      	beq.n	8001e66 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	7e1b      	ldrb	r3, [r3, #24]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d108      	bne.n	8001eb4 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	e007      	b.n	8001ec4 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001ec2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	7e5b      	ldrb	r3, [r3, #25]
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d108      	bne.n	8001ede <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	681a      	ldr	r2, [r3, #0]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	e007      	b.n	8001eee <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001eec:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	7e9b      	ldrb	r3, [r3, #26]
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d108      	bne.n	8001f08 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	681a      	ldr	r2, [r3, #0]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f042 0220 	orr.w	r2, r2, #32
 8001f04:	601a      	str	r2, [r3, #0]
 8001f06:	e007      	b.n	8001f18 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f022 0220 	bic.w	r2, r2, #32
 8001f16:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	7edb      	ldrb	r3, [r3, #27]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d108      	bne.n	8001f32 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f022 0210 	bic.w	r2, r2, #16
 8001f2e:	601a      	str	r2, [r3, #0]
 8001f30:	e007      	b.n	8001f42 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f042 0210 	orr.w	r2, r2, #16
 8001f40:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	7f1b      	ldrb	r3, [r3, #28]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d108      	bne.n	8001f5c <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f042 0208 	orr.w	r2, r2, #8
 8001f58:	601a      	str	r2, [r3, #0]
 8001f5a:	e007      	b.n	8001f6c <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f022 0208 	bic.w	r2, r2, #8
 8001f6a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	7f5b      	ldrb	r3, [r3, #29]
 8001f70:	2b01      	cmp	r3, #1
 8001f72:	d108      	bne.n	8001f86 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f042 0204 	orr.w	r2, r2, #4
 8001f82:	601a      	str	r2, [r3, #0]
 8001f84:	e007      	b.n	8001f96 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	681a      	ldr	r2, [r3, #0]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f022 0204 	bic.w	r2, r2, #4
 8001f94:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689a      	ldr	r2, [r3, #8]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	695b      	ldr	r3, [r3, #20]
 8001faa:	ea42 0103 	orr.w	r1, r2, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	1e5a      	subs	r2, r3, #1
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2201      	movs	r2, #1
 8001fc6:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b087      	sub	sp, #28
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fea:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001fec:	7cfb      	ldrb	r3, [r7, #19]
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d003      	beq.n	8001ffa <HAL_CAN_ConfigFilter+0x26>
 8001ff2:	7cfb      	ldrb	r3, [r7, #19]
 8001ff4:	2b02      	cmp	r3, #2
 8001ff6:	f040 80aa 	bne.w	800214e <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002000:	f043 0201 	orr.w	r2, r3, #1
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	695b      	ldr	r3, [r3, #20]
 800200e:	f003 031f 	and.w	r3, r3, #31
 8002012:	2201      	movs	r2, #1
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	43db      	mvns	r3, r3
 8002024:	401a      	ands	r2, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	69db      	ldr	r3, [r3, #28]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d123      	bne.n	800207c <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800203a:	68fb      	ldr	r3, [r7, #12]
 800203c:	43db      	mvns	r3, r3
 800203e:	401a      	ands	r2, r3
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002052:	683a      	ldr	r2, [r7, #0]
 8002054:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002056:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	3248      	adds	r2, #72	; 0x48
 800205c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	689b      	ldr	r3, [r3, #8]
 8002064:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002066:	683b      	ldr	r3, [r7, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002070:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002072:	6979      	ldr	r1, [r7, #20]
 8002074:	3348      	adds	r3, #72	; 0x48
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	440b      	add	r3, r1
 800207a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	69db      	ldr	r3, [r3, #28]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d122      	bne.n	80020ca <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	431a      	orrs	r2, r3
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80020a4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	3248      	adds	r2, #72	; 0x48
 80020aa:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80020be:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80020c0:	6979      	ldr	r1, [r7, #20]
 80020c2:	3348      	adds	r3, #72	; 0x48
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	440b      	add	r3, r1
 80020c8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d109      	bne.n	80020e6 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80020d2:	697b      	ldr	r3, [r7, #20]
 80020d4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	43db      	mvns	r3, r3
 80020dc:	401a      	ands	r2, r3
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80020e4:	e007      	b.n	80020f6 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	431a      	orrs	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	691b      	ldr	r3, [r3, #16]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d109      	bne.n	8002112 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	43db      	mvns	r3, r3
 8002108:	401a      	ands	r2, r3
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002110:	e007      	b.n	8002122 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	431a      	orrs	r2, r3
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	2b01      	cmp	r3, #1
 8002128:	d107      	bne.n	800213a <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800212a:	697b      	ldr	r3, [r7, #20]
 800212c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	431a      	orrs	r2, r3
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002140:	f023 0201 	bic.w	r2, r3, #1
 8002144:	697b      	ldr	r3, [r7, #20]
 8002146:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800214a:	2300      	movs	r3, #0
 800214c:	e006      	b.n	800215c <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002152:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
  }
}
 800215c:	4618      	mov	r0, r3
 800215e:	371c      	adds	r7, #28
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b01      	cmp	r3, #1
 800217a:	d12e      	bne.n	80021da <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2202      	movs	r2, #2
 8002180:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 0201 	bic.w	r2, r2, #1
 8002192:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002194:	f7fe fee2 	bl	8000f5c <HAL_GetTick>
 8002198:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800219a:	e012      	b.n	80021c2 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800219c:	f7fe fede 	bl	8000f5c <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	2b0a      	cmp	r3, #10
 80021a8:	d90b      	bls.n	80021c2 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2205      	movs	r2, #5
 80021ba:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e012      	b.n	80021e8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	f003 0301 	and.w	r3, r3, #1
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1e5      	bne.n	800219c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80021d6:	2300      	movs	r3, #0
 80021d8:	e006      	b.n	80021e8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021de:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
  }
}
 80021e8:	4618      	mov	r0, r3
 80021ea:	3710      	adds	r7, #16
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80021f0:	b480      	push	{r7}
 80021f2:	b087      	sub	sp, #28
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	60f8      	str	r0, [r7, #12]
 80021f8:	60b9      	str	r1, [r7, #8]
 80021fa:	607a      	str	r2, [r7, #4]
 80021fc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002204:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002206:	7dfb      	ldrb	r3, [r7, #23]
 8002208:	2b01      	cmp	r3, #1
 800220a:	d003      	beq.n	8002214 <HAL_CAN_GetRxMessage+0x24>
 800220c:	7dfb      	ldrb	r3, [r7, #23]
 800220e:	2b02      	cmp	r3, #2
 8002210:	f040 80f3 	bne.w	80023fa <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d10e      	bne.n	8002238 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68db      	ldr	r3, [r3, #12]
 8002220:	f003 0303 	and.w	r3, r3, #3
 8002224:	2b00      	cmp	r3, #0
 8002226:	d116      	bne.n	8002256 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800222c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002234:	2301      	movs	r3, #1
 8002236:	e0e7      	b.n	8002408 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	f003 0303 	and.w	r3, r3, #3
 8002242:	2b00      	cmp	r3, #0
 8002244:	d107      	bne.n	8002256 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800224a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e0d8      	b.n	8002408 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	331b      	adds	r3, #27
 800225e:	011b      	lsls	r3, r3, #4
 8002260:	4413      	add	r3, r2
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 0204 	and.w	r2, r3, #4
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d10c      	bne.n	800228e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	331b      	adds	r3, #27
 800227c:	011b      	lsls	r3, r3, #4
 800227e:	4413      	add	r3, r2
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	0d5b      	lsrs	r3, r3, #21
 8002284:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	601a      	str	r2, [r3, #0]
 800228c:	e00b      	b.n	80022a6 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681a      	ldr	r2, [r3, #0]
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	331b      	adds	r3, #27
 8002296:	011b      	lsls	r3, r3, #4
 8002298:	4413      	add	r3, r2
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	08db      	lsrs	r3, r3, #3
 800229e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	331b      	adds	r3, #27
 80022ae:	011b      	lsls	r3, r3, #4
 80022b0:	4413      	add	r3, r2
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 0202 	and.w	r2, r3, #2
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	331b      	adds	r3, #27
 80022c4:	011b      	lsls	r3, r3, #4
 80022c6:	4413      	add	r3, r2
 80022c8:	3304      	adds	r3, #4
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 020f 	and.w	r2, r3, #15
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	331b      	adds	r3, #27
 80022dc:	011b      	lsls	r3, r3, #4
 80022de:	4413      	add	r3, r2
 80022e0:	3304      	adds	r3, #4
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	0a1b      	lsrs	r3, r3, #8
 80022e6:	b2da      	uxtb	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	331b      	adds	r3, #27
 80022f4:	011b      	lsls	r3, r3, #4
 80022f6:	4413      	add	r3, r2
 80022f8:	3304      	adds	r3, #4
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	0c1b      	lsrs	r3, r3, #16
 80022fe:	b29a      	uxth	r2, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	4413      	add	r3, r2
 800230e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	b2da      	uxtb	r2, r3
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	011b      	lsls	r3, r3, #4
 8002322:	4413      	add	r3, r2
 8002324:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	0a1a      	lsrs	r2, r3, #8
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	3301      	adds	r3, #1
 8002330:	b2d2      	uxtb	r2, r2
 8002332:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	011b      	lsls	r3, r3, #4
 800233c:	4413      	add	r3, r2
 800233e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	0c1a      	lsrs	r2, r3, #16
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	3302      	adds	r3, #2
 800234a:	b2d2      	uxtb	r2, r2
 800234c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681a      	ldr	r2, [r3, #0]
 8002352:	68bb      	ldr	r3, [r7, #8]
 8002354:	011b      	lsls	r3, r3, #4
 8002356:	4413      	add	r3, r2
 8002358:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	0e1a      	lsrs	r2, r3, #24
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	3303      	adds	r3, #3
 8002364:	b2d2      	uxtb	r2, r2
 8002366:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	011b      	lsls	r3, r3, #4
 8002370:	4413      	add	r3, r2
 8002372:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002376:	681a      	ldr	r2, [r3, #0]
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	3304      	adds	r3, #4
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	4413      	add	r3, r2
 800238a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	0a1a      	lsrs	r2, r3, #8
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	3305      	adds	r3, #5
 8002396:	b2d2      	uxtb	r2, r2
 8002398:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	011b      	lsls	r3, r3, #4
 80023a2:	4413      	add	r3, r2
 80023a4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	0c1a      	lsrs	r2, r3, #16
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	3306      	adds	r3, #6
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	681a      	ldr	r2, [r3, #0]
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	011b      	lsls	r3, r3, #4
 80023bc:	4413      	add	r3, r2
 80023be:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	0e1a      	lsrs	r2, r3, #24
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	3307      	adds	r3, #7
 80023ca:	b2d2      	uxtb	r2, r2
 80023cc:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d108      	bne.n	80023e6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68da      	ldr	r2, [r3, #12]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0220 	orr.w	r2, r2, #32
 80023e2:	60da      	str	r2, [r3, #12]
 80023e4:	e007      	b.n	80023f6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	691a      	ldr	r2, [r3, #16]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f042 0220 	orr.w	r2, r2, #32
 80023f4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80023f6:	2300      	movs	r3, #0
 80023f8:	e006      	b.n	8002408 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fe:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
  }
}
 8002408:	4618      	mov	r0, r3
 800240a:	371c      	adds	r7, #28
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr

08002414 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002424:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002426:	7bfb      	ldrb	r3, [r7, #15]
 8002428:	2b01      	cmp	r3, #1
 800242a:	d002      	beq.n	8002432 <HAL_CAN_ActivateNotification+0x1e>
 800242c:	7bfb      	ldrb	r3, [r7, #15]
 800242e:	2b02      	cmp	r3, #2
 8002430:	d109      	bne.n	8002446 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	6959      	ldr	r1, [r3, #20]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	683a      	ldr	r2, [r7, #0]
 800243e:	430a      	orrs	r2, r1
 8002440:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	e006      	b.n	8002454 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800244a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
  }
}
 8002454:	4618      	mov	r0, r3
 8002456:	3714      	adds	r7, #20
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	; 0x28
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002468:	2300      	movs	r3, #0
 800246a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	695b      	ldr	r3, [r3, #20]
 8002472:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800249c:	6a3b      	ldr	r3, [r7, #32]
 800249e:	f003 0301 	and.w	r3, r3, #1
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d07c      	beq.n	80025a0 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	f003 0301 	and.w	r3, r3, #1
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d023      	beq.n	80024f8 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2201      	movs	r2, #1
 80024b6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80024b8:	69bb      	ldr	r3, [r7, #24]
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80024c2:	6878      	ldr	r0, [r7, #4]
 80024c4:	f000 f97d 	bl	80027c2 <HAL_CAN_TxMailbox0CompleteCallback>
 80024c8:	e016      	b.n	80024f8 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	f003 0304 	and.w	r3, r3, #4
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d004      	beq.n	80024de <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80024d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80024da:	627b      	str	r3, [r7, #36]	; 0x24
 80024dc:	e00c      	b.n	80024f8 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	f003 0308 	and.w	r3, r3, #8
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d004      	beq.n	80024f2 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80024e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80024ee:	627b      	str	r3, [r7, #36]	; 0x24
 80024f0:	e002      	b.n	80024f8 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f000 f983 	bl	80027fe <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80024f8:	69bb      	ldr	r3, [r7, #24]
 80024fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d024      	beq.n	800254c <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f44f 7280 	mov.w	r2, #256	; 0x100
 800250a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800250c:	69bb      	ldr	r3, [r7, #24]
 800250e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002516:	6878      	ldr	r0, [r7, #4]
 8002518:	f000 f95d 	bl	80027d6 <HAL_CAN_TxMailbox1CompleteCallback>
 800251c:	e016      	b.n	800254c <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800251e:	69bb      	ldr	r3, [r7, #24]
 8002520:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002524:	2b00      	cmp	r3, #0
 8002526:	d004      	beq.n	8002532 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800252a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
 8002530:	e00c      	b.n	800254c <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002538:	2b00      	cmp	r3, #0
 800253a:	d004      	beq.n	8002546 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800253c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002542:	627b      	str	r3, [r7, #36]	; 0x24
 8002544:	e002      	b.n	800254c <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 f963 	bl	8002812 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d024      	beq.n	80025a0 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800255e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002560:	69bb      	ldr	r3, [r7, #24]
 8002562:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002566:	2b00      	cmp	r3, #0
 8002568:	d003      	beq.n	8002572 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f000 f93d 	bl	80027ea <HAL_CAN_TxMailbox2CompleteCallback>
 8002570:	e016      	b.n	80025a0 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d004      	beq.n	8002586 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800257c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002582:	627b      	str	r3, [r7, #36]	; 0x24
 8002584:	e00c      	b.n	80025a0 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002586:	69bb      	ldr	r3, [r7, #24]
 8002588:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d004      	beq.n	800259a <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002596:	627b      	str	r3, [r7, #36]	; 0x24
 8002598:	e002      	b.n	80025a0 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800259a:	6878      	ldr	r0, [r7, #4]
 800259c:	f000 f943 	bl	8002826 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	f003 0308 	and.w	r3, r3, #8
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00c      	beq.n	80025c4 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	f003 0310 	and.w	r3, r3, #16
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d007      	beq.n	80025c4 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80025b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	2210      	movs	r2, #16
 80025c2:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	f003 0304 	and.w	r3, r3, #4
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00b      	beq.n	80025e6 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	f003 0308 	and.w	r3, r3, #8
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d006      	beq.n	80025e6 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	2208      	movs	r2, #8
 80025de:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f000 f92a 	bl	800283a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80025e6:	6a3b      	ldr	r3, [r7, #32]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d009      	beq.n	8002604 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	f003 0303 	and.w	r3, r3, #3
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d002      	beq.n	8002604 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f003 f8d0 	bl	80057a4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002604:	6a3b      	ldr	r3, [r7, #32]
 8002606:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00c      	beq.n	8002628 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	f003 0310 	and.w	r3, r3, #16
 8002614:	2b00      	cmp	r3, #0
 8002616:	d007      	beq.n	8002628 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800261e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2210      	movs	r2, #16
 8002626:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002628:	6a3b      	ldr	r3, [r7, #32]
 800262a:	f003 0320 	and.w	r3, r3, #32
 800262e:	2b00      	cmp	r3, #0
 8002630:	d00b      	beq.n	800264a <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	f003 0308 	and.w	r3, r3, #8
 8002638:	2b00      	cmp	r3, #0
 800263a:	d006      	beq.n	800264a <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2208      	movs	r2, #8
 8002642:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f000 f90c 	bl	8002862 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800264a:	6a3b      	ldr	r3, [r7, #32]
 800264c:	f003 0310 	and.w	r3, r3, #16
 8002650:	2b00      	cmp	r3, #0
 8002652:	d009      	beq.n	8002668 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	f003 0303 	and.w	r3, r3, #3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d002      	beq.n	8002668 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 f8f3 	bl	800284e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002668:	6a3b      	ldr	r3, [r7, #32]
 800266a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d00b      	beq.n	800268a <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002672:	69fb      	ldr	r3, [r7, #28]
 8002674:	f003 0310 	and.w	r3, r3, #16
 8002678:	2b00      	cmp	r3, #0
 800267a:	d006      	beq.n	800268a <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	2210      	movs	r2, #16
 8002682:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f000 f8f6 	bl	8002876 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800268a:	6a3b      	ldr	r3, [r7, #32]
 800268c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002690:	2b00      	cmp	r3, #0
 8002692:	d00b      	beq.n	80026ac <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	f003 0308 	and.w	r3, r3, #8
 800269a:	2b00      	cmp	r3, #0
 800269c:	d006      	beq.n	80026ac <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2208      	movs	r2, #8
 80026a4:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f000 f8ef 	bl	800288a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80026ac:	6a3b      	ldr	r3, [r7, #32]
 80026ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d075      	beq.n	80027a2 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	f003 0304 	and.w	r3, r3, #4
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d06c      	beq.n	800279a <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80026c0:	6a3b      	ldr	r3, [r7, #32]
 80026c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d008      	beq.n	80026dc <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d003      	beq.n	80026dc <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80026d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d6:	f043 0301 	orr.w	r3, r3, #1
 80026da:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80026dc:	6a3b      	ldr	r3, [r7, #32]
 80026de:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d008      	beq.n	80026f8 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d003      	beq.n	80026f8 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80026f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f2:	f043 0302 	orr.w	r3, r3, #2
 80026f6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d008      	beq.n	8002714 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002708:	2b00      	cmp	r3, #0
 800270a:	d003      	beq.n	8002714 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	f043 0304 	orr.w	r3, r3, #4
 8002712:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002714:	6a3b      	ldr	r3, [r7, #32]
 8002716:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800271a:	2b00      	cmp	r3, #0
 800271c:	d03d      	beq.n	800279a <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002724:	2b00      	cmp	r3, #0
 8002726:	d038      	beq.n	800279a <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800272e:	2b30      	cmp	r3, #48	; 0x30
 8002730:	d017      	beq.n	8002762 <HAL_CAN_IRQHandler+0x302>
 8002732:	2b30      	cmp	r3, #48	; 0x30
 8002734:	d804      	bhi.n	8002740 <HAL_CAN_IRQHandler+0x2e0>
 8002736:	2b10      	cmp	r3, #16
 8002738:	d009      	beq.n	800274e <HAL_CAN_IRQHandler+0x2ee>
 800273a:	2b20      	cmp	r3, #32
 800273c:	d00c      	beq.n	8002758 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800273e:	e024      	b.n	800278a <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8002740:	2b50      	cmp	r3, #80	; 0x50
 8002742:	d018      	beq.n	8002776 <HAL_CAN_IRQHandler+0x316>
 8002744:	2b60      	cmp	r3, #96	; 0x60
 8002746:	d01b      	beq.n	8002780 <HAL_CAN_IRQHandler+0x320>
 8002748:	2b40      	cmp	r3, #64	; 0x40
 800274a:	d00f      	beq.n	800276c <HAL_CAN_IRQHandler+0x30c>
            break;
 800274c:	e01d      	b.n	800278a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 800274e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002750:	f043 0308 	orr.w	r3, r3, #8
 8002754:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002756:	e018      	b.n	800278a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275a:	f043 0310 	orr.w	r3, r3, #16
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002760:	e013      	b.n	800278a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002764:	f043 0320 	orr.w	r3, r3, #32
 8002768:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800276a:	e00e      	b.n	800278a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800276c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002774:	e009      	b.n	800278a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800277e:	e004      	b.n	800278a <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002786:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002788:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	699a      	ldr	r2, [r3, #24]
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002798:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	2204      	movs	r2, #4
 80027a0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80027a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d008      	beq.n	80027ba <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f000 f872 	bl	800289e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80027ba:	bf00      	nop
 80027bc:	3728      	adds	r7, #40	; 0x28
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}

080027c2 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027c2:	b480      	push	{r7}
 80027c4:	b083      	sub	sp, #12
 80027c6:	af00      	add	r7, sp, #0
 80027c8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80027ca:	bf00      	nop
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr

080027ea <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr

080027fe <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80027fe:	b480      	push	{r7}
 8002800:	b083      	sub	sp, #12
 8002802:	af00      	add	r7, sp, #0
 8002804:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002806:	bf00      	nop
 8002808:	370c      	adds	r7, #12
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr

08002812 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002812:	b480      	push	{r7}
 8002814:	b083      	sub	sp, #12
 8002816:	af00      	add	r7, sp, #0
 8002818:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800281a:	bf00      	nop
 800281c:	370c      	adds	r7, #12
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr

08002826 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800282e:	bf00      	nop
 8002830:	370c      	adds	r7, #12
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr

0800283a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr

0800284e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800284e:	b480      	push	{r7}
 8002850:	b083      	sub	sp, #12
 8002852:	af00      	add	r7, sp, #0
 8002854:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr

08002862 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002862:	b480      	push	{r7}
 8002864:	b083      	sub	sp, #12
 8002866:	af00      	add	r7, sp, #0
 8002868:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800286a:	bf00      	nop
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002876:	b480      	push	{r7}
 8002878:	b083      	sub	sp, #12
 800287a:	af00      	add	r7, sp, #0
 800287c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800288a:	b480      	push	{r7}
 800288c:	b083      	sub	sp, #12
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002892:	bf00      	nop
 8002894:	370c      	adds	r7, #12
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr

0800289e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80028a6:	bf00      	nop
 80028a8:	370c      	adds	r7, #12
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
	...

080028b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b085      	sub	sp, #20
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028c4:	4b0c      	ldr	r3, [pc, #48]	; (80028f8 <__NVIC_SetPriorityGrouping+0x44>)
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ca:	68ba      	ldr	r2, [r7, #8]
 80028cc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028d0:	4013      	ands	r3, r2
 80028d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028e6:	4a04      	ldr	r2, [pc, #16]	; (80028f8 <__NVIC_SetPriorityGrouping+0x44>)
 80028e8:	68bb      	ldr	r3, [r7, #8]
 80028ea:	60d3      	str	r3, [r2, #12]
}
 80028ec:	bf00      	nop
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	e000ed00 	.word	0xe000ed00

080028fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002900:	4b04      	ldr	r3, [pc, #16]	; (8002914 <__NVIC_GetPriorityGrouping+0x18>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	0a1b      	lsrs	r3, r3, #8
 8002906:	f003 0307 	and.w	r3, r3, #7
}
 800290a:	4618      	mov	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr
 8002914:	e000ed00 	.word	0xe000ed00

08002918 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002918:	b480      	push	{r7}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	4603      	mov	r3, r0
 8002920:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002926:	2b00      	cmp	r3, #0
 8002928:	db0b      	blt.n	8002942 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	f003 021f 	and.w	r2, r3, #31
 8002930:	4907      	ldr	r1, [pc, #28]	; (8002950 <__NVIC_EnableIRQ+0x38>)
 8002932:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002936:	095b      	lsrs	r3, r3, #5
 8002938:	2001      	movs	r0, #1
 800293a:	fa00 f202 	lsl.w	r2, r0, r2
 800293e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	e000e100 	.word	0xe000e100

08002954 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	6039      	str	r1, [r7, #0]
 800295e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002960:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002964:	2b00      	cmp	r3, #0
 8002966:	db0a      	blt.n	800297e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	b2da      	uxtb	r2, r3
 800296c:	490c      	ldr	r1, [pc, #48]	; (80029a0 <__NVIC_SetPriority+0x4c>)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	0112      	lsls	r2, r2, #4
 8002974:	b2d2      	uxtb	r2, r2
 8002976:	440b      	add	r3, r1
 8002978:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800297c:	e00a      	b.n	8002994 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	b2da      	uxtb	r2, r3
 8002982:	4908      	ldr	r1, [pc, #32]	; (80029a4 <__NVIC_SetPriority+0x50>)
 8002984:	79fb      	ldrb	r3, [r7, #7]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	3b04      	subs	r3, #4
 800298c:	0112      	lsls	r2, r2, #4
 800298e:	b2d2      	uxtb	r2, r2
 8002990:	440b      	add	r3, r1
 8002992:	761a      	strb	r2, [r3, #24]
}
 8002994:	bf00      	nop
 8002996:	370c      	adds	r7, #12
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr
 80029a0:	e000e100 	.word	0xe000e100
 80029a4:	e000ed00 	.word	0xe000ed00

080029a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b089      	sub	sp, #36	; 0x24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	f1c3 0307 	rsb	r3, r3, #7
 80029c2:	2b04      	cmp	r3, #4
 80029c4:	bf28      	it	cs
 80029c6:	2304      	movcs	r3, #4
 80029c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3304      	adds	r3, #4
 80029ce:	2b06      	cmp	r3, #6
 80029d0:	d902      	bls.n	80029d8 <NVIC_EncodePriority+0x30>
 80029d2:	69fb      	ldr	r3, [r7, #28]
 80029d4:	3b03      	subs	r3, #3
 80029d6:	e000      	b.n	80029da <NVIC_EncodePriority+0x32>
 80029d8:	2300      	movs	r3, #0
 80029da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	43da      	mvns	r2, r3
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	401a      	ands	r2, r3
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029f0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	fa01 f303 	lsl.w	r3, r1, r3
 80029fa:	43d9      	mvns	r1, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a00:	4313      	orrs	r3, r2
         );
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3724      	adds	r7, #36	; 0x24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
	...

08002a10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002a20:	d301      	bcc.n	8002a26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a22:	2301      	movs	r3, #1
 8002a24:	e00f      	b.n	8002a46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a26:	4a0a      	ldr	r2, [pc, #40]	; (8002a50 <SysTick_Config+0x40>)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a2e:	210f      	movs	r1, #15
 8002a30:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002a34:	f7ff ff8e 	bl	8002954 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a38:	4b05      	ldr	r3, [pc, #20]	; (8002a50 <SysTick_Config+0x40>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a3e:	4b04      	ldr	r3, [pc, #16]	; (8002a50 <SysTick_Config+0x40>)
 8002a40:	2207      	movs	r2, #7
 8002a42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a44:	2300      	movs	r3, #0
}
 8002a46:	4618      	mov	r0, r3
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	e000e010 	.word	0xe000e010

08002a54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b082      	sub	sp, #8
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7ff ff29 	bl	80028b4 <__NVIC_SetPriorityGrouping>
}
 8002a62:	bf00      	nop
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}

08002a6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b086      	sub	sp, #24
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	4603      	mov	r3, r0
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	607a      	str	r2, [r7, #4]
 8002a76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a7c:	f7ff ff3e 	bl	80028fc <__NVIC_GetPriorityGrouping>
 8002a80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	68b9      	ldr	r1, [r7, #8]
 8002a86:	6978      	ldr	r0, [r7, #20]
 8002a88:	f7ff ff8e 	bl	80029a8 <NVIC_EncodePriority>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a92:	4611      	mov	r1, r2
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7ff ff5d 	bl	8002954 <__NVIC_SetPriority>
}
 8002a9a:	bf00      	nop
 8002a9c:	3718      	adds	r7, #24
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}

08002aa2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002aa2:	b580      	push	{r7, lr}
 8002aa4:	b082      	sub	sp, #8
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002aac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff ff31 	bl	8002918 <__NVIC_EnableIRQ>
}
 8002ab6:	bf00      	nop
 8002ab8:	3708      	adds	r7, #8
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}

08002abe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b082      	sub	sp, #8
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff ffa2 	bl	8002a10 <SysTick_Config>
 8002acc:	4603      	mov	r3, r0
}
 8002ace:	4618      	mov	r0, r3
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002ad6:	b580      	push	{r7, lr}
 8002ad8:	b084      	sub	sp, #16
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e037      	b.n	8002b5c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	2202      	movs	r2, #2
 8002af0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002b02:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002b06:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	695b      	ldr	r3, [r3, #20]
 8002b22:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002b28:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	69db      	ldr	r3, [r3, #28]
 8002b2e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	f000 f940 	bl	8002dc4 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2200      	movs	r2, #0
 8002b48:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}  
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b086      	sub	sp, #24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
 8002b70:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8002b72:	2300      	movs	r3, #0
 8002b74:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d101      	bne.n	8002b84 <HAL_DMA_Start_IT+0x20>
 8002b80:	2302      	movs	r3, #2
 8002b82:	e04a      	b.n	8002c1a <HAL_DMA_Start_IT+0xb6>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d13a      	bne.n	8002c0c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f022 0201 	bic.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 f8d4 	bl	8002d68 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d008      	beq.n	8002bda <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	681a      	ldr	r2, [r3, #0]
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f042 020e 	orr.w	r2, r2, #14
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	e00f      	b.n	8002bfa <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f042 020a 	orr.w	r2, r2, #10
 8002be8:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681a      	ldr	r2, [r3, #0]
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f022 0204 	bic.w	r2, r2, #4
 8002bf8:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f042 0201 	orr.w	r2, r2, #1
 8002c08:	601a      	str	r2, [r3, #0]
 8002c0a:	e005      	b.n	8002c18 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002c14:	2302      	movs	r3, #2
 8002c16:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002c18:	7dfb      	ldrb	r3, [r7, #23]
} 
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3718      	adds	r7, #24
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}

08002c22 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002c22:	b580      	push	{r7, lr}
 8002c24:	b084      	sub	sp, #16
 8002c26:	af00      	add	r7, sp, #0
 8002c28:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	2204      	movs	r2, #4
 8002c40:	409a      	lsls	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	4013      	ands	r3, r2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d024      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x72>
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	f003 0304 	and.w	r3, r3, #4
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d01f      	beq.n	8002c94 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0320 	and.w	r3, r3, #32
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d107      	bne.n	8002c72 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	681a      	ldr	r2, [r3, #0]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 0204 	bic.w	r2, r2, #4
 8002c70:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c7a:	2104      	movs	r1, #4
 8002c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c80:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d06a      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002c92:	e065      	b.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c98:	2202      	movs	r2, #2
 8002c9a:	409a      	lsls	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d02c      	beq.n	8002cfe <HAL_DMA_IRQHandler+0xdc>
 8002ca4:	68bb      	ldr	r3, [r7, #8]
 8002ca6:	f003 0302 	and.w	r3, r3, #2
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d027      	beq.n	8002cfe <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0320 	and.w	r3, r3, #32
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d10b      	bne.n	8002cd4 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 020a 	bic.w	r2, r2, #10
 8002cca:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cdc:	2102      	movs	r1, #2
 8002cde:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce2:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d035      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf8:	6878      	ldr	r0, [r7, #4]
 8002cfa:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002cfc:	e030      	b.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d02:	2208      	movs	r2, #8
 8002d04:	409a      	lsls	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	4013      	ands	r3, r2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d028      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	f003 0308 	and.w	r3, r3, #8
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d023      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f022 020e 	bic.w	r2, r2, #14
 8002d26:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d30:	2101      	movs	r1, #1
 8002d32:	fa01 f202 	lsl.w	r2, r1, r2
 8002d36:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2201      	movs	r2, #1
 8002d42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d004      	beq.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	4798      	blx	r3
    }
  }
}  
 8002d5e:	e7ff      	b.n	8002d60 <HAL_DMA_IRQHandler+0x13e>
 8002d60:	bf00      	nop
 8002d62:	3710      	adds	r7, #16
 8002d64:	46bd      	mov	sp, r7
 8002d66:	bd80      	pop	{r7, pc}

08002d68 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
 8002d74:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d7e:	2101      	movs	r1, #1
 8002d80:	fa01 f202 	lsl.w	r2, r1, r2
 8002d84:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	683a      	ldr	r2, [r7, #0]
 8002d8c:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b10      	cmp	r3, #16
 8002d94:	d108      	bne.n	8002da8 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	687a      	ldr	r2, [r7, #4]
 8002d9c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002da6:	e007      	b.n	8002db8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	68ba      	ldr	r2, [r7, #8]
 8002dae:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	687a      	ldr	r2, [r7, #4]
 8002db6:	60da      	str	r2, [r3, #12]
}
 8002db8:	bf00      	nop
 8002dba:	3714      	adds	r7, #20
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	4b09      	ldr	r3, [pc, #36]	; (8002df8 <DMA_CalcBaseAndBitshift+0x34>)
 8002dd4:	4413      	add	r3, r2
 8002dd6:	4a09      	ldr	r2, [pc, #36]	; (8002dfc <DMA_CalcBaseAndBitshift+0x38>)
 8002dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ddc:	091b      	lsrs	r3, r3, #4
 8002dde:	009a      	lsls	r2, r3, #2
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	4a06      	ldr	r2, [pc, #24]	; (8002e00 <DMA_CalcBaseAndBitshift+0x3c>)
 8002de8:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002dea:	bf00      	nop
 8002dec:	370c      	adds	r7, #12
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	bffdfff8 	.word	0xbffdfff8
 8002dfc:	cccccccd 	.word	0xcccccccd
 8002e00:	40020000 	.word	0x40020000

08002e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e04:	b480      	push	{r7}
 8002e06:	b087      	sub	sp, #28
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e12:	e14e      	b.n	80030b2 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	2101      	movs	r1, #1
 8002e1a:	697b      	ldr	r3, [r7, #20]
 8002e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e20:	4013      	ands	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	f000 8140 	beq.w	80030ac <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	685b      	ldr	r3, [r3, #4]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d00b      	beq.n	8002e4c <HAL_GPIO_Init+0x48>
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d007      	beq.n	8002e4c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e40:	2b11      	cmp	r3, #17
 8002e42:	d003      	beq.n	8002e4c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e44:	683b      	ldr	r3, [r7, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	2b12      	cmp	r3, #18
 8002e4a:	d130      	bne.n	8002eae <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002e52:	697b      	ldr	r3, [r7, #20]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	2203      	movs	r2, #3
 8002e58:	fa02 f303 	lsl.w	r3, r2, r3
 8002e5c:	43db      	mvns	r3, r3
 8002e5e:	693a      	ldr	r2, [r7, #16]
 8002e60:	4013      	ands	r3, r2
 8002e62:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	68da      	ldr	r2, [r3, #12]
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	005b      	lsls	r3, r3, #1
 8002e6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	693a      	ldr	r2, [r7, #16]
 8002e7a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e82:	2201      	movs	r2, #1
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	fa02 f303 	lsl.w	r3, r2, r3
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	4013      	ands	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	091b      	lsrs	r3, r3, #4
 8002e98:	f003 0201 	and.w	r2, r3, #1
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	68db      	ldr	r3, [r3, #12]
 8002eb2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002eb4:	697b      	ldr	r3, [r7, #20]
 8002eb6:	005b      	lsls	r3, r3, #1
 8002eb8:	2203      	movs	r2, #3
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43db      	mvns	r3, r3
 8002ec0:	693a      	ldr	r2, [r7, #16]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	689a      	ldr	r2, [r3, #8]
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	693a      	ldr	r2, [r7, #16]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	693a      	ldr	r2, [r7, #16]
 8002edc:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ede:	683b      	ldr	r3, [r7, #0]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_Init+0xea>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	2b12      	cmp	r3, #18
 8002eec:	d123      	bne.n	8002f36 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	08da      	lsrs	r2, r3, #3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	3208      	adds	r2, #8
 8002ef6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002efa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	009b      	lsls	r3, r3, #2
 8002f04:	220f      	movs	r2, #15
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43db      	mvns	r3, r3
 8002f0c:	693a      	ldr	r2, [r7, #16]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	691a      	ldr	r2, [r3, #16]
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	f003 0307 	and.w	r3, r3, #7
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f22:	693a      	ldr	r2, [r7, #16]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	08da      	lsrs	r2, r3, #3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	3208      	adds	r2, #8
 8002f30:	6939      	ldr	r1, [r7, #16]
 8002f32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	005b      	lsls	r3, r3, #1
 8002f40:	2203      	movs	r2, #3
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	f003 0203 	and.w	r2, r3, #3
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	693a      	ldr	r2, [r7, #16]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	693a      	ldr	r2, [r7, #16]
 8002f68:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 809a 	beq.w	80030ac <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f78:	4b55      	ldr	r3, [pc, #340]	; (80030d0 <HAL_GPIO_Init+0x2cc>)
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	4a54      	ldr	r2, [pc, #336]	; (80030d0 <HAL_GPIO_Init+0x2cc>)
 8002f7e:	f043 0301 	orr.w	r3, r3, #1
 8002f82:	6193      	str	r3, [r2, #24]
 8002f84:	4b52      	ldr	r3, [pc, #328]	; (80030d0 <HAL_GPIO_Init+0x2cc>)
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	f003 0301 	and.w	r3, r3, #1
 8002f8c:	60bb      	str	r3, [r7, #8]
 8002f8e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f90:	4a50      	ldr	r2, [pc, #320]	; (80030d4 <HAL_GPIO_Init+0x2d0>)
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	089b      	lsrs	r3, r3, #2
 8002f96:	3302      	adds	r3, #2
 8002f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f9c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f003 0303 	and.w	r3, r3, #3
 8002fa4:	009b      	lsls	r3, r3, #2
 8002fa6:	220f      	movs	r2, #15
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	693a      	ldr	r2, [r7, #16]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002fba:	d013      	beq.n	8002fe4 <HAL_GPIO_Init+0x1e0>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	4a46      	ldr	r2, [pc, #280]	; (80030d8 <HAL_GPIO_Init+0x2d4>)
 8002fc0:	4293      	cmp	r3, r2
 8002fc2:	d00d      	beq.n	8002fe0 <HAL_GPIO_Init+0x1dc>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a45      	ldr	r2, [pc, #276]	; (80030dc <HAL_GPIO_Init+0x2d8>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d007      	beq.n	8002fdc <HAL_GPIO_Init+0x1d8>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	4a44      	ldr	r2, [pc, #272]	; (80030e0 <HAL_GPIO_Init+0x2dc>)
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d101      	bne.n	8002fd8 <HAL_GPIO_Init+0x1d4>
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e006      	b.n	8002fe6 <HAL_GPIO_Init+0x1e2>
 8002fd8:	2305      	movs	r3, #5
 8002fda:	e004      	b.n	8002fe6 <HAL_GPIO_Init+0x1e2>
 8002fdc:	2302      	movs	r3, #2
 8002fde:	e002      	b.n	8002fe6 <HAL_GPIO_Init+0x1e2>
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e000      	b.n	8002fe6 <HAL_GPIO_Init+0x1e2>
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	697a      	ldr	r2, [r7, #20]
 8002fe8:	f002 0203 	and.w	r2, r2, #3
 8002fec:	0092      	lsls	r2, r2, #2
 8002fee:	4093      	lsls	r3, r2
 8002ff0:	693a      	ldr	r2, [r7, #16]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ff6:	4937      	ldr	r1, [pc, #220]	; (80030d4 <HAL_GPIO_Init+0x2d0>)
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	089b      	lsrs	r3, r3, #2
 8002ffc:	3302      	adds	r3, #2
 8002ffe:	693a      	ldr	r2, [r7, #16]
 8003000:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003004:	4b37      	ldr	r3, [pc, #220]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	43db      	mvns	r3, r3
 800300e:	693a      	ldr	r2, [r7, #16]
 8003010:	4013      	ands	r3, r2
 8003012:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d003      	beq.n	8003028 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003020:	693a      	ldr	r2, [r7, #16]
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	4313      	orrs	r3, r2
 8003026:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003028:	4a2e      	ldr	r2, [pc, #184]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800302e:	4b2d      	ldr	r3, [pc, #180]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	43db      	mvns	r3, r3
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4013      	ands	r3, r2
 800303c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003046:	2b00      	cmp	r3, #0
 8003048:	d003      	beq.n	8003052 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800304a:	693a      	ldr	r2, [r7, #16]
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	4313      	orrs	r3, r2
 8003050:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003052:	4a24      	ldr	r2, [pc, #144]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003058:	4b22      	ldr	r3, [pc, #136]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 800305a:	689b      	ldr	r3, [r3, #8]
 800305c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	43db      	mvns	r3, r3
 8003062:	693a      	ldr	r2, [r7, #16]
 8003064:	4013      	ands	r3, r2
 8003066:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d003      	beq.n	800307c <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003074:	693a      	ldr	r2, [r7, #16]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4313      	orrs	r3, r2
 800307a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800307c:	4a19      	ldr	r2, [pc, #100]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 800307e:	693b      	ldr	r3, [r7, #16]
 8003080:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003082:	4b18      	ldr	r3, [pc, #96]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 8003084:	68db      	ldr	r3, [r3, #12]
 8003086:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	43db      	mvns	r3, r3
 800308c:	693a      	ldr	r2, [r7, #16]
 800308e:	4013      	ands	r3, r2
 8003090:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d003      	beq.n	80030a6 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800309e:	693a      	ldr	r2, [r7, #16]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	4313      	orrs	r3, r2
 80030a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80030a6:	4a0f      	ldr	r2, [pc, #60]	; (80030e4 <HAL_GPIO_Init+0x2e0>)
 80030a8:	693b      	ldr	r3, [r7, #16]
 80030aa:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	3301      	adds	r3, #1
 80030b0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	fa22 f303 	lsr.w	r3, r2, r3
 80030bc:	2b00      	cmp	r3, #0
 80030be:	f47f aea9 	bne.w	8002e14 <HAL_GPIO_Init+0x10>
  }
}
 80030c2:	bf00      	nop
 80030c4:	371c      	adds	r7, #28
 80030c6:	46bd      	mov	sp, r7
 80030c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030cc:	4770      	bx	lr
 80030ce:	bf00      	nop
 80030d0:	40021000 	.word	0x40021000
 80030d4:	40010000 	.word	0x40010000
 80030d8:	48000400 	.word	0x48000400
 80030dc:	48000800 	.word	0x48000800
 80030e0:	48000c00 	.word	0x48000c00
 80030e4:	40010400 	.word	0x40010400

080030e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030e8:	b480      	push	{r7}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
 80030f0:	460b      	mov	r3, r1
 80030f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	691a      	ldr	r2, [r3, #16]
 80030f8:	887b      	ldrh	r3, [r7, #2]
 80030fa:	4013      	ands	r3, r2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d002      	beq.n	8003106 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003100:	2301      	movs	r3, #1
 8003102:	73fb      	strb	r3, [r7, #15]
 8003104:	e001      	b.n	800310a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003106:	2300      	movs	r3, #0
 8003108:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800310a:	7bfb      	ldrb	r3, [r7, #15]
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003118:	b480      	push	{r7}
 800311a:	b083      	sub	sp, #12
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	460b      	mov	r3, r1
 8003122:	807b      	strh	r3, [r7, #2]
 8003124:	4613      	mov	r3, r2
 8003126:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003128:	787b      	ldrb	r3, [r7, #1]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800312e:	887a      	ldrh	r2, [r7, #2]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003134:	e002      	b.n	800313c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003136:	887a      	ldrh	r2, [r7, #2]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	695b      	ldr	r3, [r3, #20]
 8003158:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800315a:	887a      	ldrh	r2, [r7, #2]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4013      	ands	r3, r2
 8003160:	041a      	lsls	r2, r3, #16
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	43d9      	mvns	r1, r3
 8003166:	887b      	ldrh	r3, [r7, #2]
 8003168:	400b      	ands	r3, r1
 800316a:	431a      	orrs	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	619a      	str	r2, [r3, #24]
}
 8003170:	bf00      	nop
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8003182:	af00      	add	r7, sp, #0
 8003184:	1d3b      	adds	r3, r7, #4
 8003186:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003188:	1d3b      	adds	r3, r7, #4
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d102      	bne.n	8003196 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	f000 bef4 	b.w	8003f7e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003196:	1d3b      	adds	r3, r7, #4
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f003 0301 	and.w	r3, r3, #1
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f000 816a 	beq.w	800347a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80031a6:	4bb3      	ldr	r3, [pc, #716]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f003 030c 	and.w	r3, r3, #12
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	d00c      	beq.n	80031cc <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80031b2:	4bb0      	ldr	r3, [pc, #704]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 030c 	and.w	r3, r3, #12
 80031ba:	2b08      	cmp	r3, #8
 80031bc:	d159      	bne.n	8003272 <HAL_RCC_OscConfig+0xf6>
 80031be:	4bad      	ldr	r3, [pc, #692]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031ca:	d152      	bne.n	8003272 <HAL_RCC_OscConfig+0xf6>
 80031cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80031d0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 80031d8:	fa93 f3a3 	rbit	r3, r3
 80031dc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031e0:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031e4:	fab3 f383 	clz	r3, r3
 80031e8:	b2db      	uxtb	r3, r3
 80031ea:	095b      	lsrs	r3, r3, #5
 80031ec:	b2db      	uxtb	r3, r3
 80031ee:	f043 0301 	orr.w	r3, r3, #1
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d102      	bne.n	80031fe <HAL_RCC_OscConfig+0x82>
 80031f8:	4b9e      	ldr	r3, [pc, #632]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	e015      	b.n	800322a <HAL_RCC_OscConfig+0xae>
 80031fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003202:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003206:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800320a:	fa93 f3a3 	rbit	r3, r3
 800320e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8003212:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003216:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800321a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800321e:	fa93 f3a3 	rbit	r3, r3
 8003222:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8003226:	4b93      	ldr	r3, [pc, #588]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 8003228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800322e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8003232:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003236:	fa92 f2a2 	rbit	r2, r2
 800323a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800323e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8003242:	fab2 f282 	clz	r2, r2
 8003246:	b2d2      	uxtb	r2, r2
 8003248:	f042 0220 	orr.w	r2, r2, #32
 800324c:	b2d2      	uxtb	r2, r2
 800324e:	f002 021f 	and.w	r2, r2, #31
 8003252:	2101      	movs	r1, #1
 8003254:	fa01 f202 	lsl.w	r2, r1, r2
 8003258:	4013      	ands	r3, r2
 800325a:	2b00      	cmp	r3, #0
 800325c:	f000 810c 	beq.w	8003478 <HAL_RCC_OscConfig+0x2fc>
 8003260:	1d3b      	adds	r3, r7, #4
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	2b00      	cmp	r3, #0
 8003268:	f040 8106 	bne.w	8003478 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	f000 be86 	b.w	8003f7e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003272:	1d3b      	adds	r3, r7, #4
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800327c:	d106      	bne.n	800328c <HAL_RCC_OscConfig+0x110>
 800327e:	4b7d      	ldr	r3, [pc, #500]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a7c      	ldr	r2, [pc, #496]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 8003284:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003288:	6013      	str	r3, [r2, #0]
 800328a:	e030      	b.n	80032ee <HAL_RCC_OscConfig+0x172>
 800328c:	1d3b      	adds	r3, r7, #4
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d10c      	bne.n	80032b0 <HAL_RCC_OscConfig+0x134>
 8003296:	4b77      	ldr	r3, [pc, #476]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a76      	ldr	r2, [pc, #472]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 800329c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032a0:	6013      	str	r3, [r2, #0]
 80032a2:	4b74      	ldr	r3, [pc, #464]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a73      	ldr	r2, [pc, #460]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032a8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032ac:	6013      	str	r3, [r2, #0]
 80032ae:	e01e      	b.n	80032ee <HAL_RCC_OscConfig+0x172>
 80032b0:	1d3b      	adds	r3, r7, #4
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80032ba:	d10c      	bne.n	80032d6 <HAL_RCC_OscConfig+0x15a>
 80032bc:	4b6d      	ldr	r3, [pc, #436]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4a6c      	ldr	r2, [pc, #432]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032c2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032c6:	6013      	str	r3, [r2, #0]
 80032c8:	4b6a      	ldr	r3, [pc, #424]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4a69      	ldr	r2, [pc, #420]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032d2:	6013      	str	r3, [r2, #0]
 80032d4:	e00b      	b.n	80032ee <HAL_RCC_OscConfig+0x172>
 80032d6:	4b67      	ldr	r3, [pc, #412]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a66      	ldr	r2, [pc, #408]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80032e0:	6013      	str	r3, [r2, #0]
 80032e2:	4b64      	ldr	r3, [pc, #400]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a63      	ldr	r2, [pc, #396]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032ec:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032ee:	4b61      	ldr	r3, [pc, #388]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f2:	f023 020f 	bic.w	r2, r3, #15
 80032f6:	1d3b      	adds	r3, r7, #4
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	495d      	ldr	r1, [pc, #372]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 80032fe:	4313      	orrs	r3, r2
 8003300:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003302:	1d3b      	adds	r3, r7, #4
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d059      	beq.n	80033c0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330c:	f7fd fe26 	bl	8000f5c <HAL_GetTick>
 8003310:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003314:	e00a      	b.n	800332c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003316:	f7fd fe21 	bl	8000f5c <HAL_GetTick>
 800331a:	4602      	mov	r2, r0
 800331c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b64      	cmp	r3, #100	; 0x64
 8003324:	d902      	bls.n	800332c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	f000 be29 	b.w	8003f7e <HAL_RCC_OscConfig+0xe02>
 800332c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003330:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003334:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8003338:	fa93 f3a3 	rbit	r3, r3
 800333c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8003340:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003344:	fab3 f383 	clz	r3, r3
 8003348:	b2db      	uxtb	r3, r3
 800334a:	095b      	lsrs	r3, r3, #5
 800334c:	b2db      	uxtb	r3, r3
 800334e:	f043 0301 	orr.w	r3, r3, #1
 8003352:	b2db      	uxtb	r3, r3
 8003354:	2b01      	cmp	r3, #1
 8003356:	d102      	bne.n	800335e <HAL_RCC_OscConfig+0x1e2>
 8003358:	4b46      	ldr	r3, [pc, #280]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	e015      	b.n	800338a <HAL_RCC_OscConfig+0x20e>
 800335e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003362:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003366:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 800336a:	fa93 f3a3 	rbit	r3, r3
 800336e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003372:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003376:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800337a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800337e:	fa93 f3a3 	rbit	r3, r3
 8003382:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8003386:	4b3b      	ldr	r3, [pc, #236]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800338e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8003392:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8003396:	fa92 f2a2 	rbit	r2, r2
 800339a:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800339e:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80033a2:	fab2 f282 	clz	r2, r2
 80033a6:	b2d2      	uxtb	r2, r2
 80033a8:	f042 0220 	orr.w	r2, r2, #32
 80033ac:	b2d2      	uxtb	r2, r2
 80033ae:	f002 021f 	and.w	r2, r2, #31
 80033b2:	2101      	movs	r1, #1
 80033b4:	fa01 f202 	lsl.w	r2, r1, r2
 80033b8:	4013      	ands	r3, r2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d0ab      	beq.n	8003316 <HAL_RCC_OscConfig+0x19a>
 80033be:	e05c      	b.n	800347a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033c0:	f7fd fdcc 	bl	8000f5c <HAL_GetTick>
 80033c4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033c8:	e00a      	b.n	80033e0 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80033ca:	f7fd fdc7 	bl	8000f5c <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b64      	cmp	r3, #100	; 0x64
 80033d8:	d902      	bls.n	80033e0 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	f000 bdcf 	b.w	8003f7e <HAL_RCC_OscConfig+0xe02>
 80033e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033e4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033e8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80033ec:	fa93 f3a3 	rbit	r3, r3
 80033f0:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80033f4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033f8:	fab3 f383 	clz	r3, r3
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	095b      	lsrs	r3, r3, #5
 8003400:	b2db      	uxtb	r3, r3
 8003402:	f043 0301 	orr.w	r3, r3, #1
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b01      	cmp	r3, #1
 800340a:	d102      	bne.n	8003412 <HAL_RCC_OscConfig+0x296>
 800340c:	4b19      	ldr	r3, [pc, #100]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	e015      	b.n	800343e <HAL_RCC_OscConfig+0x2c2>
 8003412:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003416:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800341a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 800341e:	fa93 f3a3 	rbit	r3, r3
 8003422:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003426:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800342a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800342e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8003432:	fa93 f3a3 	rbit	r3, r3
 8003436:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 800343a:	4b0e      	ldr	r3, [pc, #56]	; (8003474 <HAL_RCC_OscConfig+0x2f8>)
 800343c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003442:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8003446:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800344a:	fa92 f2a2 	rbit	r2, r2
 800344e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8003452:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8003456:	fab2 f282 	clz	r2, r2
 800345a:	b2d2      	uxtb	r2, r2
 800345c:	f042 0220 	orr.w	r2, r2, #32
 8003460:	b2d2      	uxtb	r2, r2
 8003462:	f002 021f 	and.w	r2, r2, #31
 8003466:	2101      	movs	r1, #1
 8003468:	fa01 f202 	lsl.w	r2, r1, r2
 800346c:	4013      	ands	r3, r2
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1ab      	bne.n	80033ca <HAL_RCC_OscConfig+0x24e>
 8003472:	e002      	b.n	800347a <HAL_RCC_OscConfig+0x2fe>
 8003474:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003478:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800347a:	1d3b      	adds	r3, r7, #4
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 816f 	beq.w	8003768 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800348a:	4bd0      	ldr	r3, [pc, #832]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f003 030c 	and.w	r3, r3, #12
 8003492:	2b00      	cmp	r3, #0
 8003494:	d00b      	beq.n	80034ae <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003496:	4bcd      	ldr	r3, [pc, #820]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	f003 030c 	and.w	r3, r3, #12
 800349e:	2b08      	cmp	r3, #8
 80034a0:	d16c      	bne.n	800357c <HAL_RCC_OscConfig+0x400>
 80034a2:	4bca      	ldr	r3, [pc, #808]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d166      	bne.n	800357c <HAL_RCC_OscConfig+0x400>
 80034ae:	2302      	movs	r3, #2
 80034b0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80034b8:	fa93 f3a3 	rbit	r3, r3
 80034bc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 80034c0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034c4:	fab3 f383 	clz	r3, r3
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	f043 0301 	orr.w	r3, r3, #1
 80034d2:	b2db      	uxtb	r3, r3
 80034d4:	2b01      	cmp	r3, #1
 80034d6:	d102      	bne.n	80034de <HAL_RCC_OscConfig+0x362>
 80034d8:	4bbc      	ldr	r3, [pc, #752]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	e013      	b.n	8003506 <HAL_RCC_OscConfig+0x38a>
 80034de:	2302      	movs	r3, #2
 80034e0:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e4:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80034e8:	fa93 f3a3 	rbit	r3, r3
 80034ec:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80034f0:	2302      	movs	r3, #2
 80034f2:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80034f6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80034fa:	fa93 f3a3 	rbit	r3, r3
 80034fe:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003502:	4bb2      	ldr	r3, [pc, #712]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 8003504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003506:	2202      	movs	r2, #2
 8003508:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800350c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003510:	fa92 f2a2 	rbit	r2, r2
 8003514:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8003518:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800351c:	fab2 f282 	clz	r2, r2
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	f042 0220 	orr.w	r2, r2, #32
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	f002 021f 	and.w	r2, r2, #31
 800352c:	2101      	movs	r1, #1
 800352e:	fa01 f202 	lsl.w	r2, r1, r2
 8003532:	4013      	ands	r3, r2
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <HAL_RCC_OscConfig+0x3cc>
 8003538:	1d3b      	adds	r3, r7, #4
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	2b01      	cmp	r3, #1
 8003540:	d002      	beq.n	8003548 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	f000 bd1b 	b.w	8003f7e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003548:	4ba0      	ldr	r3, [pc, #640]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003550:	1d3b      	adds	r3, r7, #4
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	695b      	ldr	r3, [r3, #20]
 8003556:	21f8      	movs	r1, #248	; 0xf8
 8003558:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800355c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003560:	fa91 f1a1 	rbit	r1, r1
 8003564:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8003568:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 800356c:	fab1 f181 	clz	r1, r1
 8003570:	b2c9      	uxtb	r1, r1
 8003572:	408b      	lsls	r3, r1
 8003574:	4995      	ldr	r1, [pc, #596]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 8003576:	4313      	orrs	r3, r2
 8003578:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800357a:	e0f5      	b.n	8003768 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	691b      	ldr	r3, [r3, #16]
 8003582:	2b00      	cmp	r3, #0
 8003584:	f000 8085 	beq.w	8003692 <HAL_RCC_OscConfig+0x516>
 8003588:	2301      	movs	r3, #1
 800358a:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003592:	fa93 f3a3 	rbit	r3, r3
 8003596:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800359a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800359e:	fab3 f383 	clz	r3, r3
 80035a2:	b2db      	uxtb	r3, r3
 80035a4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035a8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	461a      	mov	r2, r3
 80035b0:	2301      	movs	r3, #1
 80035b2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b4:	f7fd fcd2 	bl	8000f5c <HAL_GetTick>
 80035b8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035bc:	e00a      	b.n	80035d4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035be:	f7fd fccd 	bl	8000f5c <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d902      	bls.n	80035d4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80035ce:	2303      	movs	r3, #3
 80035d0:	f000 bcd5 	b.w	8003f7e <HAL_RCC_OscConfig+0xe02>
 80035d4:	2302      	movs	r3, #2
 80035d6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80035de:	fa93 f3a3 	rbit	r3, r3
 80035e2:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80035e6:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ea:	fab3 f383 	clz	r3, r3
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	095b      	lsrs	r3, r3, #5
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	f043 0301 	orr.w	r3, r3, #1
 80035f8:	b2db      	uxtb	r3, r3
 80035fa:	2b01      	cmp	r3, #1
 80035fc:	d102      	bne.n	8003604 <HAL_RCC_OscConfig+0x488>
 80035fe:	4b73      	ldr	r3, [pc, #460]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	e013      	b.n	800362c <HAL_RCC_OscConfig+0x4b0>
 8003604:	2302      	movs	r3, #2
 8003606:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800360a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800360e:	fa93 f3a3 	rbit	r3, r3
 8003612:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8003616:	2302      	movs	r3, #2
 8003618:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800361c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003620:	fa93 f3a3 	rbit	r3, r3
 8003624:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003628:	4b68      	ldr	r3, [pc, #416]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 800362a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800362c:	2202      	movs	r2, #2
 800362e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003632:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003636:	fa92 f2a2 	rbit	r2, r2
 800363a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800363e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003642:	fab2 f282 	clz	r2, r2
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	f042 0220 	orr.w	r2, r2, #32
 800364c:	b2d2      	uxtb	r2, r2
 800364e:	f002 021f 	and.w	r2, r2, #31
 8003652:	2101      	movs	r1, #1
 8003654:	fa01 f202 	lsl.w	r2, r1, r2
 8003658:	4013      	ands	r3, r2
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0af      	beq.n	80035be <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800365e:	4b5b      	ldr	r3, [pc, #364]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003666:	1d3b      	adds	r3, r7, #4
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	695b      	ldr	r3, [r3, #20]
 800366c:	21f8      	movs	r1, #248	; 0xf8
 800366e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003672:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8003676:	fa91 f1a1 	rbit	r1, r1
 800367a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800367e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8003682:	fab1 f181 	clz	r1, r1
 8003686:	b2c9      	uxtb	r1, r1
 8003688:	408b      	lsls	r3, r1
 800368a:	4950      	ldr	r1, [pc, #320]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 800368c:	4313      	orrs	r3, r2
 800368e:	600b      	str	r3, [r1, #0]
 8003690:	e06a      	b.n	8003768 <HAL_RCC_OscConfig+0x5ec>
 8003692:	2301      	movs	r3, #1
 8003694:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003698:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800369c:	fa93 f3a3 	rbit	r3, r3
 80036a0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 80036a4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036a8:	fab3 f383 	clz	r3, r3
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80036b2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	461a      	mov	r2, r3
 80036ba:	2300      	movs	r3, #0
 80036bc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036be:	f7fd fc4d 	bl	8000f5c <HAL_GetTick>
 80036c2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036c6:	e00a      	b.n	80036de <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80036c8:	f7fd fc48 	bl	8000f5c <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80036d2:	1ad3      	subs	r3, r2, r3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d902      	bls.n	80036de <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80036d8:	2303      	movs	r3, #3
 80036da:	f000 bc50 	b.w	8003f7e <HAL_RCC_OscConfig+0xe02>
 80036de:	2302      	movs	r3, #2
 80036e0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e4:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80036e8:	fa93 f3a3 	rbit	r3, r3
 80036ec:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80036f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036f4:	fab3 f383 	clz	r3, r3
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	095b      	lsrs	r3, r3, #5
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	d102      	bne.n	800370e <HAL_RCC_OscConfig+0x592>
 8003708:	4b30      	ldr	r3, [pc, #192]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	e013      	b.n	8003736 <HAL_RCC_OscConfig+0x5ba>
 800370e:	2302      	movs	r3, #2
 8003710:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003714:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003718:	fa93 f3a3 	rbit	r3, r3
 800371c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003720:	2302      	movs	r3, #2
 8003722:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003726:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800372a:	fa93 f3a3 	rbit	r3, r3
 800372e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8003732:	4b26      	ldr	r3, [pc, #152]	; (80037cc <HAL_RCC_OscConfig+0x650>)
 8003734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003736:	2202      	movs	r2, #2
 8003738:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800373c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8003740:	fa92 f2a2 	rbit	r2, r2
 8003744:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8003748:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800374c:	fab2 f282 	clz	r2, r2
 8003750:	b2d2      	uxtb	r2, r2
 8003752:	f042 0220 	orr.w	r2, r2, #32
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	f002 021f 	and.w	r2, r2, #31
 800375c:	2101      	movs	r1, #1
 800375e:	fa01 f202 	lsl.w	r2, r1, r2
 8003762:	4013      	ands	r3, r2
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1af      	bne.n	80036c8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003768:	1d3b      	adds	r3, r7, #4
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	f000 80da 	beq.w	800392c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003778:	1d3b      	adds	r3, r7, #4
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d069      	beq.n	8003856 <HAL_RCC_OscConfig+0x6da>
 8003782:	2301      	movs	r3, #1
 8003784:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003788:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800378c:	fa93 f3a3 	rbit	r3, r3
 8003790:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8003794:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003798:	fab3 f383 	clz	r3, r3
 800379c:	b2db      	uxtb	r3, r3
 800379e:	461a      	mov	r2, r3
 80037a0:	4b0b      	ldr	r3, [pc, #44]	; (80037d0 <HAL_RCC_OscConfig+0x654>)
 80037a2:	4413      	add	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	461a      	mov	r2, r3
 80037a8:	2301      	movs	r3, #1
 80037aa:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037ac:	f7fd fbd6 	bl	8000f5c <HAL_GetTick>
 80037b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80037b4:	e00e      	b.n	80037d4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037b6:	f7fd fbd1 	bl	8000f5c <HAL_GetTick>
 80037ba:	4602      	mov	r2, r0
 80037bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b02      	cmp	r3, #2
 80037c4:	d906      	bls.n	80037d4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e3d9      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
 80037ca:	bf00      	nop
 80037cc:	40021000 	.word	0x40021000
 80037d0:	10908120 	.word	0x10908120
 80037d4:	2302      	movs	r3, #2
 80037d6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037da:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80037de:	fa93 f3a3 	rbit	r3, r3
 80037e2:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80037e6:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80037ea:	2202      	movs	r2, #2
 80037ec:	601a      	str	r2, [r3, #0]
 80037ee:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	fa93 f2a3 	rbit	r2, r3
 80037f8:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8003802:	2202      	movs	r2, #2
 8003804:	601a      	str	r2, [r3, #0]
 8003806:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	fa93 f2a3 	rbit	r2, r3
 8003810:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8003814:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003816:	4ba5      	ldr	r3, [pc, #660]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003818:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800381a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800381e:	2102      	movs	r1, #2
 8003820:	6019      	str	r1, [r3, #0]
 8003822:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	fa93 f1a3 	rbit	r1, r3
 800382c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003830:	6019      	str	r1, [r3, #0]
  return result;
 8003832:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	fab3 f383 	clz	r3, r3
 800383c:	b2db      	uxtb	r3, r3
 800383e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003842:	b2db      	uxtb	r3, r3
 8003844:	f003 031f 	and.w	r3, r3, #31
 8003848:	2101      	movs	r1, #1
 800384a:	fa01 f303 	lsl.w	r3, r1, r3
 800384e:	4013      	ands	r3, r2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d0b0      	beq.n	80037b6 <HAL_RCC_OscConfig+0x63a>
 8003854:	e06a      	b.n	800392c <HAL_RCC_OscConfig+0x7b0>
 8003856:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800385a:	2201      	movs	r2, #1
 800385c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800385e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	fa93 f2a3 	rbit	r2, r3
 8003868:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800386c:	601a      	str	r2, [r3, #0]
  return result;
 800386e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8003872:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003874:	fab3 f383 	clz	r3, r3
 8003878:	b2db      	uxtb	r3, r3
 800387a:	461a      	mov	r2, r3
 800387c:	4b8c      	ldr	r3, [pc, #560]	; (8003ab0 <HAL_RCC_OscConfig+0x934>)
 800387e:	4413      	add	r3, r2
 8003880:	009b      	lsls	r3, r3, #2
 8003882:	461a      	mov	r2, r3
 8003884:	2300      	movs	r3, #0
 8003886:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003888:	f7fd fb68 	bl	8000f5c <HAL_GetTick>
 800388c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003890:	e009      	b.n	80038a6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003892:	f7fd fb63 	bl	8000f5c <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800389c:	1ad3      	subs	r3, r2, r3
 800389e:	2b02      	cmp	r3, #2
 80038a0:	d901      	bls.n	80038a6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80038a2:	2303      	movs	r3, #3
 80038a4:	e36b      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
 80038a6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80038aa:	2202      	movs	r2, #2
 80038ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ae:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	fa93 f2a3 	rbit	r2, r3
 80038b8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80038bc:	601a      	str	r2, [r3, #0]
 80038be:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80038c2:	2202      	movs	r2, #2
 80038c4:	601a      	str	r2, [r3, #0]
 80038c6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	fa93 f2a3 	rbit	r2, r3
 80038d0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80038da:	2202      	movs	r2, #2
 80038dc:	601a      	str	r2, [r3, #0]
 80038de:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	fa93 f2a3 	rbit	r2, r3
 80038e8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80038ec:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038ee:	4b6f      	ldr	r3, [pc, #444]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80038f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038f2:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80038f6:	2102      	movs	r1, #2
 80038f8:	6019      	str	r1, [r3, #0]
 80038fa:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	fa93 f1a3 	rbit	r1, r3
 8003904:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8003908:	6019      	str	r1, [r3, #0]
  return result;
 800390a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	fab3 f383 	clz	r3, r3
 8003914:	b2db      	uxtb	r3, r3
 8003916:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800391a:	b2db      	uxtb	r3, r3
 800391c:	f003 031f 	and.w	r3, r3, #31
 8003920:	2101      	movs	r1, #1
 8003922:	fa01 f303 	lsl.w	r3, r1, r3
 8003926:	4013      	ands	r3, r2
 8003928:	2b00      	cmp	r3, #0
 800392a:	d1b2      	bne.n	8003892 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800392c:	1d3b      	adds	r3, r7, #4
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0304 	and.w	r3, r3, #4
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 8158 	beq.w	8003bec <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800393c:	2300      	movs	r3, #0
 800393e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003942:	4b5a      	ldr	r3, [pc, #360]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003944:	69db      	ldr	r3, [r3, #28]
 8003946:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d112      	bne.n	8003974 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800394e:	4b57      	ldr	r3, [pc, #348]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003950:	69db      	ldr	r3, [r3, #28]
 8003952:	4a56      	ldr	r2, [pc, #344]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003958:	61d3      	str	r3, [r2, #28]
 800395a:	4b54      	ldr	r3, [pc, #336]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 800395c:	69db      	ldr	r3, [r3, #28]
 800395e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8003962:	f107 0308 	add.w	r3, r7, #8
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	f107 0308 	add.w	r3, r7, #8
 800396c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800396e:	2301      	movs	r3, #1
 8003970:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003974:	4b4f      	ldr	r3, [pc, #316]	; (8003ab4 <HAL_RCC_OscConfig+0x938>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800397c:	2b00      	cmp	r3, #0
 800397e:	d11a      	bne.n	80039b6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003980:	4b4c      	ldr	r3, [pc, #304]	; (8003ab4 <HAL_RCC_OscConfig+0x938>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a4b      	ldr	r2, [pc, #300]	; (8003ab4 <HAL_RCC_OscConfig+0x938>)
 8003986:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800398a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800398c:	f7fd fae6 	bl	8000f5c <HAL_GetTick>
 8003990:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003994:	e009      	b.n	80039aa <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003996:	f7fd fae1 	bl	8000f5c <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b64      	cmp	r3, #100	; 0x64
 80039a4:	d901      	bls.n	80039aa <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	e2e9      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80039aa:	4b42      	ldr	r3, [pc, #264]	; (8003ab4 <HAL_RCC_OscConfig+0x938>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d0ef      	beq.n	8003996 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039b6:	1d3b      	adds	r3, r7, #4
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d106      	bne.n	80039ce <HAL_RCC_OscConfig+0x852>
 80039c0:	4b3a      	ldr	r3, [pc, #232]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80039c2:	6a1b      	ldr	r3, [r3, #32]
 80039c4:	4a39      	ldr	r2, [pc, #228]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80039c6:	f043 0301 	orr.w	r3, r3, #1
 80039ca:	6213      	str	r3, [r2, #32]
 80039cc:	e02f      	b.n	8003a2e <HAL_RCC_OscConfig+0x8b2>
 80039ce:	1d3b      	adds	r3, r7, #4
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d10c      	bne.n	80039f2 <HAL_RCC_OscConfig+0x876>
 80039d8:	4b34      	ldr	r3, [pc, #208]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80039da:	6a1b      	ldr	r3, [r3, #32]
 80039dc:	4a33      	ldr	r2, [pc, #204]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80039de:	f023 0301 	bic.w	r3, r3, #1
 80039e2:	6213      	str	r3, [r2, #32]
 80039e4:	4b31      	ldr	r3, [pc, #196]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	4a30      	ldr	r2, [pc, #192]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80039ea:	f023 0304 	bic.w	r3, r3, #4
 80039ee:	6213      	str	r3, [r2, #32]
 80039f0:	e01d      	b.n	8003a2e <HAL_RCC_OscConfig+0x8b2>
 80039f2:	1d3b      	adds	r3, r7, #4
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	68db      	ldr	r3, [r3, #12]
 80039f8:	2b05      	cmp	r3, #5
 80039fa:	d10c      	bne.n	8003a16 <HAL_RCC_OscConfig+0x89a>
 80039fc:	4b2b      	ldr	r3, [pc, #172]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	4a2a      	ldr	r2, [pc, #168]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003a02:	f043 0304 	orr.w	r3, r3, #4
 8003a06:	6213      	str	r3, [r2, #32]
 8003a08:	4b28      	ldr	r3, [pc, #160]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003a0a:	6a1b      	ldr	r3, [r3, #32]
 8003a0c:	4a27      	ldr	r2, [pc, #156]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003a0e:	f043 0301 	orr.w	r3, r3, #1
 8003a12:	6213      	str	r3, [r2, #32]
 8003a14:	e00b      	b.n	8003a2e <HAL_RCC_OscConfig+0x8b2>
 8003a16:	4b25      	ldr	r3, [pc, #148]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003a18:	6a1b      	ldr	r3, [r3, #32]
 8003a1a:	4a24      	ldr	r2, [pc, #144]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003a1c:	f023 0301 	bic.w	r3, r3, #1
 8003a20:	6213      	str	r3, [r2, #32]
 8003a22:	4b22      	ldr	r3, [pc, #136]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	4a21      	ldr	r2, [pc, #132]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003a28:	f023 0304 	bic.w	r3, r3, #4
 8003a2c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a2e:	1d3b      	adds	r3, r7, #4
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d06b      	beq.n	8003b10 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a38:	f7fd fa90 	bl	8000f5c <HAL_GetTick>
 8003a3c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a40:	e00b      	b.n	8003a5a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a42:	f7fd fa8b 	bl	8000f5c <HAL_GetTick>
 8003a46:	4602      	mov	r2, r0
 8003a48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d901      	bls.n	8003a5a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8003a56:	2303      	movs	r3, #3
 8003a58:	e291      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
 8003a5a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003a5e:	2202      	movs	r2, #2
 8003a60:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a62:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	fa93 f2a3 	rbit	r2, r3
 8003a6c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003a70:	601a      	str	r2, [r3, #0]
 8003a72:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003a76:	2202      	movs	r2, #2
 8003a78:	601a      	str	r2, [r3, #0]
 8003a7a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	fa93 f2a3 	rbit	r2, r3
 8003a84:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003a88:	601a      	str	r2, [r3, #0]
  return result;
 8003a8a:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8003a8e:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a90:	fab3 f383 	clz	r3, r3
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	095b      	lsrs	r3, r3, #5
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	f043 0302 	orr.w	r3, r3, #2
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d109      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x93c>
 8003aa4:	4b01      	ldr	r3, [pc, #4]	; (8003aac <HAL_RCC_OscConfig+0x930>)
 8003aa6:	6a1b      	ldr	r3, [r3, #32]
 8003aa8:	e014      	b.n	8003ad4 <HAL_RCC_OscConfig+0x958>
 8003aaa:	bf00      	nop
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	10908120 	.word	0x10908120
 8003ab4:	40007000 	.word	0x40007000
 8003ab8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003abc:	2202      	movs	r2, #2
 8003abe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	fa93 f2a3 	rbit	r2, r3
 8003aca:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	4bbb      	ldr	r3, [pc, #748]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003ad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ad4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003ad8:	2102      	movs	r1, #2
 8003ada:	6011      	str	r1, [r2, #0]
 8003adc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003ae0:	6812      	ldr	r2, [r2, #0]
 8003ae2:	fa92 f1a2 	rbit	r1, r2
 8003ae6:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003aea:	6011      	str	r1, [r2, #0]
  return result;
 8003aec:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8003af0:	6812      	ldr	r2, [r2, #0]
 8003af2:	fab2 f282 	clz	r2, r2
 8003af6:	b2d2      	uxtb	r2, r2
 8003af8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003afc:	b2d2      	uxtb	r2, r2
 8003afe:	f002 021f 	and.w	r2, r2, #31
 8003b02:	2101      	movs	r1, #1
 8003b04:	fa01 f202 	lsl.w	r2, r1, r2
 8003b08:	4013      	ands	r3, r2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d099      	beq.n	8003a42 <HAL_RCC_OscConfig+0x8c6>
 8003b0e:	e063      	b.n	8003bd8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b10:	f7fd fa24 	bl	8000f5c <HAL_GetTick>
 8003b14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b18:	e00b      	b.n	8003b32 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003b1a:	f7fd fa1f 	bl	8000f5c <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	d901      	bls.n	8003b32 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8003b2e:	2303      	movs	r3, #3
 8003b30:	e225      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
 8003b32:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003b36:	2202      	movs	r2, #2
 8003b38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	fa93 f2a3 	rbit	r2, r3
 8003b44:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003b4e:	2202      	movs	r2, #2
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	fa93 f2a3 	rbit	r2, r3
 8003b5c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003b60:	601a      	str	r2, [r3, #0]
  return result;
 8003b62:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8003b66:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b68:	fab3 f383 	clz	r3, r3
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	095b      	lsrs	r3, r3, #5
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	f043 0302 	orr.w	r3, r3, #2
 8003b76:	b2db      	uxtb	r3, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d102      	bne.n	8003b82 <HAL_RCC_OscConfig+0xa06>
 8003b7c:	4b90      	ldr	r3, [pc, #576]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	e00d      	b.n	8003b9e <HAL_RCC_OscConfig+0xa22>
 8003b82:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003b86:	2202      	movs	r2, #2
 8003b88:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8a:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	fa93 f2a3 	rbit	r2, r3
 8003b94:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003b98:	601a      	str	r2, [r3, #0]
 8003b9a:	4b89      	ldr	r3, [pc, #548]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003ba2:	2102      	movs	r1, #2
 8003ba4:	6011      	str	r1, [r2, #0]
 8003ba6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	fa92 f1a2 	rbit	r1, r2
 8003bb0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003bb4:	6011      	str	r1, [r2, #0]
  return result;
 8003bb6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8003bba:	6812      	ldr	r2, [r2, #0]
 8003bbc:	fab2 f282 	clz	r2, r2
 8003bc0:	b2d2      	uxtb	r2, r2
 8003bc2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bc6:	b2d2      	uxtb	r2, r2
 8003bc8:	f002 021f 	and.w	r2, r2, #31
 8003bcc:	2101      	movs	r1, #1
 8003bce:	fa01 f202 	lsl.w	r2, r1, r2
 8003bd2:	4013      	ands	r3, r2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1a0      	bne.n	8003b1a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bd8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8003bdc:	2b01      	cmp	r3, #1
 8003bde:	d105      	bne.n	8003bec <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be0:	4b77      	ldr	r3, [pc, #476]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003be2:	69db      	ldr	r3, [r3, #28]
 8003be4:	4a76      	ldr	r2, [pc, #472]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003be6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003bea:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003bec:	1d3b      	adds	r3, r7, #4
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	69db      	ldr	r3, [r3, #28]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f000 81c2 	beq.w	8003f7c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003bf8:	4b71      	ldr	r3, [pc, #452]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f003 030c 	and.w	r3, r3, #12
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	f000 819c 	beq.w	8003f3e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c06:	1d3b      	adds	r3, r7, #4
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	69db      	ldr	r3, [r3, #28]
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	f040 8114 	bne.w	8003e3a <HAL_RCC_OscConfig+0xcbe>
 8003c12:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003c16:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c1a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c1c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	fa93 f2a3 	rbit	r2, r3
 8003c26:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003c2a:	601a      	str	r2, [r3, #0]
  return result;
 8003c2c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8003c30:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c32:	fab3 f383 	clz	r3, r3
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c3c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	461a      	mov	r2, r3
 8003c44:	2300      	movs	r3, #0
 8003c46:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c48:	f7fd f988 	bl	8000f5c <HAL_GetTick>
 8003c4c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c50:	e009      	b.n	8003c66 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c52:	f7fd f983 	bl	8000f5c <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e18b      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
 8003c66:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003c6a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003c6e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c70:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	fa93 f2a3 	rbit	r2, r3
 8003c7a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003c7e:	601a      	str	r2, [r3, #0]
  return result;
 8003c80:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8003c84:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c86:	fab3 f383 	clz	r3, r3
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	095b      	lsrs	r3, r3, #5
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	f043 0301 	orr.w	r3, r3, #1
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d102      	bne.n	8003ca0 <HAL_RCC_OscConfig+0xb24>
 8003c9a:	4b49      	ldr	r3, [pc, #292]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	e01b      	b.n	8003cd8 <HAL_RCC_OscConfig+0xb5c>
 8003ca0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003ca4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ca8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003caa:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	fa93 f2a3 	rbit	r2, r3
 8003cb4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8003cb8:	601a      	str	r2, [r3, #0]
 8003cba:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003cbe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	fa93 f2a3 	rbit	r2, r3
 8003cce:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8003cd2:	601a      	str	r2, [r3, #0]
 8003cd4:	4b3a      	ldr	r3, [pc, #232]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cd8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003cdc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003ce0:	6011      	str	r1, [r2, #0]
 8003ce2:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8003ce6:	6812      	ldr	r2, [r2, #0]
 8003ce8:	fa92 f1a2 	rbit	r1, r2
 8003cec:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003cf0:	6011      	str	r1, [r2, #0]
  return result;
 8003cf2:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8003cf6:	6812      	ldr	r2, [r2, #0]
 8003cf8:	fab2 f282 	clz	r2, r2
 8003cfc:	b2d2      	uxtb	r2, r2
 8003cfe:	f042 0220 	orr.w	r2, r2, #32
 8003d02:	b2d2      	uxtb	r2, r2
 8003d04:	f002 021f 	and.w	r2, r2, #31
 8003d08:	2101      	movs	r1, #1
 8003d0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003d0e:	4013      	ands	r3, r2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d19e      	bne.n	8003c52 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d14:	4b2a      	ldr	r3, [pc, #168]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003d1c:	1d3b      	adds	r3, r7, #4
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003d22:	1d3b      	adds	r3, r7, #4
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	6a1b      	ldr	r3, [r3, #32]
 8003d28:	430b      	orrs	r3, r1
 8003d2a:	4925      	ldr	r1, [pc, #148]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	604b      	str	r3, [r1, #4]
 8003d30:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003d34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003d38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	fa93 f2a3 	rbit	r2, r3
 8003d44:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003d48:	601a      	str	r2, [r3, #0]
  return result;
 8003d4a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8003d4e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d50:	fab3 f383 	clz	r3, r3
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003d5a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003d5e:	009b      	lsls	r3, r3, #2
 8003d60:	461a      	mov	r2, r3
 8003d62:	2301      	movs	r3, #1
 8003d64:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d66:	f7fd f8f9 	bl	8000f5c <HAL_GetTick>
 8003d6a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003d6e:	e009      	b.n	8003d84 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d70:	f7fd f8f4 	bl	8000f5c <HAL_GetTick>
 8003d74:	4602      	mov	r2, r0
 8003d76:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003d7a:	1ad3      	subs	r3, r2, r3
 8003d7c:	2b02      	cmp	r3, #2
 8003d7e:	d901      	bls.n	8003d84 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8003d80:	2303      	movs	r3, #3
 8003d82:	e0fc      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
 8003d84:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003d88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d8c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d8e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	fa93 f2a3 	rbit	r2, r3
 8003d98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003d9c:	601a      	str	r2, [r3, #0]
  return result;
 8003d9e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8003da2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003da4:	fab3 f383 	clz	r3, r3
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	095b      	lsrs	r3, r3, #5
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	f043 0301 	orr.w	r3, r3, #1
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d105      	bne.n	8003dc4 <HAL_RCC_OscConfig+0xc48>
 8003db8:	4b01      	ldr	r3, [pc, #4]	; (8003dc0 <HAL_RCC_OscConfig+0xc44>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	e01e      	b.n	8003dfc <HAL_RCC_OscConfig+0xc80>
 8003dbe:	bf00      	nop
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003dc8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003dcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dce:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	fa93 f2a3 	rbit	r2, r3
 8003dd8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8003ddc:	601a      	str	r2, [r3, #0]
 8003dde:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003de2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	fa93 f2a3 	rbit	r2, r3
 8003df2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003df6:	601a      	str	r2, [r3, #0]
 8003df8:	4b63      	ldr	r3, [pc, #396]	; (8003f88 <HAL_RCC_OscConfig+0xe0c>)
 8003dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dfc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003e00:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003e04:	6011      	str	r1, [r2, #0]
 8003e06:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003e0a:	6812      	ldr	r2, [r2, #0]
 8003e0c:	fa92 f1a2 	rbit	r1, r2
 8003e10:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003e14:	6011      	str	r1, [r2, #0]
  return result;
 8003e16:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	fab2 f282 	clz	r2, r2
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	f042 0220 	orr.w	r2, r2, #32
 8003e26:	b2d2      	uxtb	r2, r2
 8003e28:	f002 021f 	and.w	r2, r2, #31
 8003e2c:	2101      	movs	r1, #1
 8003e2e:	fa01 f202 	lsl.w	r2, r1, r2
 8003e32:	4013      	ands	r3, r2
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d09b      	beq.n	8003d70 <HAL_RCC_OscConfig+0xbf4>
 8003e38:	e0a0      	b.n	8003f7c <HAL_RCC_OscConfig+0xe00>
 8003e3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003e3e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003e42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e44:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	fa93 f2a3 	rbit	r2, r3
 8003e4e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e52:	601a      	str	r2, [r3, #0]
  return result;
 8003e54:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e58:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e5a:	fab3 f383 	clz	r3, r3
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003e64:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	461a      	mov	r2, r3
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e70:	f7fd f874 	bl	8000f5c <HAL_GetTick>
 8003e74:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e78:	e009      	b.n	8003e8e <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e7a:	f7fd f86f 	bl	8000f5c <HAL_GetTick>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003e84:	1ad3      	subs	r3, r2, r3
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d901      	bls.n	8003e8e <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8003e8a:	2303      	movs	r3, #3
 8003e8c:	e077      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
 8003e8e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e92:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e96:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e98:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	fa93 f2a3 	rbit	r2, r3
 8003ea2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003ea6:	601a      	str	r2, [r3, #0]
  return result;
 8003ea8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003eac:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eae:	fab3 f383 	clz	r3, r3
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	095b      	lsrs	r3, r3, #5
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d102      	bne.n	8003ec8 <HAL_RCC_OscConfig+0xd4c>
 8003ec2:	4b31      	ldr	r3, [pc, #196]	; (8003f88 <HAL_RCC_OscConfig+0xe0c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	e01b      	b.n	8003f00 <HAL_RCC_OscConfig+0xd84>
 8003ec8:	f107 0320 	add.w	r3, r7, #32
 8003ecc:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ed0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed2:	f107 0320 	add.w	r3, r7, #32
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	fa93 f2a3 	rbit	r2, r3
 8003edc:	f107 031c 	add.w	r3, r7, #28
 8003ee0:	601a      	str	r2, [r3, #0]
 8003ee2:	f107 0318 	add.w	r3, r7, #24
 8003ee6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003eea:	601a      	str	r2, [r3, #0]
 8003eec:	f107 0318 	add.w	r3, r7, #24
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	fa93 f2a3 	rbit	r2, r3
 8003ef6:	f107 0314 	add.w	r3, r7, #20
 8003efa:	601a      	str	r2, [r3, #0]
 8003efc:	4b22      	ldr	r3, [pc, #136]	; (8003f88 <HAL_RCC_OscConfig+0xe0c>)
 8003efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f00:	f107 0210 	add.w	r2, r7, #16
 8003f04:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003f08:	6011      	str	r1, [r2, #0]
 8003f0a:	f107 0210 	add.w	r2, r7, #16
 8003f0e:	6812      	ldr	r2, [r2, #0]
 8003f10:	fa92 f1a2 	rbit	r1, r2
 8003f14:	f107 020c 	add.w	r2, r7, #12
 8003f18:	6011      	str	r1, [r2, #0]
  return result;
 8003f1a:	f107 020c 	add.w	r2, r7, #12
 8003f1e:	6812      	ldr	r2, [r2, #0]
 8003f20:	fab2 f282 	clz	r2, r2
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	f042 0220 	orr.w	r2, r2, #32
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	f002 021f 	and.w	r2, r2, #31
 8003f30:	2101      	movs	r1, #1
 8003f32:	fa01 f202 	lsl.w	r2, r1, r2
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d19e      	bne.n	8003e7a <HAL_RCC_OscConfig+0xcfe>
 8003f3c:	e01e      	b.n	8003f7c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003f3e:	1d3b      	adds	r3, r7, #4
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69db      	ldr	r3, [r3, #28]
 8003f44:	2b01      	cmp	r3, #1
 8003f46:	d101      	bne.n	8003f4c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e018      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003f4c:	4b0e      	ldr	r3, [pc, #56]	; (8003f88 <HAL_RCC_OscConfig+0xe0c>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f54:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003f58:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003f5c:	1d3b      	adds	r3, r7, #4
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	6a1b      	ldr	r3, [r3, #32]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d108      	bne.n	8003f78 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003f66:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8003f6a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003f6e:	1d3b      	adds	r3, r7, #4
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d001      	beq.n	8003f7c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e000      	b.n	8003f7e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}
 8003f7e:	4618      	mov	r0, r3
 8003f80:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}
 8003f88:	40021000 	.word	0x40021000

08003f8c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b09e      	sub	sp, #120	; 0x78
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
 8003f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003f96:	2300      	movs	r3, #0
 8003f98:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e162      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fa4:	4b90      	ldr	r3, [pc, #576]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0307 	and.w	r3, r3, #7
 8003fac:	683a      	ldr	r2, [r7, #0]
 8003fae:	429a      	cmp	r2, r3
 8003fb0:	d910      	bls.n	8003fd4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb2:	4b8d      	ldr	r3, [pc, #564]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f023 0207 	bic.w	r2, r3, #7
 8003fba:	498b      	ldr	r1, [pc, #556]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fc2:	4b89      	ldr	r3, [pc, #548]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0307 	and.w	r3, r3, #7
 8003fca:	683a      	ldr	r2, [r7, #0]
 8003fcc:	429a      	cmp	r2, r3
 8003fce:	d001      	beq.n	8003fd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	e14a      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 0302 	and.w	r3, r3, #2
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d008      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe0:	4b82      	ldr	r3, [pc, #520]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	497f      	ldr	r1, [pc, #508]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	f000 80dc 	beq.w	80041b8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	2b01      	cmp	r3, #1
 8004006:	d13c      	bne.n	8004082 <HAL_RCC_ClockConfig+0xf6>
 8004008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800400c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800400e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004010:	fa93 f3a3 	rbit	r3, r3
 8004014:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004018:	fab3 f383 	clz	r3, r3
 800401c:	b2db      	uxtb	r3, r3
 800401e:	095b      	lsrs	r3, r3, #5
 8004020:	b2db      	uxtb	r3, r3
 8004022:	f043 0301 	orr.w	r3, r3, #1
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b01      	cmp	r3, #1
 800402a:	d102      	bne.n	8004032 <HAL_RCC_ClockConfig+0xa6>
 800402c:	4b6f      	ldr	r3, [pc, #444]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	e00f      	b.n	8004052 <HAL_RCC_ClockConfig+0xc6>
 8004032:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004036:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004038:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800403a:	fa93 f3a3 	rbit	r3, r3
 800403e:	667b      	str	r3, [r7, #100]	; 0x64
 8004040:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004044:	663b      	str	r3, [r7, #96]	; 0x60
 8004046:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004048:	fa93 f3a3 	rbit	r3, r3
 800404c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800404e:	4b67      	ldr	r3, [pc, #412]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004052:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004056:	65ba      	str	r2, [r7, #88]	; 0x58
 8004058:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800405a:	fa92 f2a2 	rbit	r2, r2
 800405e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8004060:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004062:	fab2 f282 	clz	r2, r2
 8004066:	b2d2      	uxtb	r2, r2
 8004068:	f042 0220 	orr.w	r2, r2, #32
 800406c:	b2d2      	uxtb	r2, r2
 800406e:	f002 021f 	and.w	r2, r2, #31
 8004072:	2101      	movs	r1, #1
 8004074:	fa01 f202 	lsl.w	r2, r1, r2
 8004078:	4013      	ands	r3, r2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d17b      	bne.n	8004176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800407e:	2301      	movs	r3, #1
 8004080:	e0f3      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2b02      	cmp	r3, #2
 8004088:	d13c      	bne.n	8004104 <HAL_RCC_ClockConfig+0x178>
 800408a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800408e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004092:	fa93 f3a3 	rbit	r3, r3
 8004096:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004098:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800409a:	fab3 f383 	clz	r3, r3
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	095b      	lsrs	r3, r3, #5
 80040a2:	b2db      	uxtb	r3, r3
 80040a4:	f043 0301 	orr.w	r3, r3, #1
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b01      	cmp	r3, #1
 80040ac:	d102      	bne.n	80040b4 <HAL_RCC_ClockConfig+0x128>
 80040ae:	4b4f      	ldr	r3, [pc, #316]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	e00f      	b.n	80040d4 <HAL_RCC_ClockConfig+0x148>
 80040b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040b8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	647b      	str	r3, [r7, #68]	; 0x44
 80040c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80040c6:	643b      	str	r3, [r7, #64]	; 0x40
 80040c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ca:	fa93 f3a3 	rbit	r3, r3
 80040ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040d0:	4b46      	ldr	r3, [pc, #280]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 80040d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80040d8:	63ba      	str	r2, [r7, #56]	; 0x38
 80040da:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80040dc:	fa92 f2a2 	rbit	r2, r2
 80040e0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80040e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040e4:	fab2 f282 	clz	r2, r2
 80040e8:	b2d2      	uxtb	r2, r2
 80040ea:	f042 0220 	orr.w	r2, r2, #32
 80040ee:	b2d2      	uxtb	r2, r2
 80040f0:	f002 021f 	and.w	r2, r2, #31
 80040f4:	2101      	movs	r1, #1
 80040f6:	fa01 f202 	lsl.w	r2, r1, r2
 80040fa:	4013      	ands	r3, r2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d13a      	bne.n	8004176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e0b2      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
 8004104:	2302      	movs	r3, #2
 8004106:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800410a:	fa93 f3a3 	rbit	r3, r3
 800410e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004112:	fab3 f383 	clz	r3, r3
 8004116:	b2db      	uxtb	r3, r3
 8004118:	095b      	lsrs	r3, r3, #5
 800411a:	b2db      	uxtb	r3, r3
 800411c:	f043 0301 	orr.w	r3, r3, #1
 8004120:	b2db      	uxtb	r3, r3
 8004122:	2b01      	cmp	r3, #1
 8004124:	d102      	bne.n	800412c <HAL_RCC_ClockConfig+0x1a0>
 8004126:	4b31      	ldr	r3, [pc, #196]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	e00d      	b.n	8004148 <HAL_RCC_ClockConfig+0x1bc>
 800412c:	2302      	movs	r3, #2
 800412e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004132:	fa93 f3a3 	rbit	r3, r3
 8004136:	627b      	str	r3, [r7, #36]	; 0x24
 8004138:	2302      	movs	r3, #2
 800413a:	623b      	str	r3, [r7, #32]
 800413c:	6a3b      	ldr	r3, [r7, #32]
 800413e:	fa93 f3a3 	rbit	r3, r3
 8004142:	61fb      	str	r3, [r7, #28]
 8004144:	4b29      	ldr	r3, [pc, #164]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004148:	2202      	movs	r2, #2
 800414a:	61ba      	str	r2, [r7, #24]
 800414c:	69ba      	ldr	r2, [r7, #24]
 800414e:	fa92 f2a2 	rbit	r2, r2
 8004152:	617a      	str	r2, [r7, #20]
  return result;
 8004154:	697a      	ldr	r2, [r7, #20]
 8004156:	fab2 f282 	clz	r2, r2
 800415a:	b2d2      	uxtb	r2, r2
 800415c:	f042 0220 	orr.w	r2, r2, #32
 8004160:	b2d2      	uxtb	r2, r2
 8004162:	f002 021f 	and.w	r2, r2, #31
 8004166:	2101      	movs	r1, #1
 8004168:	fa01 f202 	lsl.w	r2, r1, r2
 800416c:	4013      	ands	r3, r2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d101      	bne.n	8004176 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e079      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004176:	4b1d      	ldr	r3, [pc, #116]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	f023 0203 	bic.w	r2, r3, #3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	491a      	ldr	r1, [pc, #104]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 8004184:	4313      	orrs	r3, r2
 8004186:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004188:	f7fc fee8 	bl	8000f5c <HAL_GetTick>
 800418c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800418e:	e00a      	b.n	80041a6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004190:	f7fc fee4 	bl	8000f5c <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	f241 3288 	movw	r2, #5000	; 0x1388
 800419e:	4293      	cmp	r3, r2
 80041a0:	d901      	bls.n	80041a6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80041a2:	2303      	movs	r3, #3
 80041a4:	e061      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041a6:	4b11      	ldr	r3, [pc, #68]	; (80041ec <HAL_RCC_ClockConfig+0x260>)
 80041a8:	685b      	ldr	r3, [r3, #4]
 80041aa:	f003 020c 	and.w	r2, r3, #12
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d1eb      	bne.n	8004190 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041b8:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0307 	and.w	r3, r3, #7
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d214      	bcs.n	80041f0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041c6:	4b08      	ldr	r3, [pc, #32]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f023 0207 	bic.w	r2, r3, #7
 80041ce:	4906      	ldr	r1, [pc, #24]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	4313      	orrs	r3, r2
 80041d4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041d6:	4b04      	ldr	r3, [pc, #16]	; (80041e8 <HAL_RCC_ClockConfig+0x25c>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0307 	and.w	r3, r3, #7
 80041de:	683a      	ldr	r2, [r7, #0]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d005      	beq.n	80041f0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e040      	b.n	800426a <HAL_RCC_ClockConfig+0x2de>
 80041e8:	40022000 	.word	0x40022000
 80041ec:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0304 	and.w	r3, r3, #4
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d008      	beq.n	800420e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041fc:	4b1d      	ldr	r3, [pc, #116]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	491a      	ldr	r1, [pc, #104]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 800420a:	4313      	orrs	r3, r2
 800420c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d009      	beq.n	800422e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800421a:	4b16      	ldr	r3, [pc, #88]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4912      	ldr	r1, [pc, #72]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 800422a:	4313      	orrs	r3, r2
 800422c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800422e:	f000 f829 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 8004232:	4601      	mov	r1, r0
 8004234:	4b0f      	ldr	r3, [pc, #60]	; (8004274 <HAL_RCC_ClockConfig+0x2e8>)
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800423c:	22f0      	movs	r2, #240	; 0xf0
 800423e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004240:	693a      	ldr	r2, [r7, #16]
 8004242:	fa92 f2a2 	rbit	r2, r2
 8004246:	60fa      	str	r2, [r7, #12]
  return result;
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	fab2 f282 	clz	r2, r2
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	40d3      	lsrs	r3, r2
 8004252:	4a09      	ldr	r2, [pc, #36]	; (8004278 <HAL_RCC_ClockConfig+0x2ec>)
 8004254:	5cd3      	ldrb	r3, [r2, r3]
 8004256:	fa21 f303 	lsr.w	r3, r1, r3
 800425a:	4a08      	ldr	r2, [pc, #32]	; (800427c <HAL_RCC_ClockConfig+0x2f0>)
 800425c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800425e:	4b08      	ldr	r3, [pc, #32]	; (8004280 <HAL_RCC_ClockConfig+0x2f4>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f7fc fe36 	bl	8000ed4 <HAL_InitTick>
  
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3778      	adds	r7, #120	; 0x78
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}
 8004272:	bf00      	nop
 8004274:	40021000 	.word	0x40021000
 8004278:	0800aab8 	.word	0x0800aab8
 800427c:	20000008 	.word	0x20000008
 8004280:	20000000 	.word	0x20000000

08004284 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004284:	b480      	push	{r7}
 8004286:	b08b      	sub	sp, #44	; 0x2c
 8004288:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800428a:	2300      	movs	r3, #0
 800428c:	61fb      	str	r3, [r7, #28]
 800428e:	2300      	movs	r3, #0
 8004290:	61bb      	str	r3, [r7, #24]
 8004292:	2300      	movs	r3, #0
 8004294:	627b      	str	r3, [r7, #36]	; 0x24
 8004296:	2300      	movs	r3, #0
 8004298:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800429a:	2300      	movs	r3, #0
 800429c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800429e:	4b29      	ldr	r3, [pc, #164]	; (8004344 <HAL_RCC_GetSysClockFreq+0xc0>)
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d002      	beq.n	80042b4 <HAL_RCC_GetSysClockFreq+0x30>
 80042ae:	2b08      	cmp	r3, #8
 80042b0:	d003      	beq.n	80042ba <HAL_RCC_GetSysClockFreq+0x36>
 80042b2:	e03c      	b.n	800432e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80042b4:	4b24      	ldr	r3, [pc, #144]	; (8004348 <HAL_RCC_GetSysClockFreq+0xc4>)
 80042b6:	623b      	str	r3, [r7, #32]
      break;
 80042b8:	e03c      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80042c0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80042c4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	fa92 f2a2 	rbit	r2, r2
 80042cc:	607a      	str	r2, [r7, #4]
  return result;
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	fab2 f282 	clz	r2, r2
 80042d4:	b2d2      	uxtb	r2, r2
 80042d6:	40d3      	lsrs	r3, r2
 80042d8:	4a1c      	ldr	r2, [pc, #112]	; (800434c <HAL_RCC_GetSysClockFreq+0xc8>)
 80042da:	5cd3      	ldrb	r3, [r2, r3]
 80042dc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80042de:	4b19      	ldr	r3, [pc, #100]	; (8004344 <HAL_RCC_GetSysClockFreq+0xc0>)
 80042e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042e2:	f003 030f 	and.w	r3, r3, #15
 80042e6:	220f      	movs	r2, #15
 80042e8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	fa92 f2a2 	rbit	r2, r2
 80042f0:	60fa      	str	r2, [r7, #12]
  return result;
 80042f2:	68fa      	ldr	r2, [r7, #12]
 80042f4:	fab2 f282 	clz	r2, r2
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	40d3      	lsrs	r3, r2
 80042fc:	4a14      	ldr	r2, [pc, #80]	; (8004350 <HAL_RCC_GetSysClockFreq+0xcc>)
 80042fe:	5cd3      	ldrb	r3, [r2, r3]
 8004300:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004302:	69fb      	ldr	r3, [r7, #28]
 8004304:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004308:	2b00      	cmp	r3, #0
 800430a:	d008      	beq.n	800431e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800430c:	4a0e      	ldr	r2, [pc, #56]	; (8004348 <HAL_RCC_GetSysClockFreq+0xc4>)
 800430e:	69bb      	ldr	r3, [r7, #24]
 8004310:	fbb2 f2f3 	udiv	r2, r2, r3
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	fb02 f303 	mul.w	r3, r2, r3
 800431a:	627b      	str	r3, [r7, #36]	; 0x24
 800431c:	e004      	b.n	8004328 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800431e:	697b      	ldr	r3, [r7, #20]
 8004320:	4a0c      	ldr	r2, [pc, #48]	; (8004354 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004322:	fb02 f303 	mul.w	r3, r2, r3
 8004326:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432a:	623b      	str	r3, [r7, #32]
      break;
 800432c:	e002      	b.n	8004334 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800432e:	4b06      	ldr	r3, [pc, #24]	; (8004348 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004330:	623b      	str	r3, [r7, #32]
      break;
 8004332:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004334:	6a3b      	ldr	r3, [r7, #32]
}
 8004336:	4618      	mov	r0, r3
 8004338:	372c      	adds	r7, #44	; 0x2c
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	40021000 	.word	0x40021000
 8004348:	007a1200 	.word	0x007a1200
 800434c:	0800aa98 	.word	0x0800aa98
 8004350:	0800aaa8 	.word	0x0800aaa8
 8004354:	003d0900 	.word	0x003d0900

08004358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004358:	b480      	push	{r7}
 800435a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800435c:	4b03      	ldr	r3, [pc, #12]	; (800436c <HAL_RCC_GetHCLKFreq+0x14>)
 800435e:	681b      	ldr	r3, [r3, #0]
}
 8004360:	4618      	mov	r0, r3
 8004362:	46bd      	mov	sp, r7
 8004364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004368:	4770      	bx	lr
 800436a:	bf00      	nop
 800436c:	20000008 	.word	0x20000008

08004370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004376:	f7ff ffef 	bl	8004358 <HAL_RCC_GetHCLKFreq>
 800437a:	4601      	mov	r1, r0
 800437c:	4b0b      	ldr	r3, [pc, #44]	; (80043ac <HAL_RCC_GetPCLK1Freq+0x3c>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004384:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8004388:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	fa92 f2a2 	rbit	r2, r2
 8004390:	603a      	str	r2, [r7, #0]
  return result;
 8004392:	683a      	ldr	r2, [r7, #0]
 8004394:	fab2 f282 	clz	r2, r2
 8004398:	b2d2      	uxtb	r2, r2
 800439a:	40d3      	lsrs	r3, r2
 800439c:	4a04      	ldr	r2, [pc, #16]	; (80043b0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800439e:	5cd3      	ldrb	r3, [r2, r3]
 80043a0:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80043a4:	4618      	mov	r0, r3
 80043a6:	3708      	adds	r7, #8
 80043a8:	46bd      	mov	sp, r7
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	40021000 	.word	0x40021000
 80043b0:	0800aac8 	.word	0x0800aac8

080043b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b082      	sub	sp, #8
 80043b8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80043ba:	f7ff ffcd 	bl	8004358 <HAL_RCC_GetHCLKFreq>
 80043be:	4601      	mov	r1, r0
 80043c0:	4b0b      	ldr	r3, [pc, #44]	; (80043f0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80043c8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80043cc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	fa92 f2a2 	rbit	r2, r2
 80043d4:	603a      	str	r2, [r7, #0]
  return result;
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	fab2 f282 	clz	r2, r2
 80043dc:	b2d2      	uxtb	r2, r2
 80043de:	40d3      	lsrs	r3, r2
 80043e0:	4a04      	ldr	r2, [pc, #16]	; (80043f4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80043e2:	5cd3      	ldrb	r3, [r2, r3]
 80043e4:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80043e8:	4618      	mov	r0, r3
 80043ea:	3708      	adds	r7, #8
 80043ec:	46bd      	mov	sp, r7
 80043ee:	bd80      	pop	{r7, pc}
 80043f0:	40021000 	.word	0x40021000
 80043f4:	0800aac8 	.word	0x0800aac8

080043f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b082      	sub	sp, #8
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e049      	b.n	800449e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d106      	bne.n	8004424 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2200      	movs	r2, #0
 800441a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f002 f9ec 	bl	80067fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2202      	movs	r2, #2
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	3304      	adds	r3, #4
 8004434:	4619      	mov	r1, r3
 8004436:	4610      	mov	r0, r2
 8004438:	f000 f9da 	bl	80047f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2201      	movs	r2, #1
 8004440:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2201      	movs	r2, #1
 8004470:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2201      	movs	r2, #1
 8004478:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2201      	movs	r2, #1
 8004480:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2201      	movs	r2, #1
 8004490:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
	...

080044a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b085      	sub	sp, #20
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d001      	beq.n	80044c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e040      	b.n	8004542 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	2202      	movs	r2, #2
 80044c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68da      	ldr	r2, [r3, #12]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f042 0201 	orr.w	r2, r2, #1
 80044d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a1c      	ldr	r2, [pc, #112]	; (8004550 <HAL_TIM_Base_Start_IT+0xa8>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d00e      	beq.n	8004500 <HAL_TIM_Base_Start_IT+0x58>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044ea:	d009      	beq.n	8004500 <HAL_TIM_Base_Start_IT+0x58>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	4a18      	ldr	r2, [pc, #96]	; (8004554 <HAL_TIM_Base_Start_IT+0xac>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d004      	beq.n	8004500 <HAL_TIM_Base_Start_IT+0x58>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a17      	ldr	r2, [pc, #92]	; (8004558 <HAL_TIM_Base_Start_IT+0xb0>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d115      	bne.n	800452c <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	689a      	ldr	r2, [r3, #8]
 8004506:	4b15      	ldr	r3, [pc, #84]	; (800455c <HAL_TIM_Base_Start_IT+0xb4>)
 8004508:	4013      	ands	r3, r2
 800450a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2b06      	cmp	r3, #6
 8004510:	d015      	beq.n	800453e <HAL_TIM_Base_Start_IT+0x96>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004518:	d011      	beq.n	800453e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f042 0201 	orr.w	r2, r2, #1
 8004528:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800452a:	e008      	b.n	800453e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f042 0201 	orr.w	r2, r2, #1
 800453a:	601a      	str	r2, [r3, #0]
 800453c:	e000      	b.n	8004540 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800453e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3714      	adds	r7, #20
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	40012c00 	.word	0x40012c00
 8004554:	40000400 	.word	0x40000400
 8004558:	40014000 	.word	0x40014000
 800455c:	00010007 	.word	0x00010007

08004560 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	691b      	ldr	r3, [r3, #16]
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b02      	cmp	r3, #2
 8004574:	d122      	bne.n	80045bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b02      	cmp	r3, #2
 8004582:	d11b      	bne.n	80045bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f06f 0202 	mvn.w	r2, #2
 800458c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2201      	movs	r2, #1
 8004592:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	f003 0303 	and.w	r3, r3, #3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d003      	beq.n	80045aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80045a2:	6878      	ldr	r0, [r7, #4]
 80045a4:	f000 f905 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 80045a8:	e005      	b.n	80045b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f8f7 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 f908 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d122      	bne.n	8004610 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f003 0304 	and.w	r3, r3, #4
 80045d4:	2b04      	cmp	r3, #4
 80045d6:	d11b      	bne.n	8004610 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f06f 0204 	mvn.w	r2, #4
 80045e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2202      	movs	r2, #2
 80045e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	699b      	ldr	r3, [r3, #24]
 80045ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d003      	beq.n	80045fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045f6:	6878      	ldr	r0, [r7, #4]
 80045f8:	f000 f8db 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 80045fc:	e005      	b.n	800460a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045fe:	6878      	ldr	r0, [r7, #4]
 8004600:	f000 f8cd 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 f8de 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	f003 0308 	and.w	r3, r3, #8
 800461a:	2b08      	cmp	r3, #8
 800461c:	d122      	bne.n	8004664 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68db      	ldr	r3, [r3, #12]
 8004624:	f003 0308 	and.w	r3, r3, #8
 8004628:	2b08      	cmp	r3, #8
 800462a:	d11b      	bne.n	8004664 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f06f 0208 	mvn.w	r2, #8
 8004634:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2204      	movs	r2, #4
 800463a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	69db      	ldr	r3, [r3, #28]
 8004642:	f003 0303 	and.w	r3, r3, #3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d003      	beq.n	8004652 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800464a:	6878      	ldr	r0, [r7, #4]
 800464c:	f000 f8b1 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 8004650:	e005      	b.n	800465e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 f8a3 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 f8b4 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	f003 0310 	and.w	r3, r3, #16
 800466e:	2b10      	cmp	r3, #16
 8004670:	d122      	bne.n	80046b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f003 0310 	and.w	r3, r3, #16
 800467c:	2b10      	cmp	r3, #16
 800467e:	d11b      	bne.n	80046b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f06f 0210 	mvn.w	r2, #16
 8004688:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2208      	movs	r2, #8
 800468e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	69db      	ldr	r3, [r3, #28]
 8004696:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800469a:	2b00      	cmp	r3, #0
 800469c:	d003      	beq.n	80046a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 f887 	bl	80047b2 <HAL_TIM_IC_CaptureCallback>
 80046a4:	e005      	b.n	80046b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f879 	bl	800479e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f88a 	bl	80047c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	691b      	ldr	r3, [r3, #16]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d10e      	bne.n	80046e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d107      	bne.n	80046e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f06f 0201 	mvn.w	r2, #1
 80046dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f001 f974 	bl	80059cc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	691b      	ldr	r3, [r3, #16]
 80046ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046ee:	2b80      	cmp	r3, #128	; 0x80
 80046f0:	d10e      	bne.n	8004710 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046fc:	2b80      	cmp	r3, #128	; 0x80
 80046fe:	d107      	bne.n	8004710 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004708:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f960 	bl	80049d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	691b      	ldr	r3, [r3, #16]
 8004716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800471a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800471e:	d10e      	bne.n	800473e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800472a:	2b80      	cmp	r3, #128	; 0x80
 800472c:	d107      	bne.n	800473e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004736:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004738:	6878      	ldr	r0, [r7, #4]
 800473a:	f000 f953 	bl	80049e4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	691b      	ldr	r3, [r3, #16]
 8004744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004748:	2b40      	cmp	r3, #64	; 0x40
 800474a:	d10e      	bne.n	800476a <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004756:	2b40      	cmp	r3, #64	; 0x40
 8004758:	d107      	bne.n	800476a <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004764:	6878      	ldr	r0, [r7, #4]
 8004766:	f000 f838 	bl	80047da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	f003 0320 	and.w	r3, r3, #32
 8004774:	2b20      	cmp	r3, #32
 8004776:	d10e      	bne.n	8004796 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	68db      	ldr	r3, [r3, #12]
 800477e:	f003 0320 	and.w	r3, r3, #32
 8004782:	2b20      	cmp	r3, #32
 8004784:	d107      	bne.n	8004796 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f06f 0220 	mvn.w	r2, #32
 800478e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f000 f913 	bl	80049bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004796:	bf00      	nop
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}

0800479e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800479e:	b480      	push	{r7}
 80047a0:	b083      	sub	sp, #12
 80047a2:	af00      	add	r7, sp, #0
 80047a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80047a6:	bf00      	nop
 80047a8:	370c      	adds	r7, #12
 80047aa:	46bd      	mov	sp, r7
 80047ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b0:	4770      	bx	lr

080047b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80047b2:	b480      	push	{r7}
 80047b4:	b083      	sub	sp, #12
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80047ce:	bf00      	nop
 80047d0:	370c      	adds	r7, #12
 80047d2:	46bd      	mov	sp, r7
 80047d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d8:	4770      	bx	lr

080047da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80047da:	b480      	push	{r7}
 80047dc:	b083      	sub	sp, #12
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80047e2:	bf00      	nop
 80047e4:	370c      	adds	r7, #12
 80047e6:	46bd      	mov	sp, r7
 80047e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ec:	4770      	bx	lr
	...

080047f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b085      	sub	sp, #20
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a32      	ldr	r2, [pc, #200]	; (80048cc <TIM_Base_SetConfig+0xdc>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d007      	beq.n	8004818 <TIM_Base_SetConfig+0x28>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800480e:	d003      	beq.n	8004818 <TIM_Base_SetConfig+0x28>
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	4a2f      	ldr	r2, [pc, #188]	; (80048d0 <TIM_Base_SetConfig+0xe0>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d108      	bne.n	800482a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800481e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	68fa      	ldr	r2, [r7, #12]
 8004826:	4313      	orrs	r3, r2
 8004828:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a27      	ldr	r2, [pc, #156]	; (80048cc <TIM_Base_SetConfig+0xdc>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d013      	beq.n	800485a <TIM_Base_SetConfig+0x6a>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004838:	d00f      	beq.n	800485a <TIM_Base_SetConfig+0x6a>
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	4a24      	ldr	r2, [pc, #144]	; (80048d0 <TIM_Base_SetConfig+0xe0>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d00b      	beq.n	800485a <TIM_Base_SetConfig+0x6a>
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	4a23      	ldr	r2, [pc, #140]	; (80048d4 <TIM_Base_SetConfig+0xe4>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d007      	beq.n	800485a <TIM_Base_SetConfig+0x6a>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	4a22      	ldr	r2, [pc, #136]	; (80048d8 <TIM_Base_SetConfig+0xe8>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d003      	beq.n	800485a <TIM_Base_SetConfig+0x6a>
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	4a21      	ldr	r2, [pc, #132]	; (80048dc <TIM_Base_SetConfig+0xec>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d108      	bne.n	800486c <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004860:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	68db      	ldr	r3, [r3, #12]
 8004866:	68fa      	ldr	r2, [r7, #12]
 8004868:	4313      	orrs	r3, r2
 800486a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	4313      	orrs	r3, r2
 8004878:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	68fa      	ldr	r2, [r7, #12]
 800487e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004888:	683b      	ldr	r3, [r7, #0]
 800488a:	681a      	ldr	r2, [r3, #0]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a0e      	ldr	r2, [pc, #56]	; (80048cc <TIM_Base_SetConfig+0xdc>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d00b      	beq.n	80048b0 <TIM_Base_SetConfig+0xc0>
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	4a0e      	ldr	r2, [pc, #56]	; (80048d4 <TIM_Base_SetConfig+0xe4>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d007      	beq.n	80048b0 <TIM_Base_SetConfig+0xc0>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a0d      	ldr	r2, [pc, #52]	; (80048d8 <TIM_Base_SetConfig+0xe8>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d003      	beq.n	80048b0 <TIM_Base_SetConfig+0xc0>
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	4a0c      	ldr	r2, [pc, #48]	; (80048dc <TIM_Base_SetConfig+0xec>)
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d103      	bne.n	80048b8 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	691a      	ldr	r2, [r3, #16]
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	615a      	str	r2, [r3, #20]
}
 80048be:	bf00      	nop
 80048c0:	3714      	adds	r7, #20
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
 80048ca:	bf00      	nop
 80048cc:	40012c00 	.word	0x40012c00
 80048d0:	40000400 	.word	0x40000400
 80048d4:	40014000 	.word	0x40014000
 80048d8:	40014400 	.word	0x40014400
 80048dc:	40014800 	.word	0x40014800

080048e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048e0:	b480      	push	{r7}
 80048e2:	b085      	sub	sp, #20
 80048e4:	af00      	add	r7, sp, #0
 80048e6:	6078      	str	r0, [r7, #4]
 80048e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d101      	bne.n	80048f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048f4:	2302      	movs	r3, #2
 80048f6:	e054      	b.n	80049a2 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2202      	movs	r2, #2
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689b      	ldr	r3, [r3, #8]
 8004916:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4a24      	ldr	r2, [pc, #144]	; (80049b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800491e:	4293      	cmp	r3, r2
 8004920:	d108      	bne.n	8004934 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004928:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	68fa      	ldr	r2, [r7, #12]
 8004930:	4313      	orrs	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800493a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	4313      	orrs	r3, r2
 8004944:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	68fa      	ldr	r2, [r7, #12]
 800494c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	4a17      	ldr	r2, [pc, #92]	; (80049b0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004954:	4293      	cmp	r3, r2
 8004956:	d00e      	beq.n	8004976 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004960:	d009      	beq.n	8004976 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a13      	ldr	r2, [pc, #76]	; (80049b4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004968:	4293      	cmp	r3, r2
 800496a:	d004      	beq.n	8004976 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a11      	ldr	r2, [pc, #68]	; (80049b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d10c      	bne.n	8004990 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800497c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	4313      	orrs	r3, r2
 8004986:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3714      	adds	r7, #20
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	40012c00 	.word	0x40012c00
 80049b4:	40000400 	.word	0x40000400
 80049b8:	40014000 	.word	0x40014000

080049bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e040      	b.n	8004a8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d106      	bne.n	8004a20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f001 ff44 	bl	80068a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2224      	movs	r2, #36	; 0x24
 8004a24:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681a      	ldr	r2, [r3, #0]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f022 0201 	bic.w	r2, r2, #1
 8004a34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004a36:	6878      	ldr	r0, [r7, #4]
 8004a38:	f000 f992 	bl	8004d60 <UART_SetConfig>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d101      	bne.n	8004a46 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e022      	b.n	8004a8c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d002      	beq.n	8004a54 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004a4e:	6878      	ldr	r0, [r7, #4]
 8004a50:	f000 fabe 	bl	8004fd0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	685a      	ldr	r2, [r3, #4]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689a      	ldr	r2, [r3, #8]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f042 0201 	orr.w	r2, r2, #1
 8004a82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 fb45 	bl	8005114 <UART_CheckIdleState>
 8004a8a:	4603      	mov	r3, r0
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3708      	adds	r7, #8
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b08a      	sub	sp, #40	; 0x28
 8004a98:	af02      	add	r7, sp, #8
 8004a9a:	60f8      	str	r0, [r7, #12]
 8004a9c:	60b9      	str	r1, [r7, #8]
 8004a9e:	603b      	str	r3, [r7, #0]
 8004aa0:	4613      	mov	r3, r2
 8004aa2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004aa8:	2b20      	cmp	r3, #32
 8004aaa:	f040 8082 	bne.w	8004bb2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d002      	beq.n	8004aba <HAL_UART_Transmit+0x26>
 8004ab4:	88fb      	ldrh	r3, [r7, #6]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e07a      	b.n	8004bb4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d101      	bne.n	8004acc <HAL_UART_Transmit+0x38>
 8004ac8:	2302      	movs	r3, #2
 8004aca:	e073      	b.n	8004bb4 <HAL_UART_Transmit+0x120>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2221      	movs	r2, #33	; 0x21
 8004ae0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004ae2:	f7fc fa3b 	bl	8000f5c <HAL_GetTick>
 8004ae6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	88fa      	ldrh	r2, [r7, #6]
 8004aec:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	88fa      	ldrh	r2, [r7, #6]
 8004af4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b00:	d108      	bne.n	8004b14 <HAL_UART_Transmit+0x80>
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d104      	bne.n	8004b14 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	61bb      	str	r3, [r7, #24]
 8004b12:	e003      	b.n	8004b1c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b18:	2300      	movs	r3, #0
 8004b1a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	2200      	movs	r2, #0
 8004b20:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004b24:	e02d      	b.n	8004b82 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	9300      	str	r3, [sp, #0]
 8004b2a:	697b      	ldr	r3, [r7, #20]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	2180      	movs	r1, #128	; 0x80
 8004b30:	68f8      	ldr	r0, [r7, #12]
 8004b32:	f000 fb38 	bl	80051a6 <UART_WaitOnFlagUntilTimeout>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e039      	b.n	8004bb4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004b40:	69fb      	ldr	r3, [r7, #28]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d10b      	bne.n	8004b5e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b46:	69bb      	ldr	r3, [r7, #24]
 8004b48:	881a      	ldrh	r2, [r3, #0]
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b52:	b292      	uxth	r2, r2
 8004b54:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	3302      	adds	r3, #2
 8004b5a:	61bb      	str	r3, [r7, #24]
 8004b5c:	e008      	b.n	8004b70 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	781a      	ldrb	r2, [r3, #0]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	b292      	uxth	r2, r2
 8004b68:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b76:	b29b      	uxth	r3, r3
 8004b78:	3b01      	subs	r3, #1
 8004b7a:	b29a      	uxth	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004b88:	b29b      	uxth	r3, r3
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d1cb      	bne.n	8004b26 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	9300      	str	r3, [sp, #0]
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	2200      	movs	r2, #0
 8004b96:	2140      	movs	r1, #64	; 0x40
 8004b98:	68f8      	ldr	r0, [r7, #12]
 8004b9a:	f000 fb04 	bl	80051a6 <UART_WaitOnFlagUntilTimeout>
 8004b9e:	4603      	mov	r3, r0
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d001      	beq.n	8004ba8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e005      	b.n	8004bb4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2220      	movs	r2, #32
 8004bac:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	e000      	b.n	8004bb4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004bb2:	2302      	movs	r3, #2
  }
}
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	3720      	adds	r7, #32
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bd80      	pop	{r7, pc}

08004bbc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b08a      	sub	sp, #40	; 0x28
 8004bc0:	af02      	add	r7, sp, #8
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	60b9      	str	r1, [r7, #8]
 8004bc6:	603b      	str	r3, [r7, #0]
 8004bc8:	4613      	mov	r3, r2
 8004bca:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004bd0:	2b20      	cmp	r3, #32
 8004bd2:	f040 80bf 	bne.w	8004d54 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d002      	beq.n	8004be2 <HAL_UART_Receive+0x26>
 8004bdc:	88fb      	ldrh	r3, [r7, #6]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d101      	bne.n	8004be6 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e0b7      	b.n	8004d56 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d101      	bne.n	8004bf4 <HAL_UART_Receive+0x38>
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	e0b0      	b.n	8004d56 <HAL_UART_Receive+0x19a>
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2222      	movs	r2, #34	; 0x22
 8004c08:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004c10:	f7fc f9a4 	bl	8000f5c <HAL_GetTick>
 8004c14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	88fa      	ldrh	r2, [r7, #6]
 8004c1a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	88fa      	ldrh	r2, [r7, #6]
 8004c22:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	689b      	ldr	r3, [r3, #8]
 8004c2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c2e:	d10e      	bne.n	8004c4e <HAL_UART_Receive+0x92>
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d105      	bne.n	8004c44 <HAL_UART_Receive+0x88>
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f240 12ff 	movw	r2, #511	; 0x1ff
 8004c3e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c42:	e02d      	b.n	8004ca0 <HAL_UART_Receive+0xe4>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	22ff      	movs	r2, #255	; 0xff
 8004c48:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c4c:	e028      	b.n	8004ca0 <HAL_UART_Receive+0xe4>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10d      	bne.n	8004c72 <HAL_UART_Receive+0xb6>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d104      	bne.n	8004c68 <HAL_UART_Receive+0xac>
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	22ff      	movs	r2, #255	; 0xff
 8004c62:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c66:	e01b      	b.n	8004ca0 <HAL_UART_Receive+0xe4>
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	227f      	movs	r2, #127	; 0x7f
 8004c6c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c70:	e016      	b.n	8004ca0 <HAL_UART_Receive+0xe4>
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c7a:	d10d      	bne.n	8004c98 <HAL_UART_Receive+0xdc>
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	691b      	ldr	r3, [r3, #16]
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d104      	bne.n	8004c8e <HAL_UART_Receive+0xd2>
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	227f      	movs	r2, #127	; 0x7f
 8004c88:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c8c:	e008      	b.n	8004ca0 <HAL_UART_Receive+0xe4>
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	223f      	movs	r2, #63	; 0x3f
 8004c92:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004c96:	e003      	b.n	8004ca0 <HAL_UART_Receive+0xe4>
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8004ca6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cb0:	d108      	bne.n	8004cc4 <HAL_UART_Receive+0x108>
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d104      	bne.n	8004cc4 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	61bb      	str	r3, [r7, #24]
 8004cc2:	e003      	b.n	8004ccc <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8004cd4:	e033      	b.n	8004d3e <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	9300      	str	r3, [sp, #0]
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	2120      	movs	r1, #32
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 fa60 	bl	80051a6 <UART_WaitOnFlagUntilTimeout>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e032      	b.n	8004d56 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d10c      	bne.n	8004d10 <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004cfc:	b29a      	uxth	r2, r3
 8004cfe:	8a7b      	ldrh	r3, [r7, #18]
 8004d00:	4013      	ands	r3, r2
 8004d02:	b29a      	uxth	r2, r3
 8004d04:	69bb      	ldr	r3, [r7, #24]
 8004d06:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004d08:	69bb      	ldr	r3, [r7, #24]
 8004d0a:	3302      	adds	r3, #2
 8004d0c:	61bb      	str	r3, [r7, #24]
 8004d0e:	e00d      	b.n	8004d2c <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	b2da      	uxtb	r2, r3
 8004d1a:	8a7b      	ldrh	r3, [r7, #18]
 8004d1c:	b2db      	uxtb	r3, r3
 8004d1e:	4013      	ands	r3, r2
 8004d20:	b2da      	uxtb	r2, r3
 8004d22:	69fb      	ldr	r3, [r7, #28]
 8004d24:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	3301      	adds	r3, #1
 8004d2a:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d32:	b29b      	uxth	r3, r3
 8004d34:	3b01      	subs	r3, #1
 8004d36:	b29a      	uxth	r2, r3
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8004d44:	b29b      	uxth	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d1c5      	bne.n	8004cd6 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004d50:	2300      	movs	r3, #0
 8004d52:	e000      	b.n	8004d56 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8004d54:	2302      	movs	r3, #2
  }
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3720      	adds	r7, #32
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
	...

08004d60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b088      	sub	sp, #32
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	431a      	orrs	r2, r3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	695b      	ldr	r3, [r3, #20]
 8004d7a:	431a      	orrs	r2, r3
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	69db      	ldr	r3, [r3, #28]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681a      	ldr	r2, [r3, #0]
 8004d8a:	4b8b      	ldr	r3, [pc, #556]	; (8004fb8 <UART_SetConfig+0x258>)
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	6812      	ldr	r2, [r2, #0]
 8004d92:	6979      	ldr	r1, [r7, #20]
 8004d94:	430b      	orrs	r3, r1
 8004d96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	430a      	orrs	r2, r1
 8004dac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a1b      	ldr	r3, [r3, #32]
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	697a      	ldr	r2, [r7, #20]
 8004dce:	430a      	orrs	r2, r1
 8004dd0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a79      	ldr	r2, [pc, #484]	; (8004fbc <UART_SetConfig+0x25c>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d121      	bne.n	8004e20 <UART_SetConfig+0xc0>
 8004ddc:	4b78      	ldr	r3, [pc, #480]	; (8004fc0 <UART_SetConfig+0x260>)
 8004dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004de0:	f003 0303 	and.w	r3, r3, #3
 8004de4:	2b03      	cmp	r3, #3
 8004de6:	d817      	bhi.n	8004e18 <UART_SetConfig+0xb8>
 8004de8:	a201      	add	r2, pc, #4	; (adr r2, 8004df0 <UART_SetConfig+0x90>)
 8004dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dee:	bf00      	nop
 8004df0:	08004e01 	.word	0x08004e01
 8004df4:	08004e0d 	.word	0x08004e0d
 8004df8:	08004e13 	.word	0x08004e13
 8004dfc:	08004e07 	.word	0x08004e07
 8004e00:	2300      	movs	r3, #0
 8004e02:	77fb      	strb	r3, [r7, #31]
 8004e04:	e01e      	b.n	8004e44 <UART_SetConfig+0xe4>
 8004e06:	2302      	movs	r3, #2
 8004e08:	77fb      	strb	r3, [r7, #31]
 8004e0a:	e01b      	b.n	8004e44 <UART_SetConfig+0xe4>
 8004e0c:	2304      	movs	r3, #4
 8004e0e:	77fb      	strb	r3, [r7, #31]
 8004e10:	e018      	b.n	8004e44 <UART_SetConfig+0xe4>
 8004e12:	2308      	movs	r3, #8
 8004e14:	77fb      	strb	r3, [r7, #31]
 8004e16:	e015      	b.n	8004e44 <UART_SetConfig+0xe4>
 8004e18:	2310      	movs	r3, #16
 8004e1a:	77fb      	strb	r3, [r7, #31]
 8004e1c:	bf00      	nop
 8004e1e:	e011      	b.n	8004e44 <UART_SetConfig+0xe4>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a67      	ldr	r2, [pc, #412]	; (8004fc4 <UART_SetConfig+0x264>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d102      	bne.n	8004e30 <UART_SetConfig+0xd0>
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	77fb      	strb	r3, [r7, #31]
 8004e2e:	e009      	b.n	8004e44 <UART_SetConfig+0xe4>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a64      	ldr	r2, [pc, #400]	; (8004fc8 <UART_SetConfig+0x268>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d102      	bne.n	8004e40 <UART_SetConfig+0xe0>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	77fb      	strb	r3, [r7, #31]
 8004e3e:	e001      	b.n	8004e44 <UART_SetConfig+0xe4>
 8004e40:	2310      	movs	r3, #16
 8004e42:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	69db      	ldr	r3, [r3, #28]
 8004e48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e4c:	d15c      	bne.n	8004f08 <UART_SetConfig+0x1a8>
  {
    switch (clocksource)
 8004e4e:	7ffb      	ldrb	r3, [r7, #31]
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d828      	bhi.n	8004ea6 <UART_SetConfig+0x146>
 8004e54:	a201      	add	r2, pc, #4	; (adr r2, 8004e5c <UART_SetConfig+0xfc>)
 8004e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5a:	bf00      	nop
 8004e5c:	08004e81 	.word	0x08004e81
 8004e60:	08004e89 	.word	0x08004e89
 8004e64:	08004e91 	.word	0x08004e91
 8004e68:	08004ea7 	.word	0x08004ea7
 8004e6c:	08004e97 	.word	0x08004e97
 8004e70:	08004ea7 	.word	0x08004ea7
 8004e74:	08004ea7 	.word	0x08004ea7
 8004e78:	08004ea7 	.word	0x08004ea7
 8004e7c:	08004e9f 	.word	0x08004e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e80:	f7ff fa76 	bl	8004370 <HAL_RCC_GetPCLK1Freq>
 8004e84:	61b8      	str	r0, [r7, #24]
        break;
 8004e86:	e013      	b.n	8004eb0 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e88:	f7ff fa94 	bl	80043b4 <HAL_RCC_GetPCLK2Freq>
 8004e8c:	61b8      	str	r0, [r7, #24]
        break;
 8004e8e:	e00f      	b.n	8004eb0 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e90:	4b4e      	ldr	r3, [pc, #312]	; (8004fcc <UART_SetConfig+0x26c>)
 8004e92:	61bb      	str	r3, [r7, #24]
        break;
 8004e94:	e00c      	b.n	8004eb0 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e96:	f7ff f9f5 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 8004e9a:	61b8      	str	r0, [r7, #24]
        break;
 8004e9c:	e008      	b.n	8004eb0 <UART_SetConfig+0x150>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ea2:	61bb      	str	r3, [r7, #24]
        break;
 8004ea4:	e004      	b.n	8004eb0 <UART_SetConfig+0x150>
      default:
        pclk = 0U;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	77bb      	strb	r3, [r7, #30]
        break;
 8004eae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d074      	beq.n	8004fa0 <UART_SetConfig+0x240>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	005a      	lsls	r2, r3, #1
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	685b      	ldr	r3, [r3, #4]
 8004ebe:	085b      	lsrs	r3, r3, #1
 8004ec0:	441a      	add	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	2b0f      	cmp	r3, #15
 8004ed2:	d916      	bls.n	8004f02 <UART_SetConfig+0x1a2>
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004eda:	d212      	bcs.n	8004f02 <UART_SetConfig+0x1a2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	f023 030f 	bic.w	r3, r3, #15
 8004ee4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ee6:	693b      	ldr	r3, [r7, #16]
 8004ee8:	085b      	lsrs	r3, r3, #1
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	89fb      	ldrh	r3, [r7, #14]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	89fa      	ldrh	r2, [r7, #14]
 8004efe:	60da      	str	r2, [r3, #12]
 8004f00:	e04e      	b.n	8004fa0 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	77bb      	strb	r3, [r7, #30]
 8004f06:	e04b      	b.n	8004fa0 <UART_SetConfig+0x240>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f08:	7ffb      	ldrb	r3, [r7, #31]
 8004f0a:	2b08      	cmp	r3, #8
 8004f0c:	d827      	bhi.n	8004f5e <UART_SetConfig+0x1fe>
 8004f0e:	a201      	add	r2, pc, #4	; (adr r2, 8004f14 <UART_SetConfig+0x1b4>)
 8004f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f14:	08004f39 	.word	0x08004f39
 8004f18:	08004f41 	.word	0x08004f41
 8004f1c:	08004f49 	.word	0x08004f49
 8004f20:	08004f5f 	.word	0x08004f5f
 8004f24:	08004f4f 	.word	0x08004f4f
 8004f28:	08004f5f 	.word	0x08004f5f
 8004f2c:	08004f5f 	.word	0x08004f5f
 8004f30:	08004f5f 	.word	0x08004f5f
 8004f34:	08004f57 	.word	0x08004f57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f38:	f7ff fa1a 	bl	8004370 <HAL_RCC_GetPCLK1Freq>
 8004f3c:	61b8      	str	r0, [r7, #24]
        break;
 8004f3e:	e013      	b.n	8004f68 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f40:	f7ff fa38 	bl	80043b4 <HAL_RCC_GetPCLK2Freq>
 8004f44:	61b8      	str	r0, [r7, #24]
        break;
 8004f46:	e00f      	b.n	8004f68 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f48:	4b20      	ldr	r3, [pc, #128]	; (8004fcc <UART_SetConfig+0x26c>)
 8004f4a:	61bb      	str	r3, [r7, #24]
        break;
 8004f4c:	e00c      	b.n	8004f68 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f4e:	f7ff f999 	bl	8004284 <HAL_RCC_GetSysClockFreq>
 8004f52:	61b8      	str	r0, [r7, #24]
        break;
 8004f54:	e008      	b.n	8004f68 <UART_SetConfig+0x208>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f56:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f5a:	61bb      	str	r3, [r7, #24]
        break;
 8004f5c:	e004      	b.n	8004f68 <UART_SetConfig+0x208>
      default:
        pclk = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	77bb      	strb	r3, [r7, #30]
        break;
 8004f66:	bf00      	nop
    }

    if (pclk != 0U)
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d018      	beq.n	8004fa0 <UART_SetConfig+0x240>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	085a      	lsrs	r2, r3, #1
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	441a      	add	r2, r3
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	2b0f      	cmp	r3, #15
 8004f88:	d908      	bls.n	8004f9c <UART_SetConfig+0x23c>
 8004f8a:	693b      	ldr	r3, [r7, #16]
 8004f8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f90:	d204      	bcs.n	8004f9c <UART_SetConfig+0x23c>
      {
        huart->Instance->BRR = usartdiv;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	693a      	ldr	r2, [r7, #16]
 8004f98:	60da      	str	r2, [r3, #12]
 8004f9a:	e001      	b.n	8004fa0 <UART_SetConfig+0x240>
      }
      else
      {
        ret = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004fac:	7fbb      	ldrb	r3, [r7, #30]
}
 8004fae:	4618      	mov	r0, r3
 8004fb0:	3720      	adds	r7, #32
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	efff69f3 	.word	0xefff69f3
 8004fbc:	40013800 	.word	0x40013800
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	40004400 	.word	0x40004400
 8004fc8:	40004800 	.word	0x40004800
 8004fcc:	007a1200 	.word	0x007a1200

08004fd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b083      	sub	sp, #12
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fdc:	f003 0301 	and.w	r3, r3, #1
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d00a      	beq.n	8004ffa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ffe:	f003 0302 	and.w	r3, r3, #2
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00a      	beq.n	800501c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	430a      	orrs	r2, r1
 800501a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005020:	f003 0304 	and.w	r3, r3, #4
 8005024:	2b00      	cmp	r3, #0
 8005026:	d00a      	beq.n	800503e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	430a      	orrs	r2, r1
 800503c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005042:	f003 0308 	and.w	r3, r3, #8
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00a      	beq.n	8005060 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	430a      	orrs	r2, r1
 800505e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005064:	f003 0310 	and.w	r3, r3, #16
 8005068:	2b00      	cmp	r3, #0
 800506a:	d00a      	beq.n	8005082 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005086:	f003 0320 	and.w	r3, r3, #32
 800508a:	2b00      	cmp	r3, #0
 800508c:	d00a      	beq.n	80050a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	689b      	ldr	r3, [r3, #8]
 8005094:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	430a      	orrs	r2, r1
 80050a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d01a      	beq.n	80050e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	685b      	ldr	r3, [r3, #4]
 80050b6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	430a      	orrs	r2, r1
 80050c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050ce:	d10a      	bne.n	80050e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00a      	beq.n	8005108 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	605a      	str	r2, [r3, #4]
  }
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b086      	sub	sp, #24
 8005118:	af02      	add	r7, sp, #8
 800511a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005124:	f7fb ff1a 	bl	8000f5c <HAL_GetTick>
 8005128:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0308 	and.w	r3, r3, #8
 8005134:	2b08      	cmp	r3, #8
 8005136:	d10e      	bne.n	8005156 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005138:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800513c:	9300      	str	r3, [sp, #0]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f000 f82d 	bl	80051a6 <UART_WaitOnFlagUntilTimeout>
 800514c:	4603      	mov	r3, r0
 800514e:	2b00      	cmp	r3, #0
 8005150:	d001      	beq.n	8005156 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e023      	b.n	800519e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0304 	and.w	r3, r3, #4
 8005160:	2b04      	cmp	r3, #4
 8005162:	d10e      	bne.n	8005182 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005164:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	2200      	movs	r2, #0
 800516e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f000 f817 	bl	80051a6 <UART_WaitOnFlagUntilTimeout>
 8005178:	4603      	mov	r3, r0
 800517a:	2b00      	cmp	r3, #0
 800517c:	d001      	beq.n	8005182 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e00d      	b.n	800519e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2220      	movs	r2, #32
 8005186:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2220      	movs	r2, #32
 800518c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800519c:	2300      	movs	r3, #0
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3710      	adds	r7, #16
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}

080051a6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b084      	sub	sp, #16
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	60f8      	str	r0, [r7, #12]
 80051ae:	60b9      	str	r1, [r7, #8]
 80051b0:	603b      	str	r3, [r7, #0]
 80051b2:	4613      	mov	r3, r2
 80051b4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051b6:	e05e      	b.n	8005276 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051b8:	69bb      	ldr	r3, [r7, #24]
 80051ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80051be:	d05a      	beq.n	8005276 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051c0:	f7fb fecc 	bl	8000f5c <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	69ba      	ldr	r2, [r7, #24]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d302      	bcc.n	80051d6 <UART_WaitOnFlagUntilTimeout+0x30>
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d11b      	bne.n	800520e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	681a      	ldr	r2, [r3, #0]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80051e4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	689a      	ldr	r2, [r3, #8]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f022 0201 	bic.w	r2, r2, #1
 80051f4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	2220      	movs	r2, #32
 80051fa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	2220      	movs	r2, #32
 8005200:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	e043      	b.n	8005296 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0304 	and.w	r3, r3, #4
 8005218:	2b00      	cmp	r3, #0
 800521a:	d02c      	beq.n	8005276 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005226:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800522a:	d124      	bne.n	8005276 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005234:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005244:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	689a      	ldr	r2, [r3, #8]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f022 0201 	bic.w	r2, r2, #1
 8005254:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2220      	movs	r2, #32
 800525a:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2220      	movs	r2, #32
 8005260:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2220      	movs	r2, #32
 8005266:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8005272:	2303      	movs	r3, #3
 8005274:	e00f      	b.n	8005296 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	69da      	ldr	r2, [r3, #28]
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	4013      	ands	r3, r2
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	429a      	cmp	r2, r3
 8005284:	bf0c      	ite	eq
 8005286:	2301      	moveq	r3, #1
 8005288:	2300      	movne	r3, #0
 800528a:	b2db      	uxtb	r3, r3
 800528c:	461a      	mov	r2, r3
 800528e:	79fb      	ldrb	r3, [r7, #7]
 8005290:	429a      	cmp	r2, r3
 8005292:	d091      	beq.n	80051b8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005294:	2300      	movs	r3, #0
}
 8005296:	4618      	mov	r0, r3
 8005298:	3710      	adds	r7, #16
 800529a:	46bd      	mov	sp, r7
 800529c:	bd80      	pop	{r7, pc}
	...

080052a0 <_ZN3ADC5StartEv>:
uint16_t adcValue2[6]={0,};
uint16_t ADCValue[3][3]={0,};


void ADC::Start()
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adcValue1, 3);
 80052a4:	2203      	movs	r2, #3
 80052a6:	4905      	ldr	r1, [pc, #20]	; (80052bc <_ZN3ADC5StartEv+0x1c>)
 80052a8:	4805      	ldr	r0, [pc, #20]	; (80052c0 <_ZN3ADC5StartEv+0x20>)
 80052aa:	f7fc f813 	bl	80012d4 <HAL_ADC_Start_DMA>
	//HAL_ADCEx_MultiModeStart_DMA(&hadc1,ADCValue,datasize/2)
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *)adcValue2, 3);
 80052ae:	2203      	movs	r2, #3
 80052b0:	4904      	ldr	r1, [pc, #16]	; (80052c4 <_ZN3ADC5StartEv+0x24>)
 80052b2:	4805      	ldr	r0, [pc, #20]	; (80052c8 <_ZN3ADC5StartEv+0x28>)
 80052b4:	f7fc f80e 	bl	80012d4 <HAL_ADC_Start_DMA>
}
 80052b8:	bf00      	nop
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	200009d4 	.word	0x200009d4
 80052c0:	20000aac 	.word	0x20000aac
 80052c4:	200009e0 	.word	0x200009e0
 80052c8:	20000a5c 	.word	0x20000a5c

080052cc <_ZN3ADC8GetValueEv>:

unsigned short ADC::GetValue()
{
 80052cc:	b480      	push	{r7}
 80052ce:	b083      	sub	sp, #12
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
	if(adc_x==1)
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d111      	bne.n	8005302 <_ZN3ADC8GetValueEv+0x36>
	{
		switch(channel)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d006      	beq.n	80052f6 <_ZN3ADC8GetValueEv+0x2a>
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	d007      	beq.n	80052fc <_ZN3ADC8GetValueEv+0x30>
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d115      	bne.n	800531c <_ZN3ADC8GetValueEv+0x50>
		{
		case 1:
			return adcValue1[0];
 80052f0:	4b0e      	ldr	r3, [pc, #56]	; (800532c <_ZN3ADC8GetValueEv+0x60>)
 80052f2:	881b      	ldrh	r3, [r3, #0]
 80052f4:	e013      	b.n	800531e <_ZN3ADC8GetValueEv+0x52>
			break;
		case 2:
			return adcValue1[1];
 80052f6:	4b0d      	ldr	r3, [pc, #52]	; (800532c <_ZN3ADC8GetValueEv+0x60>)
 80052f8:	885b      	ldrh	r3, [r3, #2]
 80052fa:	e010      	b.n	800531e <_ZN3ADC8GetValueEv+0x52>
			break;
		case 4:
			return adcValue1[2];
 80052fc:	4b0b      	ldr	r3, [pc, #44]	; (800532c <_ZN3ADC8GetValueEv+0x60>)
 80052fe:	889b      	ldrh	r3, [r3, #4]
 8005300:	e00d      	b.n	800531e <_ZN3ADC8GetValueEv+0x52>
			break;
		}
	}
	else if(adc_x==2)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005308:	2b02      	cmp	r3, #2
 800530a:	d107      	bne.n	800531c <_ZN3ADC8GetValueEv+0x50>
	{
		return adcValue2[this->channel-1];
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005312:	3b01      	subs	r3, #1
 8005314:	4a06      	ldr	r2, [pc, #24]	; (8005330 <_ZN3ADC8GetValueEv+0x64>)
 8005316:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800531a:	e000      	b.n	800531e <_ZN3ADC8GetValueEv+0x52>
	}
	return 0;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	370c      	adds	r7, #12
 8005322:	46bd      	mov	sp, r7
 8005324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005328:	4770      	bx	lr
 800532a:	bf00      	nop
 800532c:	200009d4 	.word	0x200009d4
 8005330:	200009e0 	.word	0x200009e0

08005334 <_ZN3App10DivideDataEv>:
extern CAN_RxHeaderTypeDef RXmsg;
extern bool CanRxFlag;
extern bool IntFlag;
int tx_led=0;
void App::DivideData()
{
 8005334:	b590      	push	{r4, r7, lr}
 8005336:	b089      	sub	sp, #36	; 0x24
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
	unsigned short tempdata[9]={0,};
 800533c:	f107 030c 	add.w	r3, r7, #12
 8005340:	2200      	movs	r2, #0
 8005342:	601a      	str	r2, [r3, #0]
 8005344:	605a      	str	r2, [r3, #4]
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	60da      	str	r2, [r3, #12]
 800534a:	821a      	strh	r2, [r3, #16]
	tempdata[0]=plow->ad1.GetValue();
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	336c      	adds	r3, #108	; 0x6c
 8005352:	4618      	mov	r0, r3
 8005354:	f7ff ffba 	bl	80052cc <_ZN3ADC8GetValueEv>
 8005358:	4603      	mov	r3, r0
 800535a:	81bb      	strh	r3, [r7, #12]
	tempdata[1]=plow->ad2.GetValue();
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	3370      	adds	r3, #112	; 0x70
 8005362:	4618      	mov	r0, r3
 8005364:	f7ff ffb2 	bl	80052cc <_ZN3ADC8GetValueEv>
 8005368:	4603      	mov	r3, r0
 800536a:	81fb      	strh	r3, [r7, #14]
	tempdata[2]=plow->ad3.GetValue();
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	3374      	adds	r3, #116	; 0x74
 8005372:	4618      	mov	r0, r3
 8005374:	f7ff ffaa 	bl	80052cc <_ZN3ADC8GetValueEv>
 8005378:	4603      	mov	r3, r0
 800537a:	823b      	strh	r3, [r7, #16]
	tempdata[3]=plow->ad4.GetValue();
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	3378      	adds	r3, #120	; 0x78
 8005382:	4618      	mov	r0, r3
 8005384:	f7ff ffa2 	bl	80052cc <_ZN3ADC8GetValueEv>
 8005388:	4603      	mov	r3, r0
 800538a:	827b      	strh	r3, [r7, #18]
	tempdata[4]=plow->ad5.GetValue();
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	337c      	adds	r3, #124	; 0x7c
 8005392:	4618      	mov	r0, r3
 8005394:	f7ff ff9a 	bl	80052cc <_ZN3ADC8GetValueEv>
 8005398:	4603      	mov	r3, r0
 800539a:	82bb      	strh	r3, [r7, #20]
	tempdata[5]=plow->ad6.GetValue();
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	3380      	adds	r3, #128	; 0x80
 80053a2:	4618      	mov	r0, r3
 80053a4:	f7ff ff92 	bl	80052cc <_ZN3ADC8GetValueEv>
 80053a8:	4603      	mov	r3, r0
 80053aa:	82fb      	strh	r3, [r7, #22]
	this->txbuf3[0]	=plow->sw7.GetPush();
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	3364      	adds	r3, #100	; 0x64
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 fb20 	bl	80059f8 <_ZN7MicroSw7GetPushEv>
 80053b8:	4603      	mov	r3, r0
 80053ba:	b2da      	uxtb	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	759a      	strb	r2, [r3, #22]
	this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw6.GetPush();
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	7d9b      	ldrb	r3, [r3, #22]
 80053c4:	005b      	lsls	r3, r3, #1
 80053c6:	b2dc      	uxtb	r4, r3
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	335c      	adds	r3, #92	; 0x5c
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 fb12 	bl	80059f8 <_ZN7MicroSw7GetPushEv>
 80053d4:	4603      	mov	r3, r0
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	4423      	add	r3, r4
 80053da:	b2da      	uxtb	r2, r3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	759a      	strb	r2, [r3, #22]
	this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw5.GetPush();
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	7d9b      	ldrb	r3, [r3, #22]
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	b2dc      	uxtb	r4, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	3354      	adds	r3, #84	; 0x54
 80053ee:	4618      	mov	r0, r3
 80053f0:	f000 fb02 	bl	80059f8 <_ZN7MicroSw7GetPushEv>
 80053f4:	4603      	mov	r3, r0
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	4423      	add	r3, r4
 80053fa:	b2da      	uxtb	r2, r3
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	759a      	strb	r2, [r3, #22]
	this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw4.GetPush();
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	7d9b      	ldrb	r3, [r3, #22]
 8005404:	005b      	lsls	r3, r3, #1
 8005406:	b2dc      	uxtb	r4, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	334c      	adds	r3, #76	; 0x4c
 800540e:	4618      	mov	r0, r3
 8005410:	f000 faf2 	bl	80059f8 <_ZN7MicroSw7GetPushEv>
 8005414:	4603      	mov	r3, r0
 8005416:	b2db      	uxtb	r3, r3
 8005418:	4423      	add	r3, r4
 800541a:	b2da      	uxtb	r2, r3
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	759a      	strb	r2, [r3, #22]
	this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw3.GetPush();
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	7d9b      	ldrb	r3, [r3, #22]
 8005424:	005b      	lsls	r3, r3, #1
 8005426:	b2dc      	uxtb	r4, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	3344      	adds	r3, #68	; 0x44
 800542e:	4618      	mov	r0, r3
 8005430:	f000 fae2 	bl	80059f8 <_ZN7MicroSw7GetPushEv>
 8005434:	4603      	mov	r3, r0
 8005436:	b2db      	uxtb	r3, r3
 8005438:	4423      	add	r3, r4
 800543a:	b2da      	uxtb	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	759a      	strb	r2, [r3, #22]
	this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw2.GetPush();
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	7d9b      	ldrb	r3, [r3, #22]
 8005444:	005b      	lsls	r3, r3, #1
 8005446:	b2dc      	uxtb	r4, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	333c      	adds	r3, #60	; 0x3c
 800544e:	4618      	mov	r0, r3
 8005450:	f000 fad2 	bl	80059f8 <_ZN7MicroSw7GetPushEv>
 8005454:	4603      	mov	r3, r0
 8005456:	b2db      	uxtb	r3, r3
 8005458:	4423      	add	r3, r4
 800545a:	b2da      	uxtb	r2, r3
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	759a      	strb	r2, [r3, #22]
	this->txbuf3[0]	=(txbuf3[0]<<1)+plow->sw1.GetPush();
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	7d9b      	ldrb	r3, [r3, #22]
 8005464:	005b      	lsls	r3, r3, #1
 8005466:	b2dc      	uxtb	r4, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3334      	adds	r3, #52	; 0x34
 800546e:	4618      	mov	r0, r3
 8005470:	f000 fac2 	bl	80059f8 <_ZN7MicroSw7GetPushEv>
 8005474:	4603      	mov	r3, r0
 8005476:	b2db      	uxtb	r3, r3
 8005478:	4423      	add	r3, r4
 800547a:	b2da      	uxtb	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	759a      	strb	r2, [r3, #22]
	//txbuf3[0]=~txbuf3[0]; //1X

	this->txbuf1[0]=((unsigned char *)&tempdata[0])[0];
 8005480:	f107 030c 	add.w	r3, r7, #12
 8005484:	781a      	ldrb	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	719a      	strb	r2, [r3, #6]
	this->txbuf1[1]=((unsigned char *)&tempdata[0])[1];
 800548a:	f107 030c 	add.w	r3, r7, #12
 800548e:	3301      	adds	r3, #1
 8005490:	781a      	ldrb	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	71da      	strb	r2, [r3, #7]
	this->txbuf1[2]=((unsigned char *)&tempdata[1])[0];
 8005496:	f107 030c 	add.w	r3, r7, #12
 800549a:	3302      	adds	r3, #2
 800549c:	781a      	ldrb	r2, [r3, #0]
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	721a      	strb	r2, [r3, #8]
	this->txbuf1[3]=((unsigned char *)&tempdata[1])[1];
 80054a2:	f107 030c 	add.w	r3, r7, #12
 80054a6:	3302      	adds	r3, #2
 80054a8:	3301      	adds	r3, #1
 80054aa:	781a      	ldrb	r2, [r3, #0]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	725a      	strb	r2, [r3, #9]
	this->txbuf1[4]=((unsigned char *)&tempdata[2])[0];
 80054b0:	f107 030c 	add.w	r3, r7, #12
 80054b4:	3304      	adds	r3, #4
 80054b6:	781a      	ldrb	r2, [r3, #0]
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	729a      	strb	r2, [r3, #10]
	this->txbuf1[5]=((unsigned char *)&tempdata[2])[1];
 80054bc:	f107 030c 	add.w	r3, r7, #12
 80054c0:	3304      	adds	r3, #4
 80054c2:	3301      	adds	r3, #1
 80054c4:	781a      	ldrb	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	72da      	strb	r2, [r3, #11]
	this->txbuf1[6]=((unsigned char *)&tempdata[3])[0];
 80054ca:	f107 030c 	add.w	r3, r7, #12
 80054ce:	3306      	adds	r3, #6
 80054d0:	781a      	ldrb	r2, [r3, #0]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	731a      	strb	r2, [r3, #12]
	this->txbuf1[7]=((unsigned char *)&tempdata[3])[1];
 80054d6:	f107 030c 	add.w	r3, r7, #12
 80054da:	3306      	adds	r3, #6
 80054dc:	3301      	adds	r3, #1
 80054de:	781a      	ldrb	r2, [r3, #0]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	735a      	strb	r2, [r3, #13]
	this->txbuf2[0]=((unsigned char *)&tempdata[4])[0];
 80054e4:	f107 030c 	add.w	r3, r7, #12
 80054e8:	3308      	adds	r3, #8
 80054ea:	781a      	ldrb	r2, [r3, #0]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	739a      	strb	r2, [r3, #14]
	this->txbuf2[1]=((unsigned char *)&tempdata[4])[1];
 80054f0:	f107 030c 	add.w	r3, r7, #12
 80054f4:	3308      	adds	r3, #8
 80054f6:	3301      	adds	r3, #1
 80054f8:	781a      	ldrb	r2, [r3, #0]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	73da      	strb	r2, [r3, #15]
	this->txbuf2[2]=((unsigned char *)&tempdata[5])[0];
 80054fe:	f107 030c 	add.w	r3, r7, #12
 8005502:	330a      	adds	r3, #10
 8005504:	781a      	ldrb	r2, [r3, #0]
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	741a      	strb	r2, [r3, #16]
	this->txbuf2[3]=((unsigned char *)&tempdata[5])[1];
 800550a:	f107 030c 	add.w	r3, r7, #12
 800550e:	330a      	adds	r3, #10
 8005510:	3301      	adds	r3, #1
 8005512:	781a      	ldrb	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	745a      	strb	r2, [r3, #17]

	this->txbuf4[0]=((unsigned char *)&tempdata[6])[0];
 8005518:	f107 030c 	add.w	r3, r7, #12
 800551c:	330c      	adds	r3, #12
 800551e:	781a      	ldrb	r2, [r3, #0]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	75da      	strb	r2, [r3, #23]
	this->txbuf4[1]=((unsigned char *)&tempdata[6])[1];
 8005524:	f107 030c 	add.w	r3, r7, #12
 8005528:	330c      	adds	r3, #12
 800552a:	3301      	adds	r3, #1
 800552c:	781a      	ldrb	r2, [r3, #0]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	761a      	strb	r2, [r3, #24]
	this->txbuf4[2]=((unsigned char *)&tempdata[7])[0];
 8005532:	f107 030c 	add.w	r3, r7, #12
 8005536:	330e      	adds	r3, #14
 8005538:	781a      	ldrb	r2, [r3, #0]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	765a      	strb	r2, [r3, #25]
	this->txbuf4[3]=((unsigned char *)&tempdata[7])[1];
 800553e:	f107 030c 	add.w	r3, r7, #12
 8005542:	330e      	adds	r3, #14
 8005544:	3301      	adds	r3, #1
 8005546:	781a      	ldrb	r2, [r3, #0]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	769a      	strb	r2, [r3, #26]
	this->txbuf4[4]=((unsigned char *)&tempdata[8])[0];
 800554c:	f107 030c 	add.w	r3, r7, #12
 8005550:	3310      	adds	r3, #16
 8005552:	781a      	ldrb	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	76da      	strb	r2, [r3, #27]
	this->txbuf4[5]=((unsigned char *)&tempdata[8])[1];
 8005558:	f107 030c 	add.w	r3, r7, #12
 800555c:	3310      	adds	r3, #16
 800555e:	3301      	adds	r3, #1
 8005560:	781a      	ldrb	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	771a      	strb	r2, [r3, #28]

}
 8005566:	bf00      	nop
 8005568:	3724      	adds	r7, #36	; 0x24
 800556a:	46bd      	mov	sp, r7
 800556c:	bd90      	pop	{r4, r7, pc}
	...

08005570 <_ZN3App9TaskShiftEv>:

void App::TaskShift()
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
	if(IntFlag)
 8005578:	4b68      	ldr	r3, [pc, #416]	; (800571c <_ZN3App9TaskShiftEv+0x1ac>)
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d002      	beq.n	8005586 <_ZN3App9TaskShiftEv+0x16>
	{
		this->DivideData();
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f7ff fed7 	bl	8005334 <_ZN3App10DivideDataEv>
	}
	if(CanRxFlag)
 8005586:	4b66      	ldr	r3, [pc, #408]	; (8005720 <_ZN3App9TaskShiftEv+0x1b0>)
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	f000 80c1 	beq.w	8005712 <_ZN3App9TaskShiftEv+0x1a2>
	{
		if(RXmsg.ExtId>>ORDER_BIT_Pos==Get_SENSOR)//Mv12oCgM
 8005590:	4b64      	ldr	r3, [pc, #400]	; (8005724 <_ZN3App9TaskShiftEv+0x1b4>)
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	0a1b      	lsrs	r3, r3, #8
 8005596:	2b31      	cmp	r3, #49	; 0x31
 8005598:	d150      	bne.n	800563c <_ZN3App9TaskShiftEv+0xcc>
		{
		  while(TXok==false)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d116      	bne.n	80055d2 <_ZN3App9TaskShiftEv+0x62>
		  {
			 if(plow->extcan.Send(Get_SENSOR<<ORDER_BIT_Pos|0x1<<NODE_ID_Pos,8,txbuf1)!=0)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	4618      	mov	r0, r3
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	3306      	adds	r3, #6
 80055ae:	2208      	movs	r2, #8
 80055b0:	f243 1110 	movw	r1, #12560	; 0x3110
 80055b4:	f000 f930 	bl	8005818 <_ZN6CanBus4SendEmhPh>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	bf14      	ite	ne
 80055be:	2301      	movne	r3, #1
 80055c0:	2300      	moveq	r3, #0
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1e8      	bne.n	800559a <_ZN3App9TaskShiftEv+0x2a>
			 {

			 }
			 else
			 {
				 TXok=true;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		  while(TXok==false)
 80055d0:	e7e3      	b.n	800559a <_ZN3App9TaskShiftEv+0x2a>
			 }
		  }
		  TXok=false;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2200      	movs	r2, #0
 80055d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		  while(TXok==false)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d127      	bne.n	8005634 <_ZN3App9TaskShiftEv+0xc4>
		  {
			if(plow->extcan.Send(Get_SENSOR<<ORDER_BIT_Pos|0x2<<NODE_ID_Pos,4,txbuf2)!=0)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4618      	mov	r0, r3
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	330e      	adds	r3, #14
 80055ee:	2204      	movs	r2, #4
 80055f0:	f243 1120 	movw	r1, #12576	; 0x3120
 80055f4:	f000 f910 	bl	8005818 <_ZN6CanBus4SendEmhPh>
 80055f8:	4603      	mov	r3, r0
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	bf14      	ite	ne
 80055fe:	2301      	movne	r3, #1
 8005600:	2300      	moveq	r3, #0
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1e8      	bne.n	80055da <_ZN3App9TaskShiftEv+0x6a>
			{

			}
			else
			{
				if(tx_led>7)
 8005608:	4b47      	ldr	r3, [pc, #284]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2b07      	cmp	r3, #7
 800560e:	dd07      	ble.n	8005620 <_ZN3App9TaskShiftEv+0xb0>
				{
					TOGGLE_TX_LED;
 8005610:	2108      	movs	r1, #8
 8005612:	4846      	ldr	r0, [pc, #280]	; (800572c <_ZN3App9TaskShiftEv+0x1bc>)
 8005614:	f7fd fd98 	bl	8003148 <HAL_GPIO_TogglePin>
					tx_led=0;
 8005618:	4b43      	ldr	r3, [pc, #268]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 800561a:	2200      	movs	r2, #0
 800561c:	601a      	str	r2, [r3, #0]
 800561e:	e004      	b.n	800562a <_ZN3App9TaskShiftEv+0xba>
				}
				else
				{
					tx_led++;
 8005620:	4b41      	ldr	r3, [pc, #260]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3301      	adds	r3, #1
 8005626:	4a40      	ldr	r2, [pc, #256]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 8005628:	6013      	str	r3, [r2, #0]
				}
				TXok=true;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2201      	movs	r2, #1
 800562e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		  while(TXok==false)
 8005632:	e7d2      	b.n	80055da <_ZN3App9TaskShiftEv+0x6a>
			}
		  }
		  TXok=false;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		}

		if(RXmsg.ExtId>>ORDER_BIT_Pos==GET_MICROSWITCH)
 800563c:	4b39      	ldr	r3, [pc, #228]	; (8005724 <_ZN3App9TaskShiftEv+0x1b4>)
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	0a1b      	lsrs	r3, r3, #8
 8005642:	2b32      	cmp	r3, #50	; 0x32
 8005644:	d130      	bne.n	80056a8 <_ZN3App9TaskShiftEv+0x138>
		{
		  while(TXok==false)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800564c:	2b00      	cmp	r3, #0
 800564e:	d127      	bne.n	80056a0 <_ZN3App9TaskShiftEv+0x130>
		  {
			if(plow->extcan.Send(GET_MICROSWITCH<<ORDER_BIT_Pos|1,1,txbuf3)!=0)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4618      	mov	r0, r3
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	3316      	adds	r3, #22
 800565a:	2201      	movs	r2, #1
 800565c:	f243 2101 	movw	r1, #12801	; 0x3201
 8005660:	f000 f8da 	bl	8005818 <_ZN6CanBus4SendEmhPh>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	bf14      	ite	ne
 800566a:	2301      	movne	r3, #1
 800566c:	2300      	moveq	r3, #0
 800566e:	b2db      	uxtb	r3, r3
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1e8      	bne.n	8005646 <_ZN3App9TaskShiftEv+0xd6>
			{

			}
			else
			{
				if(tx_led>7)
 8005674:	4b2c      	ldr	r3, [pc, #176]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	2b07      	cmp	r3, #7
 800567a:	dd07      	ble.n	800568c <_ZN3App9TaskShiftEv+0x11c>
				{
					TOGGLE_TX_LED;
 800567c:	2108      	movs	r1, #8
 800567e:	482b      	ldr	r0, [pc, #172]	; (800572c <_ZN3App9TaskShiftEv+0x1bc>)
 8005680:	f7fd fd62 	bl	8003148 <HAL_GPIO_TogglePin>
					tx_led=0;
 8005684:	4b28      	ldr	r3, [pc, #160]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 8005686:	2200      	movs	r2, #0
 8005688:	601a      	str	r2, [r3, #0]
 800568a:	e004      	b.n	8005696 <_ZN3App9TaskShiftEv+0x126>
				}
				else{
				tx_led++;
 800568c:	4b26      	ldr	r3, [pc, #152]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	3301      	adds	r3, #1
 8005692:	4a25      	ldr	r2, [pc, #148]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 8005694:	6013      	str	r3, [r2, #0]
				}
				TXok=true;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2201      	movs	r2, #1
 800569a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		  while(TXok==false)
 800569e:	e7d2      	b.n	8005646 <_ZN3App9TaskShiftEv+0xd6>
			}
		  }
		  TXok=false;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		}

		if(RXmsg.ExtId>>ORDER_BIT_Pos==GET_I2C_SENSER)
 80056a8:	4b1e      	ldr	r3, [pc, #120]	; (8005724 <_ZN3App9TaskShiftEv+0x1b4>)
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	0a1b      	lsrs	r3, r3, #8
 80056ae:	2b33      	cmp	r3, #51	; 0x33
 80056b0:	d12c      	bne.n	800570c <_ZN3App9TaskShiftEv+0x19c>
		{
			while(TXok==false)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d127      	bne.n	800570c <_ZN3App9TaskShiftEv+0x19c>
			{
				if(plow->extcan.Send(GET_I2C_SENSER<<ORDER_BIT_Pos|1,3,txbuf4)!=0)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	4618      	mov	r0, r3
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	3317      	adds	r3, #23
 80056c6:	2203      	movs	r2, #3
 80056c8:	f243 3101 	movw	r1, #13057	; 0x3301
 80056cc:	f000 f8a4 	bl	8005818 <_ZN6CanBus4SendEmhPh>
 80056d0:	4603      	mov	r3, r0
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	bf14      	ite	ne
 80056d6:	2301      	movne	r3, #1
 80056d8:	2300      	moveq	r3, #0
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d1e8      	bne.n	80056b2 <_ZN3App9TaskShiftEv+0x142>
				{

				}
				else
				{
					if(tx_led>9)
 80056e0:	4b11      	ldr	r3, [pc, #68]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	2b09      	cmp	r3, #9
 80056e6:	dd07      	ble.n	80056f8 <_ZN3App9TaskShiftEv+0x188>
					{
						TOGGLE_TX_LED;
 80056e8:	2108      	movs	r1, #8
 80056ea:	4810      	ldr	r0, [pc, #64]	; (800572c <_ZN3App9TaskShiftEv+0x1bc>)
 80056ec:	f7fd fd2c 	bl	8003148 <HAL_GPIO_TogglePin>
						tx_led=0;
 80056f0:	4b0d      	ldr	r3, [pc, #52]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	601a      	str	r2, [r3, #0]
 80056f6:	e004      	b.n	8005702 <_ZN3App9TaskShiftEv+0x192>
					}
					else
					{
						tx_led++;
 80056f8:	4b0b      	ldr	r3, [pc, #44]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	3301      	adds	r3, #1
 80056fe:	4a0a      	ldr	r2, [pc, #40]	; (8005728 <_ZN3App9TaskShiftEv+0x1b8>)
 8005700:	6013      	str	r3, [r2, #0]
					}
						TXok=true;
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2201      	movs	r2, #1
 8005706:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
			while(TXok==false)
 800570a:	e7d2      	b.n	80056b2 <_ZN3App9TaskShiftEv+0x142>
				}
			}
		}

		CanRxFlag=false;
 800570c:	4b04      	ldr	r3, [pc, #16]	; (8005720 <_ZN3App9TaskShiftEv+0x1b0>)
 800570e:	2200      	movs	r2, #0
 8005710:	701a      	strb	r2, [r3, #0]
	}
}
 8005712:	bf00      	nop
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
 800571a:	bf00      	nop
 800571c:	20000a19 	.word	0x20000a19
 8005720:	20000a18 	.word	0x20000a18
 8005724:	200009f8 	.word	0x200009f8
 8005728:	200009ec 	.word	0x200009ec
 800572c:	48000400 	.word	0x48000400

08005730 <_Z12FilterConfigv>:



bool CanRxFlag=false;
void FilterConfig()
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b08a      	sub	sp, #40	; 0x28
 8005734:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 8005736:	2300      	movs	r3, #0
 8005738:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow=FILTERID_L;
 800573a:	4b16      	ldr	r3, [pc, #88]	; (8005794 <_Z12FilterConfigv+0x64>)
 800573c:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 800573e:	2300      	movs	r3, #0
 8005740:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow=MASKID_L;
 8005742:	4b15      	ldr	r3, [pc, #84]	; (8005798 <_Z12FilterConfigv+0x68>)
 8005744:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 8005746:	2300      	movs	r3, #0
 8005748:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 800574a:	2300      	movs	r3, #0
 800574c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 800574e:	2301      	movs	r3, #1
 8005750:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8005752:	2300      	movs	r3, #0
 8005754:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8005756:	2301      	movs	r3, #1
 8005758:	623b      	str	r3, [r7, #32]
	sFilterConfig.SlaveStartFilterBank=14;
 800575a:	230e      	movs	r3, #14
 800575c:	627b      	str	r3, [r7, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan, &sFilterConfig)!=HAL_OK)
 800575e:	463b      	mov	r3, r7
 8005760:	4619      	mov	r1, r3
 8005762:	480e      	ldr	r0, [pc, #56]	; (800579c <_Z12FilterConfigv+0x6c>)
 8005764:	f7fc fc36 	bl	8001fd4 <HAL_CAN_ConfigFilter>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	bf14      	ite	ne
 800576e:	2301      	movne	r3, #1
 8005770:	2300      	moveq	r3, #0
 8005772:	b2db      	uxtb	r3, r3
 8005774:	2b00      	cmp	r3, #0
 8005776:	d002      	beq.n	800577e <_Z12FilterConfigv+0x4e>
		{
			printf("filter config error!");
 8005778:	4809      	ldr	r0, [pc, #36]	; (80057a0 <_Z12FilterConfigv+0x70>)
 800577a:	f001 f935 	bl	80069e8 <printf>
		}
	HAL_CAN_Start(&hcan);
 800577e:	4807      	ldr	r0, [pc, #28]	; (800579c <_Z12FilterConfigv+0x6c>)
 8005780:	f7fc fcf2 	bl	8002168 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8005784:	2102      	movs	r1, #2
 8005786:	4805      	ldr	r0, [pc, #20]	; (800579c <_Z12FilterConfigv+0x6c>)
 8005788:	f7fc fe44 	bl	8002414 <HAL_CAN_ActivateNotification>
}
 800578c:	bf00      	nop
 800578e:	3728      	adds	r7, #40	; 0x28
 8005790:	46bd      	mov	sp, r7
 8005792:	bd80      	pop	{r7, pc}
 8005794:	00018004 	.word	0x00018004
 8005798:	00078004 	.word	0x00078004
 800579c:	20000b84 	.word	0x20000b84
 80057a0:	0800aa80 	.word	0x0800aa80

080057a4 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 80057ac:	4b0c      	ldr	r3, [pc, #48]	; (80057e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 80057ae:	4a0d      	ldr	r2, [pc, #52]	; (80057e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 80057b0:	2100      	movs	r1, #0
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f7fc fd1c 	bl	80021f0 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 80057b8:	4b0b      	ldr	r3, [pc, #44]	; (80057e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 80057ba:	2201      	movs	r2, #1
 80057bc:	701a      	strb	r2, [r3, #0]
	   if(rx_led>5)
 80057be:	4b0b      	ldr	r3, [pc, #44]	; (80057ec <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	2b05      	cmp	r3, #5
 80057c4:	dd03      	ble.n	80057ce <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
	   {
		   //TOGGLE_RX_LED;
		   //TOGGLE_TX_LED
		   rx_led=0;
 80057c6:	4b09      	ldr	r3, [pc, #36]	; (80057ec <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80057c8:	2200      	movs	r2, #0
 80057ca:	601a      	str	r2, [r3, #0]
	   else{
		   rx_led++;
	   }


 }
 80057cc:	e004      	b.n	80057d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
		   rx_led++;
 80057ce:	4b07      	ldr	r3, [pc, #28]	; (80057ec <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	3301      	adds	r3, #1
 80057d4:	4a05      	ldr	r2, [pc, #20]	; (80057ec <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 80057d6:	6013      	str	r3, [r2, #0]
 }
 80057d8:	bf00      	nop
 80057da:	3708      	adds	r7, #8
 80057dc:	46bd      	mov	sp, r7
 80057de:	bd80      	pop	{r7, pc}
 80057e0:	200009f0 	.word	0x200009f0
 80057e4:	200009f8 	.word	0x200009f8
 80057e8:	20000a18 	.word	0x20000a18
 80057ec:	20000a14 	.word	0x20000a14

080057f0 <_ZN6CanBus8SetErrorEv>:
void CanBus::SetError()
{
 80057f0:	b480      	push	{r7}
 80057f2:	b083      	sub	sp, #12
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
	error_code=(hcan.Instance->ESR>>4)&0b111;
 80057f8:	4b06      	ldr	r3, [pc, #24]	; (8005814 <_ZN6CanBus8SetErrorEv+0x24>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	091b      	lsrs	r3, r3, #4
 8005800:	f003 0207 	and.w	r2, r3, #7
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr
 8005814:	20000b84 	.word	0x20000b84

08005818 <_ZN6CanBus4SendEmhPh>:


short CanBus::Send(unsigned long ID,unsigned char DLC,unsigned char *data)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b088      	sub	sp, #32
 800581c:	af00      	add	r7, sp, #0
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	60b9      	str	r1, [r7, #8]
 8005822:	603b      	str	r3, [r7, #0]
 8005824:	4613      	mov	r3, r2
 8005826:	71fb      	strb	r3, [r7, #7]
	uint32_t mailbox_num;
		 HAL_CAN_StateTypeDef state = hcan.State;
 8005828:	4b67      	ldr	r3, [pc, #412]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 800582a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800582e:	77fb      	strb	r3, [r7, #31]
		 uint32_t TSR = hcan.Instance->TSR;
 8005830:	4b65      	ldr	r3, [pc, #404]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	689b      	ldr	r3, [r3, #8]
 8005836:	61bb      	str	r3, [r7, #24]
		 if ((state == HAL_CAN_STATE_READY) ||(state == HAL_CAN_STATE_LISTENING))
 8005838:	7ffb      	ldrb	r3, [r7, #31]
 800583a:	2b01      	cmp	r3, #1
 800583c:	d003      	beq.n	8005846 <_ZN6CanBus4SendEmhPh+0x2e>
 800583e:	7ffb      	ldrb	r3, [r7, #31]
 8005840:	2b02      	cmp	r3, #2
 8005842:	f040 80ae 	bne.w	80059a2 <_ZN6CanBus4SendEmhPh+0x18a>
		   {
			  if (((TSR & CAN_TSR_TME0) != 0U) || ((TSR & CAN_TSR_TME1) != 0U) ||((TSR & CAN_TSR_TME2) != 0U))//[{bNX
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d10a      	bne.n	8005866 <_ZN6CanBus4SendEmhPh+0x4e>
 8005850:	69bb      	ldr	r3, [r7, #24]
 8005852:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005856:	2b00      	cmp	r3, #0
 8005858:	d105      	bne.n	8005866 <_ZN6CanBus4SendEmhPh+0x4e>
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005860:	2b00      	cmp	r3, #0
 8005862:	f000 808e 	beq.w	8005982 <_ZN6CanBus4SendEmhPh+0x16a>
			  {
				  mailbox_num = (TSR & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos; //[{bNX
 8005866:	69bb      	ldr	r3, [r7, #24]
 8005868:	0e1b      	lsrs	r3, r3, #24
 800586a:	f003 0303 	and.w	r3, r3, #3
 800586e:	617b      	str	r3, [r7, #20]
				  if (mailbox_num > 2)
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	2b02      	cmp	r3, #2
 8005874:	d90f      	bls.n	8005896 <_ZN6CanBus4SendEmhPh+0x7e>
				  {
				         /* Update error code */
				         hcan.ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005876:	4b54      	ldr	r3, [pc, #336]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800587e:	4a52      	ldr	r2, [pc, #328]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 8005880:	6253      	str	r3, [r2, #36]	; 0x24
				         error_flag=true;
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	2201      	movs	r2, #1
 8005886:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				         this->SetError();
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	f7ff ffb0 	bl	80057f0 <_ZN6CanBus8SetErrorEv>
				         return -1;
 8005890:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005894:	e094      	b.n	80059c0 <_ZN6CanBus4SendEmhPh+0x1a8>
				   }

				  if(this->IDE==CAN_ID_STD)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800589a:	2b00      	cmp	r3, #0
 800589c:	d10c      	bne.n	80058b8 <_ZN6CanBus4SendEmhPh+0xa0>
				  {
					  	  hcan.Instance->sTxMailBox[mailbox_num].TIR=ID<<21|this->RTR;
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	055a      	lsls	r2, r3, #21
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058a6:	4948      	ldr	r1, [pc, #288]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 80058a8:	6809      	ldr	r1, [r1, #0]
 80058aa:	431a      	orrs	r2, r3
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	3318      	adds	r3, #24
 80058b0:	011b      	lsls	r3, r3, #4
 80058b2:	440b      	add	r3, r1
 80058b4:	601a      	str	r2, [r3, #0]
 80058b6:	e00e      	b.n	80058d6 <_ZN6CanBus4SendEmhPh+0xbe>
				  }
				  else//ext id
				  {
					  hcan.Instance->sTxMailBox[mailbox_num].TIR=ID<<3U|IDE|RTR;
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	00da      	lsls	r2, r3, #3
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058c0:	431a      	orrs	r2, r3
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058c6:	4940      	ldr	r1, [pc, #256]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 80058c8:	6809      	ldr	r1, [r1, #0]
 80058ca:	431a      	orrs	r2, r3
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	3318      	adds	r3, #24
 80058d0:	011b      	lsls	r3, r3, #4
 80058d2:	440b      	add	r3, r1
 80058d4:	601a      	str	r2, [r3, #0]
				  }
				  hcan.Instance->sTxMailBox[mailbox_num].TDTR = DLC;
 80058d6:	4b3c      	ldr	r3, [pc, #240]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 80058d8:	6819      	ldr	r1, [r3, #0]
 80058da:	79fa      	ldrb	r2, [r7, #7]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	3318      	adds	r3, #24
 80058e0:	011b      	lsls	r3, r3, #4
 80058e2:	440b      	add	r3, r1
 80058e4:	3304      	adds	r3, #4
 80058e6:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TDHR=(uint32_t)data[7]<<24|(uint32_t)data[6]<<16|(uint32_t)data[5]<<8|(uint32_t)data[4];//[{bNXWX^Zbg
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	3307      	adds	r3, #7
 80058ec:	781b      	ldrb	r3, [r3, #0]
 80058ee:	061a      	lsls	r2, r3, #24
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	3306      	adds	r3, #6
 80058f4:	781b      	ldrb	r3, [r3, #0]
 80058f6:	041b      	lsls	r3, r3, #16
 80058f8:	431a      	orrs	r2, r3
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	3305      	adds	r3, #5
 80058fe:	781b      	ldrb	r3, [r3, #0]
 8005900:	021b      	lsls	r3, r3, #8
 8005902:	4313      	orrs	r3, r2
 8005904:	683a      	ldr	r2, [r7, #0]
 8005906:	3204      	adds	r2, #4
 8005908:	7812      	ldrb	r2, [r2, #0]
 800590a:	4610      	mov	r0, r2
 800590c:	4a2e      	ldr	r2, [pc, #184]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 800590e:	6811      	ldr	r1, [r2, #0]
 8005910:	ea43 0200 	orr.w	r2, r3, r0
 8005914:	697b      	ldr	r3, [r7, #20]
 8005916:	011b      	lsls	r3, r3, #4
 8005918:	440b      	add	r3, r1
 800591a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800591e:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TDLR=(uint32_t)data[3]<<24|(uint32_t)data[2]<<16|(uint32_t)data[1]<<8|(uint32_t)data[0];
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	3303      	adds	r3, #3
 8005924:	781b      	ldrb	r3, [r3, #0]
 8005926:	061a      	lsls	r2, r3, #24
 8005928:	683b      	ldr	r3, [r7, #0]
 800592a:	3302      	adds	r3, #2
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	041b      	lsls	r3, r3, #16
 8005930:	431a      	orrs	r2, r3
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	3301      	adds	r3, #1
 8005936:	781b      	ldrb	r3, [r3, #0]
 8005938:	021b      	lsls	r3, r3, #8
 800593a:	4313      	orrs	r3, r2
 800593c:	683a      	ldr	r2, [r7, #0]
 800593e:	7812      	ldrb	r2, [r2, #0]
 8005940:	4610      	mov	r0, r2
 8005942:	4a21      	ldr	r2, [pc, #132]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 8005944:	6811      	ldr	r1, [r2, #0]
 8005946:	ea43 0200 	orr.w	r2, r3, r0
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	011b      	lsls	r3, r3, #4
 800594e:	440b      	add	r3, r1
 8005950:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8005954:	601a      	str	r2, [r3, #0]
				  hcan.Instance->sTxMailBox[mailbox_num].TIR|=1;//MrbgZbg
 8005956:	4b1c      	ldr	r3, [pc, #112]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	697b      	ldr	r3, [r7, #20]
 800595c:	3318      	adds	r3, #24
 800595e:	011b      	lsls	r3, r3, #4
 8005960:	4413      	add	r3, r2
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	4a18      	ldr	r2, [pc, #96]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 8005966:	6811      	ldr	r1, [r2, #0]
 8005968:	f043 0201 	orr.w	r2, r3, #1
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	3318      	adds	r3, #24
 8005970:	011b      	lsls	r3, r3, #4
 8005972:	440b      	add	r3, r1
 8005974:	601a      	str	r2, [r3, #0]



				  error_flag=false;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				  return 0;
 800597e:	2300      	movs	r3, #0
 8005980:	e01e      	b.n	80059c0 <_ZN6CanBus4SendEmhPh+0x1a8>
			  }
			  else
			  {
				  hcan.ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005982:	4b11      	ldr	r3, [pc, #68]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 8005984:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005986:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800598a:	4a0f      	ldr	r2, [pc, #60]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 800598c:	6253      	str	r3, [r2, #36]	; 0x24
				  error_flag=true;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				  this->SetError();
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f7ff ff2a 	bl	80057f0 <_ZN6CanBus8SetErrorEv>
				  return -1;
 800599c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80059a0:	e00e      	b.n	80059c0 <_ZN6CanBus4SendEmhPh+0x1a8>
			  }

		   }
		 else
		 {
			 hcan.ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80059a2:	4b09      	ldr	r3, [pc, #36]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 80059a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80059aa:	4a07      	ldr	r2, [pc, #28]	; (80059c8 <_ZN6CanBus4SendEmhPh+0x1b0>)
 80059ac:	6253      	str	r3, [r2, #36]	; 0x24
			 error_flag=true;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
			 this->SetError();
 80059b6:	68f8      	ldr	r0, [r7, #12]
 80059b8:	f7ff ff1a 	bl	80057f0 <_ZN6CanBus8SetErrorEv>
			    return -1;
 80059bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
		 }

}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3720      	adds	r7, #32
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd80      	pop	{r7, pc}
 80059c8:	20000b84 	.word	0x20000b84

080059cc <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 {
 80059cc:	b480      	push	{r7}
 80059ce:	b083      	sub	sp, #12
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
	 if(htim->Instance==TIM6)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a05      	ldr	r2, [pc, #20]	; (80059f0 <HAL_TIM_PeriodElapsedCallback+0x24>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d102      	bne.n	80059e4 <HAL_TIM_PeriodElapsedCallback+0x18>
	 {
 		IntFlag=true;
 80059de:	4b05      	ldr	r3, [pc, #20]	; (80059f4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80059e0:	2201      	movs	r2, #1
 80059e2:	701a      	strb	r2, [r3, #0]

	 }

 }
 80059e4:	bf00      	nop
 80059e6:	370c      	adds	r7, #12
 80059e8:	46bd      	mov	sp, r7
 80059ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ee:	4770      	bx	lr
 80059f0:	40001000 	.word	0x40001000
 80059f4:	20000a19 	.word	0x20000a19

080059f8 <_ZN7MicroSw7GetPushEv>:


#include "MicroSW.hpp"

short MicroSw::GetPush()
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
	return HAL_GPIO_ReadPin(GPIOx,pin);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	889b      	ldrh	r3, [r3, #4]
 8005a08:	4619      	mov	r1, r3
 8005a0a:	4610      	mov	r0, r2
 8005a0c:	f7fd fb6c 	bl	80030e8 <HAL_GPIO_ReadPin>
 8005a10:	4603      	mov	r3, r0
 8005a12:	b21b      	sxth	r3, r3
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3708      	adds	r7, #8
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b08a      	sub	sp, #40	; 0x28
 8005a20:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 8005a22:	f107 031c 	add.w	r3, r7, #28
 8005a26:	2200      	movs	r2, #0
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	605a      	str	r2, [r3, #4]
 8005a2c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8005a2e:	1d3b      	adds	r3, r7, #4
 8005a30:	2200      	movs	r2, #0
 8005a32:	601a      	str	r2, [r3, #0]
 8005a34:	605a      	str	r2, [r3, #4]
 8005a36:	609a      	str	r2, [r3, #8]
 8005a38:	60da      	str	r2, [r3, #12]
 8005a3a:	611a      	str	r2, [r3, #16]
 8005a3c:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8005a3e:	4b3c      	ldr	r3, [pc, #240]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a40:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8005a44:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005a46:	4b3a      	ldr	r3, [pc, #232]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a48:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005a4c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005a4e:	4b38      	ldr	r3, [pc, #224]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a50:	2200      	movs	r2, #0
 8005a52:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005a54:	4b36      	ldr	r3, [pc, #216]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a56:	2201      	movs	r2, #1
 8005a58:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005a5a:	4b35      	ldr	r3, [pc, #212]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a5c:	2201      	movs	r2, #1
 8005a5e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005a60:	4b33      	ldr	r3, [pc, #204]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005a68:	4b31      	ldr	r3, [pc, #196]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005a6e:	4b30      	ldr	r3, [pc, #192]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a70:	2201      	movs	r2, #1
 8005a72:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005a74:	4b2e      	ldr	r3, [pc, #184]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a76:	2200      	movs	r2, #0
 8005a78:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8005a7a:	4b2d      	ldr	r3, [pc, #180]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a7c:	2203      	movs	r2, #3
 8005a7e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005a80:	4b2b      	ldr	r3, [pc, #172]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a82:	2201      	movs	r2, #1
 8005a84:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005a88:	4b29      	ldr	r3, [pc, #164]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a8a:	2204      	movs	r2, #4
 8005a8c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8005a8e:	4b28      	ldr	r3, [pc, #160]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a90:	2200      	movs	r2, #0
 8005a92:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005a94:	4b26      	ldr	r3, [pc, #152]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005a9a:	4825      	ldr	r0, [pc, #148]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005a9c:	f7fb fa88 	bl	8000fb0 <HAL_ADC_Init>
 8005aa0:	4603      	mov	r3, r0
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d001      	beq.n	8005aaa <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8005aa6:	f000 fcd0 	bl	800644a <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8005aae:	f107 031c 	add.w	r3, r7, #28
 8005ab2:	4619      	mov	r1, r3
 8005ab4:	481e      	ldr	r0, [pc, #120]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005ab6:	f7fb ffa9 	bl	8001a0c <HAL_ADCEx_MultiModeConfigChannel>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d001      	beq.n	8005ac4 <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8005ac0:	f000 fcc3 	bl	800644a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005ac4:	2301      	movs	r3, #1
 8005ac6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005acc:	2300      	movs	r3, #0
 8005ace:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8005ad0:	2306      	movs	r3, #6
 8005ad2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005adc:	1d3b      	adds	r3, r7, #4
 8005ade:	4619      	mov	r1, r3
 8005ae0:	4813      	ldr	r0, [pc, #76]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005ae2:	f7fb fcd1 	bl	8001488 <HAL_ADC_ConfigChannel>
 8005ae6:	4603      	mov	r3, r0
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d001      	beq.n	8005af0 <MX_ADC1_Init+0xd4>
  {
    Error_Handler();
 8005aec:	f000 fcad 	bl	800644a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005af0:	2302      	movs	r3, #2
 8005af2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005af4:	2302      	movs	r3, #2
 8005af6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005af8:	1d3b      	adds	r3, r7, #4
 8005afa:	4619      	mov	r1, r3
 8005afc:	480c      	ldr	r0, [pc, #48]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005afe:	f7fb fcc3 	bl	8001488 <HAL_ADC_ConfigChannel>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d001      	beq.n	8005b0c <MX_ADC1_Init+0xf0>
  {
    Error_Handler();
 8005b08:	f000 fc9f 	bl	800644a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005b0c:	2304      	movs	r3, #4
 8005b0e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005b10:	2303      	movs	r3, #3
 8005b12:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005b14:	1d3b      	adds	r3, r7, #4
 8005b16:	4619      	mov	r1, r3
 8005b18:	4805      	ldr	r0, [pc, #20]	; (8005b30 <MX_ADC1_Init+0x114>)
 8005b1a:	f7fb fcb5 	bl	8001488 <HAL_ADC_ConfigChannel>
 8005b1e:	4603      	mov	r3, r0
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d001      	beq.n	8005b28 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8005b24:	f000 fc91 	bl	800644a <Error_Handler>
  }

}
 8005b28:	bf00      	nop
 8005b2a:	3728      	adds	r7, #40	; 0x28
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	20000aac 	.word	0x20000aac

08005b34 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8005b3a:	463b      	mov	r3, r7
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	601a      	str	r2, [r3, #0]
 8005b40:	605a      	str	r2, [r3, #4]
 8005b42:	609a      	str	r2, [r3, #8]
 8005b44:	60da      	str	r2, [r3, #12]
 8005b46:	611a      	str	r2, [r3, #16]
 8005b48:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc2.Instance = ADC2;
 8005b4a:	4b35      	ldr	r3, [pc, #212]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b4c:	4a35      	ldr	r2, [pc, #212]	; (8005c24 <MX_ADC2_Init+0xf0>)
 8005b4e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005b50:	4b33      	ldr	r3, [pc, #204]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b52:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8005b56:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005b58:	4b31      	ldr	r3, [pc, #196]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b5a:	2200      	movs	r2, #0
 8005b5c:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8005b5e:	4b30      	ldr	r3, [pc, #192]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b60:	2201      	movs	r2, #1
 8005b62:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8005b64:	4b2e      	ldr	r3, [pc, #184]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b66:	2201      	movs	r2, #1
 8005b68:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005b6a:	4b2d      	ldr	r3, [pc, #180]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005b72:	4b2b      	ldr	r3, [pc, #172]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b74:	2200      	movs	r2, #0
 8005b76:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005b78:	4b29      	ldr	r3, [pc, #164]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b7a:	2201      	movs	r2, #1
 8005b7c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005b7e:	4b28      	ldr	r3, [pc, #160]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b80:	2200      	movs	r2, #0
 8005b82:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8005b84:	4b26      	ldr	r3, [pc, #152]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b86:	2203      	movs	r2, #3
 8005b88:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8005b8a:	4b25      	ldr	r3, [pc, #148]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005b92:	4b23      	ldr	r3, [pc, #140]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b94:	2204      	movs	r2, #4
 8005b96:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8005b98:	4b21      	ldr	r3, [pc, #132]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8005b9e:	4b20      	ldr	r3, [pc, #128]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005ba4:	481e      	ldr	r0, [pc, #120]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005ba6:	f7fb fa03 	bl	8000fb0 <HAL_ADC_Init>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d001      	beq.n	8005bb4 <MX_ADC2_Init+0x80>
  {
    Error_Handler();
 8005bb0:	f000 fc4b 	bl	800644a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8005bc0:	2306      	movs	r3, #6
 8005bc2:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005bcc:	463b      	mov	r3, r7
 8005bce:	4619      	mov	r1, r3
 8005bd0:	4813      	ldr	r0, [pc, #76]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005bd2:	f7fb fc59 	bl	8001488 <HAL_ADC_ConfigChannel>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d001      	beq.n	8005be0 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8005bdc:	f000 fc35 	bl	800644a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8005be0:	2302      	movs	r3, #2
 8005be2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8005be4:	2302      	movs	r3, #2
 8005be6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005be8:	463b      	mov	r3, r7
 8005bea:	4619      	mov	r1, r3
 8005bec:	480c      	ldr	r0, [pc, #48]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005bee:	f7fb fc4b 	bl	8001488 <HAL_ADC_ConfigChannel>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d001      	beq.n	8005bfc <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8005bf8:	f000 fc27 	bl	800644a <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8005bfc:	2303      	movs	r3, #3
 8005bfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8005c00:	2303      	movs	r3, #3
 8005c02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005c04:	463b      	mov	r3, r7
 8005c06:	4619      	mov	r1, r3
 8005c08:	4805      	ldr	r0, [pc, #20]	; (8005c20 <MX_ADC2_Init+0xec>)
 8005c0a:	f7fb fc3d 	bl	8001488 <HAL_ADC_ConfigChannel>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d001      	beq.n	8005c18 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 8005c14:	f000 fc19 	bl	800644a <Error_Handler>
  }

}
 8005c18:	bf00      	nop
 8005c1a:	3718      	adds	r7, #24
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	20000a5c 	.word	0x20000a5c
 8005c24:	50000100 	.word	0x50000100

08005c28 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b08c      	sub	sp, #48	; 0x30
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005c30:	f107 031c 	add.w	r3, r7, #28
 8005c34:	2200      	movs	r2, #0
 8005c36:	601a      	str	r2, [r3, #0]
 8005c38:	605a      	str	r2, [r3, #4]
 8005c3a:	609a      	str	r2, [r3, #8]
 8005c3c:	60da      	str	r2, [r3, #12]
 8005c3e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005c48:	d156      	bne.n	8005cf8 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005c4a:	4b5b      	ldr	r3, [pc, #364]	; (8005db8 <HAL_ADC_MspInit+0x190>)
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	3301      	adds	r3, #1
 8005c50:	4a59      	ldr	r2, [pc, #356]	; (8005db8 <HAL_ADC_MspInit+0x190>)
 8005c52:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005c54:	4b58      	ldr	r3, [pc, #352]	; (8005db8 <HAL_ADC_MspInit+0x190>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d10b      	bne.n	8005c74 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005c5c:	4b57      	ldr	r3, [pc, #348]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	4a56      	ldr	r2, [pc, #344]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c66:	6153      	str	r3, [r2, #20]
 8005c68:	4b54      	ldr	r3, [pc, #336]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c70:	61bb      	str	r3, [r7, #24]
 8005c72:	69bb      	ldr	r3, [r7, #24]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005c74:	4b51      	ldr	r3, [pc, #324]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005c76:	695b      	ldr	r3, [r3, #20]
 8005c78:	4a50      	ldr	r2, [pc, #320]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005c7a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c7e:	6153      	str	r3, [r2, #20]
 8005c80:	4b4e      	ldr	r3, [pc, #312]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005c82:	695b      	ldr	r3, [r3, #20]
 8005c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c88:	617b      	str	r3, [r7, #20]
 8005c8a:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PA3     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8005c8c:	230b      	movs	r3, #11
 8005c8e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005c90:	2303      	movs	r3, #3
 8005c92:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005c94:	2300      	movs	r3, #0
 8005c96:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005c98:	f107 031c 	add.w	r3, r7, #28
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005ca2:	f7fd f8af 	bl	8002e04 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8005ca6:	4b46      	ldr	r3, [pc, #280]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005ca8:	4a46      	ldr	r2, [pc, #280]	; (8005dc4 <HAL_ADC_MspInit+0x19c>)
 8005caa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005cac:	4b44      	ldr	r3, [pc, #272]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cae:	2200      	movs	r2, #0
 8005cb0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005cb2:	4b43      	ldr	r3, [pc, #268]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005cb8:	4b41      	ldr	r3, [pc, #260]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cba:	2280      	movs	r2, #128	; 0x80
 8005cbc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005cbe:	4b40      	ldr	r3, [pc, #256]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cc0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005cc4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005cc6:	4b3e      	ldr	r3, [pc, #248]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005ccc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005cce:	4b3c      	ldr	r3, [pc, #240]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cd0:	2220      	movs	r2, #32
 8005cd2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005cd4:	4b3a      	ldr	r3, [pc, #232]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cd6:	2200      	movs	r2, #0
 8005cd8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005cda:	4839      	ldr	r0, [pc, #228]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cdc:	f7fc fefb 	bl	8002ad6 <HAL_DMA_Init>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_ADC_MspInit+0xc2>
    {
      Error_Handler();
 8005ce6:	f000 fbb0 	bl	800644a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a34      	ldr	r2, [pc, #208]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cee:	639a      	str	r2, [r3, #56]	; 0x38
 8005cf0:	4a33      	ldr	r2, [pc, #204]	; (8005dc0 <HAL_ADC_MspInit+0x198>)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8005cf6:	e05a      	b.n	8005dae <HAL_ADC_MspInit+0x186>
  else if(adcHandle->Instance==ADC2)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a32      	ldr	r2, [pc, #200]	; (8005dc8 <HAL_ADC_MspInit+0x1a0>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d155      	bne.n	8005dae <HAL_ADC_MspInit+0x186>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8005d02:	4b2d      	ldr	r3, [pc, #180]	; (8005db8 <HAL_ADC_MspInit+0x190>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3301      	adds	r3, #1
 8005d08:	4a2b      	ldr	r2, [pc, #172]	; (8005db8 <HAL_ADC_MspInit+0x190>)
 8005d0a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8005d0c:	4b2a      	ldr	r3, [pc, #168]	; (8005db8 <HAL_ADC_MspInit+0x190>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d10b      	bne.n	8005d2c <HAL_ADC_MspInit+0x104>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8005d14:	4b29      	ldr	r3, [pc, #164]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005d16:	695b      	ldr	r3, [r3, #20]
 8005d18:	4a28      	ldr	r2, [pc, #160]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005d1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d1e:	6153      	str	r3, [r2, #20]
 8005d20:	4b26      	ldr	r3, [pc, #152]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005d22:	695b      	ldr	r3, [r3, #20]
 8005d24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d28:	613b      	str	r3, [r7, #16]
 8005d2a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d2c:	4b23      	ldr	r3, [pc, #140]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	4a22      	ldr	r2, [pc, #136]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005d32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005d36:	6153      	str	r3, [r2, #20]
 8005d38:	4b20      	ldr	r3, [pc, #128]	; (8005dbc <HAL_ADC_MspInit+0x194>)
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d40:	60fb      	str	r3, [r7, #12]
 8005d42:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8005d44:	2370      	movs	r3, #112	; 0x70
 8005d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d50:	f107 031c 	add.w	r3, r7, #28
 8005d54:	4619      	mov	r1, r3
 8005d56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d5a:	f7fd f853 	bl	8002e04 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8005d5e:	4b1b      	ldr	r3, [pc, #108]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d60:	4a1b      	ldr	r2, [pc, #108]	; (8005dd0 <HAL_ADC_MspInit+0x1a8>)
 8005d62:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005d64:	4b19      	ldr	r3, [pc, #100]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d66:	2200      	movs	r2, #0
 8005d68:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8005d6a:	4b18      	ldr	r3, [pc, #96]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005d70:	4b16      	ldr	r3, [pc, #88]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d72:	2280      	movs	r2, #128	; 0x80
 8005d74:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005d76:	4b15      	ldr	r3, [pc, #84]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d78:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005d7c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005d7e:	4b13      	ldr	r3, [pc, #76]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d80:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005d84:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8005d86:	4b11      	ldr	r3, [pc, #68]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d88:	2220      	movs	r2, #32
 8005d8a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d8e:	2200      	movs	r2, #0
 8005d90:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8005d92:	480e      	ldr	r0, [pc, #56]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005d94:	f7fc fe9f 	bl	8002ad6 <HAL_DMA_Init>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d001      	beq.n	8005da2 <HAL_ADC_MspInit+0x17a>
      Error_Handler();
 8005d9e:	f000 fb54 	bl	800644a <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a09      	ldr	r2, [pc, #36]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005da6:	639a      	str	r2, [r3, #56]	; 0x38
 8005da8:	4a08      	ldr	r2, [pc, #32]	; (8005dcc <HAL_ADC_MspInit+0x1a4>)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6253      	str	r3, [r2, #36]	; 0x24
}
 8005dae:	bf00      	nop
 8005db0:	3730      	adds	r7, #48	; 0x30
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bd80      	pop	{r7, pc}
 8005db6:	bf00      	nop
 8005db8:	20000a1c 	.word	0x20000a1c
 8005dbc:	40021000 	.word	0x40021000
 8005dc0:	20000afc 	.word	0x20000afc
 8005dc4:	40020008 	.word	0x40020008
 8005dc8:	50000100 	.word	0x50000100
 8005dcc:	20000b40 	.word	0x20000b40
 8005dd0:	4002001c 	.word	0x4002001c

08005dd4 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	af00      	add	r7, sp, #0

  hcan.Instance = CAN;
 8005dd8:	4b17      	ldr	r3, [pc, #92]	; (8005e38 <MX_CAN_Init+0x64>)
 8005dda:	4a18      	ldr	r2, [pc, #96]	; (8005e3c <MX_CAN_Init+0x68>)
 8005ddc:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8005dde:	4b16      	ldr	r3, [pc, #88]	; (8005e38 <MX_CAN_Init+0x64>)
 8005de0:	2204      	movs	r2, #4
 8005de2:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8005de4:	4b14      	ldr	r3, [pc, #80]	; (8005e38 <MX_CAN_Init+0x64>)
 8005de6:	2200      	movs	r2, #0
 8005de8:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8005dea:	4b13      	ldr	r3, [pc, #76]	; (8005e38 <MX_CAN_Init+0x64>)
 8005dec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005df0:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_7TQ;
 8005df2:	4b11      	ldr	r3, [pc, #68]	; (8005e38 <MX_CAN_Init+0x64>)
 8005df4:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
 8005df8:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8005dfa:	4b0f      	ldr	r3, [pc, #60]	; (8005e38 <MX_CAN_Init+0x64>)
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8005e00:	4b0d      	ldr	r3, [pc, #52]	; (8005e38 <MX_CAN_Init+0x64>)
 8005e02:	2200      	movs	r2, #0
 8005e04:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8005e06:	4b0c      	ldr	r3, [pc, #48]	; (8005e38 <MX_CAN_Init+0x64>)
 8005e08:	2201      	movs	r2, #1
 8005e0a:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8005e0c:	4b0a      	ldr	r3, [pc, #40]	; (8005e38 <MX_CAN_Init+0x64>)
 8005e0e:	2200      	movs	r2, #0
 8005e10:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8005e12:	4b09      	ldr	r3, [pc, #36]	; (8005e38 <MX_CAN_Init+0x64>)
 8005e14:	2200      	movs	r2, #0
 8005e16:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8005e18:	4b07      	ldr	r3, [pc, #28]	; (8005e38 <MX_CAN_Init+0x64>)
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = ENABLE;
 8005e1e:	4b06      	ldr	r3, [pc, #24]	; (8005e38 <MX_CAN_Init+0x64>)
 8005e20:	2201      	movs	r2, #1
 8005e22:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8005e24:	4804      	ldr	r0, [pc, #16]	; (8005e38 <MX_CAN_Init+0x64>)
 8005e26:	f7fb ffda 	bl	8001dde <HAL_CAN_Init>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d001      	beq.n	8005e34 <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8005e30:	f000 fb0b 	bl	800644a <Error_Handler>
  }

}
 8005e34:	bf00      	nop
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	20000b84 	.word	0x20000b84
 8005e3c:	40006400 	.word	0x40006400

08005e40 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b08a      	sub	sp, #40	; 0x28
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005e48:	f107 0314 	add.w	r3, r7, #20
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	601a      	str	r2, [r3, #0]
 8005e50:	605a      	str	r2, [r3, #4]
 8005e52:	609a      	str	r2, [r3, #8]
 8005e54:	60da      	str	r2, [r3, #12]
 8005e56:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a20      	ldr	r2, [pc, #128]	; (8005ee0 <HAL_CAN_MspInit+0xa0>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d139      	bne.n	8005ed6 <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* CAN clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8005e62:	4b20      	ldr	r3, [pc, #128]	; (8005ee4 <HAL_CAN_MspInit+0xa4>)
 8005e64:	69db      	ldr	r3, [r3, #28]
 8005e66:	4a1f      	ldr	r2, [pc, #124]	; (8005ee4 <HAL_CAN_MspInit+0xa4>)
 8005e68:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005e6c:	61d3      	str	r3, [r2, #28]
 8005e6e:	4b1d      	ldr	r3, [pc, #116]	; (8005ee4 <HAL_CAN_MspInit+0xa4>)
 8005e70:	69db      	ldr	r3, [r3, #28]
 8005e72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e76:	613b      	str	r3, [r7, #16]
 8005e78:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005e7a:	4b1a      	ldr	r3, [pc, #104]	; (8005ee4 <HAL_CAN_MspInit+0xa4>)
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	4a19      	ldr	r2, [pc, #100]	; (8005ee4 <HAL_CAN_MspInit+0xa4>)
 8005e80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e84:	6153      	str	r3, [r2, #20]
 8005e86:	4b17      	ldr	r3, [pc, #92]	; (8005ee4 <HAL_CAN_MspInit+0xa4>)
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005e8e:	60fb      	str	r3, [r7, #12]
 8005e90:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration    
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005e92:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005e96:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e98:	2302      	movs	r3, #2
 8005e9a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005ea0:	2303      	movs	r3, #3
 8005ea2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8005ea4:	2309      	movs	r3, #9
 8005ea6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ea8:	f107 0314 	add.w	r3, r7, #20
 8005eac:	4619      	mov	r1, r3
 8005eae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005eb2:	f7fc ffa7 	bl	8002e04 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CAN_RX0_IRQn, 0, 0);
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	2100      	movs	r1, #0
 8005eba:	2014      	movs	r0, #20
 8005ebc:	f7fc fdd5 	bl	8002a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX0_IRQn);
 8005ec0:	2014      	movs	r0, #20
 8005ec2:	f7fc fdee 	bl	8002aa2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN_RX1_IRQn, 0, 0);
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	2100      	movs	r1, #0
 8005eca:	2015      	movs	r0, #21
 8005ecc:	f7fc fdcd 	bl	8002a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN_RX1_IRQn);
 8005ed0:	2015      	movs	r0, #21
 8005ed2:	f7fc fde6 	bl	8002aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }
}
 8005ed6:	bf00      	nop
 8005ed8:	3728      	adds	r7, #40	; 0x28
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	40006400 	.word	0x40006400
 8005ee4:	40021000 	.word	0x40021000

08005ee8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005eee:	4b10      	ldr	r3, [pc, #64]	; (8005f30 <MX_DMA_Init+0x48>)
 8005ef0:	695b      	ldr	r3, [r3, #20]
 8005ef2:	4a0f      	ldr	r2, [pc, #60]	; (8005f30 <MX_DMA_Init+0x48>)
 8005ef4:	f043 0301 	orr.w	r3, r3, #1
 8005ef8:	6153      	str	r3, [r2, #20]
 8005efa:	4b0d      	ldr	r3, [pc, #52]	; (8005f30 <MX_DMA_Init+0x48>)
 8005efc:	695b      	ldr	r3, [r3, #20]
 8005efe:	f003 0301 	and.w	r3, r3, #1
 8005f02:	607b      	str	r3, [r7, #4]
 8005f04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8005f06:	2200      	movs	r2, #0
 8005f08:	2100      	movs	r1, #0
 8005f0a:	200b      	movs	r0, #11
 8005f0c:	f7fc fdad 	bl	8002a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8005f10:	200b      	movs	r0, #11
 8005f12:	f7fc fdc6 	bl	8002aa2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8005f16:	2200      	movs	r2, #0
 8005f18:	2100      	movs	r1, #0
 8005f1a:	200c      	movs	r0, #12
 8005f1c:	f7fc fda5 	bl	8002a6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8005f20:	200c      	movs	r0, #12
 8005f22:	f7fc fdbe 	bl	8002aa2 <HAL_NVIC_EnableIRQ>

}
 8005f26:	bf00      	nop
 8005f28:	3708      	adds	r7, #8
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	40021000 	.word	0x40021000

08005f34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b088      	sub	sp, #32
 8005f38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005f3a:	f107 030c 	add.w	r3, r7, #12
 8005f3e:	2200      	movs	r2, #0
 8005f40:	601a      	str	r2, [r3, #0]
 8005f42:	605a      	str	r2, [r3, #4]
 8005f44:	609a      	str	r2, [r3, #8]
 8005f46:	60da      	str	r2, [r3, #12]
 8005f48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8005f4a:	4b2a      	ldr	r3, [pc, #168]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f4c:	695b      	ldr	r3, [r3, #20]
 8005f4e:	4a29      	ldr	r2, [pc, #164]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f50:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005f54:	6153      	str	r3, [r2, #20]
 8005f56:	4b27      	ldr	r3, [pc, #156]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f5e:	60bb      	str	r3, [r7, #8]
 8005f60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005f62:	4b24      	ldr	r3, [pc, #144]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f64:	695b      	ldr	r3, [r3, #20]
 8005f66:	4a23      	ldr	r2, [pc, #140]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f6c:	6153      	str	r3, [r2, #20]
 8005f6e:	4b21      	ldr	r3, [pc, #132]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f70:	695b      	ldr	r3, [r3, #20]
 8005f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f76:	607b      	str	r3, [r7, #4]
 8005f78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005f7a:	4b1e      	ldr	r3, [pc, #120]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f7c:	695b      	ldr	r3, [r3, #20]
 8005f7e:	4a1d      	ldr	r2, [pc, #116]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005f84:	6153      	str	r3, [r2, #20]
 8005f86:	4b1b      	ldr	r3, [pc, #108]	; (8005ff4 <MX_GPIO_Init+0xc0>)
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f8e:	603b      	str	r3, [r7, #0]
 8005f90:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8005f92:	2200      	movs	r2, #0
 8005f94:	2108      	movs	r1, #8
 8005f96:	4818      	ldr	r0, [pc, #96]	; (8005ff8 <MX_GPIO_Init+0xc4>)
 8005f98:	f7fd f8be 	bl	8003118 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA7 PA8 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8005f9c:	f44f 63f0 	mov.w	r3, #1920	; 0x780
 8005fa0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005fa6:	2302      	movs	r3, #2
 8005fa8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005faa:	f107 030c 	add.w	r3, r7, #12
 8005fae:	4619      	mov	r1, r3
 8005fb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005fb4:	f7fc ff26 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8005fb8:	2313      	movs	r3, #19
 8005fba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8005fc0:	2302      	movs	r3, #2
 8005fc2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005fc4:	f107 030c 	add.w	r3, r7, #12
 8005fc8:	4619      	mov	r1, r3
 8005fca:	480b      	ldr	r0, [pc, #44]	; (8005ff8 <MX_GPIO_Init+0xc4>)
 8005fcc:	f7fc ff1a 	bl	8002e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD3_Pin;
 8005fd0:	2308      	movs	r3, #8
 8005fd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd8:	2300      	movs	r3, #0
 8005fda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 8005fe0:	f107 030c 	add.w	r3, r7, #12
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4804      	ldr	r0, [pc, #16]	; (8005ff8 <MX_GPIO_Init+0xc4>)
 8005fe8:	f7fc ff0c 	bl	8002e04 <HAL_GPIO_Init>

}
 8005fec:	bf00      	nop
 8005fee:	3720      	adds	r7, #32
 8005ff0:	46bd      	mov	sp, r7
 8005ff2:	bd80      	pop	{r7, pc}
 8005ff4:	40021000 	.word	0x40021000
 8005ff8:	48000400 	.word	0x48000400

08005ffc <_ZN6CanBusC1Emm>:
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
	void SetError();
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	3318      	adds	r3, #24
 800600c:	2200      	movs	r2, #0
 800600e:	601a      	str	r2, [r3, #0]
 8006010:	605a      	str	r2, [r3, #4]
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 2020 	strb.w	r2, [r3, #32]
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2200      	movs	r2, #0
 8006026:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	625a      	str	r2, [r3, #36]	; 0x24
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	629a      	str	r2, [r3, #40]	; 0x28
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	68ba      	ldr	r2, [r7, #8]
 800603a:	62da      	str	r2, [r3, #44]	; 0x2c
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	631a      	str	r2, [r3, #48]	; 0x30

	}
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4618      	mov	r0, r3
 8006046:	3714      	adds	r7, #20
 8006048:	46bd      	mov	sp, r7
 800604a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800604e:	4770      	bx	lr

08006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>:
class MicroSw
{
	GPIO_TypeDef *GPIOx;
	unsigned short pin;
public:
	MicroSw(GPIO_TypeDef *_GPIOx,unsigned short _pin):GPIOx(_GPIOx),pin(_pin)
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	4613      	mov	r3, r2
 800605c:	80fb      	strh	r3, [r7, #6]
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	68ba      	ldr	r2, [r7, #8]
 8006062:	601a      	str	r2, [r3, #0]
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	88fa      	ldrh	r2, [r7, #6]
 8006068:	809a      	strh	r2, [r3, #4]
	{

	}
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	4618      	mov	r0, r3
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <_ZN3ADCC1Ess>:
class ADC
{
	short channel=0;
	short adc_x=0;
public:
	ADC(short _adc_x,short _channel):channel(_channel),adc_x(_adc_x)
 8006078:	b480      	push	{r7}
 800607a:	b083      	sub	sp, #12
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	460b      	mov	r3, r1
 8006082:	807b      	strh	r3, [r7, #2]
 8006084:	4613      	mov	r3, r2
 8006086:	803b      	strh	r3, [r7, #0]
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	883a      	ldrh	r2, [r7, #0]
 800608c:	801a      	strh	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	887a      	ldrh	r2, [r7, #2]
 8006092:	805a      	strh	r2, [r3, #2]
	{

	}
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	4618      	mov	r0, r3
 8006098:	370c      	adds	r7, #12
 800609a:	46bd      	mov	sp, r7
 800609c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a0:	4770      	bx	lr
	...

080060a4 <_ZN21LowlayerHandelTypedefC1Ev>:
public:
	CanBus extcan;
	MicroSw sw1,sw2,sw3,sw4,sw5,sw6,sw7;
	ADC ad1,ad2,ad3,ad4,ad5,ad6;

	LowlayerHandelTypedef():
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b082      	sub	sp, #8
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
	sw1(GPIOB,GPIO_PIN_0),sw2(GPIOB,GPIO_PIN_1),sw3(GPIOA,GPIO_PIN_8),sw4(GPIOA,GPIO_PIN_9),sw5(GPIOA,GPIO_PIN_10),
	sw6(GPIOA,GPIO_PIN_7),sw7(GPIOB,GPIO_PIN_4),
	ad1(2,3),ad2(2,2),ad3(2,1),ad4(1,4),ad5(1,2),ad6(1,1),
	extcan(CAN_ID_EXT,CAN_RTR_DATA)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2200      	movs	r2, #0
 80060b0:	2104      	movs	r1, #4
 80060b2:	4618      	mov	r0, r3
 80060b4:	f7ff ffa2 	bl	8005ffc <_ZN6CanBusC1Emm>
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	3334      	adds	r3, #52	; 0x34
 80060bc:	2201      	movs	r2, #1
 80060be:	4932      	ldr	r1, [pc, #200]	; (8006188 <_ZN21LowlayerHandelTypedefC1Ev+0xe4>)
 80060c0:	4618      	mov	r0, r3
 80060c2:	f7ff ffc5 	bl	8006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	333c      	adds	r3, #60	; 0x3c
 80060ca:	2202      	movs	r2, #2
 80060cc:	492e      	ldr	r1, [pc, #184]	; (8006188 <_ZN21LowlayerHandelTypedefC1Ev+0xe4>)
 80060ce:	4618      	mov	r0, r3
 80060d0:	f7ff ffbe 	bl	8006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	3344      	adds	r3, #68	; 0x44
 80060d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80060dc:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7ff ffb5 	bl	8006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	334c      	adds	r3, #76	; 0x4c
 80060ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80060ee:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80060f2:	4618      	mov	r0, r3
 80060f4:	f7ff ffac 	bl	8006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	3354      	adds	r3, #84	; 0x54
 80060fc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006100:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8006104:	4618      	mov	r0, r3
 8006106:	f7ff ffa3 	bl	8006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	335c      	adds	r3, #92	; 0x5c
 800610e:	2280      	movs	r2, #128	; 0x80
 8006110:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8006114:	4618      	mov	r0, r3
 8006116:	f7ff ff9b 	bl	8006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	3364      	adds	r3, #100	; 0x64
 800611e:	2210      	movs	r2, #16
 8006120:	4919      	ldr	r1, [pc, #100]	; (8006188 <_ZN21LowlayerHandelTypedefC1Ev+0xe4>)
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff ff94 	bl	8006050 <_ZN7MicroSwC1EP12GPIO_TypeDeft>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	336c      	adds	r3, #108	; 0x6c
 800612c:	2203      	movs	r2, #3
 800612e:	2102      	movs	r1, #2
 8006130:	4618      	mov	r0, r3
 8006132:	f7ff ffa1 	bl	8006078 <_ZN3ADCC1Ess>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	3370      	adds	r3, #112	; 0x70
 800613a:	2202      	movs	r2, #2
 800613c:	2102      	movs	r1, #2
 800613e:	4618      	mov	r0, r3
 8006140:	f7ff ff9a 	bl	8006078 <_ZN3ADCC1Ess>
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	3374      	adds	r3, #116	; 0x74
 8006148:	2201      	movs	r2, #1
 800614a:	2102      	movs	r1, #2
 800614c:	4618      	mov	r0, r3
 800614e:	f7ff ff93 	bl	8006078 <_ZN3ADCC1Ess>
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	3378      	adds	r3, #120	; 0x78
 8006156:	2204      	movs	r2, #4
 8006158:	2101      	movs	r1, #1
 800615a:	4618      	mov	r0, r3
 800615c:	f7ff ff8c 	bl	8006078 <_ZN3ADCC1Ess>
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	337c      	adds	r3, #124	; 0x7c
 8006164:	2202      	movs	r2, #2
 8006166:	2101      	movs	r1, #1
 8006168:	4618      	mov	r0, r3
 800616a:	f7ff ff85 	bl	8006078 <_ZN3ADCC1Ess>
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	3380      	adds	r3, #128	; 0x80
 8006172:	2201      	movs	r2, #1
 8006174:	2101      	movs	r1, #1
 8006176:	4618      	mov	r0, r3
 8006178:	f7ff ff7e 	bl	8006078 <_ZN3ADCC1Ess>
	{

	}
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	4618      	mov	r0, r3
 8006180:	3708      	adds	r7, #8
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	48000400 	.word	0x48000400

0800618c <_ZN3AppC1EP21LowlayerHandelTypedef>:
	unsigned char txbuf4[6]={0,};
	void DivideData();
	float distance[6];
	bool TXok=false;
public:
	App(LowlayerHandelTypedef *_plow):plow(_plow)
 800618c:	b480      	push	{r7}
 800618e:	b083      	sub	sp, #12
 8006190:	af00      	add	r7, sp, #0
 8006192:	6078      	str	r0, [r7, #4]
 8006194:	6039      	str	r1, [r7, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	683a      	ldr	r2, [r7, #0]
 800619a:	601a      	str	r2, [r3, #0]
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	809a      	strh	r2, [r3, #4]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	3306      	adds	r3, #6
 80061a6:	2200      	movs	r2, #0
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	605a      	str	r2, [r3, #4]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	330e      	adds	r3, #14
 80061b0:	2200      	movs	r2, #0
 80061b2:	601a      	str	r2, [r3, #0]
 80061b4:	605a      	str	r2, [r3, #4]
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	759a      	strb	r2, [r3, #22]
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	3317      	adds	r3, #23
 80061c0:	2200      	movs	r2, #0
 80061c2:	601a      	str	r2, [r3, #0]
 80061c4:	809a      	strh	r2, [r3, #4]
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	{
	}
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	4618      	mov	r0, r3
 80061d2:	370c      	adds	r7, #12
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr

080061dc <_ZN6Timer1C1EP17TIM_HandleTypeDef>:
	 unsigned short Prescaler;
	 float ajustperiod;

	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle):htim(timhandle),period(0),counterperiod(0),Prescaler(0),ajustperiod(0)
 80061dc:	b480      	push	{r7}
 80061de:	b083      	sub	sp, #12
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f04f 0200 	mov.w	r2, #0
 80061ec:	601a      	str	r2, [r3, #0]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	809a      	strh	r2, [r3, #4]
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	80da      	strh	r2, [r3, #6]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f04f 0200 	mov.w	r2, #0
 8006200:	609a      	str	r2, [r3, #8]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	683a      	ldr	r2, [r7, #0]
 8006206:	60da      	str	r2, [r3, #12]
	{

	}
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4618      	mov	r0, r3
 800620c:	370c      	adds	r7, #12
 800620e:	46bd      	mov	sp, r7
 8006210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006214:	4770      	bx	lr
	...

08006218 <_ZN6Timer111SetLoopTimeEf>:
 void SetLoopTime(float p)
 8006218:	b580      	push	{r7, lr}
 800621a:	ed2d 8b02 	vpush	{d8}
 800621e:	b082      	sub	sp, #8
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	ed87 0a00 	vstr	s0, [r7]
	{
	 period=p/1000;
 8006228:	ed97 7a00 	vldr	s14, [r7]
 800622c:	eddf 6a31 	vldr	s13, [pc, #196]	; 80062f4 <_ZN6Timer111SetLoopTimeEf+0xdc>
 8006230:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	edc3 7a00 	vstr	s15, [r3]
	 				/**************initialization******************/
	 						while(ajustperiod!=period)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	ed93 7a02 	vldr	s14, [r3, #8]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	edd3 7a00 	vldr	s15, [r3]
 8006246:	eeb4 7a67 	vcmp.f32	s14, s15
 800624a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800624e:	d03f      	beq.n	80062d0 <_ZN6Timer111SetLoopTimeEf+0xb8>
	 						{
	 							Prescaler++;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	88db      	ldrh	r3, [r3, #6]
 8006254:	3301      	adds	r3, #1
 8006256:	b29a      	uxth	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	80da      	strh	r2, [r3, #6]
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2200      	movs	r2, #0
 8006260:	809a      	strh	r2, [r3, #4]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	889b      	ldrh	r3, [r3, #4]
 8006266:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800626a:	4293      	cmp	r3, r2
 800626c:	d0e5      	beq.n	800623a <_ZN6Timer111SetLoopTimeEf+0x22>
	 							{
	 							ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	88db      	ldrh	r3, [r3, #6]
 8006272:	ee07 3a90 	vmov	s15, r3
 8006276:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	889b      	ldrh	r3, [r3, #4]
 800627e:	ee07 3a90 	vmov	s15, r3
 8006282:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006286:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800628a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800628e:	ee27 8a27 	vmul.f32	s16, s14, s15
 8006292:	f7fe f86d 	bl	8004370 <HAL_RCC_GetPCLK1Freq>
 8006296:	ee07 0a90 	vmov	s15, r0
 800629a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800629e:	eec8 7a07 	vdiv.f32	s15, s16, s14
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	edc3 7a02 	vstr	s15, [r3, #8]
	 								if(ajustperiod==period)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	ed93 7a02 	vldr	s14, [r3, #8]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	edd3 7a00 	vldr	s15, [r3]
 80062b4:	eeb4 7a67 	vcmp.f32	s14, s15
 80062b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062bc:	d006      	beq.n	80062cc <_ZN6Timer111SetLoopTimeEf+0xb4>
	 							for(counterperiod=0;counterperiod<65535;counterperiod++)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	889b      	ldrh	r3, [r3, #4]
 80062c2:	3301      	adds	r3, #1
 80062c4:	b29a      	uxth	r2, r3
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	809a      	strh	r2, [r3, #4]
 80062ca:	e7ca      	b.n	8006262 <_ZN6Timer111SetLoopTimeEf+0x4a>
	 								{
	 									break;
 80062cc:	bf00      	nop
	 						while(ajustperiod!=period)
 80062ce:	e7b4      	b.n	800623a <_ZN6Timer111SetLoopTimeEf+0x22>
	 								}
	 							}
	 						}
	 						htim->Init.Prescaler=(unsigned short)Prescaler-1;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	88db      	ldrh	r3, [r3, #6]
 80062d4:	1e5a      	subs	r2, r3, #1
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	68db      	ldr	r3, [r3, #12]
 80062da:	605a      	str	r2, [r3, #4]
	 						htim->Init.Period=(unsigned short)counterperiod;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	889a      	ldrh	r2, [r3, #4]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	68db      	ldr	r3, [r3, #12]
 80062e4:	60da      	str	r2, [r3, #12]

				/***********************************************/

	}
 80062e6:	bf00      	nop
 80062e8:	3708      	adds	r7, #8
 80062ea:	46bd      	mov	sp, r7
 80062ec:	ecbd 8b02 	vpop	{d8}
 80062f0:	bd80      	pop	{r7, pc}
 80062f2:	bf00      	nop
 80062f4:	447a0000 	.word	0x447a0000

080062f8 <_ZN6Timer15StartEv>:
	void Start()
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
		{
		HAL_TIM_Base_Init(htim);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	68db      	ldr	r3, [r3, #12]
 8006304:	4618      	mov	r0, r3
 8006306:	f7fe f877 	bl	80043f8 <HAL_TIM_Base_Init>
			HAL_TIM_Base_Start_IT(htim);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	4618      	mov	r0, r3
 8006310:	f7fe f8ca 	bl	80044a8 <HAL_TIM_Base_Start_IT>
		}
 8006314:	bf00      	nop
 8006316:	3708      	adds	r7, #8
 8006318:	46bd      	mov	sp, r7
 800631a:	bd80      	pop	{r7, pc}

0800631c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800631c:	b580      	push	{r7, lr}
 800631e:	b0b4      	sub	sp, #208	; 0xd0
 8006320:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	 setbuf(stdout, NULL);
 8006322:	4b20      	ldr	r3, [pc, #128]	; (80063a4 <main+0x88>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	2100      	movs	r1, #0
 800632a:	4618      	mov	r0, r3
 800632c:	f000 fb6e 	bl	8006a0c <setbuf>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006330:	f7fa fdba 	bl	8000ea8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006334:	f000 f83a 	bl	80063ac <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006338:	f7ff fdfc 	bl	8005f34 <MX_GPIO_Init>
  MX_DMA_Init();
 800633c:	f7ff fdd4 	bl	8005ee8 <MX_DMA_Init>
  MX_ADC1_Init();
 8006340:	f7ff fb6c 	bl	8005a1c <MX_ADC1_Init>
  MX_ADC2_Init();
 8006344:	f7ff fbf6 	bl	8005b34 <MX_ADC2_Init>
  MX_CAN_Init();
 8006348:	f7ff fd44 	bl	8005dd4 <MX_CAN_Init>
  MX_USART2_UART_Init();
 800634c:	f000 fa7c 	bl	8006848 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8006350:	f000 fa1e 	bl	8006790 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */

  LowlayerHandelTypedef hlow;
 8006354:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006358:	4618      	mov	r0, r3
 800635a:	f7ff fea3 	bl	80060a4 <_ZN21LowlayerHandelTypedefC1Ev>
  FilterConfig();
 800635e:	f7ff f9e7 	bl	8005730 <_Z12FilterConfigv>
  hlow.ad1.Start();
 8006362:	f7fe ff9d 	bl	80052a0 <_ZN3ADC5StartEv>
  Timer1 LoopInt(&htim6);
 8006366:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800636a:	490f      	ldr	r1, [pc, #60]	; (80063a8 <main+0x8c>)
 800636c:	4618      	mov	r0, r3
 800636e:	f7ff ff35 	bl	80061dc <_ZN6Timer1C1EP17TIM_HandleTypeDef>
  LoopInt.SetLoopTime(2);
 8006372:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006376:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800637a:	4618      	mov	r0, r3
 800637c:	f7ff ff4c 	bl	8006218 <_ZN6Timer111SetLoopTimeEf>
  LoopInt.Start();
 8006380:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8006384:	4618      	mov	r0, r3
 8006386:	f7ff ffb7 	bl	80062f8 <_ZN6Timer15StartEv>
  App app(&hlow);
 800638a:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800638e:	463b      	mov	r3, r7
 8006390:	4611      	mov	r1, r2
 8006392:	4618      	mov	r0, r3
 8006394:	f7ff fefa 	bl	800618c <_ZN3AppC1EP21LowlayerHandelTypedef>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
#ifdef RUN
	  app.TaskShift();
 8006398:	463b      	mov	r3, r7
 800639a:	4618      	mov	r0, r3
 800639c:	f7ff f8e8 	bl	8005570 <_ZN3App9TaskShiftEv>
 80063a0:	e7fa      	b.n	8006398 <main+0x7c>
 80063a2:	bf00      	nop
 80063a4:	2000000c 	.word	0x2000000c
 80063a8:	20000bac 	.word	0x20000bac

080063ac <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b090      	sub	sp, #64	; 0x40
 80063b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80063b2:	f107 0318 	add.w	r3, r7, #24
 80063b6:	2228      	movs	r2, #40	; 0x28
 80063b8:	2100      	movs	r1, #0
 80063ba:	4618      	mov	r0, r3
 80063bc:	f000 fb0c 	bl	80069d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80063c0:	1d3b      	adds	r3, r7, #4
 80063c2:	2200      	movs	r2, #0
 80063c4:	601a      	str	r2, [r3, #0]
 80063c6:	605a      	str	r2, [r3, #4]
 80063c8:	609a      	str	r2, [r3, #8]
 80063ca:	60da      	str	r2, [r3, #12]
 80063cc:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80063ce:	2301      	movs	r3, #1
 80063d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80063d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80063d8:	2300      	movs	r3, #0
 80063da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80063dc:	2301      	movs	r3, #1
 80063de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80063e0:	2302      	movs	r3, #2
 80063e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80063e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80063e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80063ea:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80063ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80063f0:	f107 0318 	add.w	r3, r7, #24
 80063f4:	4618      	mov	r0, r3
 80063f6:	f7fc fec1 	bl	800317c <HAL_RCC_OscConfig>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	bf14      	ite	ne
 8006400:	2301      	movne	r3, #1
 8006402:	2300      	moveq	r3, #0
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b00      	cmp	r3, #0
 8006408:	d001      	beq.n	800640e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 800640a:	f000 f81e 	bl	800644a <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800640e:	230f      	movs	r3, #15
 8006410:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006412:	2302      	movs	r3, #2
 8006414:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8006416:	2300      	movs	r3, #0
 8006418:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800641a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800641e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006420:	2300      	movs	r3, #0
 8006422:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006424:	1d3b      	adds	r3, r7, #4
 8006426:	2102      	movs	r1, #2
 8006428:	4618      	mov	r0, r3
 800642a:	f7fd fdaf 	bl	8003f8c <HAL_RCC_ClockConfig>
 800642e:	4603      	mov	r3, r0
 8006430:	2b00      	cmp	r3, #0
 8006432:	bf14      	ite	ne
 8006434:	2301      	movne	r3, #1
 8006436:	2300      	moveq	r3, #0
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 800643e:	f000 f804 	bl	800644a <Error_Handler>
  }
}
 8006442:	bf00      	nop
 8006444:	3740      	adds	r7, #64	; 0x40
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}

0800644a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800644a:	b480      	push	{r7}
 800644c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800644e:	bf00      	nop
 8006450:	46bd      	mov	sp, r7
 8006452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006456:	4770      	bx	lr

08006458 <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b082      	sub	sp, #8
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8006460:	1d39      	adds	r1, r7, #4
 8006462:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006466:	2201      	movs	r2, #1
 8006468:	4803      	ldr	r0, [pc, #12]	; (8006478 <__io_putchar+0x20>)
 800646a:	f7fe fb13 	bl	8004a94 <HAL_UART_Transmit>

  return ch;
 800646e:	687b      	ldr	r3, [r7, #4]
}
 8006470:	4618      	mov	r0, r3
 8006472:	3708      	adds	r7, #8
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	20000bf8 	.word	0x20000bf8

0800647c <__io_getchar>:

GETCHAR_PROTOTYPE
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b084      	sub	sp, #16
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
  uint8_t ch = 0;
 8006484:	2300      	movs	r3, #0
 8006486:	73fb      	strb	r3, [r7, #15]
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8006488:	f107 010f 	add.w	r1, r7, #15
 800648c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006490:	2201      	movs	r2, #1
 8006492:	480a      	ldr	r0, [pc, #40]	; (80064bc <__io_getchar+0x40>)
 8006494:	f7fe fb92 	bl	8004bbc <HAL_UART_Receive>

  if (ch == '\r')
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	2b0d      	cmp	r3, #13
 800649c:	d104      	bne.n	80064a8 <__io_getchar+0x2c>
  {
      __io_putchar('\r');
 800649e:	200d      	movs	r0, #13
 80064a0:	f7ff ffda 	bl	8006458 <__io_putchar>
      ch = '\n';
 80064a4:	230a      	movs	r3, #10
 80064a6:	73fb      	strb	r3, [r7, #15]
  }

  return __io_putchar(ch);
 80064a8:	7bfb      	ldrb	r3, [r7, #15]
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7ff ffd4 	bl	8006458 <__io_putchar>
 80064b0:	4603      	mov	r3, r0
//  return ch;
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3710      	adds	r7, #16
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20000bf8 	.word	0x20000bf8

080064c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80064c0:	b480      	push	{r7}
 80064c2:	b083      	sub	sp, #12
 80064c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80064c6:	4b0f      	ldr	r3, [pc, #60]	; (8006504 <HAL_MspInit+0x44>)
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	4a0e      	ldr	r2, [pc, #56]	; (8006504 <HAL_MspInit+0x44>)
 80064cc:	f043 0301 	orr.w	r3, r3, #1
 80064d0:	6193      	str	r3, [r2, #24]
 80064d2:	4b0c      	ldr	r3, [pc, #48]	; (8006504 <HAL_MspInit+0x44>)
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	f003 0301 	and.w	r3, r3, #1
 80064da:	607b      	str	r3, [r7, #4]
 80064dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80064de:	4b09      	ldr	r3, [pc, #36]	; (8006504 <HAL_MspInit+0x44>)
 80064e0:	69db      	ldr	r3, [r3, #28]
 80064e2:	4a08      	ldr	r2, [pc, #32]	; (8006504 <HAL_MspInit+0x44>)
 80064e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064e8:	61d3      	str	r3, [r2, #28]
 80064ea:	4b06      	ldr	r3, [pc, #24]	; (8006504 <HAL_MspInit+0x44>)
 80064ec:	69db      	ldr	r3, [r3, #28]
 80064ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064f2:	603b      	str	r3, [r7, #0]
 80064f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80064f6:	bf00      	nop
 80064f8:	370c      	adds	r7, #12
 80064fa:	46bd      	mov	sp, r7
 80064fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006500:	4770      	bx	lr
 8006502:	bf00      	nop
 8006504:	40021000 	.word	0x40021000

08006508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006508:	b480      	push	{r7}
 800650a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800650c:	bf00      	nop
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr

08006516 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006516:	b480      	push	{r7}
 8006518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800651a:	e7fe      	b.n	800651a <HardFault_Handler+0x4>

0800651c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800651c:	b480      	push	{r7}
 800651e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006520:	e7fe      	b.n	8006520 <MemManage_Handler+0x4>

08006522 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006522:	b480      	push	{r7}
 8006524:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006526:	e7fe      	b.n	8006526 <BusFault_Handler+0x4>

08006528 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006528:	b480      	push	{r7}
 800652a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800652c:	e7fe      	b.n	800652c <UsageFault_Handler+0x4>

0800652e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800652e:	b480      	push	{r7}
 8006530:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006532:	bf00      	nop
 8006534:	46bd      	mov	sp, r7
 8006536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800653a:	4770      	bx	lr

0800653c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800653c:	b480      	push	{r7}
 800653e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006540:	bf00      	nop
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr

0800654a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800654a:	b480      	push	{r7}
 800654c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800654e:	bf00      	nop
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006558:	b580      	push	{r7, lr}
 800655a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800655c:	f7fa fcea 	bl	8000f34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006560:	bf00      	nop
 8006562:	bd80      	pop	{r7, pc}

08006564 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006568:	4802      	ldr	r0, [pc, #8]	; (8006574 <DMA1_Channel1_IRQHandler+0x10>)
 800656a:	f7fc fb5a 	bl	8002c22 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800656e:	bf00      	nop
 8006570:	bd80      	pop	{r7, pc}
 8006572:	bf00      	nop
 8006574:	20000afc 	.word	0x20000afc

08006578 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800657c:	4802      	ldr	r0, [pc, #8]	; (8006588 <DMA1_Channel2_IRQHandler+0x10>)
 800657e:	f7fc fb50 	bl	8002c22 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8006582:	bf00      	nop
 8006584:	bd80      	pop	{r7, pc}
 8006586:	bf00      	nop
 8006588:	20000b40 	.word	0x20000b40

0800658c <CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 interrupt.
  */
void CAN_RX0_IRQHandler(void)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX0_IRQn 0 */

  /* USER CODE END CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8006590:	4802      	ldr	r0, [pc, #8]	; (800659c <CAN_RX0_IRQHandler+0x10>)
 8006592:	f7fb ff65 	bl	8002460 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX0_IRQn 1 */

  /* USER CODE END CAN_RX0_IRQn 1 */
}
 8006596:	bf00      	nop
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	20000b84 	.word	0x20000b84

080065a0 <CAN_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN_RX1_IRQHandler(void)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN_RX1_IRQn 0 */

  /* USER CODE END CAN_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80065a4:	4802      	ldr	r0, [pc, #8]	; (80065b0 <CAN_RX1_IRQHandler+0x10>)
 80065a6:	f7fb ff5b 	bl	8002460 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN_RX1_IRQn 1 */

  /* USER CODE END CAN_RX1_IRQn 1 */
}
 80065aa:	bf00      	nop
 80065ac:	bd80      	pop	{r7, pc}
 80065ae:	bf00      	nop
 80065b0:	20000b84 	.word	0x20000b84

080065b4 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80065b8:	4802      	ldr	r0, [pc, #8]	; (80065c4 <TIM6_DAC1_IRQHandler+0x10>)
 80065ba:	f7fd ffd1 	bl	8004560 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80065be:	bf00      	nop
 80065c0:	bd80      	pop	{r7, pc}
 80065c2:	bf00      	nop
 80065c4:	20000bac 	.word	0x20000bac

080065c8 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b086      	sub	sp, #24
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	60f8      	str	r0, [r7, #12]
 80065d0:	60b9      	str	r1, [r7, #8]
 80065d2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065d4:	2300      	movs	r3, #0
 80065d6:	617b      	str	r3, [r7, #20]
 80065d8:	e00a      	b.n	80065f0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80065da:	f7ff ff4f 	bl	800647c <__io_getchar>
 80065de:	4601      	mov	r1, r0
 80065e0:	68bb      	ldr	r3, [r7, #8]
 80065e2:	1c5a      	adds	r2, r3, #1
 80065e4:	60ba      	str	r2, [r7, #8]
 80065e6:	b2ca      	uxtb	r2, r1
 80065e8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	3301      	adds	r3, #1
 80065ee:	617b      	str	r3, [r7, #20]
 80065f0:	697a      	ldr	r2, [r7, #20]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	429a      	cmp	r2, r3
 80065f6:	dbf0      	blt.n	80065da <_read+0x12>
	}

return len;
 80065f8:	687b      	ldr	r3, [r7, #4]
}
 80065fa:	4618      	mov	r0, r3
 80065fc:	3718      	adds	r7, #24
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}

08006602 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006602:	b580      	push	{r7, lr}
 8006604:	b086      	sub	sp, #24
 8006606:	af00      	add	r7, sp, #0
 8006608:	60f8      	str	r0, [r7, #12]
 800660a:	60b9      	str	r1, [r7, #8]
 800660c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800660e:	2300      	movs	r3, #0
 8006610:	617b      	str	r3, [r7, #20]
 8006612:	e009      	b.n	8006628 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	1c5a      	adds	r2, r3, #1
 8006618:	60ba      	str	r2, [r7, #8]
 800661a:	781b      	ldrb	r3, [r3, #0]
 800661c:	4618      	mov	r0, r3
 800661e:	f7ff ff1b 	bl	8006458 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	3301      	adds	r3, #1
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	697a      	ldr	r2, [r7, #20]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	429a      	cmp	r2, r3
 800662e:	dbf1      	blt.n	8006614 <_write+0x12>
	}
	return len;
 8006630:	687b      	ldr	r3, [r7, #4]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3718      	adds	r7, #24
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
	...

0800663c <_sbrk>:

caddr_t _sbrk(int incr)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006644:	4b11      	ldr	r3, [pc, #68]	; (800668c <_sbrk+0x50>)
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d102      	bne.n	8006652 <_sbrk+0x16>
		heap_end = &end;
 800664c:	4b0f      	ldr	r3, [pc, #60]	; (800668c <_sbrk+0x50>)
 800664e:	4a10      	ldr	r2, [pc, #64]	; (8006690 <_sbrk+0x54>)
 8006650:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006652:	4b0e      	ldr	r3, [pc, #56]	; (800668c <_sbrk+0x50>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006658:	4b0c      	ldr	r3, [pc, #48]	; (800668c <_sbrk+0x50>)
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4413      	add	r3, r2
 8006660:	466a      	mov	r2, sp
 8006662:	4293      	cmp	r3, r2
 8006664:	d907      	bls.n	8006676 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8006666:	f000 f98d 	bl	8006984 <__errno>
 800666a:	4602      	mov	r2, r0
 800666c:	230c      	movs	r3, #12
 800666e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006670:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006674:	e006      	b.n	8006684 <_sbrk+0x48>
	}

	heap_end += incr;
 8006676:	4b05      	ldr	r3, [pc, #20]	; (800668c <_sbrk+0x50>)
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	4413      	add	r3, r2
 800667e:	4a03      	ldr	r2, [pc, #12]	; (800668c <_sbrk+0x50>)
 8006680:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006682:	68fb      	ldr	r3, [r7, #12]
}
 8006684:	4618      	mov	r0, r3
 8006686:	3710      	adds	r7, #16
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}
 800668c:	20000a20 	.word	0x20000a20
 8006690:	20000c8c 	.word	0x20000c8c

08006694 <_close>:

int _close(int file)
{
 8006694:	b480      	push	{r7}
 8006696:	b083      	sub	sp, #12
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
	return -1;
 800669c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b083      	sub	sp, #12
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
 80066b4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80066bc:	605a      	str	r2, [r3, #4]
	return 0;
 80066be:	2300      	movs	r3, #0
}
 80066c0:	4618      	mov	r0, r3
 80066c2:	370c      	adds	r7, #12
 80066c4:	46bd      	mov	sp, r7
 80066c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ca:	4770      	bx	lr

080066cc <_isatty>:

int _isatty(int file)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b083      	sub	sp, #12
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
	return 1;
 80066d4:	2301      	movs	r3, #1
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	370c      	adds	r7, #12
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr

080066e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80066e2:	b480      	push	{r7}
 80066e4:	b085      	sub	sp, #20
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	60f8      	str	r0, [r7, #12]
 80066ea:	60b9      	str	r1, [r7, #8]
 80066ec:	607a      	str	r2, [r7, #4]
	return 0;
 80066ee:	2300      	movs	r3, #0
}
 80066f0:	4618      	mov	r0, r3
 80066f2:	3714      	adds	r7, #20
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80066fc:	b480      	push	{r7}
 80066fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006700:	4b1f      	ldr	r3, [pc, #124]	; (8006780 <SystemInit+0x84>)
 8006702:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006706:	4a1e      	ldr	r2, [pc, #120]	; (8006780 <SystemInit+0x84>)
 8006708:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800670c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8006710:	4b1c      	ldr	r3, [pc, #112]	; (8006784 <SystemInit+0x88>)
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	4a1b      	ldr	r2, [pc, #108]	; (8006784 <SystemInit+0x88>)
 8006716:	f043 0301 	orr.w	r3, r3, #1
 800671a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 800671c:	4b19      	ldr	r3, [pc, #100]	; (8006784 <SystemInit+0x88>)
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	4918      	ldr	r1, [pc, #96]	; (8006784 <SystemInit+0x88>)
 8006722:	4b19      	ldr	r3, [pc, #100]	; (8006788 <SystemInit+0x8c>)
 8006724:	4013      	ands	r3, r2
 8006726:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8006728:	4b16      	ldr	r3, [pc, #88]	; (8006784 <SystemInit+0x88>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a15      	ldr	r2, [pc, #84]	; (8006784 <SystemInit+0x88>)
 800672e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8006732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006736:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006738:	4b12      	ldr	r3, [pc, #72]	; (8006784 <SystemInit+0x88>)
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4a11      	ldr	r2, [pc, #68]	; (8006784 <SystemInit+0x88>)
 800673e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006742:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8006744:	4b0f      	ldr	r3, [pc, #60]	; (8006784 <SystemInit+0x88>)
 8006746:	685b      	ldr	r3, [r3, #4]
 8006748:	4a0e      	ldr	r2, [pc, #56]	; (8006784 <SystemInit+0x88>)
 800674a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800674e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8006750:	4b0c      	ldr	r3, [pc, #48]	; (8006784 <SystemInit+0x88>)
 8006752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006754:	4a0b      	ldr	r2, [pc, #44]	; (8006784 <SystemInit+0x88>)
 8006756:	f023 030f 	bic.w	r3, r3, #15
 800675a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 800675c:	4b09      	ldr	r3, [pc, #36]	; (8006784 <SystemInit+0x88>)
 800675e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006760:	4908      	ldr	r1, [pc, #32]	; (8006784 <SystemInit+0x88>)
 8006762:	4b0a      	ldr	r3, [pc, #40]	; (800678c <SystemInit+0x90>)
 8006764:	4013      	ands	r3, r2
 8006766:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8006768:	4b06      	ldr	r3, [pc, #24]	; (8006784 <SystemInit+0x88>)
 800676a:	2200      	movs	r2, #0
 800676c:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800676e:	4b04      	ldr	r3, [pc, #16]	; (8006780 <SystemInit+0x84>)
 8006770:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006774:	609a      	str	r2, [r3, #8]
#endif
}
 8006776:	bf00      	nop
 8006778:	46bd      	mov	sp, r7
 800677a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677e:	4770      	bx	lr
 8006780:	e000ed00 	.word	0xe000ed00
 8006784:	40021000 	.word	0x40021000
 8006788:	f87fc00c 	.word	0xf87fc00c
 800678c:	ff00fccc 	.word	0xff00fccc

08006790 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b084      	sub	sp, #16
 8006794:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006796:	1d3b      	adds	r3, r7, #4
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	605a      	str	r2, [r3, #4]
 800679e:	609a      	str	r2, [r3, #8]

  htim6.Instance = TIM6;
 80067a0:	4b14      	ldr	r3, [pc, #80]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067a2:	4a15      	ldr	r2, [pc, #84]	; (80067f8 <MX_TIM6_Init+0x68>)
 80067a4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 80067a6:	4b13      	ldr	r3, [pc, #76]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067a8:	2200      	movs	r2, #0
 80067aa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80067ac:	4b11      	ldr	r3, [pc, #68]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067ae:	2200      	movs	r2, #0
 80067b0:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 0;
 80067b2:	4b10      	ldr	r3, [pc, #64]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067b4:	2200      	movs	r2, #0
 80067b6:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80067b8:	4b0e      	ldr	r3, [pc, #56]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067ba:	2200      	movs	r2, #0
 80067bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80067be:	480d      	ldr	r0, [pc, #52]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067c0:	f7fd fe1a 	bl	80043f8 <HAL_TIM_Base_Init>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80067ca:	f7ff fe3e 	bl	800644a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80067ce:	2300      	movs	r3, #0
 80067d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80067d2:	2300      	movs	r3, #0
 80067d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80067d6:	1d3b      	adds	r3, r7, #4
 80067d8:	4619      	mov	r1, r3
 80067da:	4806      	ldr	r0, [pc, #24]	; (80067f4 <MX_TIM6_Init+0x64>)
 80067dc:	f7fe f880 	bl	80048e0 <HAL_TIMEx_MasterConfigSynchronization>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80067e6:	f7ff fe30 	bl	800644a <Error_Handler>
  }

}
 80067ea:	bf00      	nop
 80067ec:	3710      	adds	r7, #16
 80067ee:	46bd      	mov	sp, r7
 80067f0:	bd80      	pop	{r7, pc}
 80067f2:	bf00      	nop
 80067f4:	20000bac 	.word	0x20000bac
 80067f8:	40001000 	.word	0x40001000

080067fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a0d      	ldr	r2, [pc, #52]	; (8006840 <HAL_TIM_Base_MspInit+0x44>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d113      	bne.n	8006836 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 800680e:	4b0d      	ldr	r3, [pc, #52]	; (8006844 <HAL_TIM_Base_MspInit+0x48>)
 8006810:	69db      	ldr	r3, [r3, #28]
 8006812:	4a0c      	ldr	r2, [pc, #48]	; (8006844 <HAL_TIM_Base_MspInit+0x48>)
 8006814:	f043 0310 	orr.w	r3, r3, #16
 8006818:	61d3      	str	r3, [r2, #28]
 800681a:	4b0a      	ldr	r3, [pc, #40]	; (8006844 <HAL_TIM_Base_MspInit+0x48>)
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	f003 0310 	and.w	r3, r3, #16
 8006822:	60fb      	str	r3, [r7, #12]
 8006824:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8006826:	2200      	movs	r2, #0
 8006828:	2100      	movs	r1, #0
 800682a:	2036      	movs	r0, #54	; 0x36
 800682c:	f7fc f91d 	bl	8002a6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8006830:	2036      	movs	r0, #54	; 0x36
 8006832:	f7fc f936 	bl	8002aa2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8006836:	bf00      	nop
 8006838:	3710      	adds	r7, #16
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	40001000 	.word	0x40001000
 8006844:	40021000 	.word	0x40021000

08006848 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800684c:	4b14      	ldr	r3, [pc, #80]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 800684e:	4a15      	ldr	r2, [pc, #84]	; (80068a4 <MX_USART2_UART_Init+0x5c>)
 8006850:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006852:	4b13      	ldr	r3, [pc, #76]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 8006854:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006858:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800685a:	4b11      	ldr	r3, [pc, #68]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 800685c:	2200      	movs	r2, #0
 800685e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006860:	4b0f      	ldr	r3, [pc, #60]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 8006862:	2200      	movs	r2, #0
 8006864:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006866:	4b0e      	ldr	r3, [pc, #56]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 8006868:	2200      	movs	r2, #0
 800686a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800686c:	4b0c      	ldr	r3, [pc, #48]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 800686e:	220c      	movs	r2, #12
 8006870:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006872:	4b0b      	ldr	r3, [pc, #44]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 8006874:	2200      	movs	r2, #0
 8006876:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006878:	4b09      	ldr	r3, [pc, #36]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 800687a:	2200      	movs	r2, #0
 800687c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800687e:	4b08      	ldr	r3, [pc, #32]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 8006880:	2200      	movs	r2, #0
 8006882:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8006884:	4b06      	ldr	r3, [pc, #24]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 8006886:	2200      	movs	r2, #0
 8006888:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800688a:	4805      	ldr	r0, [pc, #20]	; (80068a0 <MX_USART2_UART_Init+0x58>)
 800688c:	f7fe f8b4 	bl	80049f8 <HAL_UART_Init>
 8006890:	4603      	mov	r3, r0
 8006892:	2b00      	cmp	r3, #0
 8006894:	d001      	beq.n	800689a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8006896:	f7ff fdd8 	bl	800644a <Error_Handler>
  }

}
 800689a:	bf00      	nop
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	20000bf8 	.word	0x20000bf8
 80068a4:	40004400 	.word	0x40004400

080068a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b08a      	sub	sp, #40	; 0x28
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068b0:	f107 0314 	add.w	r3, r7, #20
 80068b4:	2200      	movs	r2, #0
 80068b6:	601a      	str	r2, [r3, #0]
 80068b8:	605a      	str	r2, [r3, #4]
 80068ba:	609a      	str	r2, [r3, #8]
 80068bc:	60da      	str	r2, [r3, #12]
 80068be:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a18      	ldr	r2, [pc, #96]	; (8006928 <HAL_UART_MspInit+0x80>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d129      	bne.n	800691e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80068ca:	4b18      	ldr	r3, [pc, #96]	; (800692c <HAL_UART_MspInit+0x84>)
 80068cc:	69db      	ldr	r3, [r3, #28]
 80068ce:	4a17      	ldr	r2, [pc, #92]	; (800692c <HAL_UART_MspInit+0x84>)
 80068d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068d4:	61d3      	str	r3, [r2, #28]
 80068d6:	4b15      	ldr	r3, [pc, #84]	; (800692c <HAL_UART_MspInit+0x84>)
 80068d8:	69db      	ldr	r3, [r3, #28]
 80068da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068de:	613b      	str	r3, [r7, #16]
 80068e0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80068e2:	4b12      	ldr	r3, [pc, #72]	; (800692c <HAL_UART_MspInit+0x84>)
 80068e4:	695b      	ldr	r3, [r3, #20]
 80068e6:	4a11      	ldr	r2, [pc, #68]	; (800692c <HAL_UART_MspInit+0x84>)
 80068e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80068ec:	6153      	str	r3, [r2, #20]
 80068ee:	4b0f      	ldr	r3, [pc, #60]	; (800692c <HAL_UART_MspInit+0x84>)
 80068f0:	695b      	ldr	r3, [r3, #20]
 80068f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068f6:	60fb      	str	r3, [r7, #12]
 80068f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 80068fa:	f248 0304 	movw	r3, #32772	; 0x8004
 80068fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006900:	2302      	movs	r3, #2
 8006902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006904:	2300      	movs	r3, #0
 8006906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006908:	2303      	movs	r3, #3
 800690a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800690c:	2307      	movs	r3, #7
 800690e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006910:	f107 0314 	add.w	r3, r7, #20
 8006914:	4619      	mov	r1, r3
 8006916:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800691a:	f7fc fa73 	bl	8002e04 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800691e:	bf00      	nop
 8006920:	3728      	adds	r7, #40	; 0x28
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}
 8006926:	bf00      	nop
 8006928:	40004400 	.word	0x40004400
 800692c:	40021000 	.word	0x40021000

08006930 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006930:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006968 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006934:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8006936:	e003      	b.n	8006940 <LoopCopyDataInit>

08006938 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8006938:	4b0c      	ldr	r3, [pc, #48]	; (800696c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800693a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800693c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800693e:	3104      	adds	r1, #4

08006940 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006940:	480b      	ldr	r0, [pc, #44]	; (8006970 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006942:	4b0c      	ldr	r3, [pc, #48]	; (8006974 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006944:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8006946:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8006948:	d3f6      	bcc.n	8006938 <CopyDataInit>
	ldr	r2, =_sbss
 800694a:	4a0b      	ldr	r2, [pc, #44]	; (8006978 <LoopForever+0x12>)
	b	LoopFillZerobss
 800694c:	e002      	b.n	8006954 <LoopFillZerobss>

0800694e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800694e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006950:	f842 3b04 	str.w	r3, [r2], #4

08006954 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006954:	4b09      	ldr	r3, [pc, #36]	; (800697c <LoopForever+0x16>)
	cmp	r2, r3
 8006956:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8006958:	d3f9      	bcc.n	800694e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800695a:	f7ff fecf 	bl	80066fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800695e:	f000 f817 	bl	8006990 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006962:	f7ff fcdb 	bl	800631c <main>

08006966 <LoopForever>:

LoopForever:
    b LoopForever
 8006966:	e7fe      	b.n	8006966 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006968:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800696c:	0800ad54 	.word	0x0800ad54
	ldr	r0, =_sdata
 8006970:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006974:	200009b8 	.word	0x200009b8
	ldr	r2, =_sbss
 8006978:	200009b8 	.word	0x200009b8
	ldr	r3, = _ebss
 800697c:	20000c8c 	.word	0x20000c8c

08006980 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006980:	e7fe      	b.n	8006980 <ADC1_2_IRQHandler>
	...

08006984 <__errno>:
 8006984:	4b01      	ldr	r3, [pc, #4]	; (800698c <__errno+0x8>)
 8006986:	6818      	ldr	r0, [r3, #0]
 8006988:	4770      	bx	lr
 800698a:	bf00      	nop
 800698c:	2000000c 	.word	0x2000000c

08006990 <__libc_init_array>:
 8006990:	b570      	push	{r4, r5, r6, lr}
 8006992:	4e0d      	ldr	r6, [pc, #52]	; (80069c8 <__libc_init_array+0x38>)
 8006994:	4c0d      	ldr	r4, [pc, #52]	; (80069cc <__libc_init_array+0x3c>)
 8006996:	1ba4      	subs	r4, r4, r6
 8006998:	10a4      	asrs	r4, r4, #2
 800699a:	2500      	movs	r5, #0
 800699c:	42a5      	cmp	r5, r4
 800699e:	d109      	bne.n	80069b4 <__libc_init_array+0x24>
 80069a0:	4e0b      	ldr	r6, [pc, #44]	; (80069d0 <__libc_init_array+0x40>)
 80069a2:	4c0c      	ldr	r4, [pc, #48]	; (80069d4 <__libc_init_array+0x44>)
 80069a4:	f004 f860 	bl	800aa68 <_init>
 80069a8:	1ba4      	subs	r4, r4, r6
 80069aa:	10a4      	asrs	r4, r4, #2
 80069ac:	2500      	movs	r5, #0
 80069ae:	42a5      	cmp	r5, r4
 80069b0:	d105      	bne.n	80069be <__libc_init_array+0x2e>
 80069b2:	bd70      	pop	{r4, r5, r6, pc}
 80069b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069b8:	4798      	blx	r3
 80069ba:	3501      	adds	r5, #1
 80069bc:	e7ee      	b.n	800699c <__libc_init_array+0xc>
 80069be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80069c2:	4798      	blx	r3
 80069c4:	3501      	adds	r5, #1
 80069c6:	e7f2      	b.n	80069ae <__libc_init_array+0x1e>
 80069c8:	0800ad48 	.word	0x0800ad48
 80069cc:	0800ad48 	.word	0x0800ad48
 80069d0:	0800ad48 	.word	0x0800ad48
 80069d4:	0800ad50 	.word	0x0800ad50

080069d8 <memset>:
 80069d8:	4402      	add	r2, r0
 80069da:	4603      	mov	r3, r0
 80069dc:	4293      	cmp	r3, r2
 80069de:	d100      	bne.n	80069e2 <memset+0xa>
 80069e0:	4770      	bx	lr
 80069e2:	f803 1b01 	strb.w	r1, [r3], #1
 80069e6:	e7f9      	b.n	80069dc <memset+0x4>

080069e8 <printf>:
 80069e8:	b40f      	push	{r0, r1, r2, r3}
 80069ea:	b507      	push	{r0, r1, r2, lr}
 80069ec:	4906      	ldr	r1, [pc, #24]	; (8006a08 <printf+0x20>)
 80069ee:	ab04      	add	r3, sp, #16
 80069f0:	6808      	ldr	r0, [r1, #0]
 80069f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80069f6:	6881      	ldr	r1, [r0, #8]
 80069f8:	9301      	str	r3, [sp, #4]
 80069fa:	f000 f8c5 	bl	8006b88 <_vfprintf_r>
 80069fe:	b003      	add	sp, #12
 8006a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a04:	b004      	add	sp, #16
 8006a06:	4770      	bx	lr
 8006a08:	2000000c 	.word	0x2000000c

08006a0c <setbuf>:
 8006a0c:	2900      	cmp	r1, #0
 8006a0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a12:	bf0c      	ite	eq
 8006a14:	2202      	moveq	r2, #2
 8006a16:	2200      	movne	r2, #0
 8006a18:	f000 b800 	b.w	8006a1c <setvbuf>

08006a1c <setvbuf>:
 8006a1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a20:	461d      	mov	r5, r3
 8006a22:	4b57      	ldr	r3, [pc, #348]	; (8006b80 <setvbuf+0x164>)
 8006a24:	681e      	ldr	r6, [r3, #0]
 8006a26:	4604      	mov	r4, r0
 8006a28:	460f      	mov	r7, r1
 8006a2a:	4690      	mov	r8, r2
 8006a2c:	b126      	cbz	r6, 8006a38 <setvbuf+0x1c>
 8006a2e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8006a30:	b913      	cbnz	r3, 8006a38 <setvbuf+0x1c>
 8006a32:	4630      	mov	r0, r6
 8006a34:	f002 faf2 	bl	800901c <__sinit>
 8006a38:	f1b8 0f02 	cmp.w	r8, #2
 8006a3c:	d006      	beq.n	8006a4c <setvbuf+0x30>
 8006a3e:	f1b8 0f01 	cmp.w	r8, #1
 8006a42:	f200 809a 	bhi.w	8006b7a <setvbuf+0x15e>
 8006a46:	2d00      	cmp	r5, #0
 8006a48:	f2c0 8097 	blt.w	8006b7a <setvbuf+0x15e>
 8006a4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a4e:	07da      	lsls	r2, r3, #31
 8006a50:	d405      	bmi.n	8006a5e <setvbuf+0x42>
 8006a52:	89a3      	ldrh	r3, [r4, #12]
 8006a54:	059b      	lsls	r3, r3, #22
 8006a56:	d402      	bmi.n	8006a5e <setvbuf+0x42>
 8006a58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a5a:	f002 fc59 	bl	8009310 <__retarget_lock_acquire_recursive>
 8006a5e:	4621      	mov	r1, r4
 8006a60:	4630      	mov	r0, r6
 8006a62:	f002 fa6f 	bl	8008f44 <_fflush_r>
 8006a66:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006a68:	b141      	cbz	r1, 8006a7c <setvbuf+0x60>
 8006a6a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006a6e:	4299      	cmp	r1, r3
 8006a70:	d002      	beq.n	8006a78 <setvbuf+0x5c>
 8006a72:	4630      	mov	r0, r6
 8006a74:	f002 fb62 	bl	800913c <_free_r>
 8006a78:	2300      	movs	r3, #0
 8006a7a:	6323      	str	r3, [r4, #48]	; 0x30
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	61a3      	str	r3, [r4, #24]
 8006a80:	6063      	str	r3, [r4, #4]
 8006a82:	89a3      	ldrh	r3, [r4, #12]
 8006a84:	0618      	lsls	r0, r3, #24
 8006a86:	d503      	bpl.n	8006a90 <setvbuf+0x74>
 8006a88:	6921      	ldr	r1, [r4, #16]
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	f002 fb56 	bl	800913c <_free_r>
 8006a90:	89a3      	ldrh	r3, [r4, #12]
 8006a92:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8006a96:	f023 0303 	bic.w	r3, r3, #3
 8006a9a:	f1b8 0f02 	cmp.w	r8, #2
 8006a9e:	81a3      	strh	r3, [r4, #12]
 8006aa0:	d065      	beq.n	8006b6e <setvbuf+0x152>
 8006aa2:	ab01      	add	r3, sp, #4
 8006aa4:	466a      	mov	r2, sp
 8006aa6:	4621      	mov	r1, r4
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	f002 fc33 	bl	8009314 <__swhatbuf_r>
 8006aae:	89a3      	ldrh	r3, [r4, #12]
 8006ab0:	4318      	orrs	r0, r3
 8006ab2:	81a0      	strh	r0, [r4, #12]
 8006ab4:	bb2d      	cbnz	r5, 8006b02 <setvbuf+0xe6>
 8006ab6:	9d00      	ldr	r5, [sp, #0]
 8006ab8:	4628      	mov	r0, r5
 8006aba:	f002 fc97 	bl	80093ec <malloc>
 8006abe:	4607      	mov	r7, r0
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	d156      	bne.n	8006b72 <setvbuf+0x156>
 8006ac4:	f8dd 9000 	ldr.w	r9, [sp]
 8006ac8:	45a9      	cmp	r9, r5
 8006aca:	d144      	bne.n	8006b56 <setvbuf+0x13a>
 8006acc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	60a2      	str	r2, [r4, #8]
 8006ad4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ad8:	6022      	str	r2, [r4, #0]
 8006ada:	6122      	str	r2, [r4, #16]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ae2:	6162      	str	r2, [r4, #20]
 8006ae4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ae6:	f043 0302 	orr.w	r3, r3, #2
 8006aea:	07d1      	lsls	r1, r2, #31
 8006aec:	81a3      	strh	r3, [r4, #12]
 8006aee:	d404      	bmi.n	8006afa <setvbuf+0xde>
 8006af0:	059b      	lsls	r3, r3, #22
 8006af2:	d402      	bmi.n	8006afa <setvbuf+0xde>
 8006af4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006af6:	f002 fc0c 	bl	8009312 <__retarget_lock_release_recursive>
 8006afa:	4628      	mov	r0, r5
 8006afc:	b003      	add	sp, #12
 8006afe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b02:	2f00      	cmp	r7, #0
 8006b04:	d0d8      	beq.n	8006ab8 <setvbuf+0x9c>
 8006b06:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 8006b08:	b913      	cbnz	r3, 8006b10 <setvbuf+0xf4>
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	f002 fa86 	bl	800901c <__sinit>
 8006b10:	9b00      	ldr	r3, [sp, #0]
 8006b12:	6027      	str	r7, [r4, #0]
 8006b14:	42ab      	cmp	r3, r5
 8006b16:	bf1e      	ittt	ne
 8006b18:	89a3      	ldrhne	r3, [r4, #12]
 8006b1a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8006b1e:	81a3      	strhne	r3, [r4, #12]
 8006b20:	f1b8 0f01 	cmp.w	r8, #1
 8006b24:	bf02      	ittt	eq
 8006b26:	89a3      	ldrheq	r3, [r4, #12]
 8006b28:	f043 0301 	orreq.w	r3, r3, #1
 8006b2c:	81a3      	strheq	r3, [r4, #12]
 8006b2e:	89a3      	ldrh	r3, [r4, #12]
 8006b30:	f013 0208 	ands.w	r2, r3, #8
 8006b34:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8006b38:	d01d      	beq.n	8006b76 <setvbuf+0x15a>
 8006b3a:	07da      	lsls	r2, r3, #31
 8006b3c:	bf41      	itttt	mi
 8006b3e:	2200      	movmi	r2, #0
 8006b40:	426d      	negmi	r5, r5
 8006b42:	60a2      	strmi	r2, [r4, #8]
 8006b44:	61a5      	strmi	r5, [r4, #24]
 8006b46:	bf58      	it	pl
 8006b48:	60a5      	strpl	r5, [r4, #8]
 8006b4a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8006b4c:	f015 0501 	ands.w	r5, r5, #1
 8006b50:	d0ce      	beq.n	8006af0 <setvbuf+0xd4>
 8006b52:	2500      	movs	r5, #0
 8006b54:	e7d1      	b.n	8006afa <setvbuf+0xde>
 8006b56:	4648      	mov	r0, r9
 8006b58:	f002 fc48 	bl	80093ec <malloc>
 8006b5c:	4607      	mov	r7, r0
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d0b4      	beq.n	8006acc <setvbuf+0xb0>
 8006b62:	89a3      	ldrh	r3, [r4, #12]
 8006b64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b68:	81a3      	strh	r3, [r4, #12]
 8006b6a:	464d      	mov	r5, r9
 8006b6c:	e7cb      	b.n	8006b06 <setvbuf+0xea>
 8006b6e:	2500      	movs	r5, #0
 8006b70:	e7ae      	b.n	8006ad0 <setvbuf+0xb4>
 8006b72:	46a9      	mov	r9, r5
 8006b74:	e7f5      	b.n	8006b62 <setvbuf+0x146>
 8006b76:	60a2      	str	r2, [r4, #8]
 8006b78:	e7e7      	b.n	8006b4a <setvbuf+0x12e>
 8006b7a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006b7e:	e7bc      	b.n	8006afa <setvbuf+0xde>
 8006b80:	2000000c 	.word	0x2000000c
 8006b84:	00000000 	.word	0x00000000

08006b88 <_vfprintf_r>:
 8006b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b8c:	b0d3      	sub	sp, #332	; 0x14c
 8006b8e:	4688      	mov	r8, r1
 8006b90:	4691      	mov	r9, r2
 8006b92:	461c      	mov	r4, r3
 8006b94:	461e      	mov	r6, r3
 8006b96:	4683      	mov	fp, r0
 8006b98:	f002 fbaa 	bl	80092f0 <_localeconv_r>
 8006b9c:	6803      	ldr	r3, [r0, #0]
 8006b9e:	9316      	str	r3, [sp, #88]	; 0x58
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	f7f9 fb65 	bl	8000270 <strlen>
 8006ba6:	900d      	str	r0, [sp, #52]	; 0x34
 8006ba8:	f1bb 0f00 	cmp.w	fp, #0
 8006bac:	d005      	beq.n	8006bba <_vfprintf_r+0x32>
 8006bae:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8006bb2:	b913      	cbnz	r3, 8006bba <_vfprintf_r+0x32>
 8006bb4:	4658      	mov	r0, fp
 8006bb6:	f002 fa31 	bl	800901c <__sinit>
 8006bba:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8006bbe:	07d8      	lsls	r0, r3, #31
 8006bc0:	d407      	bmi.n	8006bd2 <_vfprintf_r+0x4a>
 8006bc2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006bc6:	0599      	lsls	r1, r3, #22
 8006bc8:	d403      	bmi.n	8006bd2 <_vfprintf_r+0x4a>
 8006bca:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8006bce:	f002 fb9f 	bl	8009310 <__retarget_lock_acquire_recursive>
 8006bd2:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8006bd6:	049a      	lsls	r2, r3, #18
 8006bd8:	d409      	bmi.n	8006bee <_vfprintf_r+0x66>
 8006bda:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006bde:	f8a8 300c 	strh.w	r3, [r8, #12]
 8006be2:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8006be6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006bea:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8006bee:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006bf2:	071f      	lsls	r7, r3, #28
 8006bf4:	d502      	bpl.n	8006bfc <_vfprintf_r+0x74>
 8006bf6:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006bfa:	b9a3      	cbnz	r3, 8006c26 <_vfprintf_r+0x9e>
 8006bfc:	4641      	mov	r1, r8
 8006bfe:	4658      	mov	r0, fp
 8006c00:	f001 fa74 	bl	80080ec <__swsetup_r>
 8006c04:	b178      	cbz	r0, 8006c26 <_vfprintf_r+0x9e>
 8006c06:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8006c0a:	07dd      	lsls	r5, r3, #31
 8006c0c:	d407      	bmi.n	8006c1e <_vfprintf_r+0x96>
 8006c0e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006c12:	059c      	lsls	r4, r3, #22
 8006c14:	d403      	bmi.n	8006c1e <_vfprintf_r+0x96>
 8006c16:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8006c1a:	f002 fb7a 	bl	8009312 <__retarget_lock_release_recursive>
 8006c1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c22:	930e      	str	r3, [sp, #56]	; 0x38
 8006c24:	e01a      	b.n	8006c5c <_vfprintf_r+0xd4>
 8006c26:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006c2a:	f003 021a 	and.w	r2, r3, #26
 8006c2e:	2a0a      	cmp	r2, #10
 8006c30:	d118      	bne.n	8006c64 <_vfprintf_r+0xdc>
 8006c32:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 8006c36:	2a00      	cmp	r2, #0
 8006c38:	db14      	blt.n	8006c64 <_vfprintf_r+0xdc>
 8006c3a:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 8006c3e:	07d0      	lsls	r0, r2, #31
 8006c40:	d405      	bmi.n	8006c4e <_vfprintf_r+0xc6>
 8006c42:	0599      	lsls	r1, r3, #22
 8006c44:	d403      	bmi.n	8006c4e <_vfprintf_r+0xc6>
 8006c46:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8006c4a:	f002 fb62 	bl	8009312 <__retarget_lock_release_recursive>
 8006c4e:	4623      	mov	r3, r4
 8006c50:	464a      	mov	r2, r9
 8006c52:	4641      	mov	r1, r8
 8006c54:	4658      	mov	r0, fp
 8006c56:	f001 fa09 	bl	800806c <__sbprintf>
 8006c5a:	900e      	str	r0, [sp, #56]	; 0x38
 8006c5c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006c5e:	b053      	add	sp, #332	; 0x14c
 8006c60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c64:	ed9f 7bc8 	vldr	d7, [pc, #800]	; 8006f88 <_vfprintf_r+0x400>
 8006c68:	2300      	movs	r3, #0
 8006c6a:	e9cd 3327 	strd	r3, r3, [sp, #156]	; 0x9c
 8006c6e:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006c72:	e9cd 3317 	strd	r3, r3, [sp, #92]	; 0x5c
 8006c76:	ac29      	add	r4, sp, #164	; 0xa4
 8006c78:	9426      	str	r4, [sp, #152]	; 0x98
 8006c7a:	9304      	str	r3, [sp, #16]
 8006c7c:	9308      	str	r3, [sp, #32]
 8006c7e:	9312      	str	r3, [sp, #72]	; 0x48
 8006c80:	9319      	str	r3, [sp, #100]	; 0x64
 8006c82:	930e      	str	r3, [sp, #56]	; 0x38
 8006c84:	464d      	mov	r5, r9
 8006c86:	462b      	mov	r3, r5
 8006c88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c8c:	b112      	cbz	r2, 8006c94 <_vfprintf_r+0x10c>
 8006c8e:	2a25      	cmp	r2, #37	; 0x25
 8006c90:	f040 80e4 	bne.w	8006e5c <_vfprintf_r+0x2d4>
 8006c94:	ebb5 0709 	subs.w	r7, r5, r9
 8006c98:	d00e      	beq.n	8006cb8 <_vfprintf_r+0x130>
 8006c9a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006c9c:	443b      	add	r3, r7
 8006c9e:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ca0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	2b07      	cmp	r3, #7
 8006ca6:	e9c4 9700 	strd	r9, r7, [r4]
 8006caa:	9327      	str	r3, [sp, #156]	; 0x9c
 8006cac:	f300 80d8 	bgt.w	8006e60 <_vfprintf_r+0x2d8>
 8006cb0:	3408      	adds	r4, #8
 8006cb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cb4:	443b      	add	r3, r7
 8006cb6:	930e      	str	r3, [sp, #56]	; 0x38
 8006cb8:	782b      	ldrb	r3, [r5, #0]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	f001 81c2 	beq.w	8008044 <_vfprintf_r+0x14bc>
 8006cc0:	1c6b      	adds	r3, r5, #1
 8006cc2:	930c      	str	r3, [sp, #48]	; 0x30
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006cca:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006cce:	930f      	str	r3, [sp, #60]	; 0x3c
 8006cd0:	469a      	mov	sl, r3
 8006cd2:	270a      	movs	r7, #10
 8006cd4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006cd6:	781b      	ldrb	r3, [r3, #0]
 8006cd8:	9306      	str	r3, [sp, #24]
 8006cda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006cdc:	3301      	adds	r3, #1
 8006cde:	930c      	str	r3, [sp, #48]	; 0x30
 8006ce0:	9b06      	ldr	r3, [sp, #24]
 8006ce2:	3b20      	subs	r3, #32
 8006ce4:	2b5a      	cmp	r3, #90	; 0x5a
 8006ce6:	f200 862f 	bhi.w	8007948 <_vfprintf_r+0xdc0>
 8006cea:	a201      	add	r2, pc, #4	; (adr r2, 8006cf0 <_vfprintf_r+0x168>)
 8006cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf0:	08006ef3 	.word	0x08006ef3
 8006cf4:	08007949 	.word	0x08007949
 8006cf8:	08007949 	.word	0x08007949
 8006cfc:	08006f05 	.word	0x08006f05
 8006d00:	08007949 	.word	0x08007949
 8006d04:	08007949 	.word	0x08007949
 8006d08:	08007949 	.word	0x08007949
 8006d0c:	08006eb9 	.word	0x08006eb9
 8006d10:	08007949 	.word	0x08007949
 8006d14:	08007949 	.word	0x08007949
 8006d18:	08006f0b 	.word	0x08006f0b
 8006d1c:	08006f23 	.word	0x08006f23
 8006d20:	08007949 	.word	0x08007949
 8006d24:	08006f1d 	.word	0x08006f1d
 8006d28:	08006f27 	.word	0x08006f27
 8006d2c:	08007949 	.word	0x08007949
 8006d30:	08006f5b 	.word	0x08006f5b
 8006d34:	08006f61 	.word	0x08006f61
 8006d38:	08006f61 	.word	0x08006f61
 8006d3c:	08006f61 	.word	0x08006f61
 8006d40:	08006f61 	.word	0x08006f61
 8006d44:	08006f61 	.word	0x08006f61
 8006d48:	08006f61 	.word	0x08006f61
 8006d4c:	08006f61 	.word	0x08006f61
 8006d50:	08006f61 	.word	0x08006f61
 8006d54:	08006f61 	.word	0x08006f61
 8006d58:	08007949 	.word	0x08007949
 8006d5c:	08007949 	.word	0x08007949
 8006d60:	08007949 	.word	0x08007949
 8006d64:	08007949 	.word	0x08007949
 8006d68:	08007949 	.word	0x08007949
 8006d6c:	08007949 	.word	0x08007949
 8006d70:	08007949 	.word	0x08007949
 8006d74:	0800705f 	.word	0x0800705f
 8006d78:	08007949 	.word	0x08007949
 8006d7c:	08006fc9 	.word	0x08006fc9
 8006d80:	08006feb 	.word	0x08006feb
 8006d84:	0800705f 	.word	0x0800705f
 8006d88:	0800705f 	.word	0x0800705f
 8006d8c:	0800705f 	.word	0x0800705f
 8006d90:	08007949 	.word	0x08007949
 8006d94:	08007949 	.word	0x08007949
 8006d98:	08007949 	.word	0x08007949
 8006d9c:	08007949 	.word	0x08007949
 8006da0:	08006f81 	.word	0x08006f81
 8006da4:	08007949 	.word	0x08007949
 8006da8:	08007949 	.word	0x08007949
 8006dac:	08007545 	.word	0x08007545
 8006db0:	08007949 	.word	0x08007949
 8006db4:	08007949 	.word	0x08007949
 8006db8:	08007949 	.word	0x08007949
 8006dbc:	080075d1 	.word	0x080075d1
 8006dc0:	08007949 	.word	0x08007949
 8006dc4:	080077b5 	.word	0x080077b5
 8006dc8:	08007949 	.word	0x08007949
 8006dcc:	08007949 	.word	0x08007949
 8006dd0:	08006e79 	.word	0x08006e79
 8006dd4:	08007949 	.word	0x08007949
 8006dd8:	08007949 	.word	0x08007949
 8006ddc:	08007949 	.word	0x08007949
 8006de0:	08007949 	.word	0x08007949
 8006de4:	08007949 	.word	0x08007949
 8006de8:	08007949 	.word	0x08007949
 8006dec:	08007949 	.word	0x08007949
 8006df0:	08007949 	.word	0x08007949
 8006df4:	0800705f 	.word	0x0800705f
 8006df8:	08007949 	.word	0x08007949
 8006dfc:	08006fc9 	.word	0x08006fc9
 8006e00:	08006fef 	.word	0x08006fef
 8006e04:	0800705f 	.word	0x0800705f
 8006e08:	0800705f 	.word	0x0800705f
 8006e0c:	0800705f 	.word	0x0800705f
 8006e10:	08006f95 	.word	0x08006f95
 8006e14:	08006fef 	.word	0x08006fef
 8006e18:	08006fbd 	.word	0x08006fbd
 8006e1c:	08007949 	.word	0x08007949
 8006e20:	08006faf 	.word	0x08006faf
 8006e24:	08007949 	.word	0x08007949
 8006e28:	080074ff 	.word	0x080074ff
 8006e2c:	08007549 	.word	0x08007549
 8006e30:	080075b1 	.word	0x080075b1
 8006e34:	08006fbd 	.word	0x08006fbd
 8006e38:	08007949 	.word	0x08007949
 8006e3c:	080075d1 	.word	0x080075d1
 8006e40:	08006cd5 	.word	0x08006cd5
 8006e44:	080077b9 	.word	0x080077b9
 8006e48:	08007949 	.word	0x08007949
 8006e4c:	08007949 	.word	0x08007949
 8006e50:	080077f7 	.word	0x080077f7
 8006e54:	08007949 	.word	0x08007949
 8006e58:	08006cd5 	.word	0x08006cd5
 8006e5c:	461d      	mov	r5, r3
 8006e5e:	e712      	b.n	8006c86 <_vfprintf_r+0xfe>
 8006e60:	aa26      	add	r2, sp, #152	; 0x98
 8006e62:	4641      	mov	r1, r8
 8006e64:	4658      	mov	r0, fp
 8006e66:	f003 f872 	bl	8009f4e <__sprint_r>
 8006e6a:	2800      	cmp	r0, #0
 8006e6c:	f040 8161 	bne.w	8007132 <_vfprintf_r+0x5aa>
 8006e70:	ac29      	add	r4, sp, #164	; 0xa4
 8006e72:	e71e      	b.n	8006cb2 <_vfprintf_r+0x12a>
 8006e74:	461e      	mov	r6, r3
 8006e76:	e72d      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006e78:	4b45      	ldr	r3, [pc, #276]	; (8006f90 <_vfprintf_r+0x408>)
 8006e7a:	9318      	str	r3, [sp, #96]	; 0x60
 8006e7c:	f01a 0f20 	tst.w	sl, #32
 8006e80:	f000 84bc 	beq.w	80077fc <_vfprintf_r+0xc74>
 8006e84:	3607      	adds	r6, #7
 8006e86:	f026 0607 	bic.w	r6, r6, #7
 8006e8a:	f106 0308 	add.w	r3, r6, #8
 8006e8e:	e9d6 6700 	ldrd	r6, r7, [r6]
 8006e92:	9309      	str	r3, [sp, #36]	; 0x24
 8006e94:	f01a 0f01 	tst.w	sl, #1
 8006e98:	d00a      	beq.n	8006eb0 <_vfprintf_r+0x328>
 8006e9a:	ea56 0307 	orrs.w	r3, r6, r7
 8006e9e:	d007      	beq.n	8006eb0 <_vfprintf_r+0x328>
 8006ea0:	2330      	movs	r3, #48	; 0x30
 8006ea2:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006ea6:	9b06      	ldr	r3, [sp, #24]
 8006ea8:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006eac:	f04a 0a02 	orr.w	sl, sl, #2
 8006eb0:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006eb4:	2302      	movs	r3, #2
 8006eb6:	e355      	b.n	8007564 <_vfprintf_r+0x9dc>
 8006eb8:	4658      	mov	r0, fp
 8006eba:	f002 fa19 	bl	80092f0 <_localeconv_r>
 8006ebe:	6843      	ldr	r3, [r0, #4]
 8006ec0:	9319      	str	r3, [sp, #100]	; 0x64
 8006ec2:	4618      	mov	r0, r3
 8006ec4:	f7f9 f9d4 	bl	8000270 <strlen>
 8006ec8:	9012      	str	r0, [sp, #72]	; 0x48
 8006eca:	4658      	mov	r0, fp
 8006ecc:	f002 fa10 	bl	80092f0 <_localeconv_r>
 8006ed0:	6883      	ldr	r3, [r0, #8]
 8006ed2:	9308      	str	r3, [sp, #32]
 8006ed4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f43f aefc 	beq.w	8006cd4 <_vfprintf_r+0x14c>
 8006edc:	9b08      	ldr	r3, [sp, #32]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	f43f aef8 	beq.w	8006cd4 <_vfprintf_r+0x14c>
 8006ee4:	781b      	ldrb	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f43f aef4 	beq.w	8006cd4 <_vfprintf_r+0x14c>
 8006eec:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006ef0:	e6f0      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006ef2:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	f47f aeec 	bne.w	8006cd4 <_vfprintf_r+0x14c>
 8006efc:	2320      	movs	r3, #32
 8006efe:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006f02:	e6e7      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006f04:	f04a 0a01 	orr.w	sl, sl, #1
 8006f08:	e6e4      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006f0a:	6832      	ldr	r2, [r6, #0]
 8006f0c:	920f      	str	r2, [sp, #60]	; 0x3c
 8006f0e:	2a00      	cmp	r2, #0
 8006f10:	f106 0304 	add.w	r3, r6, #4
 8006f14:	daae      	bge.n	8006e74 <_vfprintf_r+0x2ec>
 8006f16:	4252      	negs	r2, r2
 8006f18:	920f      	str	r2, [sp, #60]	; 0x3c
 8006f1a:	461e      	mov	r6, r3
 8006f1c:	f04a 0a04 	orr.w	sl, sl, #4
 8006f20:	e6d8      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006f22:	232b      	movs	r3, #43	; 0x2b
 8006f24:	e7eb      	b.n	8006efe <_vfprintf_r+0x376>
 8006f26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f2a:	7812      	ldrb	r2, [r2, #0]
 8006f2c:	9206      	str	r2, [sp, #24]
 8006f2e:	2a2a      	cmp	r2, #42	; 0x2a
 8006f30:	f103 0301 	add.w	r3, r3, #1
 8006f34:	d10f      	bne.n	8006f56 <_vfprintf_r+0x3ce>
 8006f36:	6835      	ldr	r5, [r6, #0]
 8006f38:	930c      	str	r3, [sp, #48]	; 0x30
 8006f3a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 8006f3e:	3604      	adds	r6, #4
 8006f40:	e6c8      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006f42:	fb07 2505 	mla	r5, r7, r5, r2
 8006f46:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f4a:	9206      	str	r2, [sp, #24]
 8006f4c:	9a06      	ldr	r2, [sp, #24]
 8006f4e:	3a30      	subs	r2, #48	; 0x30
 8006f50:	2a09      	cmp	r2, #9
 8006f52:	d9f6      	bls.n	8006f42 <_vfprintf_r+0x3ba>
 8006f54:	e6c3      	b.n	8006cde <_vfprintf_r+0x156>
 8006f56:	2500      	movs	r5, #0
 8006f58:	e7f8      	b.n	8006f4c <_vfprintf_r+0x3c4>
 8006f5a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006f5e:	e6b9      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006f60:	2200      	movs	r2, #0
 8006f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f64:	920f      	str	r2, [sp, #60]	; 0x3c
 8006f66:	9a06      	ldr	r2, [sp, #24]
 8006f68:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006f6a:	3a30      	subs	r2, #48	; 0x30
 8006f6c:	fb07 2201 	mla	r2, r7, r1, r2
 8006f70:	920f      	str	r2, [sp, #60]	; 0x3c
 8006f72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f76:	9206      	str	r2, [sp, #24]
 8006f78:	3a30      	subs	r2, #48	; 0x30
 8006f7a:	2a09      	cmp	r2, #9
 8006f7c:	d9f3      	bls.n	8006f66 <_vfprintf_r+0x3de>
 8006f7e:	e6ae      	b.n	8006cde <_vfprintf_r+0x156>
 8006f80:	f04a 0a08 	orr.w	sl, sl, #8
 8006f84:	e6a6      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006f86:	bf00      	nop
	...
 8006f90:	0800aaf5 	.word	0x0800aaf5
 8006f94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f96:	781b      	ldrb	r3, [r3, #0]
 8006f98:	2b68      	cmp	r3, #104	; 0x68
 8006f9a:	bf01      	itttt	eq
 8006f9c:	9b0c      	ldreq	r3, [sp, #48]	; 0x30
 8006f9e:	3301      	addeq	r3, #1
 8006fa0:	930c      	streq	r3, [sp, #48]	; 0x30
 8006fa2:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006fa6:	bf18      	it	ne
 8006fa8:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8006fac:	e692      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006fae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	2b6c      	cmp	r3, #108	; 0x6c
 8006fb4:	d105      	bne.n	8006fc2 <_vfprintf_r+0x43a>
 8006fb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fb8:	3301      	adds	r3, #1
 8006fba:	930c      	str	r3, [sp, #48]	; 0x30
 8006fbc:	f04a 0a20 	orr.w	sl, sl, #32
 8006fc0:	e688      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006fc2:	f04a 0a10 	orr.w	sl, sl, #16
 8006fc6:	e685      	b.n	8006cd4 <_vfprintf_r+0x14c>
 8006fc8:	1d33      	adds	r3, r6, #4
 8006fca:	9309      	str	r3, [sp, #36]	; 0x24
 8006fcc:	2000      	movs	r0, #0
 8006fce:	6833      	ldr	r3, [r6, #0]
 8006fd0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006fd4:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006fd8:	9003      	str	r0, [sp, #12]
 8006fda:	2501      	movs	r5, #1
 8006fdc:	9010      	str	r0, [sp, #64]	; 0x40
 8006fde:	4607      	mov	r7, r0
 8006fe0:	9007      	str	r0, [sp, #28]
 8006fe2:	4606      	mov	r6, r0
 8006fe4:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006fe8:	e30b      	b.n	8007602 <_vfprintf_r+0xa7a>
 8006fea:	f04a 0a10 	orr.w	sl, sl, #16
 8006fee:	f01a 0f20 	tst.w	sl, #32
 8006ff2:	d021      	beq.n	8007038 <_vfprintf_r+0x4b0>
 8006ff4:	3607      	adds	r6, #7
 8006ff6:	f026 0607 	bic.w	r6, r6, #7
 8006ffa:	f106 0308 	add.w	r3, r6, #8
 8006ffe:	e9d6 6700 	ldrd	r6, r7, [r6]
 8007002:	9309      	str	r3, [sp, #36]	; 0x24
 8007004:	2e00      	cmp	r6, #0
 8007006:	f177 0300 	sbcs.w	r3, r7, #0
 800700a:	da06      	bge.n	800701a <_vfprintf_r+0x492>
 800700c:	4276      	negs	r6, r6
 800700e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8007012:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007016:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800701a:	1c6b      	adds	r3, r5, #1
 800701c:	f040 8401 	bne.w	8007822 <_vfprintf_r+0xc9a>
 8007020:	2f00      	cmp	r7, #0
 8007022:	bf08      	it	eq
 8007024:	2e0a      	cmpeq	r6, #10
 8007026:	f080 8431 	bcs.w	800788c <_vfprintf_r+0xd04>
 800702a:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800702e:	3630      	adds	r6, #48	; 0x30
 8007030:	f809 6d01 	strb.w	r6, [r9, #-1]!
 8007034:	f000 bc18 	b.w	8007868 <_vfprintf_r+0xce0>
 8007038:	1d33      	adds	r3, r6, #4
 800703a:	f01a 0f10 	tst.w	sl, #16
 800703e:	9309      	str	r3, [sp, #36]	; 0x24
 8007040:	d002      	beq.n	8007048 <_vfprintf_r+0x4c0>
 8007042:	6836      	ldr	r6, [r6, #0]
 8007044:	17f7      	asrs	r7, r6, #31
 8007046:	e7dd      	b.n	8007004 <_vfprintf_r+0x47c>
 8007048:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800704c:	6836      	ldr	r6, [r6, #0]
 800704e:	d001      	beq.n	8007054 <_vfprintf_r+0x4cc>
 8007050:	b236      	sxth	r6, r6
 8007052:	e7f7      	b.n	8007044 <_vfprintf_r+0x4bc>
 8007054:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8007058:	bf18      	it	ne
 800705a:	b276      	sxtbne	r6, r6
 800705c:	e7f2      	b.n	8007044 <_vfprintf_r+0x4bc>
 800705e:	3607      	adds	r6, #7
 8007060:	f026 0607 	bic.w	r6, r6, #7
 8007064:	ed96 7b00 	vldr	d7, [r6]
 8007068:	f106 0308 	add.w	r3, r6, #8
 800706c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007070:	9309      	str	r3, [sp, #36]	; 0x24
 8007072:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007074:	931a      	str	r3, [sp, #104]	; 0x68
 8007076:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007078:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800707c:	931b      	str	r3, [sp, #108]	; 0x6c
 800707e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007082:	4bb0      	ldr	r3, [pc, #704]	; (8007344 <_vfprintf_r+0x7bc>)
 8007084:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 8007088:	f7f9 fd50 	bl	8000b2c <__aeabi_dcmpun>
 800708c:	b9f8      	cbnz	r0, 80070ce <_vfprintf_r+0x546>
 800708e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007092:	4bac      	ldr	r3, [pc, #688]	; (8007344 <_vfprintf_r+0x7bc>)
 8007094:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 8007098:	f7f9 fd2a 	bl	8000af0 <__aeabi_dcmple>
 800709c:	b9b8      	cbnz	r0, 80070ce <_vfprintf_r+0x546>
 800709e:	2200      	movs	r2, #0
 80070a0:	2300      	movs	r3, #0
 80070a2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80070a6:	f7f9 fd19 	bl	8000adc <__aeabi_dcmplt>
 80070aa:	b110      	cbz	r0, 80070b2 <_vfprintf_r+0x52a>
 80070ac:	232d      	movs	r3, #45	; 0x2d
 80070ae:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80070b2:	4aa5      	ldr	r2, [pc, #660]	; (8007348 <_vfprintf_r+0x7c0>)
 80070b4:	4ba5      	ldr	r3, [pc, #660]	; (800734c <_vfprintf_r+0x7c4>)
 80070b6:	9906      	ldr	r1, [sp, #24]
 80070b8:	2947      	cmp	r1, #71	; 0x47
 80070ba:	bfcc      	ite	gt
 80070bc:	4691      	movgt	r9, r2
 80070be:	4699      	movle	r9, r3
 80070c0:	2300      	movs	r3, #0
 80070c2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80070c6:	9303      	str	r3, [sp, #12]
 80070c8:	2503      	movs	r5, #3
 80070ca:	9310      	str	r3, [sp, #64]	; 0x40
 80070cc:	e3d2      	b.n	8007874 <_vfprintf_r+0xcec>
 80070ce:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80070d2:	4610      	mov	r0, r2
 80070d4:	4619      	mov	r1, r3
 80070d6:	f7f9 fd29 	bl	8000b2c <__aeabi_dcmpun>
 80070da:	b140      	cbz	r0, 80070ee <_vfprintf_r+0x566>
 80070dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070de:	4a9c      	ldr	r2, [pc, #624]	; (8007350 <_vfprintf_r+0x7c8>)
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	bfbc      	itt	lt
 80070e4:	232d      	movlt	r3, #45	; 0x2d
 80070e6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80070ea:	4b9a      	ldr	r3, [pc, #616]	; (8007354 <_vfprintf_r+0x7cc>)
 80070ec:	e7e3      	b.n	80070b6 <_vfprintf_r+0x52e>
 80070ee:	9b06      	ldr	r3, [sp, #24]
 80070f0:	f023 0320 	bic.w	r3, r3, #32
 80070f4:	2b41      	cmp	r3, #65	; 0x41
 80070f6:	9307      	str	r3, [sp, #28]
 80070f8:	d12d      	bne.n	8007156 <_vfprintf_r+0x5ce>
 80070fa:	2330      	movs	r3, #48	; 0x30
 80070fc:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007100:	9b06      	ldr	r3, [sp, #24]
 8007102:	2b61      	cmp	r3, #97	; 0x61
 8007104:	bf14      	ite	ne
 8007106:	2358      	movne	r3, #88	; 0x58
 8007108:	2378      	moveq	r3, #120	; 0x78
 800710a:	2d63      	cmp	r5, #99	; 0x63
 800710c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007110:	f04a 0a02 	orr.w	sl, sl, #2
 8007114:	dd2a      	ble.n	800716c <_vfprintf_r+0x5e4>
 8007116:	1c69      	adds	r1, r5, #1
 8007118:	4658      	mov	r0, fp
 800711a:	f002 f96f 	bl	80093fc <_malloc_r>
 800711e:	4681      	mov	r9, r0
 8007120:	2800      	cmp	r0, #0
 8007122:	f040 8121 	bne.w	8007368 <_vfprintf_r+0x7e0>
 8007126:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800712a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800712e:	f8a8 300c 	strh.w	r3, [r8, #12]
 8007132:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8007136:	07d8      	lsls	r0, r3, #31
 8007138:	d407      	bmi.n	800714a <_vfprintf_r+0x5c2>
 800713a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800713e:	0599      	lsls	r1, r3, #22
 8007140:	d403      	bmi.n	800714a <_vfprintf_r+0x5c2>
 8007142:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8007146:	f002 f8e4 	bl	8009312 <__retarget_lock_release_recursive>
 800714a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800714e:	065a      	lsls	r2, r3, #25
 8007150:	f57f ad84 	bpl.w	8006c5c <_vfprintf_r+0xd4>
 8007154:	e563      	b.n	8006c1e <_vfprintf_r+0x96>
 8007156:	1c6a      	adds	r2, r5, #1
 8007158:	f000 8108 	beq.w	800736c <_vfprintf_r+0x7e4>
 800715c:	9b07      	ldr	r3, [sp, #28]
 800715e:	2b47      	cmp	r3, #71	; 0x47
 8007160:	d102      	bne.n	8007168 <_vfprintf_r+0x5e0>
 8007162:	2d00      	cmp	r5, #0
 8007164:	f000 8105 	beq.w	8007372 <_vfprintf_r+0x7ea>
 8007168:	9003      	str	r0, [sp, #12]
 800716a:	e002      	b.n	8007172 <_vfprintf_r+0x5ea>
 800716c:	9003      	str	r0, [sp, #12]
 800716e:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8007172:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8007176:	9310      	str	r3, [sp, #64]	; 0x40
 8007178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800717a:	2b00      	cmp	r3, #0
 800717c:	f280 80fc 	bge.w	8007378 <_vfprintf_r+0x7f0>
 8007180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007182:	9314      	str	r3, [sp, #80]	; 0x50
 8007184:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007186:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800718a:	9315      	str	r3, [sp, #84]	; 0x54
 800718c:	232d      	movs	r3, #45	; 0x2d
 800718e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007190:	9b07      	ldr	r3, [sp, #28]
 8007192:	2b41      	cmp	r3, #65	; 0x41
 8007194:	f040 8104 	bne.w	80073a0 <_vfprintf_r+0x818>
 8007198:	a820      	add	r0, sp, #128	; 0x80
 800719a:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 800719e:	f002 fe2b 	bl	8009df8 <frexp>
 80071a2:	2200      	movs	r2, #0
 80071a4:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80071a8:	ec51 0b10 	vmov	r0, r1, d0
 80071ac:	f7f9 fa24 	bl	80005f8 <__aeabi_dmul>
 80071b0:	2200      	movs	r2, #0
 80071b2:	2300      	movs	r3, #0
 80071b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071b8:	f7f9 fc86 	bl	8000ac8 <__aeabi_dcmpeq>
 80071bc:	b108      	cbz	r0, 80071c2 <_vfprintf_r+0x63a>
 80071be:	2301      	movs	r3, #1
 80071c0:	9320      	str	r3, [sp, #128]	; 0x80
 80071c2:	4f65      	ldr	r7, [pc, #404]	; (8007358 <_vfprintf_r+0x7d0>)
 80071c4:	4b65      	ldr	r3, [pc, #404]	; (800735c <_vfprintf_r+0x7d4>)
 80071c6:	9a06      	ldr	r2, [sp, #24]
 80071c8:	2a61      	cmp	r2, #97	; 0x61
 80071ca:	bf08      	it	eq
 80071cc:	461f      	moveq	r7, r3
 80071ce:	9711      	str	r7, [sp, #68]	; 0x44
 80071d0:	464e      	mov	r6, r9
 80071d2:	1e6f      	subs	r7, r5, #1
 80071d4:	2200      	movs	r2, #0
 80071d6:	4b62      	ldr	r3, [pc, #392]	; (8007360 <_vfprintf_r+0x7d8>)
 80071d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071dc:	f7f9 fa0c 	bl	80005f8 <__aeabi_dmul>
 80071e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80071e4:	f7f9 fcb8 	bl	8000b58 <__aeabi_d2iz>
 80071e8:	901c      	str	r0, [sp, #112]	; 0x70
 80071ea:	f7f9 f99b 	bl	8000524 <__aeabi_i2d>
 80071ee:	4602      	mov	r2, r0
 80071f0:	460b      	mov	r3, r1
 80071f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80071f6:	f7f9 f847 	bl	8000288 <__aeabi_dsub>
 80071fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071fc:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80071fe:	971d      	str	r7, [sp, #116]	; 0x74
 8007200:	5c9b      	ldrb	r3, [r3, r2]
 8007202:	f806 3b01 	strb.w	r3, [r6], #1
 8007206:	1c7b      	adds	r3, r7, #1
 8007208:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800720c:	d006      	beq.n	800721c <_vfprintf_r+0x694>
 800720e:	2200      	movs	r2, #0
 8007210:	2300      	movs	r3, #0
 8007212:	3f01      	subs	r7, #1
 8007214:	f7f9 fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 8007218:	2800      	cmp	r0, #0
 800721a:	d0db      	beq.n	80071d4 <_vfprintf_r+0x64c>
 800721c:	2200      	movs	r2, #0
 800721e:	4b51      	ldr	r3, [pc, #324]	; (8007364 <_vfprintf_r+0x7dc>)
 8007220:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007224:	f7f9 fc78 	bl	8000b18 <__aeabi_dcmpgt>
 8007228:	b960      	cbnz	r0, 8007244 <_vfprintf_r+0x6bc>
 800722a:	2200      	movs	r2, #0
 800722c:	4b4d      	ldr	r3, [pc, #308]	; (8007364 <_vfprintf_r+0x7dc>)
 800722e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007232:	f7f9 fc49 	bl	8000ac8 <__aeabi_dcmpeq>
 8007236:	2800      	cmp	r0, #0
 8007238:	f000 80ad 	beq.w	8007396 <_vfprintf_r+0x80e>
 800723c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800723e:	07df      	lsls	r7, r3, #31
 8007240:	f140 80a9 	bpl.w	8007396 <_vfprintf_r+0x80e>
 8007244:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007246:	9624      	str	r6, [sp, #144]	; 0x90
 8007248:	7bd9      	ldrb	r1, [r3, #15]
 800724a:	2030      	movs	r0, #48	; 0x30
 800724c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800724e:	1e53      	subs	r3, r2, #1
 8007250:	9324      	str	r3, [sp, #144]	; 0x90
 8007252:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007256:	428b      	cmp	r3, r1
 8007258:	f000 8094 	beq.w	8007384 <_vfprintf_r+0x7fc>
 800725c:	2b39      	cmp	r3, #57	; 0x39
 800725e:	bf0b      	itete	eq
 8007260:	9b11      	ldreq	r3, [sp, #68]	; 0x44
 8007262:	3301      	addne	r3, #1
 8007264:	7a9b      	ldrbeq	r3, [r3, #10]
 8007266:	b2db      	uxtbne	r3, r3
 8007268:	f802 3c01 	strb.w	r3, [r2, #-1]
 800726c:	4633      	mov	r3, r6
 800726e:	eba3 0309 	sub.w	r3, r3, r9
 8007272:	9304      	str	r3, [sp, #16]
 8007274:	9b07      	ldr	r3, [sp, #28]
 8007276:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8007278:	2b47      	cmp	r3, #71	; 0x47
 800727a:	f040 80d6 	bne.w	800742a <_vfprintf_r+0x8a2>
 800727e:	1cf0      	adds	r0, r6, #3
 8007280:	db02      	blt.n	8007288 <_vfprintf_r+0x700>
 8007282:	42b5      	cmp	r5, r6
 8007284:	f280 80fc 	bge.w	8007480 <_vfprintf_r+0x8f8>
 8007288:	9b06      	ldr	r3, [sp, #24]
 800728a:	3b02      	subs	r3, #2
 800728c:	9306      	str	r3, [sp, #24]
 800728e:	9906      	ldr	r1, [sp, #24]
 8007290:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8007294:	f021 0120 	bic.w	r1, r1, #32
 8007298:	2941      	cmp	r1, #65	; 0x41
 800729a:	bf08      	it	eq
 800729c:	320f      	addeq	r2, #15
 800729e:	f106 33ff 	add.w	r3, r6, #4294967295	; 0xffffffff
 80072a2:	bf06      	itte	eq
 80072a4:	b2d2      	uxtbeq	r2, r2
 80072a6:	2101      	moveq	r1, #1
 80072a8:	2100      	movne	r1, #0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	9320      	str	r3, [sp, #128]	; 0x80
 80072ae:	bfb8      	it	lt
 80072b0:	f1c6 0301 	rsblt	r3, r6, #1
 80072b4:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80072b8:	bfb4      	ite	lt
 80072ba:	222d      	movlt	r2, #45	; 0x2d
 80072bc:	222b      	movge	r2, #43	; 0x2b
 80072be:	2b09      	cmp	r3, #9
 80072c0:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80072c4:	f340 80c8 	ble.w	8007458 <_vfprintf_r+0x8d0>
 80072c8:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80072cc:	250a      	movs	r5, #10
 80072ce:	fb93 f0f5 	sdiv	r0, r3, r5
 80072d2:	fb05 3310 	mls	r3, r5, r0, r3
 80072d6:	3330      	adds	r3, #48	; 0x30
 80072d8:	2809      	cmp	r0, #9
 80072da:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072de:	f102 31ff 	add.w	r1, r2, #4294967295	; 0xffffffff
 80072e2:	4603      	mov	r3, r0
 80072e4:	f300 80b1 	bgt.w	800744a <_vfprintf_r+0x8c2>
 80072e8:	3330      	adds	r3, #48	; 0x30
 80072ea:	f801 3c01 	strb.w	r3, [r1, #-1]
 80072ee:	3a02      	subs	r2, #2
 80072f0:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80072f4:	f10d 0097 	add.w	r0, sp, #151	; 0x97
 80072f8:	4282      	cmp	r2, r0
 80072fa:	4619      	mov	r1, r3
 80072fc:	f0c0 80a7 	bcc.w	800744e <_vfprintf_r+0x8c6>
 8007300:	9a04      	ldr	r2, [sp, #16]
 8007302:	ab22      	add	r3, sp, #136	; 0x88
 8007304:	1acb      	subs	r3, r1, r3
 8007306:	2a01      	cmp	r2, #1
 8007308:	9317      	str	r3, [sp, #92]	; 0x5c
 800730a:	eb03 0502 	add.w	r5, r3, r2
 800730e:	dc02      	bgt.n	8007316 <_vfprintf_r+0x78e>
 8007310:	f01a 0f01 	tst.w	sl, #1
 8007314:	d001      	beq.n	800731a <_vfprintf_r+0x792>
 8007316:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007318:	441d      	add	r5, r3
 800731a:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800731e:	2700      	movs	r7, #0
 8007320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007324:	9310      	str	r3, [sp, #64]	; 0x40
 8007326:	9707      	str	r7, [sp, #28]
 8007328:	463e      	mov	r6, r7
 800732a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800732c:	2b00      	cmp	r3, #0
 800732e:	f000 8317 	beq.w	8007960 <_vfprintf_r+0xdd8>
 8007332:	232d      	movs	r3, #45	; 0x2d
 8007334:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 8007338:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800733c:	2300      	movs	r3, #0
 800733e:	9310      	str	r3, [sp, #64]	; 0x40
 8007340:	e15f      	b.n	8007602 <_vfprintf_r+0xa7a>
 8007342:	bf00      	nop
 8007344:	7fefffff 	.word	0x7fefffff
 8007348:	0800aad8 	.word	0x0800aad8
 800734c:	0800aad4 	.word	0x0800aad4
 8007350:	0800aae0 	.word	0x0800aae0
 8007354:	0800aadc 	.word	0x0800aadc
 8007358:	0800aaf5 	.word	0x0800aaf5
 800735c:	0800aae4 	.word	0x0800aae4
 8007360:	40300000 	.word	0x40300000
 8007364:	3fe00000 	.word	0x3fe00000
 8007368:	9003      	str	r0, [sp, #12]
 800736a:	e702      	b.n	8007172 <_vfprintf_r+0x5ea>
 800736c:	9003      	str	r0, [sp, #12]
 800736e:	2506      	movs	r5, #6
 8007370:	e6ff      	b.n	8007172 <_vfprintf_r+0x5ea>
 8007372:	9503      	str	r5, [sp, #12]
 8007374:	2501      	movs	r5, #1
 8007376:	e6fc      	b.n	8007172 <_vfprintf_r+0x5ea>
 8007378:	ed9d 7b0a 	vldr	d7, [sp, #40]	; 0x28
 800737c:	2300      	movs	r3, #0
 800737e:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 8007382:	e704      	b.n	800718e <_vfprintf_r+0x606>
 8007384:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007388:	e760      	b.n	800724c <_vfprintf_r+0x6c4>
 800738a:	f803 1b01 	strb.w	r1, [r3], #1
 800738e:	1af2      	subs	r2, r6, r3
 8007390:	2a00      	cmp	r2, #0
 8007392:	dafa      	bge.n	800738a <_vfprintf_r+0x802>
 8007394:	e76b      	b.n	800726e <_vfprintf_r+0x6e6>
 8007396:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007398:	4633      	mov	r3, r6
 800739a:	2130      	movs	r1, #48	; 0x30
 800739c:	4416      	add	r6, r2
 800739e:	e7f6      	b.n	800738e <_vfprintf_r+0x806>
 80073a0:	9b07      	ldr	r3, [sp, #28]
 80073a2:	2b46      	cmp	r3, #70	; 0x46
 80073a4:	d004      	beq.n	80073b0 <_vfprintf_r+0x828>
 80073a6:	2b45      	cmp	r3, #69	; 0x45
 80073a8:	d13a      	bne.n	8007420 <_vfprintf_r+0x898>
 80073aa:	1c6e      	adds	r6, r5, #1
 80073ac:	2102      	movs	r1, #2
 80073ae:	e001      	b.n	80073b4 <_vfprintf_r+0x82c>
 80073b0:	462e      	mov	r6, r5
 80073b2:	2103      	movs	r1, #3
 80073b4:	ab24      	add	r3, sp, #144	; 0x90
 80073b6:	9301      	str	r3, [sp, #4]
 80073b8:	ab21      	add	r3, sp, #132	; 0x84
 80073ba:	9300      	str	r3, [sp, #0]
 80073bc:	4632      	mov	r2, r6
 80073be:	ab20      	add	r3, sp, #128	; 0x80
 80073c0:	ed9d 0b14 	vldr	d0, [sp, #80]	; 0x50
 80073c4:	4658      	mov	r0, fp
 80073c6:	f000 ff87 	bl	80082d8 <_dtoa_r>
 80073ca:	9b07      	ldr	r3, [sp, #28]
 80073cc:	2b47      	cmp	r3, #71	; 0x47
 80073ce:	4681      	mov	r9, r0
 80073d0:	d102      	bne.n	80073d8 <_vfprintf_r+0x850>
 80073d2:	f01a 0f01 	tst.w	sl, #1
 80073d6:	d026      	beq.n	8007426 <_vfprintf_r+0x89e>
 80073d8:	9b07      	ldr	r3, [sp, #28]
 80073da:	2b46      	cmp	r3, #70	; 0x46
 80073dc:	eb09 0706 	add.w	r7, r9, r6
 80073e0:	d10f      	bne.n	8007402 <_vfprintf_r+0x87a>
 80073e2:	f899 3000 	ldrb.w	r3, [r9]
 80073e6:	2b30      	cmp	r3, #48	; 0x30
 80073e8:	d109      	bne.n	80073fe <_vfprintf_r+0x876>
 80073ea:	2200      	movs	r2, #0
 80073ec:	2300      	movs	r3, #0
 80073ee:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80073f2:	f7f9 fb69 	bl	8000ac8 <__aeabi_dcmpeq>
 80073f6:	b910      	cbnz	r0, 80073fe <_vfprintf_r+0x876>
 80073f8:	f1c6 0601 	rsb	r6, r6, #1
 80073fc:	9620      	str	r6, [sp, #128]	; 0x80
 80073fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007400:	441f      	add	r7, r3
 8007402:	2200      	movs	r2, #0
 8007404:	2300      	movs	r3, #0
 8007406:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800740a:	f7f9 fb5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800740e:	b948      	cbnz	r0, 8007424 <_vfprintf_r+0x89c>
 8007410:	2230      	movs	r2, #48	; 0x30
 8007412:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007414:	429f      	cmp	r7, r3
 8007416:	d906      	bls.n	8007426 <_vfprintf_r+0x89e>
 8007418:	1c59      	adds	r1, r3, #1
 800741a:	9124      	str	r1, [sp, #144]	; 0x90
 800741c:	701a      	strb	r2, [r3, #0]
 800741e:	e7f8      	b.n	8007412 <_vfprintf_r+0x88a>
 8007420:	462e      	mov	r6, r5
 8007422:	e7c3      	b.n	80073ac <_vfprintf_r+0x824>
 8007424:	9724      	str	r7, [sp, #144]	; 0x90
 8007426:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007428:	e721      	b.n	800726e <_vfprintf_r+0x6e6>
 800742a:	9b07      	ldr	r3, [sp, #28]
 800742c:	2b46      	cmp	r3, #70	; 0x46
 800742e:	f47f af2e 	bne.w	800728e <_vfprintf_r+0x706>
 8007432:	2e00      	cmp	r6, #0
 8007434:	dd1d      	ble.n	8007472 <_vfprintf_r+0x8ea>
 8007436:	b915      	cbnz	r5, 800743e <_vfprintf_r+0x8b6>
 8007438:	f01a 0f01 	tst.w	sl, #1
 800743c:	d034      	beq.n	80074a8 <_vfprintf_r+0x920>
 800743e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007440:	18f3      	adds	r3, r6, r3
 8007442:	441d      	add	r5, r3
 8007444:	2366      	movs	r3, #102	; 0x66
 8007446:	9306      	str	r3, [sp, #24]
 8007448:	e033      	b.n	80074b2 <_vfprintf_r+0x92a>
 800744a:	460a      	mov	r2, r1
 800744c:	e73f      	b.n	80072ce <_vfprintf_r+0x746>
 800744e:	f812 1b01 	ldrb.w	r1, [r2], #1
 8007452:	f803 1b01 	strb.w	r1, [r3], #1
 8007456:	e74f      	b.n	80072f8 <_vfprintf_r+0x770>
 8007458:	b941      	cbnz	r1, 800746c <_vfprintf_r+0x8e4>
 800745a:	2230      	movs	r2, #48	; 0x30
 800745c:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007460:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007464:	3330      	adds	r3, #48	; 0x30
 8007466:	1c51      	adds	r1, r2, #1
 8007468:	7013      	strb	r3, [r2, #0]
 800746a:	e749      	b.n	8007300 <_vfprintf_r+0x778>
 800746c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007470:	e7f8      	b.n	8007464 <_vfprintf_r+0x8dc>
 8007472:	b915      	cbnz	r5, 800747a <_vfprintf_r+0x8f2>
 8007474:	f01a 0f01 	tst.w	sl, #1
 8007478:	d018      	beq.n	80074ac <_vfprintf_r+0x924>
 800747a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800747c:	3301      	adds	r3, #1
 800747e:	e7e0      	b.n	8007442 <_vfprintf_r+0x8ba>
 8007480:	9b04      	ldr	r3, [sp, #16]
 8007482:	42b3      	cmp	r3, r6
 8007484:	dc06      	bgt.n	8007494 <_vfprintf_r+0x90c>
 8007486:	f01a 0f01 	tst.w	sl, #1
 800748a:	d025      	beq.n	80074d8 <_vfprintf_r+0x950>
 800748c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800748e:	18f5      	adds	r5, r6, r3
 8007490:	2367      	movs	r3, #103	; 0x67
 8007492:	e7d8      	b.n	8007446 <_vfprintf_r+0x8be>
 8007494:	9b04      	ldr	r3, [sp, #16]
 8007496:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007498:	2e00      	cmp	r6, #0
 800749a:	eb03 0502 	add.w	r5, r3, r2
 800749e:	dcf7      	bgt.n	8007490 <_vfprintf_r+0x908>
 80074a0:	f1c6 0301 	rsb	r3, r6, #1
 80074a4:	441d      	add	r5, r3
 80074a6:	e7f3      	b.n	8007490 <_vfprintf_r+0x908>
 80074a8:	4635      	mov	r5, r6
 80074aa:	e7cb      	b.n	8007444 <_vfprintf_r+0x8bc>
 80074ac:	2366      	movs	r3, #102	; 0x66
 80074ae:	9306      	str	r3, [sp, #24]
 80074b0:	2501      	movs	r5, #1
 80074b2:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80074b6:	9307      	str	r3, [sp, #28]
 80074b8:	d01f      	beq.n	80074fa <_vfprintf_r+0x972>
 80074ba:	2700      	movs	r7, #0
 80074bc:	2e00      	cmp	r6, #0
 80074be:	9707      	str	r7, [sp, #28]
 80074c0:	f77f af33 	ble.w	800732a <_vfprintf_r+0x7a2>
 80074c4:	9b08      	ldr	r3, [sp, #32]
 80074c6:	781b      	ldrb	r3, [r3, #0]
 80074c8:	2bff      	cmp	r3, #255	; 0xff
 80074ca:	d107      	bne.n	80074dc <_vfprintf_r+0x954>
 80074cc:	9b07      	ldr	r3, [sp, #28]
 80074ce:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80074d0:	443b      	add	r3, r7
 80074d2:	fb02 5503 	mla	r5, r2, r3, r5
 80074d6:	e728      	b.n	800732a <_vfprintf_r+0x7a2>
 80074d8:	4635      	mov	r5, r6
 80074da:	e7d9      	b.n	8007490 <_vfprintf_r+0x908>
 80074dc:	42b3      	cmp	r3, r6
 80074de:	daf5      	bge.n	80074cc <_vfprintf_r+0x944>
 80074e0:	1af6      	subs	r6, r6, r3
 80074e2:	9b08      	ldr	r3, [sp, #32]
 80074e4:	785b      	ldrb	r3, [r3, #1]
 80074e6:	b133      	cbz	r3, 80074f6 <_vfprintf_r+0x96e>
 80074e8:	9b07      	ldr	r3, [sp, #28]
 80074ea:	3301      	adds	r3, #1
 80074ec:	9307      	str	r3, [sp, #28]
 80074ee:	9b08      	ldr	r3, [sp, #32]
 80074f0:	3301      	adds	r3, #1
 80074f2:	9308      	str	r3, [sp, #32]
 80074f4:	e7e6      	b.n	80074c4 <_vfprintf_r+0x93c>
 80074f6:	3701      	adds	r7, #1
 80074f8:	e7e4      	b.n	80074c4 <_vfprintf_r+0x93c>
 80074fa:	9f07      	ldr	r7, [sp, #28]
 80074fc:	e715      	b.n	800732a <_vfprintf_r+0x7a2>
 80074fe:	4632      	mov	r2, r6
 8007500:	f01a 0f20 	tst.w	sl, #32
 8007504:	f852 3b04 	ldr.w	r3, [r2], #4
 8007508:	9209      	str	r2, [sp, #36]	; 0x24
 800750a:	d009      	beq.n	8007520 <_vfprintf_r+0x998>
 800750c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800750e:	4610      	mov	r0, r2
 8007510:	17d1      	asrs	r1, r2, #31
 8007512:	e9c3 0100 	strd	r0, r1, [r3]
 8007516:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8007518:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 800751c:	f7ff bbb2 	b.w	8006c84 <_vfprintf_r+0xfc>
 8007520:	f01a 0f10 	tst.w	sl, #16
 8007524:	d002      	beq.n	800752c <_vfprintf_r+0x9a4>
 8007526:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	e7f4      	b.n	8007516 <_vfprintf_r+0x98e>
 800752c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8007530:	d002      	beq.n	8007538 <_vfprintf_r+0x9b0>
 8007532:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007534:	801a      	strh	r2, [r3, #0]
 8007536:	e7ee      	b.n	8007516 <_vfprintf_r+0x98e>
 8007538:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800753c:	d0f3      	beq.n	8007526 <_vfprintf_r+0x99e>
 800753e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007540:	701a      	strb	r2, [r3, #0]
 8007542:	e7e8      	b.n	8007516 <_vfprintf_r+0x98e>
 8007544:	f04a 0a10 	orr.w	sl, sl, #16
 8007548:	f01a 0f20 	tst.w	sl, #32
 800754c:	d01e      	beq.n	800758c <_vfprintf_r+0xa04>
 800754e:	3607      	adds	r6, #7
 8007550:	f026 0607 	bic.w	r6, r6, #7
 8007554:	f106 0308 	add.w	r3, r6, #8
 8007558:	e9d6 6700 	ldrd	r6, r7, [r6]
 800755c:	9309      	str	r3, [sp, #36]	; 0x24
 800755e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8007562:	2300      	movs	r3, #0
 8007564:	2200      	movs	r2, #0
 8007566:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800756a:	1c6a      	adds	r2, r5, #1
 800756c:	f000 815c 	beq.w	8007828 <_vfprintf_r+0xca0>
 8007570:	4652      	mov	r2, sl
 8007572:	ea56 0107 	orrs.w	r1, r6, r7
 8007576:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800757a:	f040 8155 	bne.w	8007828 <_vfprintf_r+0xca0>
 800757e:	2d00      	cmp	r5, #0
 8007580:	f000 81d8 	beq.w	8007934 <_vfprintf_r+0xdac>
 8007584:	2b01      	cmp	r3, #1
 8007586:	f040 8152 	bne.w	800782e <_vfprintf_r+0xca6>
 800758a:	e54e      	b.n	800702a <_vfprintf_r+0x4a2>
 800758c:	1d33      	adds	r3, r6, #4
 800758e:	f01a 0f10 	tst.w	sl, #16
 8007592:	9309      	str	r3, [sp, #36]	; 0x24
 8007594:	d001      	beq.n	800759a <_vfprintf_r+0xa12>
 8007596:	6836      	ldr	r6, [r6, #0]
 8007598:	e003      	b.n	80075a2 <_vfprintf_r+0xa1a>
 800759a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800759e:	d002      	beq.n	80075a6 <_vfprintf_r+0xa1e>
 80075a0:	8836      	ldrh	r6, [r6, #0]
 80075a2:	2700      	movs	r7, #0
 80075a4:	e7db      	b.n	800755e <_vfprintf_r+0x9d6>
 80075a6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80075aa:	d0f4      	beq.n	8007596 <_vfprintf_r+0xa0e>
 80075ac:	7836      	ldrb	r6, [r6, #0]
 80075ae:	e7f8      	b.n	80075a2 <_vfprintf_r+0xa1a>
 80075b0:	1d33      	adds	r3, r6, #4
 80075b2:	9309      	str	r3, [sp, #36]	; 0x24
 80075b4:	f647 0330 	movw	r3, #30768	; 0x7830
 80075b8:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80075bc:	2278      	movs	r2, #120	; 0x78
 80075be:	4bb0      	ldr	r3, [pc, #704]	; (8007880 <_vfprintf_r+0xcf8>)
 80075c0:	9318      	str	r3, [sp, #96]	; 0x60
 80075c2:	6836      	ldr	r6, [r6, #0]
 80075c4:	9206      	str	r2, [sp, #24]
 80075c6:	2700      	movs	r7, #0
 80075c8:	f04a 0a02 	orr.w	sl, sl, #2
 80075cc:	2302      	movs	r3, #2
 80075ce:	e7c9      	b.n	8007564 <_vfprintf_r+0x9dc>
 80075d0:	1d33      	adds	r3, r6, #4
 80075d2:	f8d6 9000 	ldr.w	r9, [r6]
 80075d6:	9309      	str	r3, [sp, #36]	; 0x24
 80075d8:	2600      	movs	r6, #0
 80075da:	1c69      	adds	r1, r5, #1
 80075dc:	f88d 607b 	strb.w	r6, [sp, #123]	; 0x7b
 80075e0:	f000 80e1 	beq.w	80077a6 <_vfprintf_r+0xc1e>
 80075e4:	462a      	mov	r2, r5
 80075e6:	4631      	mov	r1, r6
 80075e8:	4648      	mov	r0, r9
 80075ea:	f7f8 fdf1 	bl	80001d0 <memchr>
 80075ee:	9003      	str	r0, [sp, #12]
 80075f0:	2800      	cmp	r0, #0
 80075f2:	f000 81b9 	beq.w	8007968 <_vfprintf_r+0xde0>
 80075f6:	eba0 0509 	sub.w	r5, r0, r9
 80075fa:	9603      	str	r6, [sp, #12]
 80075fc:	9610      	str	r6, [sp, #64]	; 0x40
 80075fe:	4637      	mov	r7, r6
 8007600:	9607      	str	r6, [sp, #28]
 8007602:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007604:	42ab      	cmp	r3, r5
 8007606:	bfb8      	it	lt
 8007608:	462b      	movlt	r3, r5
 800760a:	9311      	str	r3, [sp, #68]	; 0x44
 800760c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007610:	b113      	cbz	r3, 8007618 <_vfprintf_r+0xa90>
 8007612:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007614:	3301      	adds	r3, #1
 8007616:	9311      	str	r3, [sp, #68]	; 0x44
 8007618:	f01a 0302 	ands.w	r3, sl, #2
 800761c:	931c      	str	r3, [sp, #112]	; 0x70
 800761e:	bf1e      	ittt	ne
 8007620:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8007622:	3302      	addne	r3, #2
 8007624:	9311      	strne	r3, [sp, #68]	; 0x44
 8007626:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800762a:	931d      	str	r3, [sp, #116]	; 0x74
 800762c:	d122      	bne.n	8007674 <_vfprintf_r+0xaec>
 800762e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007630:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007632:	1a9b      	subs	r3, r3, r2
 8007634:	2b00      	cmp	r3, #0
 8007636:	9313      	str	r3, [sp, #76]	; 0x4c
 8007638:	dd1c      	ble.n	8007674 <_vfprintf_r+0xaec>
 800763a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800763c:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007640:	2810      	cmp	r0, #16
 8007642:	4890      	ldr	r0, [pc, #576]	; (8007884 <_vfprintf_r+0xcfc>)
 8007644:	6020      	str	r0, [r4, #0]
 8007646:	f102 0201 	add.w	r2, r2, #1
 800764a:	f104 0108 	add.w	r1, r4, #8
 800764e:	f300 818e 	bgt.w	800796e <_vfprintf_r+0xde6>
 8007652:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007654:	6060      	str	r0, [r4, #4]
 8007656:	4403      	add	r3, r0
 8007658:	2a07      	cmp	r2, #7
 800765a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800765e:	f340 819b 	ble.w	8007998 <_vfprintf_r+0xe10>
 8007662:	aa26      	add	r2, sp, #152	; 0x98
 8007664:	4641      	mov	r1, r8
 8007666:	4658      	mov	r0, fp
 8007668:	f002 fc71 	bl	8009f4e <__sprint_r>
 800766c:	2800      	cmp	r0, #0
 800766e:	f040 84c7 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007672:	ac29      	add	r4, sp, #164	; 0xa4
 8007674:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007678:	b173      	cbz	r3, 8007698 <_vfprintf_r+0xb10>
 800767a:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800767e:	6023      	str	r3, [r4, #0]
 8007680:	2301      	movs	r3, #1
 8007682:	6063      	str	r3, [r4, #4]
 8007684:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007686:	3301      	adds	r3, #1
 8007688:	9328      	str	r3, [sp, #160]	; 0xa0
 800768a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800768c:	3301      	adds	r3, #1
 800768e:	2b07      	cmp	r3, #7
 8007690:	9327      	str	r3, [sp, #156]	; 0x9c
 8007692:	f300 8183 	bgt.w	800799c <_vfprintf_r+0xe14>
 8007696:	3408      	adds	r4, #8
 8007698:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800769a:	b16b      	cbz	r3, 80076b8 <_vfprintf_r+0xb30>
 800769c:	ab1f      	add	r3, sp, #124	; 0x7c
 800769e:	6023      	str	r3, [r4, #0]
 80076a0:	2302      	movs	r3, #2
 80076a2:	6063      	str	r3, [r4, #4]
 80076a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80076a6:	3302      	adds	r3, #2
 80076a8:	9328      	str	r3, [sp, #160]	; 0xa0
 80076aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80076ac:	3301      	adds	r3, #1
 80076ae:	2b07      	cmp	r3, #7
 80076b0:	9327      	str	r3, [sp, #156]	; 0x9c
 80076b2:	f300 817d 	bgt.w	80079b0 <_vfprintf_r+0xe28>
 80076b6:	3408      	adds	r4, #8
 80076b8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80076ba:	2b80      	cmp	r3, #128	; 0x80
 80076bc:	d122      	bne.n	8007704 <_vfprintf_r+0xb7c>
 80076be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80076c2:	1a9b      	subs	r3, r3, r2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	9313      	str	r3, [sp, #76]	; 0x4c
 80076c8:	dd1c      	ble.n	8007704 <_vfprintf_r+0xb7c>
 80076ca:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80076cc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80076d0:	2810      	cmp	r0, #16
 80076d2:	486d      	ldr	r0, [pc, #436]	; (8007888 <_vfprintf_r+0xd00>)
 80076d4:	6020      	str	r0, [r4, #0]
 80076d6:	f102 0201 	add.w	r2, r2, #1
 80076da:	f104 0108 	add.w	r1, r4, #8
 80076de:	f300 8171 	bgt.w	80079c4 <_vfprintf_r+0xe3c>
 80076e2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80076e4:	6060      	str	r0, [r4, #4]
 80076e6:	4403      	add	r3, r0
 80076e8:	2a07      	cmp	r2, #7
 80076ea:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80076ee:	f340 817e 	ble.w	80079ee <_vfprintf_r+0xe66>
 80076f2:	aa26      	add	r2, sp, #152	; 0x98
 80076f4:	4641      	mov	r1, r8
 80076f6:	4658      	mov	r0, fp
 80076f8:	f002 fc29 	bl	8009f4e <__sprint_r>
 80076fc:	2800      	cmp	r0, #0
 80076fe:	f040 847f 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007702:	ac29      	add	r4, sp, #164	; 0xa4
 8007704:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007706:	1b5b      	subs	r3, r3, r5
 8007708:	2b00      	cmp	r3, #0
 800770a:	9310      	str	r3, [sp, #64]	; 0x40
 800770c:	dd1c      	ble.n	8007748 <_vfprintf_r+0xbc0>
 800770e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007710:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007714:	2810      	cmp	r0, #16
 8007716:	485c      	ldr	r0, [pc, #368]	; (8007888 <_vfprintf_r+0xd00>)
 8007718:	6020      	str	r0, [r4, #0]
 800771a:	f102 0201 	add.w	r2, r2, #1
 800771e:	f104 0108 	add.w	r1, r4, #8
 8007722:	f300 8166 	bgt.w	80079f2 <_vfprintf_r+0xe6a>
 8007726:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007728:	6060      	str	r0, [r4, #4]
 800772a:	4403      	add	r3, r0
 800772c:	2a07      	cmp	r2, #7
 800772e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007732:	f340 8173 	ble.w	8007a1c <_vfprintf_r+0xe94>
 8007736:	aa26      	add	r2, sp, #152	; 0x98
 8007738:	4641      	mov	r1, r8
 800773a:	4658      	mov	r0, fp
 800773c:	f002 fc07 	bl	8009f4e <__sprint_r>
 8007740:	2800      	cmp	r0, #0
 8007742:	f040 845d 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007746:	ac29      	add	r4, sp, #164	; 0xa4
 8007748:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800774a:	9310      	str	r3, [sp, #64]	; 0x40
 800774c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007750:	f040 8166 	bne.w	8007a20 <_vfprintf_r+0xe98>
 8007754:	e9c4 9500 	strd	r9, r5, [r4]
 8007758:	441d      	add	r5, r3
 800775a:	9528      	str	r5, [sp, #160]	; 0xa0
 800775c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800775e:	3301      	adds	r3, #1
 8007760:	2b07      	cmp	r3, #7
 8007762:	9327      	str	r3, [sp, #156]	; 0x9c
 8007764:	f300 81a2 	bgt.w	8007aac <_vfprintf_r+0xf24>
 8007768:	3408      	adds	r4, #8
 800776a:	f01a 0f04 	tst.w	sl, #4
 800776e:	f040 8429 	bne.w	8007fc4 <_vfprintf_r+0x143c>
 8007772:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	; 0x38
 8007776:	9911      	ldr	r1, [sp, #68]	; 0x44
 8007778:	428a      	cmp	r2, r1
 800777a:	bfac      	ite	ge
 800777c:	189b      	addge	r3, r3, r2
 800777e:	185b      	addlt	r3, r3, r1
 8007780:	930e      	str	r3, [sp, #56]	; 0x38
 8007782:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007784:	b13b      	cbz	r3, 8007796 <_vfprintf_r+0xc0e>
 8007786:	aa26      	add	r2, sp, #152	; 0x98
 8007788:	4641      	mov	r1, r8
 800778a:	4658      	mov	r0, fp
 800778c:	f002 fbdf 	bl	8009f4e <__sprint_r>
 8007790:	2800      	cmp	r0, #0
 8007792:	f040 8435 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007796:	2300      	movs	r3, #0
 8007798:	9327      	str	r3, [sp, #156]	; 0x9c
 800779a:	9b03      	ldr	r3, [sp, #12]
 800779c:	2b00      	cmp	r3, #0
 800779e:	f040 844b 	bne.w	8008038 <_vfprintf_r+0x14b0>
 80077a2:	ac29      	add	r4, sp, #164	; 0xa4
 80077a4:	e6b7      	b.n	8007516 <_vfprintf_r+0x98e>
 80077a6:	4648      	mov	r0, r9
 80077a8:	f7f8 fd62 	bl	8000270 <strlen>
 80077ac:	9603      	str	r6, [sp, #12]
 80077ae:	4605      	mov	r5, r0
 80077b0:	4633      	mov	r3, r6
 80077b2:	e48a      	b.n	80070ca <_vfprintf_r+0x542>
 80077b4:	f04a 0a10 	orr.w	sl, sl, #16
 80077b8:	f01a 0f20 	tst.w	sl, #32
 80077bc:	d009      	beq.n	80077d2 <_vfprintf_r+0xc4a>
 80077be:	3607      	adds	r6, #7
 80077c0:	f026 0607 	bic.w	r6, r6, #7
 80077c4:	f106 0308 	add.w	r3, r6, #8
 80077c8:	e9d6 6700 	ldrd	r6, r7, [r6]
 80077cc:	9309      	str	r3, [sp, #36]	; 0x24
 80077ce:	2301      	movs	r3, #1
 80077d0:	e6c8      	b.n	8007564 <_vfprintf_r+0x9dc>
 80077d2:	1d33      	adds	r3, r6, #4
 80077d4:	f01a 0f10 	tst.w	sl, #16
 80077d8:	9309      	str	r3, [sp, #36]	; 0x24
 80077da:	d001      	beq.n	80077e0 <_vfprintf_r+0xc58>
 80077dc:	6836      	ldr	r6, [r6, #0]
 80077de:	e003      	b.n	80077e8 <_vfprintf_r+0xc60>
 80077e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80077e4:	d002      	beq.n	80077ec <_vfprintf_r+0xc64>
 80077e6:	8836      	ldrh	r6, [r6, #0]
 80077e8:	2700      	movs	r7, #0
 80077ea:	e7f0      	b.n	80077ce <_vfprintf_r+0xc46>
 80077ec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80077f0:	d0f4      	beq.n	80077dc <_vfprintf_r+0xc54>
 80077f2:	7836      	ldrb	r6, [r6, #0]
 80077f4:	e7f8      	b.n	80077e8 <_vfprintf_r+0xc60>
 80077f6:	4b22      	ldr	r3, [pc, #136]	; (8007880 <_vfprintf_r+0xcf8>)
 80077f8:	f7ff bb3f 	b.w	8006e7a <_vfprintf_r+0x2f2>
 80077fc:	1d33      	adds	r3, r6, #4
 80077fe:	f01a 0f10 	tst.w	sl, #16
 8007802:	9309      	str	r3, [sp, #36]	; 0x24
 8007804:	d001      	beq.n	800780a <_vfprintf_r+0xc82>
 8007806:	6836      	ldr	r6, [r6, #0]
 8007808:	e003      	b.n	8007812 <_vfprintf_r+0xc8a>
 800780a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800780e:	d003      	beq.n	8007818 <_vfprintf_r+0xc90>
 8007810:	8836      	ldrh	r6, [r6, #0]
 8007812:	2700      	movs	r7, #0
 8007814:	f7ff bb3e 	b.w	8006e94 <_vfprintf_r+0x30c>
 8007818:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800781c:	d0f3      	beq.n	8007806 <_vfprintf_r+0xc7e>
 800781e:	7836      	ldrb	r6, [r6, #0]
 8007820:	e7f7      	b.n	8007812 <_vfprintf_r+0xc8a>
 8007822:	4652      	mov	r2, sl
 8007824:	2301      	movs	r3, #1
 8007826:	e6a4      	b.n	8007572 <_vfprintf_r+0x9ea>
 8007828:	2b01      	cmp	r3, #1
 800782a:	f43f abf9 	beq.w	8007020 <_vfprintf_r+0x498>
 800782e:	2b02      	cmp	r3, #2
 8007830:	d06e      	beq.n	8007910 <_vfprintf_r+0xd88>
 8007832:	ab52      	add	r3, sp, #328	; 0x148
 8007834:	08f1      	lsrs	r1, r6, #3
 8007836:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800783a:	08f8      	lsrs	r0, r7, #3
 800783c:	f006 0207 	and.w	r2, r6, #7
 8007840:	4607      	mov	r7, r0
 8007842:	460e      	mov	r6, r1
 8007844:	3230      	adds	r2, #48	; 0x30
 8007846:	ea56 0107 	orrs.w	r1, r6, r7
 800784a:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
 800784e:	f803 2c01 	strb.w	r2, [r3, #-1]
 8007852:	d113      	bne.n	800787c <_vfprintf_r+0xcf4>
 8007854:	f01a 0f01 	tst.w	sl, #1
 8007858:	d006      	beq.n	8007868 <_vfprintf_r+0xce0>
 800785a:	2a30      	cmp	r2, #48	; 0x30
 800785c:	d004      	beq.n	8007868 <_vfprintf_r+0xce0>
 800785e:	2230      	movs	r2, #48	; 0x30
 8007860:	f809 2c01 	strb.w	r2, [r9, #-1]
 8007864:	f1a3 0902 	sub.w	r9, r3, #2
 8007868:	ab52      	add	r3, sp, #328	; 0x148
 800786a:	9510      	str	r5, [sp, #64]	; 0x40
 800786c:	eba3 0509 	sub.w	r5, r3, r9
 8007870:	2300      	movs	r3, #0
 8007872:	9303      	str	r3, [sp, #12]
 8007874:	461f      	mov	r7, r3
 8007876:	9307      	str	r3, [sp, #28]
 8007878:	461e      	mov	r6, r3
 800787a:	e6c2      	b.n	8007602 <_vfprintf_r+0xa7a>
 800787c:	464b      	mov	r3, r9
 800787e:	e7d9      	b.n	8007834 <_vfprintf_r+0xcac>
 8007880:	0800aae4 	.word	0x0800aae4
 8007884:	0800ab08 	.word	0x0800ab08
 8007888:	0800ab18 	.word	0x0800ab18
 800788c:	2300      	movs	r3, #0
 800788e:	9304      	str	r3, [sp, #16]
 8007890:	ab52      	add	r3, sp, #328	; 0x148
 8007892:	9303      	str	r3, [sp, #12]
 8007894:	f40a 6380 	and.w	r3, sl, #1024	; 0x400
 8007898:	9307      	str	r3, [sp, #28]
 800789a:	9b03      	ldr	r3, [sp, #12]
 800789c:	220a      	movs	r2, #10
 800789e:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
 80078a2:	4630      	mov	r0, r6
 80078a4:	2300      	movs	r3, #0
 80078a6:	4639      	mov	r1, r7
 80078a8:	f7f9 f97e 	bl	8000ba8 <__aeabi_uldivmod>
 80078ac:	9b03      	ldr	r3, [sp, #12]
 80078ae:	3230      	adds	r2, #48	; 0x30
 80078b0:	f803 2c01 	strb.w	r2, [r3, #-1]
 80078b4:	9b04      	ldr	r3, [sp, #16]
 80078b6:	3301      	adds	r3, #1
 80078b8:	9304      	str	r3, [sp, #16]
 80078ba:	9b07      	ldr	r3, [sp, #28]
 80078bc:	b1d3      	cbz	r3, 80078f4 <_vfprintf_r+0xd6c>
 80078be:	9b08      	ldr	r3, [sp, #32]
 80078c0:	9a04      	ldr	r2, [sp, #16]
 80078c2:	781b      	ldrb	r3, [r3, #0]
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d115      	bne.n	80078f4 <_vfprintf_r+0xd6c>
 80078c8:	2aff      	cmp	r2, #255	; 0xff
 80078ca:	d013      	beq.n	80078f4 <_vfprintf_r+0xd6c>
 80078cc:	2f00      	cmp	r7, #0
 80078ce:	bf08      	it	eq
 80078d0:	2e0a      	cmpeq	r6, #10
 80078d2:	d30f      	bcc.n	80078f4 <_vfprintf_r+0xd6c>
 80078d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80078d6:	9919      	ldr	r1, [sp, #100]	; 0x64
 80078d8:	eba9 0903 	sub.w	r9, r9, r3
 80078dc:	461a      	mov	r2, r3
 80078de:	4648      	mov	r0, r9
 80078e0:	f002 fb13 	bl	8009f0a <strncpy>
 80078e4:	9b08      	ldr	r3, [sp, #32]
 80078e6:	785b      	ldrb	r3, [r3, #1]
 80078e8:	b11b      	cbz	r3, 80078f2 <_vfprintf_r+0xd6a>
 80078ea:	9b08      	ldr	r3, [sp, #32]
 80078ec:	3301      	adds	r3, #1
 80078ee:	9308      	str	r3, [sp, #32]
 80078f0:	2300      	movs	r3, #0
 80078f2:	9304      	str	r3, [sp, #16]
 80078f4:	2300      	movs	r3, #0
 80078f6:	4630      	mov	r0, r6
 80078f8:	4639      	mov	r1, r7
 80078fa:	220a      	movs	r2, #10
 80078fc:	f7f9 f954 	bl	8000ba8 <__aeabi_uldivmod>
 8007900:	4606      	mov	r6, r0
 8007902:	460f      	mov	r7, r1
 8007904:	ea56 0307 	orrs.w	r3, r6, r7
 8007908:	d0ae      	beq.n	8007868 <_vfprintf_r+0xce0>
 800790a:	f8cd 900c 	str.w	r9, [sp, #12]
 800790e:	e7c4      	b.n	800789a <_vfprintf_r+0xd12>
 8007910:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007914:	f006 030f 	and.w	r3, r6, #15
 8007918:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800791a:	5cd3      	ldrb	r3, [r2, r3]
 800791c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007920:	0933      	lsrs	r3, r6, #4
 8007922:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007926:	093a      	lsrs	r2, r7, #4
 8007928:	461e      	mov	r6, r3
 800792a:	4617      	mov	r7, r2
 800792c:	ea56 0307 	orrs.w	r3, r6, r7
 8007930:	d1f0      	bne.n	8007914 <_vfprintf_r+0xd8c>
 8007932:	e799      	b.n	8007868 <_vfprintf_r+0xce0>
 8007934:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007938:	2b00      	cmp	r3, #0
 800793a:	d195      	bne.n	8007868 <_vfprintf_r+0xce0>
 800793c:	07d6      	lsls	r6, r2, #31
 800793e:	bf44      	itt	mi
 8007940:	2330      	movmi	r3, #48	; 0x30
 8007942:	f809 3d01 	strbmi.w	r3, [r9, #-1]!
 8007946:	e78f      	b.n	8007868 <_vfprintf_r+0xce0>
 8007948:	9b06      	ldr	r3, [sp, #24]
 800794a:	2b00      	cmp	r3, #0
 800794c:	f000 837a 	beq.w	8008044 <_vfprintf_r+0x14bc>
 8007950:	2000      	movs	r0, #0
 8007952:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007956:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800795a:	9609      	str	r6, [sp, #36]	; 0x24
 800795c:	f7ff bb3c 	b.w	8006fd8 <_vfprintf_r+0x450>
 8007960:	f8dd a040 	ldr.w	sl, [sp, #64]	; 0x40
 8007964:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007966:	e4ea      	b.n	800733e <_vfprintf_r+0x7b6>
 8007968:	9b03      	ldr	r3, [sp, #12]
 800796a:	f7ff bbae 	b.w	80070ca <_vfprintf_r+0x542>
 800796e:	2010      	movs	r0, #16
 8007970:	4403      	add	r3, r0
 8007972:	2a07      	cmp	r2, #7
 8007974:	6060      	str	r0, [r4, #4]
 8007976:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800797a:	dd08      	ble.n	800798e <_vfprintf_r+0xe06>
 800797c:	aa26      	add	r2, sp, #152	; 0x98
 800797e:	4641      	mov	r1, r8
 8007980:	4658      	mov	r0, fp
 8007982:	f002 fae4 	bl	8009f4e <__sprint_r>
 8007986:	2800      	cmp	r0, #0
 8007988:	f040 833a 	bne.w	8008000 <_vfprintf_r+0x1478>
 800798c:	a929      	add	r1, sp, #164	; 0xa4
 800798e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007990:	3b10      	subs	r3, #16
 8007992:	9313      	str	r3, [sp, #76]	; 0x4c
 8007994:	460c      	mov	r4, r1
 8007996:	e650      	b.n	800763a <_vfprintf_r+0xab2>
 8007998:	460c      	mov	r4, r1
 800799a:	e66b      	b.n	8007674 <_vfprintf_r+0xaec>
 800799c:	aa26      	add	r2, sp, #152	; 0x98
 800799e:	4641      	mov	r1, r8
 80079a0:	4658      	mov	r0, fp
 80079a2:	f002 fad4 	bl	8009f4e <__sprint_r>
 80079a6:	2800      	cmp	r0, #0
 80079a8:	f040 832a 	bne.w	8008000 <_vfprintf_r+0x1478>
 80079ac:	ac29      	add	r4, sp, #164	; 0xa4
 80079ae:	e673      	b.n	8007698 <_vfprintf_r+0xb10>
 80079b0:	aa26      	add	r2, sp, #152	; 0x98
 80079b2:	4641      	mov	r1, r8
 80079b4:	4658      	mov	r0, fp
 80079b6:	f002 faca 	bl	8009f4e <__sprint_r>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	f040 8320 	bne.w	8008000 <_vfprintf_r+0x1478>
 80079c0:	ac29      	add	r4, sp, #164	; 0xa4
 80079c2:	e679      	b.n	80076b8 <_vfprintf_r+0xb30>
 80079c4:	2010      	movs	r0, #16
 80079c6:	4403      	add	r3, r0
 80079c8:	2a07      	cmp	r2, #7
 80079ca:	6060      	str	r0, [r4, #4]
 80079cc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80079d0:	dd08      	ble.n	80079e4 <_vfprintf_r+0xe5c>
 80079d2:	aa26      	add	r2, sp, #152	; 0x98
 80079d4:	4641      	mov	r1, r8
 80079d6:	4658      	mov	r0, fp
 80079d8:	f002 fab9 	bl	8009f4e <__sprint_r>
 80079dc:	2800      	cmp	r0, #0
 80079de:	f040 830f 	bne.w	8008000 <_vfprintf_r+0x1478>
 80079e2:	a929      	add	r1, sp, #164	; 0xa4
 80079e4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80079e6:	3b10      	subs	r3, #16
 80079e8:	9313      	str	r3, [sp, #76]	; 0x4c
 80079ea:	460c      	mov	r4, r1
 80079ec:	e66d      	b.n	80076ca <_vfprintf_r+0xb42>
 80079ee:	460c      	mov	r4, r1
 80079f0:	e688      	b.n	8007704 <_vfprintf_r+0xb7c>
 80079f2:	2010      	movs	r0, #16
 80079f4:	4403      	add	r3, r0
 80079f6:	2a07      	cmp	r2, #7
 80079f8:	6060      	str	r0, [r4, #4]
 80079fa:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80079fe:	dd08      	ble.n	8007a12 <_vfprintf_r+0xe8a>
 8007a00:	aa26      	add	r2, sp, #152	; 0x98
 8007a02:	4641      	mov	r1, r8
 8007a04:	4658      	mov	r0, fp
 8007a06:	f002 faa2 	bl	8009f4e <__sprint_r>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	f040 82f8 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007a10:	a929      	add	r1, sp, #164	; 0xa4
 8007a12:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a14:	3b10      	subs	r3, #16
 8007a16:	9310      	str	r3, [sp, #64]	; 0x40
 8007a18:	460c      	mov	r4, r1
 8007a1a:	e678      	b.n	800770e <_vfprintf_r+0xb86>
 8007a1c:	460c      	mov	r4, r1
 8007a1e:	e693      	b.n	8007748 <_vfprintf_r+0xbc0>
 8007a20:	9b06      	ldr	r3, [sp, #24]
 8007a22:	2b65      	cmp	r3, #101	; 0x65
 8007a24:	f340 8234 	ble.w	8007e90 <_vfprintf_r+0x1308>
 8007a28:	2200      	movs	r2, #0
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a30:	f7f9 f84a 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a34:	2800      	cmp	r0, #0
 8007a36:	d069      	beq.n	8007b0c <_vfprintf_r+0xf84>
 8007a38:	4b6e      	ldr	r3, [pc, #440]	; (8007bf4 <_vfprintf_r+0x106c>)
 8007a3a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007a3c:	6023      	str	r3, [r4, #0]
 8007a3e:	2301      	movs	r3, #1
 8007a40:	441d      	add	r5, r3
 8007a42:	6063      	str	r3, [r4, #4]
 8007a44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a46:	9528      	str	r5, [sp, #160]	; 0xa0
 8007a48:	3301      	adds	r3, #1
 8007a4a:	2b07      	cmp	r3, #7
 8007a4c:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a4e:	dc37      	bgt.n	8007ac0 <_vfprintf_r+0xf38>
 8007a50:	3408      	adds	r4, #8
 8007a52:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007a54:	9a04      	ldr	r2, [sp, #16]
 8007a56:	4293      	cmp	r3, r2
 8007a58:	db03      	blt.n	8007a62 <_vfprintf_r+0xeda>
 8007a5a:	f01a 0f01 	tst.w	sl, #1
 8007a5e:	f43f ae84 	beq.w	800776a <_vfprintf_r+0xbe2>
 8007a62:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a68:	6063      	str	r3, [r4, #4]
 8007a6a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a6c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a6e:	4413      	add	r3, r2
 8007a70:	9328      	str	r3, [sp, #160]	; 0xa0
 8007a72:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007a74:	3301      	adds	r3, #1
 8007a76:	2b07      	cmp	r3, #7
 8007a78:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a7a:	dc2b      	bgt.n	8007ad4 <_vfprintf_r+0xf4c>
 8007a7c:	3408      	adds	r4, #8
 8007a7e:	9b04      	ldr	r3, [sp, #16]
 8007a80:	1e5d      	subs	r5, r3, #1
 8007a82:	2d00      	cmp	r5, #0
 8007a84:	f77f ae71 	ble.w	800776a <_vfprintf_r+0xbe2>
 8007a88:	4e5b      	ldr	r6, [pc, #364]	; (8007bf8 <_vfprintf_r+0x1070>)
 8007a8a:	2710      	movs	r7, #16
 8007a8c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a90:	2d10      	cmp	r5, #16
 8007a92:	f103 0301 	add.w	r3, r3, #1
 8007a96:	f104 0108 	add.w	r1, r4, #8
 8007a9a:	6026      	str	r6, [r4, #0]
 8007a9c:	dc24      	bgt.n	8007ae8 <_vfprintf_r+0xf60>
 8007a9e:	6065      	str	r5, [r4, #4]
 8007aa0:	2b07      	cmp	r3, #7
 8007aa2:	4415      	add	r5, r2
 8007aa4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007aa8:	f340 8289 	ble.w	8007fbe <_vfprintf_r+0x1436>
 8007aac:	aa26      	add	r2, sp, #152	; 0x98
 8007aae:	4641      	mov	r1, r8
 8007ab0:	4658      	mov	r0, fp
 8007ab2:	f002 fa4c 	bl	8009f4e <__sprint_r>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f040 82a2 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007abc:	ac29      	add	r4, sp, #164	; 0xa4
 8007abe:	e654      	b.n	800776a <_vfprintf_r+0xbe2>
 8007ac0:	aa26      	add	r2, sp, #152	; 0x98
 8007ac2:	4641      	mov	r1, r8
 8007ac4:	4658      	mov	r0, fp
 8007ac6:	f002 fa42 	bl	8009f4e <__sprint_r>
 8007aca:	2800      	cmp	r0, #0
 8007acc:	f040 8298 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007ad0:	ac29      	add	r4, sp, #164	; 0xa4
 8007ad2:	e7be      	b.n	8007a52 <_vfprintf_r+0xeca>
 8007ad4:	aa26      	add	r2, sp, #152	; 0x98
 8007ad6:	4641      	mov	r1, r8
 8007ad8:	4658      	mov	r0, fp
 8007ada:	f002 fa38 	bl	8009f4e <__sprint_r>
 8007ade:	2800      	cmp	r0, #0
 8007ae0:	f040 828e 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007ae4:	ac29      	add	r4, sp, #164	; 0xa4
 8007ae6:	e7ca      	b.n	8007a7e <_vfprintf_r+0xef6>
 8007ae8:	3210      	adds	r2, #16
 8007aea:	2b07      	cmp	r3, #7
 8007aec:	6067      	str	r7, [r4, #4]
 8007aee:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007af2:	dd08      	ble.n	8007b06 <_vfprintf_r+0xf7e>
 8007af4:	aa26      	add	r2, sp, #152	; 0x98
 8007af6:	4641      	mov	r1, r8
 8007af8:	4658      	mov	r0, fp
 8007afa:	f002 fa28 	bl	8009f4e <__sprint_r>
 8007afe:	2800      	cmp	r0, #0
 8007b00:	f040 827e 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007b04:	a929      	add	r1, sp, #164	; 0xa4
 8007b06:	3d10      	subs	r5, #16
 8007b08:	460c      	mov	r4, r1
 8007b0a:	e7bf      	b.n	8007a8c <_vfprintf_r+0xf04>
 8007b0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	dc74      	bgt.n	8007bfc <_vfprintf_r+0x1074>
 8007b12:	4b38      	ldr	r3, [pc, #224]	; (8007bf4 <_vfprintf_r+0x106c>)
 8007b14:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007b16:	6023      	str	r3, [r4, #0]
 8007b18:	2301      	movs	r3, #1
 8007b1a:	441d      	add	r5, r3
 8007b1c:	6063      	str	r3, [r4, #4]
 8007b1e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b20:	9528      	str	r5, [sp, #160]	; 0xa0
 8007b22:	3301      	adds	r3, #1
 8007b24:	2b07      	cmp	r3, #7
 8007b26:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b28:	dc3e      	bgt.n	8007ba8 <_vfprintf_r+0x1020>
 8007b2a:	3408      	adds	r4, #8
 8007b2c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007b2e:	b92b      	cbnz	r3, 8007b3c <_vfprintf_r+0xfb4>
 8007b30:	9b04      	ldr	r3, [sp, #16]
 8007b32:	b91b      	cbnz	r3, 8007b3c <_vfprintf_r+0xfb4>
 8007b34:	f01a 0f01 	tst.w	sl, #1
 8007b38:	f43f ae17 	beq.w	800776a <_vfprintf_r+0xbe2>
 8007b3c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b3e:	6023      	str	r3, [r4, #0]
 8007b40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b42:	6063      	str	r3, [r4, #4]
 8007b44:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b46:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b48:	4413      	add	r3, r2
 8007b4a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b4c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b4e:	3301      	adds	r3, #1
 8007b50:	2b07      	cmp	r3, #7
 8007b52:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b54:	dc32      	bgt.n	8007bbc <_vfprintf_r+0x1034>
 8007b56:	3408      	adds	r4, #8
 8007b58:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007b5a:	2d00      	cmp	r5, #0
 8007b5c:	da1b      	bge.n	8007b96 <_vfprintf_r+0x100e>
 8007b5e:	4e26      	ldr	r6, [pc, #152]	; (8007bf8 <_vfprintf_r+0x1070>)
 8007b60:	426d      	negs	r5, r5
 8007b62:	4623      	mov	r3, r4
 8007b64:	2710      	movs	r7, #16
 8007b66:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007b6a:	2d10      	cmp	r5, #16
 8007b6c:	f102 0201 	add.w	r2, r2, #1
 8007b70:	f104 0408 	add.w	r4, r4, #8
 8007b74:	601e      	str	r6, [r3, #0]
 8007b76:	dc2b      	bgt.n	8007bd0 <_vfprintf_r+0x1048>
 8007b78:	605d      	str	r5, [r3, #4]
 8007b7a:	2a07      	cmp	r2, #7
 8007b7c:	440d      	add	r5, r1
 8007b7e:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8007b82:	dd08      	ble.n	8007b96 <_vfprintf_r+0x100e>
 8007b84:	aa26      	add	r2, sp, #152	; 0x98
 8007b86:	4641      	mov	r1, r8
 8007b88:	4658      	mov	r0, fp
 8007b8a:	f002 f9e0 	bl	8009f4e <__sprint_r>
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	f040 8236 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007b94:	ac29      	add	r4, sp, #164	; 0xa4
 8007b96:	9b04      	ldr	r3, [sp, #16]
 8007b98:	6063      	str	r3, [r4, #4]
 8007b9a:	9a04      	ldr	r2, [sp, #16]
 8007b9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b9e:	f8c4 9000 	str.w	r9, [r4]
 8007ba2:	4413      	add	r3, r2
 8007ba4:	9328      	str	r3, [sp, #160]	; 0xa0
 8007ba6:	e5d9      	b.n	800775c <_vfprintf_r+0xbd4>
 8007ba8:	aa26      	add	r2, sp, #152	; 0x98
 8007baa:	4641      	mov	r1, r8
 8007bac:	4658      	mov	r0, fp
 8007bae:	f002 f9ce 	bl	8009f4e <__sprint_r>
 8007bb2:	2800      	cmp	r0, #0
 8007bb4:	f040 8224 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007bb8:	ac29      	add	r4, sp, #164	; 0xa4
 8007bba:	e7b7      	b.n	8007b2c <_vfprintf_r+0xfa4>
 8007bbc:	aa26      	add	r2, sp, #152	; 0x98
 8007bbe:	4641      	mov	r1, r8
 8007bc0:	4658      	mov	r0, fp
 8007bc2:	f002 f9c4 	bl	8009f4e <__sprint_r>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	f040 821a 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007bcc:	ac29      	add	r4, sp, #164	; 0xa4
 8007bce:	e7c3      	b.n	8007b58 <_vfprintf_r+0xfd0>
 8007bd0:	3110      	adds	r1, #16
 8007bd2:	2a07      	cmp	r2, #7
 8007bd4:	605f      	str	r7, [r3, #4]
 8007bd6:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8007bda:	dd08      	ble.n	8007bee <_vfprintf_r+0x1066>
 8007bdc:	aa26      	add	r2, sp, #152	; 0x98
 8007bde:	4641      	mov	r1, r8
 8007be0:	4658      	mov	r0, fp
 8007be2:	f002 f9b4 	bl	8009f4e <__sprint_r>
 8007be6:	2800      	cmp	r0, #0
 8007be8:	f040 820a 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007bec:	ac29      	add	r4, sp, #164	; 0xa4
 8007bee:	3d10      	subs	r5, #16
 8007bf0:	4623      	mov	r3, r4
 8007bf2:	e7b8      	b.n	8007b66 <_vfprintf_r+0xfde>
 8007bf4:	0800ab06 	.word	0x0800ab06
 8007bf8:	0800ab18 	.word	0x0800ab18
 8007bfc:	9b04      	ldr	r3, [sp, #16]
 8007bfe:	42b3      	cmp	r3, r6
 8007c00:	bfa8      	it	ge
 8007c02:	4633      	movge	r3, r6
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	461d      	mov	r5, r3
 8007c08:	dd0b      	ble.n	8007c22 <_vfprintf_r+0x109a>
 8007c0a:	e9c4 9300 	strd	r9, r3, [r4]
 8007c0e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c10:	442b      	add	r3, r5
 8007c12:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c14:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c16:	3301      	adds	r3, #1
 8007c18:	2b07      	cmp	r3, #7
 8007c1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c1c:	f300 8086 	bgt.w	8007d2c <_vfprintf_r+0x11a4>
 8007c20:	3408      	adds	r4, #8
 8007c22:	2d00      	cmp	r5, #0
 8007c24:	bfac      	ite	ge
 8007c26:	1b75      	subge	r5, r6, r5
 8007c28:	4635      	movlt	r5, r6
 8007c2a:	2d00      	cmp	r5, #0
 8007c2c:	dd19      	ble.n	8007c62 <_vfprintf_r+0x10da>
 8007c2e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007c32:	4896      	ldr	r0, [pc, #600]	; (8007e8c <_vfprintf_r+0x1304>)
 8007c34:	6020      	str	r0, [r4, #0]
 8007c36:	2d10      	cmp	r5, #16
 8007c38:	f103 0301 	add.w	r3, r3, #1
 8007c3c:	f104 0108 	add.w	r1, r4, #8
 8007c40:	dc7e      	bgt.n	8007d40 <_vfprintf_r+0x11b8>
 8007c42:	6065      	str	r5, [r4, #4]
 8007c44:	2b07      	cmp	r3, #7
 8007c46:	4415      	add	r5, r2
 8007c48:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007c4c:	f340 808b 	ble.w	8007d66 <_vfprintf_r+0x11de>
 8007c50:	aa26      	add	r2, sp, #152	; 0x98
 8007c52:	4641      	mov	r1, r8
 8007c54:	4658      	mov	r0, fp
 8007c56:	f002 f97a 	bl	8009f4e <__sprint_r>
 8007c5a:	2800      	cmp	r0, #0
 8007c5c:	f040 81d0 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007c60:	ac29      	add	r4, sp, #164	; 0xa4
 8007c62:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8007c66:	444e      	add	r6, r9
 8007c68:	d009      	beq.n	8007c7e <_vfprintf_r+0x10f6>
 8007c6a:	9b07      	ldr	r3, [sp, #28]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d17c      	bne.n	8007d6a <_vfprintf_r+0x11e2>
 8007c70:	2f00      	cmp	r7, #0
 8007c72:	d17c      	bne.n	8007d6e <_vfprintf_r+0x11e6>
 8007c74:	9b04      	ldr	r3, [sp, #16]
 8007c76:	444b      	add	r3, r9
 8007c78:	429e      	cmp	r6, r3
 8007c7a:	bf28      	it	cs
 8007c7c:	461e      	movcs	r6, r3
 8007c7e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007c80:	9a04      	ldr	r2, [sp, #16]
 8007c82:	4293      	cmp	r3, r2
 8007c84:	db02      	blt.n	8007c8c <_vfprintf_r+0x1104>
 8007c86:	f01a 0f01 	tst.w	sl, #1
 8007c8a:	d00e      	beq.n	8007caa <_vfprintf_r+0x1122>
 8007c8c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007c8e:	6023      	str	r3, [r4, #0]
 8007c90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c92:	6063      	str	r3, [r4, #4]
 8007c94:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c96:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c98:	4413      	add	r3, r2
 8007c9a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007c9c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	2b07      	cmp	r3, #7
 8007ca2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ca4:	f300 80dd 	bgt.w	8007e62 <_vfprintf_r+0x12da>
 8007ca8:	3408      	adds	r4, #8
 8007caa:	9b04      	ldr	r3, [sp, #16]
 8007cac:	9a04      	ldr	r2, [sp, #16]
 8007cae:	eb09 0503 	add.w	r5, r9, r3
 8007cb2:	1bab      	subs	r3, r5, r6
 8007cb4:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007cb6:	1b55      	subs	r5, r2, r5
 8007cb8:	429d      	cmp	r5, r3
 8007cba:	bfa8      	it	ge
 8007cbc:	461d      	movge	r5, r3
 8007cbe:	2d00      	cmp	r5, #0
 8007cc0:	dd0b      	ble.n	8007cda <_vfprintf_r+0x1152>
 8007cc2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007cc4:	442b      	add	r3, r5
 8007cc6:	9328      	str	r3, [sp, #160]	; 0xa0
 8007cc8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007cca:	3301      	adds	r3, #1
 8007ccc:	2b07      	cmp	r3, #7
 8007cce:	e9c4 6500 	strd	r6, r5, [r4]
 8007cd2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007cd4:	f300 80cf 	bgt.w	8007e76 <_vfprintf_r+0x12ee>
 8007cd8:	3408      	adds	r4, #8
 8007cda:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007cdc:	9a04      	ldr	r2, [sp, #16]
 8007cde:	2d00      	cmp	r5, #0
 8007ce0:	eba2 0303 	sub.w	r3, r2, r3
 8007ce4:	bfac      	ite	ge
 8007ce6:	1b5d      	subge	r5, r3, r5
 8007ce8:	461d      	movlt	r5, r3
 8007cea:	2d00      	cmp	r5, #0
 8007cec:	f77f ad3d 	ble.w	800776a <_vfprintf_r+0xbe2>
 8007cf0:	4e66      	ldr	r6, [pc, #408]	; (8007e8c <_vfprintf_r+0x1304>)
 8007cf2:	2710      	movs	r7, #16
 8007cf4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007cf8:	2d10      	cmp	r5, #16
 8007cfa:	f103 0301 	add.w	r3, r3, #1
 8007cfe:	f104 0108 	add.w	r1, r4, #8
 8007d02:	6026      	str	r6, [r4, #0]
 8007d04:	f77f aecb 	ble.w	8007a9e <_vfprintf_r+0xf16>
 8007d08:	3210      	adds	r2, #16
 8007d0a:	2b07      	cmp	r3, #7
 8007d0c:	6067      	str	r7, [r4, #4]
 8007d0e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d12:	dd08      	ble.n	8007d26 <_vfprintf_r+0x119e>
 8007d14:	aa26      	add	r2, sp, #152	; 0x98
 8007d16:	4641      	mov	r1, r8
 8007d18:	4658      	mov	r0, fp
 8007d1a:	f002 f918 	bl	8009f4e <__sprint_r>
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	f040 816e 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007d24:	a929      	add	r1, sp, #164	; 0xa4
 8007d26:	3d10      	subs	r5, #16
 8007d28:	460c      	mov	r4, r1
 8007d2a:	e7e3      	b.n	8007cf4 <_vfprintf_r+0x116c>
 8007d2c:	aa26      	add	r2, sp, #152	; 0x98
 8007d2e:	4641      	mov	r1, r8
 8007d30:	4658      	mov	r0, fp
 8007d32:	f002 f90c 	bl	8009f4e <__sprint_r>
 8007d36:	2800      	cmp	r0, #0
 8007d38:	f040 8162 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007d3c:	ac29      	add	r4, sp, #164	; 0xa4
 8007d3e:	e770      	b.n	8007c22 <_vfprintf_r+0x109a>
 8007d40:	2010      	movs	r0, #16
 8007d42:	4402      	add	r2, r0
 8007d44:	2b07      	cmp	r3, #7
 8007d46:	6060      	str	r0, [r4, #4]
 8007d48:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007d4c:	dd08      	ble.n	8007d60 <_vfprintf_r+0x11d8>
 8007d4e:	aa26      	add	r2, sp, #152	; 0x98
 8007d50:	4641      	mov	r1, r8
 8007d52:	4658      	mov	r0, fp
 8007d54:	f002 f8fb 	bl	8009f4e <__sprint_r>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	f040 8151 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007d5e:	a929      	add	r1, sp, #164	; 0xa4
 8007d60:	3d10      	subs	r5, #16
 8007d62:	460c      	mov	r4, r1
 8007d64:	e763      	b.n	8007c2e <_vfprintf_r+0x10a6>
 8007d66:	460c      	mov	r4, r1
 8007d68:	e77b      	b.n	8007c62 <_vfprintf_r+0x10da>
 8007d6a:	2f00      	cmp	r7, #0
 8007d6c:	d049      	beq.n	8007e02 <_vfprintf_r+0x127a>
 8007d6e:	3f01      	subs	r7, #1
 8007d70:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007d72:	6023      	str	r3, [r4, #0]
 8007d74:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d76:	6063      	str	r3, [r4, #4]
 8007d78:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d7a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007d7c:	4413      	add	r3, r2
 8007d7e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007d80:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007d82:	3301      	adds	r3, #1
 8007d84:	2b07      	cmp	r3, #7
 8007d86:	9327      	str	r3, [sp, #156]	; 0x9c
 8007d88:	dc42      	bgt.n	8007e10 <_vfprintf_r+0x1288>
 8007d8a:	3408      	adds	r4, #8
 8007d8c:	9b04      	ldr	r3, [sp, #16]
 8007d8e:	444b      	add	r3, r9
 8007d90:	1b9a      	subs	r2, r3, r6
 8007d92:	9b08      	ldr	r3, [sp, #32]
 8007d94:	781b      	ldrb	r3, [r3, #0]
 8007d96:	4293      	cmp	r3, r2
 8007d98:	bfa8      	it	ge
 8007d9a:	4613      	movge	r3, r2
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	461d      	mov	r5, r3
 8007da0:	dd0a      	ble.n	8007db8 <_vfprintf_r+0x1230>
 8007da2:	e9c4 6300 	strd	r6, r3, [r4]
 8007da6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007da8:	442b      	add	r3, r5
 8007daa:	9328      	str	r3, [sp, #160]	; 0xa0
 8007dac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007dae:	3301      	adds	r3, #1
 8007db0:	2b07      	cmp	r3, #7
 8007db2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007db4:	dc36      	bgt.n	8007e24 <_vfprintf_r+0x129c>
 8007db6:	3408      	adds	r4, #8
 8007db8:	9b08      	ldr	r3, [sp, #32]
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	2d00      	cmp	r5, #0
 8007dbe:	bfac      	ite	ge
 8007dc0:	1b5d      	subge	r5, r3, r5
 8007dc2:	461d      	movlt	r5, r3
 8007dc4:	2d00      	cmp	r5, #0
 8007dc6:	dd18      	ble.n	8007dfa <_vfprintf_r+0x1272>
 8007dc8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007dcc:	482f      	ldr	r0, [pc, #188]	; (8007e8c <_vfprintf_r+0x1304>)
 8007dce:	6020      	str	r0, [r4, #0]
 8007dd0:	2d10      	cmp	r5, #16
 8007dd2:	f102 0201 	add.w	r2, r2, #1
 8007dd6:	f104 0108 	add.w	r1, r4, #8
 8007dda:	dc2d      	bgt.n	8007e38 <_vfprintf_r+0x12b0>
 8007ddc:	442b      	add	r3, r5
 8007dde:	2a07      	cmp	r2, #7
 8007de0:	6065      	str	r5, [r4, #4]
 8007de2:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007de6:	dd3a      	ble.n	8007e5e <_vfprintf_r+0x12d6>
 8007de8:	aa26      	add	r2, sp, #152	; 0x98
 8007dea:	4641      	mov	r1, r8
 8007dec:	4658      	mov	r0, fp
 8007dee:	f002 f8ae 	bl	8009f4e <__sprint_r>
 8007df2:	2800      	cmp	r0, #0
 8007df4:	f040 8104 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007df8:	ac29      	add	r4, sp, #164	; 0xa4
 8007dfa:	9b08      	ldr	r3, [sp, #32]
 8007dfc:	781b      	ldrb	r3, [r3, #0]
 8007dfe:	441e      	add	r6, r3
 8007e00:	e733      	b.n	8007c6a <_vfprintf_r+0x10e2>
 8007e02:	9b08      	ldr	r3, [sp, #32]
 8007e04:	3b01      	subs	r3, #1
 8007e06:	9308      	str	r3, [sp, #32]
 8007e08:	9b07      	ldr	r3, [sp, #28]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	9307      	str	r3, [sp, #28]
 8007e0e:	e7af      	b.n	8007d70 <_vfprintf_r+0x11e8>
 8007e10:	aa26      	add	r2, sp, #152	; 0x98
 8007e12:	4641      	mov	r1, r8
 8007e14:	4658      	mov	r0, fp
 8007e16:	f002 f89a 	bl	8009f4e <__sprint_r>
 8007e1a:	2800      	cmp	r0, #0
 8007e1c:	f040 80f0 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007e20:	ac29      	add	r4, sp, #164	; 0xa4
 8007e22:	e7b3      	b.n	8007d8c <_vfprintf_r+0x1204>
 8007e24:	aa26      	add	r2, sp, #152	; 0x98
 8007e26:	4641      	mov	r1, r8
 8007e28:	4658      	mov	r0, fp
 8007e2a:	f002 f890 	bl	8009f4e <__sprint_r>
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	f040 80e6 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007e34:	ac29      	add	r4, sp, #164	; 0xa4
 8007e36:	e7bf      	b.n	8007db8 <_vfprintf_r+0x1230>
 8007e38:	2010      	movs	r0, #16
 8007e3a:	4403      	add	r3, r0
 8007e3c:	2a07      	cmp	r2, #7
 8007e3e:	6060      	str	r0, [r4, #4]
 8007e40:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007e44:	dd08      	ble.n	8007e58 <_vfprintf_r+0x12d0>
 8007e46:	aa26      	add	r2, sp, #152	; 0x98
 8007e48:	4641      	mov	r1, r8
 8007e4a:	4658      	mov	r0, fp
 8007e4c:	f002 f87f 	bl	8009f4e <__sprint_r>
 8007e50:	2800      	cmp	r0, #0
 8007e52:	f040 80d5 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007e56:	a929      	add	r1, sp, #164	; 0xa4
 8007e58:	3d10      	subs	r5, #16
 8007e5a:	460c      	mov	r4, r1
 8007e5c:	e7b4      	b.n	8007dc8 <_vfprintf_r+0x1240>
 8007e5e:	460c      	mov	r4, r1
 8007e60:	e7cb      	b.n	8007dfa <_vfprintf_r+0x1272>
 8007e62:	aa26      	add	r2, sp, #152	; 0x98
 8007e64:	4641      	mov	r1, r8
 8007e66:	4658      	mov	r0, fp
 8007e68:	f002 f871 	bl	8009f4e <__sprint_r>
 8007e6c:	2800      	cmp	r0, #0
 8007e6e:	f040 80c7 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007e72:	ac29      	add	r4, sp, #164	; 0xa4
 8007e74:	e719      	b.n	8007caa <_vfprintf_r+0x1122>
 8007e76:	aa26      	add	r2, sp, #152	; 0x98
 8007e78:	4641      	mov	r1, r8
 8007e7a:	4658      	mov	r0, fp
 8007e7c:	f002 f867 	bl	8009f4e <__sprint_r>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	f040 80bd 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007e86:	ac29      	add	r4, sp, #164	; 0xa4
 8007e88:	e727      	b.n	8007cda <_vfprintf_r+0x1152>
 8007e8a:	bf00      	nop
 8007e8c:	0800ab18 	.word	0x0800ab18
 8007e90:	9a04      	ldr	r2, [sp, #16]
 8007e92:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007e94:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007e96:	2a01      	cmp	r2, #1
 8007e98:	f105 0501 	add.w	r5, r5, #1
 8007e9c:	f103 0301 	add.w	r3, r3, #1
 8007ea0:	f104 0608 	add.w	r6, r4, #8
 8007ea4:	dc02      	bgt.n	8007eac <_vfprintf_r+0x1324>
 8007ea6:	f01a 0f01 	tst.w	sl, #1
 8007eaa:	d07d      	beq.n	8007fa8 <_vfprintf_r+0x1420>
 8007eac:	2201      	movs	r2, #1
 8007eae:	2b07      	cmp	r3, #7
 8007eb0:	f8c4 9000 	str.w	r9, [r4]
 8007eb4:	6062      	str	r2, [r4, #4]
 8007eb6:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007eba:	dd08      	ble.n	8007ece <_vfprintf_r+0x1346>
 8007ebc:	aa26      	add	r2, sp, #152	; 0x98
 8007ebe:	4641      	mov	r1, r8
 8007ec0:	4658      	mov	r0, fp
 8007ec2:	f002 f844 	bl	8009f4e <__sprint_r>
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	f040 809a 	bne.w	8008000 <_vfprintf_r+0x1478>
 8007ecc:	ae29      	add	r6, sp, #164	; 0xa4
 8007ece:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007ed0:	6033      	str	r3, [r6, #0]
 8007ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ed4:	6073      	str	r3, [r6, #4]
 8007ed6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ed8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007eda:	4413      	add	r3, r2
 8007edc:	9328      	str	r3, [sp, #160]	; 0xa0
 8007ede:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	2b07      	cmp	r3, #7
 8007ee4:	9327      	str	r3, [sp, #156]	; 0x9c
 8007ee6:	dc31      	bgt.n	8007f4c <_vfprintf_r+0x13c4>
 8007ee8:	3608      	adds	r6, #8
 8007eea:	9b04      	ldr	r3, [sp, #16]
 8007eec:	2200      	movs	r2, #0
 8007eee:	1e5c      	subs	r4, r3, #1
 8007ef0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	f7f8 fde7 	bl	8000ac8 <__aeabi_dcmpeq>
 8007efa:	2800      	cmp	r0, #0
 8007efc:	d12f      	bne.n	8007f5e <_vfprintf_r+0x13d6>
 8007efe:	f109 0301 	add.w	r3, r9, #1
 8007f02:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8007f04:	9904      	ldr	r1, [sp, #16]
 8007f06:	e9c6 3400 	strd	r3, r4, [r6]
 8007f0a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f0c:	3201      	adds	r2, #1
 8007f0e:	3b01      	subs	r3, #1
 8007f10:	440b      	add	r3, r1
 8007f12:	2a07      	cmp	r2, #7
 8007f14:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007f18:	dd4f      	ble.n	8007fba <_vfprintf_r+0x1432>
 8007f1a:	aa26      	add	r2, sp, #152	; 0x98
 8007f1c:	4641      	mov	r1, r8
 8007f1e:	4658      	mov	r0, fp
 8007f20:	f002 f815 	bl	8009f4e <__sprint_r>
 8007f24:	2800      	cmp	r0, #0
 8007f26:	d16b      	bne.n	8008000 <_vfprintf_r+0x1478>
 8007f28:	ae29      	add	r6, sp, #164	; 0xa4
 8007f2a:	ab22      	add	r3, sp, #136	; 0x88
 8007f2c:	6033      	str	r3, [r6, #0]
 8007f2e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f30:	6073      	str	r3, [r6, #4]
 8007f32:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007f36:	4413      	add	r3, r2
 8007f38:	9328      	str	r3, [sp, #160]	; 0xa0
 8007f3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007f3c:	3301      	adds	r3, #1
 8007f3e:	2b07      	cmp	r3, #7
 8007f40:	9327      	str	r3, [sp, #156]	; 0x9c
 8007f42:	f73f adb3 	bgt.w	8007aac <_vfprintf_r+0xf24>
 8007f46:	f106 0408 	add.w	r4, r6, #8
 8007f4a:	e40e      	b.n	800776a <_vfprintf_r+0xbe2>
 8007f4c:	aa26      	add	r2, sp, #152	; 0x98
 8007f4e:	4641      	mov	r1, r8
 8007f50:	4658      	mov	r0, fp
 8007f52:	f001 fffc 	bl	8009f4e <__sprint_r>
 8007f56:	2800      	cmp	r0, #0
 8007f58:	d152      	bne.n	8008000 <_vfprintf_r+0x1478>
 8007f5a:	ae29      	add	r6, sp, #164	; 0xa4
 8007f5c:	e7c5      	b.n	8007eea <_vfprintf_r+0x1362>
 8007f5e:	2c00      	cmp	r4, #0
 8007f60:	dde3      	ble.n	8007f2a <_vfprintf_r+0x13a2>
 8007f62:	4d40      	ldr	r5, [pc, #256]	; (8008064 <_vfprintf_r+0x14dc>)
 8007f64:	2710      	movs	r7, #16
 8007f66:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007f6a:	2c10      	cmp	r4, #16
 8007f6c:	f103 0301 	add.w	r3, r3, #1
 8007f70:	f106 0108 	add.w	r1, r6, #8
 8007f74:	6035      	str	r5, [r6, #0]
 8007f76:	dc07      	bgt.n	8007f88 <_vfprintf_r+0x1400>
 8007f78:	6074      	str	r4, [r6, #4]
 8007f7a:	2b07      	cmp	r3, #7
 8007f7c:	4414      	add	r4, r2
 8007f7e:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007f82:	dcca      	bgt.n	8007f1a <_vfprintf_r+0x1392>
 8007f84:	460e      	mov	r6, r1
 8007f86:	e7d0      	b.n	8007f2a <_vfprintf_r+0x13a2>
 8007f88:	3210      	adds	r2, #16
 8007f8a:	2b07      	cmp	r3, #7
 8007f8c:	6077      	str	r7, [r6, #4]
 8007f8e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007f92:	dd06      	ble.n	8007fa2 <_vfprintf_r+0x141a>
 8007f94:	aa26      	add	r2, sp, #152	; 0x98
 8007f96:	4641      	mov	r1, r8
 8007f98:	4658      	mov	r0, fp
 8007f9a:	f001 ffd8 	bl	8009f4e <__sprint_r>
 8007f9e:	bb78      	cbnz	r0, 8008000 <_vfprintf_r+0x1478>
 8007fa0:	a929      	add	r1, sp, #164	; 0xa4
 8007fa2:	3c10      	subs	r4, #16
 8007fa4:	460e      	mov	r6, r1
 8007fa6:	e7de      	b.n	8007f66 <_vfprintf_r+0x13de>
 8007fa8:	2201      	movs	r2, #1
 8007faa:	2b07      	cmp	r3, #7
 8007fac:	f8c4 9000 	str.w	r9, [r4]
 8007fb0:	6062      	str	r2, [r4, #4]
 8007fb2:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007fb6:	ddb8      	ble.n	8007f2a <_vfprintf_r+0x13a2>
 8007fb8:	e7af      	b.n	8007f1a <_vfprintf_r+0x1392>
 8007fba:	3608      	adds	r6, #8
 8007fbc:	e7b5      	b.n	8007f2a <_vfprintf_r+0x13a2>
 8007fbe:	460c      	mov	r4, r1
 8007fc0:	f7ff bbd3 	b.w	800776a <_vfprintf_r+0xbe2>
 8007fc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007fc6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007fc8:	1a9d      	subs	r5, r3, r2
 8007fca:	2d00      	cmp	r5, #0
 8007fcc:	f77f abd1 	ble.w	8007772 <_vfprintf_r+0xbea>
 8007fd0:	4e25      	ldr	r6, [pc, #148]	; (8008068 <_vfprintf_r+0x14e0>)
 8007fd2:	2710      	movs	r7, #16
 8007fd4:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007fd8:	2d10      	cmp	r5, #16
 8007fda:	f103 0301 	add.w	r3, r3, #1
 8007fde:	6026      	str	r6, [r4, #0]
 8007fe0:	dc18      	bgt.n	8008014 <_vfprintf_r+0x148c>
 8007fe2:	6065      	str	r5, [r4, #4]
 8007fe4:	2b07      	cmp	r3, #7
 8007fe6:	4415      	add	r5, r2
 8007fe8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007fec:	f77f abc1 	ble.w	8007772 <_vfprintf_r+0xbea>
 8007ff0:	aa26      	add	r2, sp, #152	; 0x98
 8007ff2:	4641      	mov	r1, r8
 8007ff4:	4658      	mov	r0, fp
 8007ff6:	f001 ffaa 	bl	8009f4e <__sprint_r>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	f43f abb9 	beq.w	8007772 <_vfprintf_r+0xbea>
 8008000:	9b03      	ldr	r3, [sp, #12]
 8008002:	2b00      	cmp	r3, #0
 8008004:	f43f a895 	beq.w	8007132 <_vfprintf_r+0x5aa>
 8008008:	4619      	mov	r1, r3
 800800a:	4658      	mov	r0, fp
 800800c:	f001 f896 	bl	800913c <_free_r>
 8008010:	f7ff b88f 	b.w	8007132 <_vfprintf_r+0x5aa>
 8008014:	3210      	adds	r2, #16
 8008016:	2b07      	cmp	r3, #7
 8008018:	6067      	str	r7, [r4, #4]
 800801a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800801e:	dc02      	bgt.n	8008026 <_vfprintf_r+0x149e>
 8008020:	3408      	adds	r4, #8
 8008022:	3d10      	subs	r5, #16
 8008024:	e7d6      	b.n	8007fd4 <_vfprintf_r+0x144c>
 8008026:	aa26      	add	r2, sp, #152	; 0x98
 8008028:	4641      	mov	r1, r8
 800802a:	4658      	mov	r0, fp
 800802c:	f001 ff8f 	bl	8009f4e <__sprint_r>
 8008030:	2800      	cmp	r0, #0
 8008032:	d1e5      	bne.n	8008000 <_vfprintf_r+0x1478>
 8008034:	ac29      	add	r4, sp, #164	; 0xa4
 8008036:	e7f4      	b.n	8008022 <_vfprintf_r+0x149a>
 8008038:	9903      	ldr	r1, [sp, #12]
 800803a:	4658      	mov	r0, fp
 800803c:	f001 f87e 	bl	800913c <_free_r>
 8008040:	f7ff bbaf 	b.w	80077a2 <_vfprintf_r+0xc1a>
 8008044:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008046:	b91b      	cbnz	r3, 8008050 <_vfprintf_r+0x14c8>
 8008048:	2300      	movs	r3, #0
 800804a:	9327      	str	r3, [sp, #156]	; 0x9c
 800804c:	f7ff b871 	b.w	8007132 <_vfprintf_r+0x5aa>
 8008050:	aa26      	add	r2, sp, #152	; 0x98
 8008052:	4641      	mov	r1, r8
 8008054:	4658      	mov	r0, fp
 8008056:	f001 ff7a 	bl	8009f4e <__sprint_r>
 800805a:	2800      	cmp	r0, #0
 800805c:	f47f a869 	bne.w	8007132 <_vfprintf_r+0x5aa>
 8008060:	e7f2      	b.n	8008048 <_vfprintf_r+0x14c0>
 8008062:	bf00      	nop
 8008064:	0800ab18 	.word	0x0800ab18
 8008068:	0800ab08 	.word	0x0800ab08

0800806c <__sbprintf>:
 800806c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800806e:	460c      	mov	r4, r1
 8008070:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008074:	461f      	mov	r7, r3
 8008076:	8989      	ldrh	r1, [r1, #12]
 8008078:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800807a:	9319      	str	r3, [sp, #100]	; 0x64
 800807c:	89e3      	ldrh	r3, [r4, #14]
 800807e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008082:	f021 0102 	bic.w	r1, r1, #2
 8008086:	69e3      	ldr	r3, [r4, #28]
 8008088:	f8ad 100c 	strh.w	r1, [sp, #12]
 800808c:	9307      	str	r3, [sp, #28]
 800808e:	a91a      	add	r1, sp, #104	; 0x68
 8008090:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008092:	9309      	str	r3, [sp, #36]	; 0x24
 8008094:	4615      	mov	r5, r2
 8008096:	2300      	movs	r3, #0
 8008098:	4606      	mov	r6, r0
 800809a:	9100      	str	r1, [sp, #0]
 800809c:	9104      	str	r1, [sp, #16]
 800809e:	a816      	add	r0, sp, #88	; 0x58
 80080a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80080a4:	9102      	str	r1, [sp, #8]
 80080a6:	9105      	str	r1, [sp, #20]
 80080a8:	9306      	str	r3, [sp, #24]
 80080aa:	f001 f92f 	bl	800930c <__retarget_lock_init_recursive>
 80080ae:	462a      	mov	r2, r5
 80080b0:	463b      	mov	r3, r7
 80080b2:	4669      	mov	r1, sp
 80080b4:	4630      	mov	r0, r6
 80080b6:	f7fe fd67 	bl	8006b88 <_vfprintf_r>
 80080ba:	1e05      	subs	r5, r0, #0
 80080bc:	db07      	blt.n	80080ce <__sbprintf+0x62>
 80080be:	4669      	mov	r1, sp
 80080c0:	4630      	mov	r0, r6
 80080c2:	f000 ff3f 	bl	8008f44 <_fflush_r>
 80080c6:	2800      	cmp	r0, #0
 80080c8:	bf18      	it	ne
 80080ca:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 80080ce:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80080d2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80080d4:	065b      	lsls	r3, r3, #25
 80080d6:	bf42      	ittt	mi
 80080d8:	89a3      	ldrhmi	r3, [r4, #12]
 80080da:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80080de:	81a3      	strhmi	r3, [r4, #12]
 80080e0:	f001 f915 	bl	800930e <__retarget_lock_close_recursive>
 80080e4:	4628      	mov	r0, r5
 80080e6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80080ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080080ec <__swsetup_r>:
 80080ec:	b538      	push	{r3, r4, r5, lr}
 80080ee:	4b2a      	ldr	r3, [pc, #168]	; (8008198 <__swsetup_r+0xac>)
 80080f0:	4605      	mov	r5, r0
 80080f2:	6818      	ldr	r0, [r3, #0]
 80080f4:	460c      	mov	r4, r1
 80080f6:	b118      	cbz	r0, 8008100 <__swsetup_r+0x14>
 80080f8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80080fa:	b90b      	cbnz	r3, 8008100 <__swsetup_r+0x14>
 80080fc:	f000 ff8e 	bl	800901c <__sinit>
 8008100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008104:	b29a      	uxth	r2, r3
 8008106:	0711      	lsls	r1, r2, #28
 8008108:	d422      	bmi.n	8008150 <__swsetup_r+0x64>
 800810a:	06d0      	lsls	r0, r2, #27
 800810c:	d407      	bmi.n	800811e <__swsetup_r+0x32>
 800810e:	2209      	movs	r2, #9
 8008110:	602a      	str	r2, [r5, #0]
 8008112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008116:	81a3      	strh	r3, [r4, #12]
 8008118:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800811c:	e034      	b.n	8008188 <__swsetup_r+0x9c>
 800811e:	0751      	lsls	r1, r2, #29
 8008120:	d512      	bpl.n	8008148 <__swsetup_r+0x5c>
 8008122:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008124:	b141      	cbz	r1, 8008138 <__swsetup_r+0x4c>
 8008126:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800812a:	4299      	cmp	r1, r3
 800812c:	d002      	beq.n	8008134 <__swsetup_r+0x48>
 800812e:	4628      	mov	r0, r5
 8008130:	f001 f804 	bl	800913c <_free_r>
 8008134:	2300      	movs	r3, #0
 8008136:	6323      	str	r3, [r4, #48]	; 0x30
 8008138:	89a3      	ldrh	r3, [r4, #12]
 800813a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800813e:	81a3      	strh	r3, [r4, #12]
 8008140:	2300      	movs	r3, #0
 8008142:	6063      	str	r3, [r4, #4]
 8008144:	6923      	ldr	r3, [r4, #16]
 8008146:	6023      	str	r3, [r4, #0]
 8008148:	89a3      	ldrh	r3, [r4, #12]
 800814a:	f043 0308 	orr.w	r3, r3, #8
 800814e:	81a3      	strh	r3, [r4, #12]
 8008150:	6923      	ldr	r3, [r4, #16]
 8008152:	b94b      	cbnz	r3, 8008168 <__swsetup_r+0x7c>
 8008154:	89a3      	ldrh	r3, [r4, #12]
 8008156:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800815a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800815e:	d003      	beq.n	8008168 <__swsetup_r+0x7c>
 8008160:	4621      	mov	r1, r4
 8008162:	4628      	mov	r0, r5
 8008164:	f001 f902 	bl	800936c <__smakebuf_r>
 8008168:	89a2      	ldrh	r2, [r4, #12]
 800816a:	f012 0301 	ands.w	r3, r2, #1
 800816e:	d00c      	beq.n	800818a <__swsetup_r+0x9e>
 8008170:	2300      	movs	r3, #0
 8008172:	60a3      	str	r3, [r4, #8]
 8008174:	6963      	ldr	r3, [r4, #20]
 8008176:	425b      	negs	r3, r3
 8008178:	61a3      	str	r3, [r4, #24]
 800817a:	6923      	ldr	r3, [r4, #16]
 800817c:	b953      	cbnz	r3, 8008194 <__swsetup_r+0xa8>
 800817e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008182:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008186:	d1c4      	bne.n	8008112 <__swsetup_r+0x26>
 8008188:	bd38      	pop	{r3, r4, r5, pc}
 800818a:	0792      	lsls	r2, r2, #30
 800818c:	bf58      	it	pl
 800818e:	6963      	ldrpl	r3, [r4, #20]
 8008190:	60a3      	str	r3, [r4, #8]
 8008192:	e7f2      	b.n	800817a <__swsetup_r+0x8e>
 8008194:	2000      	movs	r0, #0
 8008196:	e7f7      	b.n	8008188 <__swsetup_r+0x9c>
 8008198:	2000000c 	.word	0x2000000c

0800819c <register_fini>:
 800819c:	4b02      	ldr	r3, [pc, #8]	; (80081a8 <register_fini+0xc>)
 800819e:	b113      	cbz	r3, 80081a6 <register_fini+0xa>
 80081a0:	4802      	ldr	r0, [pc, #8]	; (80081ac <register_fini+0x10>)
 80081a2:	f000 b805 	b.w	80081b0 <atexit>
 80081a6:	4770      	bx	lr
 80081a8:	00000000 	.word	0x00000000
 80081ac:	0800906d 	.word	0x0800906d

080081b0 <atexit>:
 80081b0:	2300      	movs	r3, #0
 80081b2:	4601      	mov	r1, r0
 80081b4:	461a      	mov	r2, r3
 80081b6:	4618      	mov	r0, r3
 80081b8:	f001 bf0e 	b.w	8009fd8 <__register_exitproc>

080081bc <quorem>:
 80081bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c0:	6903      	ldr	r3, [r0, #16]
 80081c2:	690c      	ldr	r4, [r1, #16]
 80081c4:	42a3      	cmp	r3, r4
 80081c6:	4680      	mov	r8, r0
 80081c8:	f2c0 8082 	blt.w	80082d0 <quorem+0x114>
 80081cc:	3c01      	subs	r4, #1
 80081ce:	f101 0714 	add.w	r7, r1, #20
 80081d2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80081d6:	f100 0614 	add.w	r6, r0, #20
 80081da:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80081de:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80081e2:	eb06 030c 	add.w	r3, r6, ip
 80081e6:	3501      	adds	r5, #1
 80081e8:	eb07 090c 	add.w	r9, r7, ip
 80081ec:	9301      	str	r3, [sp, #4]
 80081ee:	fbb0 f5f5 	udiv	r5, r0, r5
 80081f2:	b395      	cbz	r5, 800825a <quorem+0x9e>
 80081f4:	f04f 0a00 	mov.w	sl, #0
 80081f8:	4638      	mov	r0, r7
 80081fa:	46b6      	mov	lr, r6
 80081fc:	46d3      	mov	fp, sl
 80081fe:	f850 2b04 	ldr.w	r2, [r0], #4
 8008202:	b293      	uxth	r3, r2
 8008204:	fb05 a303 	mla	r3, r5, r3, sl
 8008208:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800820c:	b29b      	uxth	r3, r3
 800820e:	ebab 0303 	sub.w	r3, fp, r3
 8008212:	0c12      	lsrs	r2, r2, #16
 8008214:	f8de b000 	ldr.w	fp, [lr]
 8008218:	fb05 a202 	mla	r2, r5, r2, sl
 800821c:	fa13 f38b 	uxtah	r3, r3, fp
 8008220:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008224:	fa1f fb82 	uxth.w	fp, r2
 8008228:	f8de 2000 	ldr.w	r2, [lr]
 800822c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008230:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008234:	b29b      	uxth	r3, r3
 8008236:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800823a:	4581      	cmp	r9, r0
 800823c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008240:	f84e 3b04 	str.w	r3, [lr], #4
 8008244:	d2db      	bcs.n	80081fe <quorem+0x42>
 8008246:	f856 300c 	ldr.w	r3, [r6, ip]
 800824a:	b933      	cbnz	r3, 800825a <quorem+0x9e>
 800824c:	9b01      	ldr	r3, [sp, #4]
 800824e:	3b04      	subs	r3, #4
 8008250:	429e      	cmp	r6, r3
 8008252:	461a      	mov	r2, r3
 8008254:	d330      	bcc.n	80082b8 <quorem+0xfc>
 8008256:	f8c8 4010 	str.w	r4, [r8, #16]
 800825a:	4640      	mov	r0, r8
 800825c:	f001 fd06 	bl	8009c6c <__mcmp>
 8008260:	2800      	cmp	r0, #0
 8008262:	db25      	blt.n	80082b0 <quorem+0xf4>
 8008264:	3501      	adds	r5, #1
 8008266:	4630      	mov	r0, r6
 8008268:	f04f 0c00 	mov.w	ip, #0
 800826c:	f857 2b04 	ldr.w	r2, [r7], #4
 8008270:	f8d0 e000 	ldr.w	lr, [r0]
 8008274:	b293      	uxth	r3, r2
 8008276:	ebac 0303 	sub.w	r3, ip, r3
 800827a:	0c12      	lsrs	r2, r2, #16
 800827c:	fa13 f38e 	uxtah	r3, r3, lr
 8008280:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008284:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008288:	b29b      	uxth	r3, r3
 800828a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800828e:	45b9      	cmp	r9, r7
 8008290:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008294:	f840 3b04 	str.w	r3, [r0], #4
 8008298:	d2e8      	bcs.n	800826c <quorem+0xb0>
 800829a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800829e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80082a2:	b92a      	cbnz	r2, 80082b0 <quorem+0xf4>
 80082a4:	3b04      	subs	r3, #4
 80082a6:	429e      	cmp	r6, r3
 80082a8:	461a      	mov	r2, r3
 80082aa:	d30b      	bcc.n	80082c4 <quorem+0x108>
 80082ac:	f8c8 4010 	str.w	r4, [r8, #16]
 80082b0:	4628      	mov	r0, r5
 80082b2:	b003      	add	sp, #12
 80082b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b8:	6812      	ldr	r2, [r2, #0]
 80082ba:	3b04      	subs	r3, #4
 80082bc:	2a00      	cmp	r2, #0
 80082be:	d1ca      	bne.n	8008256 <quorem+0x9a>
 80082c0:	3c01      	subs	r4, #1
 80082c2:	e7c5      	b.n	8008250 <quorem+0x94>
 80082c4:	6812      	ldr	r2, [r2, #0]
 80082c6:	3b04      	subs	r3, #4
 80082c8:	2a00      	cmp	r2, #0
 80082ca:	d1ef      	bne.n	80082ac <quorem+0xf0>
 80082cc:	3c01      	subs	r4, #1
 80082ce:	e7ea      	b.n	80082a6 <quorem+0xea>
 80082d0:	2000      	movs	r0, #0
 80082d2:	e7ee      	b.n	80082b2 <quorem+0xf6>
 80082d4:	0000      	movs	r0, r0
	...

080082d8 <_dtoa_r>:
 80082d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082dc:	b097      	sub	sp, #92	; 0x5c
 80082de:	ec57 6b10 	vmov	r6, r7, d0
 80082e2:	9106      	str	r1, [sp, #24]
 80082e4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80082e6:	920b      	str	r2, [sp, #44]	; 0x2c
 80082e8:	4604      	mov	r4, r0
 80082ea:	9312      	str	r3, [sp, #72]	; 0x48
 80082ec:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80082ee:	e9cd 6700 	strd	r6, r7, [sp]
 80082f2:	b141      	cbz	r1, 8008306 <_dtoa_r+0x2e>
 80082f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80082f6:	604a      	str	r2, [r1, #4]
 80082f8:	2301      	movs	r3, #1
 80082fa:	4093      	lsls	r3, r2
 80082fc:	608b      	str	r3, [r1, #8]
 80082fe:	f001 faf0 	bl	80098e2 <_Bfree>
 8008302:	2300      	movs	r3, #0
 8008304:	6423      	str	r3, [r4, #64]	; 0x40
 8008306:	1e3b      	subs	r3, r7, #0
 8008308:	bfb9      	ittee	lt
 800830a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800830e:	9301      	strlt	r3, [sp, #4]
 8008310:	2300      	movge	r3, #0
 8008312:	602b      	strge	r3, [r5, #0]
 8008314:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008318:	4baf      	ldr	r3, [pc, #700]	; (80085d8 <_dtoa_r+0x300>)
 800831a:	bfbc      	itt	lt
 800831c:	2201      	movlt	r2, #1
 800831e:	602a      	strlt	r2, [r5, #0]
 8008320:	ea33 0308 	bics.w	r3, r3, r8
 8008324:	d116      	bne.n	8008354 <_dtoa_r+0x7c>
 8008326:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008328:	f242 730f 	movw	r3, #9999	; 0x270f
 800832c:	6013      	str	r3, [r2, #0]
 800832e:	9b00      	ldr	r3, [sp, #0]
 8008330:	b923      	cbnz	r3, 800833c <_dtoa_r+0x64>
 8008332:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008336:	2800      	cmp	r0, #0
 8008338:	f000 8543 	beq.w	8008dc2 <_dtoa_r+0xaea>
 800833c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800833e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80085ec <_dtoa_r+0x314>
 8008342:	b11b      	cbz	r3, 800834c <_dtoa_r+0x74>
 8008344:	f10b 0303 	add.w	r3, fp, #3
 8008348:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800834a:	6013      	str	r3, [r2, #0]
 800834c:	4658      	mov	r0, fp
 800834e:	b017      	add	sp, #92	; 0x5c
 8008350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008354:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008358:	2200      	movs	r2, #0
 800835a:	2300      	movs	r3, #0
 800835c:	4630      	mov	r0, r6
 800835e:	4639      	mov	r1, r7
 8008360:	f7f8 fbb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008364:	4681      	mov	r9, r0
 8008366:	b160      	cbz	r0, 8008382 <_dtoa_r+0xaa>
 8008368:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800836a:	2301      	movs	r3, #1
 800836c:	6013      	str	r3, [r2, #0]
 800836e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008370:	2b00      	cmp	r3, #0
 8008372:	f000 8522 	beq.w	8008dba <_dtoa_r+0xae2>
 8008376:	4b99      	ldr	r3, [pc, #612]	; (80085dc <_dtoa_r+0x304>)
 8008378:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800837a:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800837e:	6013      	str	r3, [r2, #0]
 8008380:	e7e4      	b.n	800834c <_dtoa_r+0x74>
 8008382:	aa14      	add	r2, sp, #80	; 0x50
 8008384:	a915      	add	r1, sp, #84	; 0x54
 8008386:	ec47 6b10 	vmov	d0, r6, r7
 800838a:	4620      	mov	r0, r4
 800838c:	f001 fce5 	bl	8009d5a <__d2b>
 8008390:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008394:	9004      	str	r0, [sp, #16]
 8008396:	2d00      	cmp	r5, #0
 8008398:	d07c      	beq.n	8008494 <_dtoa_r+0x1bc>
 800839a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800839e:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80083a2:	46b2      	mov	sl, r6
 80083a4:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80083a8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80083ac:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80083b0:	2200      	movs	r2, #0
 80083b2:	4b8b      	ldr	r3, [pc, #556]	; (80085e0 <_dtoa_r+0x308>)
 80083b4:	4650      	mov	r0, sl
 80083b6:	4659      	mov	r1, fp
 80083b8:	f7f7 ff66 	bl	8000288 <__aeabi_dsub>
 80083bc:	a380      	add	r3, pc, #512	; (adr r3, 80085c0 <_dtoa_r+0x2e8>)
 80083be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083c2:	f7f8 f919 	bl	80005f8 <__aeabi_dmul>
 80083c6:	a380      	add	r3, pc, #512	; (adr r3, 80085c8 <_dtoa_r+0x2f0>)
 80083c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083cc:	f7f7 ff5e 	bl	800028c <__adddf3>
 80083d0:	4606      	mov	r6, r0
 80083d2:	4628      	mov	r0, r5
 80083d4:	460f      	mov	r7, r1
 80083d6:	f7f8 f8a5 	bl	8000524 <__aeabi_i2d>
 80083da:	a37d      	add	r3, pc, #500	; (adr r3, 80085d0 <_dtoa_r+0x2f8>)
 80083dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083e0:	f7f8 f90a 	bl	80005f8 <__aeabi_dmul>
 80083e4:	4602      	mov	r2, r0
 80083e6:	460b      	mov	r3, r1
 80083e8:	4630      	mov	r0, r6
 80083ea:	4639      	mov	r1, r7
 80083ec:	f7f7 ff4e 	bl	800028c <__adddf3>
 80083f0:	4606      	mov	r6, r0
 80083f2:	460f      	mov	r7, r1
 80083f4:	f7f8 fbb0 	bl	8000b58 <__aeabi_d2iz>
 80083f8:	2200      	movs	r2, #0
 80083fa:	4682      	mov	sl, r0
 80083fc:	2300      	movs	r3, #0
 80083fe:	4630      	mov	r0, r6
 8008400:	4639      	mov	r1, r7
 8008402:	f7f8 fb6b 	bl	8000adc <__aeabi_dcmplt>
 8008406:	b148      	cbz	r0, 800841c <_dtoa_r+0x144>
 8008408:	4650      	mov	r0, sl
 800840a:	f7f8 f88b 	bl	8000524 <__aeabi_i2d>
 800840e:	4632      	mov	r2, r6
 8008410:	463b      	mov	r3, r7
 8008412:	f7f8 fb59 	bl	8000ac8 <__aeabi_dcmpeq>
 8008416:	b908      	cbnz	r0, 800841c <_dtoa_r+0x144>
 8008418:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800841c:	f1ba 0f16 	cmp.w	sl, #22
 8008420:	d859      	bhi.n	80084d6 <_dtoa_r+0x1fe>
 8008422:	4970      	ldr	r1, [pc, #448]	; (80085e4 <_dtoa_r+0x30c>)
 8008424:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008428:	e9dd 2300 	ldrd	r2, r3, [sp]
 800842c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008430:	f7f8 fb72 	bl	8000b18 <__aeabi_dcmpgt>
 8008434:	2800      	cmp	r0, #0
 8008436:	d050      	beq.n	80084da <_dtoa_r+0x202>
 8008438:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800843c:	2300      	movs	r3, #0
 800843e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008440:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008442:	1b5d      	subs	r5, r3, r5
 8008444:	f1b5 0801 	subs.w	r8, r5, #1
 8008448:	bf49      	itett	mi
 800844a:	f1c5 0301 	rsbmi	r3, r5, #1
 800844e:	2300      	movpl	r3, #0
 8008450:	9305      	strmi	r3, [sp, #20]
 8008452:	f04f 0800 	movmi.w	r8, #0
 8008456:	bf58      	it	pl
 8008458:	9305      	strpl	r3, [sp, #20]
 800845a:	f1ba 0f00 	cmp.w	sl, #0
 800845e:	db3e      	blt.n	80084de <_dtoa_r+0x206>
 8008460:	2300      	movs	r3, #0
 8008462:	44d0      	add	r8, sl
 8008464:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8008468:	9307      	str	r3, [sp, #28]
 800846a:	9b06      	ldr	r3, [sp, #24]
 800846c:	2b09      	cmp	r3, #9
 800846e:	f200 808d 	bhi.w	800858c <_dtoa_r+0x2b4>
 8008472:	2b05      	cmp	r3, #5
 8008474:	bfc4      	itt	gt
 8008476:	3b04      	subgt	r3, #4
 8008478:	9306      	strgt	r3, [sp, #24]
 800847a:	9b06      	ldr	r3, [sp, #24]
 800847c:	f1a3 0302 	sub.w	r3, r3, #2
 8008480:	bfcc      	ite	gt
 8008482:	2500      	movgt	r5, #0
 8008484:	2501      	movle	r5, #1
 8008486:	2b03      	cmp	r3, #3
 8008488:	f200 808c 	bhi.w	80085a4 <_dtoa_r+0x2cc>
 800848c:	e8df f003 	tbb	[pc, r3]
 8008490:	6e317c7a 	.word	0x6e317c7a
 8008494:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8008498:	441d      	add	r5, r3
 800849a:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800849e:	2820      	cmp	r0, #32
 80084a0:	dd13      	ble.n	80084ca <_dtoa_r+0x1f2>
 80084a2:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80084a6:	9b00      	ldr	r3, [sp, #0]
 80084a8:	fa08 f800 	lsl.w	r8, r8, r0
 80084ac:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80084b0:	fa23 f000 	lsr.w	r0, r3, r0
 80084b4:	ea48 0000 	orr.w	r0, r8, r0
 80084b8:	f7f8 f824 	bl	8000504 <__aeabi_ui2d>
 80084bc:	2301      	movs	r3, #1
 80084be:	4682      	mov	sl, r0
 80084c0:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80084c4:	3d01      	subs	r5, #1
 80084c6:	9313      	str	r3, [sp, #76]	; 0x4c
 80084c8:	e772      	b.n	80083b0 <_dtoa_r+0xd8>
 80084ca:	9b00      	ldr	r3, [sp, #0]
 80084cc:	f1c0 0020 	rsb	r0, r0, #32
 80084d0:	fa03 f000 	lsl.w	r0, r3, r0
 80084d4:	e7f0      	b.n	80084b8 <_dtoa_r+0x1e0>
 80084d6:	2301      	movs	r3, #1
 80084d8:	e7b1      	b.n	800843e <_dtoa_r+0x166>
 80084da:	900f      	str	r0, [sp, #60]	; 0x3c
 80084dc:	e7b0      	b.n	8008440 <_dtoa_r+0x168>
 80084de:	9b05      	ldr	r3, [sp, #20]
 80084e0:	eba3 030a 	sub.w	r3, r3, sl
 80084e4:	9305      	str	r3, [sp, #20]
 80084e6:	f1ca 0300 	rsb	r3, sl, #0
 80084ea:	9307      	str	r3, [sp, #28]
 80084ec:	2300      	movs	r3, #0
 80084ee:	930e      	str	r3, [sp, #56]	; 0x38
 80084f0:	e7bb      	b.n	800846a <_dtoa_r+0x192>
 80084f2:	2301      	movs	r3, #1
 80084f4:	930a      	str	r3, [sp, #40]	; 0x28
 80084f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	dd56      	ble.n	80085aa <_dtoa_r+0x2d2>
 80084fc:	9302      	str	r3, [sp, #8]
 80084fe:	4699      	mov	r9, r3
 8008500:	2200      	movs	r2, #0
 8008502:	6462      	str	r2, [r4, #68]	; 0x44
 8008504:	2204      	movs	r2, #4
 8008506:	f102 0014 	add.w	r0, r2, #20
 800850a:	4298      	cmp	r0, r3
 800850c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800850e:	d951      	bls.n	80085b4 <_dtoa_r+0x2dc>
 8008510:	4620      	mov	r0, r4
 8008512:	f001 f9c1 	bl	8009898 <_Balloc>
 8008516:	f1b9 0f0e 	cmp.w	r9, #14
 800851a:	4683      	mov	fp, r0
 800851c:	6420      	str	r0, [r4, #64]	; 0x40
 800851e:	f200 80e8 	bhi.w	80086f2 <_dtoa_r+0x41a>
 8008522:	2d00      	cmp	r5, #0
 8008524:	f000 80e5 	beq.w	80086f2 <_dtoa_r+0x41a>
 8008528:	ed9d 7b00 	vldr	d7, [sp]
 800852c:	f1ba 0f00 	cmp.w	sl, #0
 8008530:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008534:	dd76      	ble.n	8008624 <_dtoa_r+0x34c>
 8008536:	4a2b      	ldr	r2, [pc, #172]	; (80085e4 <_dtoa_r+0x30c>)
 8008538:	f00a 030f 	and.w	r3, sl, #15
 800853c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008540:	ed93 7b00 	vldr	d7, [r3]
 8008544:	ea4f 162a 	mov.w	r6, sl, asr #4
 8008548:	06f0      	lsls	r0, r6, #27
 800854a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800854e:	d567      	bpl.n	8008620 <_dtoa_r+0x348>
 8008550:	4b25      	ldr	r3, [pc, #148]	; (80085e8 <_dtoa_r+0x310>)
 8008552:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008556:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800855a:	f7f8 f977 	bl	800084c <__aeabi_ddiv>
 800855e:	e9cd 0100 	strd	r0, r1, [sp]
 8008562:	f006 060f 	and.w	r6, r6, #15
 8008566:	2503      	movs	r5, #3
 8008568:	4f1f      	ldr	r7, [pc, #124]	; (80085e8 <_dtoa_r+0x310>)
 800856a:	e04e      	b.n	800860a <_dtoa_r+0x332>
 800856c:	2301      	movs	r3, #1
 800856e:	930a      	str	r3, [sp, #40]	; 0x28
 8008570:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008572:	4453      	add	r3, sl
 8008574:	f103 0901 	add.w	r9, r3, #1
 8008578:	9302      	str	r3, [sp, #8]
 800857a:	464b      	mov	r3, r9
 800857c:	2b01      	cmp	r3, #1
 800857e:	bfb8      	it	lt
 8008580:	2301      	movlt	r3, #1
 8008582:	e7bd      	b.n	8008500 <_dtoa_r+0x228>
 8008584:	2300      	movs	r3, #0
 8008586:	e7b5      	b.n	80084f4 <_dtoa_r+0x21c>
 8008588:	2300      	movs	r3, #0
 800858a:	e7f0      	b.n	800856e <_dtoa_r+0x296>
 800858c:	2501      	movs	r5, #1
 800858e:	2300      	movs	r3, #0
 8008590:	9306      	str	r3, [sp, #24]
 8008592:	950a      	str	r5, [sp, #40]	; 0x28
 8008594:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008598:	9302      	str	r3, [sp, #8]
 800859a:	4699      	mov	r9, r3
 800859c:	2200      	movs	r2, #0
 800859e:	2312      	movs	r3, #18
 80085a0:	920b      	str	r2, [sp, #44]	; 0x2c
 80085a2:	e7ad      	b.n	8008500 <_dtoa_r+0x228>
 80085a4:	2301      	movs	r3, #1
 80085a6:	930a      	str	r3, [sp, #40]	; 0x28
 80085a8:	e7f4      	b.n	8008594 <_dtoa_r+0x2bc>
 80085aa:	2301      	movs	r3, #1
 80085ac:	9302      	str	r3, [sp, #8]
 80085ae:	4699      	mov	r9, r3
 80085b0:	461a      	mov	r2, r3
 80085b2:	e7f5      	b.n	80085a0 <_dtoa_r+0x2c8>
 80085b4:	3101      	adds	r1, #1
 80085b6:	6461      	str	r1, [r4, #68]	; 0x44
 80085b8:	0052      	lsls	r2, r2, #1
 80085ba:	e7a4      	b.n	8008506 <_dtoa_r+0x22e>
 80085bc:	f3af 8000 	nop.w
 80085c0:	636f4361 	.word	0x636f4361
 80085c4:	3fd287a7 	.word	0x3fd287a7
 80085c8:	8b60c8b3 	.word	0x8b60c8b3
 80085cc:	3fc68a28 	.word	0x3fc68a28
 80085d0:	509f79fb 	.word	0x509f79fb
 80085d4:	3fd34413 	.word	0x3fd34413
 80085d8:	7ff00000 	.word	0x7ff00000
 80085dc:	0800ab07 	.word	0x0800ab07
 80085e0:	3ff80000 	.word	0x3ff80000
 80085e4:	0800ab60 	.word	0x0800ab60
 80085e8:	0800ab38 	.word	0x0800ab38
 80085ec:	0800ab31 	.word	0x0800ab31
 80085f0:	07f1      	lsls	r1, r6, #31
 80085f2:	d508      	bpl.n	8008606 <_dtoa_r+0x32e>
 80085f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80085f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085fc:	f7f7 fffc 	bl	80005f8 <__aeabi_dmul>
 8008600:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008604:	3501      	adds	r5, #1
 8008606:	1076      	asrs	r6, r6, #1
 8008608:	3708      	adds	r7, #8
 800860a:	2e00      	cmp	r6, #0
 800860c:	d1f0      	bne.n	80085f0 <_dtoa_r+0x318>
 800860e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008612:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008616:	f7f8 f919 	bl	800084c <__aeabi_ddiv>
 800861a:	e9cd 0100 	strd	r0, r1, [sp]
 800861e:	e01a      	b.n	8008656 <_dtoa_r+0x37e>
 8008620:	2502      	movs	r5, #2
 8008622:	e7a1      	b.n	8008568 <_dtoa_r+0x290>
 8008624:	f000 80a0 	beq.w	8008768 <_dtoa_r+0x490>
 8008628:	f1ca 0600 	rsb	r6, sl, #0
 800862c:	4b9f      	ldr	r3, [pc, #636]	; (80088ac <_dtoa_r+0x5d4>)
 800862e:	4fa0      	ldr	r7, [pc, #640]	; (80088b0 <_dtoa_r+0x5d8>)
 8008630:	f006 020f 	and.w	r2, r6, #15
 8008634:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800863c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008640:	f7f7 ffda 	bl	80005f8 <__aeabi_dmul>
 8008644:	e9cd 0100 	strd	r0, r1, [sp]
 8008648:	1136      	asrs	r6, r6, #4
 800864a:	2300      	movs	r3, #0
 800864c:	2502      	movs	r5, #2
 800864e:	2e00      	cmp	r6, #0
 8008650:	d17f      	bne.n	8008752 <_dtoa_r+0x47a>
 8008652:	2b00      	cmp	r3, #0
 8008654:	d1e1      	bne.n	800861a <_dtoa_r+0x342>
 8008656:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 8087 	beq.w	800876c <_dtoa_r+0x494>
 800865e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008662:	2200      	movs	r2, #0
 8008664:	4b93      	ldr	r3, [pc, #588]	; (80088b4 <_dtoa_r+0x5dc>)
 8008666:	4630      	mov	r0, r6
 8008668:	4639      	mov	r1, r7
 800866a:	f7f8 fa37 	bl	8000adc <__aeabi_dcmplt>
 800866e:	2800      	cmp	r0, #0
 8008670:	d07c      	beq.n	800876c <_dtoa_r+0x494>
 8008672:	f1b9 0f00 	cmp.w	r9, #0
 8008676:	d079      	beq.n	800876c <_dtoa_r+0x494>
 8008678:	9b02      	ldr	r3, [sp, #8]
 800867a:	2b00      	cmp	r3, #0
 800867c:	dd35      	ble.n	80086ea <_dtoa_r+0x412>
 800867e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8008682:	9308      	str	r3, [sp, #32]
 8008684:	4639      	mov	r1, r7
 8008686:	2200      	movs	r2, #0
 8008688:	4b8b      	ldr	r3, [pc, #556]	; (80088b8 <_dtoa_r+0x5e0>)
 800868a:	4630      	mov	r0, r6
 800868c:	f7f7 ffb4 	bl	80005f8 <__aeabi_dmul>
 8008690:	e9cd 0100 	strd	r0, r1, [sp]
 8008694:	9f02      	ldr	r7, [sp, #8]
 8008696:	3501      	adds	r5, #1
 8008698:	4628      	mov	r0, r5
 800869a:	f7f7 ff43 	bl	8000524 <__aeabi_i2d>
 800869e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80086a2:	f7f7 ffa9 	bl	80005f8 <__aeabi_dmul>
 80086a6:	2200      	movs	r2, #0
 80086a8:	4b84      	ldr	r3, [pc, #528]	; (80088bc <_dtoa_r+0x5e4>)
 80086aa:	f7f7 fdef 	bl	800028c <__adddf3>
 80086ae:	4605      	mov	r5, r0
 80086b0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80086b4:	2f00      	cmp	r7, #0
 80086b6:	d15d      	bne.n	8008774 <_dtoa_r+0x49c>
 80086b8:	2200      	movs	r2, #0
 80086ba:	4b81      	ldr	r3, [pc, #516]	; (80088c0 <_dtoa_r+0x5e8>)
 80086bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086c0:	f7f7 fde2 	bl	8000288 <__aeabi_dsub>
 80086c4:	462a      	mov	r2, r5
 80086c6:	4633      	mov	r3, r6
 80086c8:	e9cd 0100 	strd	r0, r1, [sp]
 80086cc:	f7f8 fa24 	bl	8000b18 <__aeabi_dcmpgt>
 80086d0:	2800      	cmp	r0, #0
 80086d2:	f040 8288 	bne.w	8008be6 <_dtoa_r+0x90e>
 80086d6:	462a      	mov	r2, r5
 80086d8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80086dc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086e0:	f7f8 f9fc 	bl	8000adc <__aeabi_dcmplt>
 80086e4:	2800      	cmp	r0, #0
 80086e6:	f040 827c 	bne.w	8008be2 <_dtoa_r+0x90a>
 80086ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80086ee:	e9cd 2300 	strd	r2, r3, [sp]
 80086f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f2c0 8150 	blt.w	800899a <_dtoa_r+0x6c2>
 80086fa:	f1ba 0f0e 	cmp.w	sl, #14
 80086fe:	f300 814c 	bgt.w	800899a <_dtoa_r+0x6c2>
 8008702:	4b6a      	ldr	r3, [pc, #424]	; (80088ac <_dtoa_r+0x5d4>)
 8008704:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008708:	ed93 7b00 	vldr	d7, [r3]
 800870c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800870e:	2b00      	cmp	r3, #0
 8008710:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008714:	f280 80d8 	bge.w	80088c8 <_dtoa_r+0x5f0>
 8008718:	f1b9 0f00 	cmp.w	r9, #0
 800871c:	f300 80d4 	bgt.w	80088c8 <_dtoa_r+0x5f0>
 8008720:	f040 825e 	bne.w	8008be0 <_dtoa_r+0x908>
 8008724:	2200      	movs	r2, #0
 8008726:	4b66      	ldr	r3, [pc, #408]	; (80088c0 <_dtoa_r+0x5e8>)
 8008728:	ec51 0b17 	vmov	r0, r1, d7
 800872c:	f7f7 ff64 	bl	80005f8 <__aeabi_dmul>
 8008730:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008734:	f7f8 f9e6 	bl	8000b04 <__aeabi_dcmpge>
 8008738:	464f      	mov	r7, r9
 800873a:	464e      	mov	r6, r9
 800873c:	2800      	cmp	r0, #0
 800873e:	f040 8234 	bne.w	8008baa <_dtoa_r+0x8d2>
 8008742:	2331      	movs	r3, #49	; 0x31
 8008744:	f10b 0501 	add.w	r5, fp, #1
 8008748:	f88b 3000 	strb.w	r3, [fp]
 800874c:	f10a 0a01 	add.w	sl, sl, #1
 8008750:	e22f      	b.n	8008bb2 <_dtoa_r+0x8da>
 8008752:	07f2      	lsls	r2, r6, #31
 8008754:	d505      	bpl.n	8008762 <_dtoa_r+0x48a>
 8008756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800875a:	f7f7 ff4d 	bl	80005f8 <__aeabi_dmul>
 800875e:	3501      	adds	r5, #1
 8008760:	2301      	movs	r3, #1
 8008762:	1076      	asrs	r6, r6, #1
 8008764:	3708      	adds	r7, #8
 8008766:	e772      	b.n	800864e <_dtoa_r+0x376>
 8008768:	2502      	movs	r5, #2
 800876a:	e774      	b.n	8008656 <_dtoa_r+0x37e>
 800876c:	f8cd a020 	str.w	sl, [sp, #32]
 8008770:	464f      	mov	r7, r9
 8008772:	e791      	b.n	8008698 <_dtoa_r+0x3c0>
 8008774:	4b4d      	ldr	r3, [pc, #308]	; (80088ac <_dtoa_r+0x5d4>)
 8008776:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800877a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800877e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008780:	2b00      	cmp	r3, #0
 8008782:	d047      	beq.n	8008814 <_dtoa_r+0x53c>
 8008784:	4602      	mov	r2, r0
 8008786:	460b      	mov	r3, r1
 8008788:	2000      	movs	r0, #0
 800878a:	494e      	ldr	r1, [pc, #312]	; (80088c4 <_dtoa_r+0x5ec>)
 800878c:	f7f8 f85e 	bl	800084c <__aeabi_ddiv>
 8008790:	462a      	mov	r2, r5
 8008792:	4633      	mov	r3, r6
 8008794:	f7f7 fd78 	bl	8000288 <__aeabi_dsub>
 8008798:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800879c:	465d      	mov	r5, fp
 800879e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087a2:	f7f8 f9d9 	bl	8000b58 <__aeabi_d2iz>
 80087a6:	4606      	mov	r6, r0
 80087a8:	f7f7 febc 	bl	8000524 <__aeabi_i2d>
 80087ac:	4602      	mov	r2, r0
 80087ae:	460b      	mov	r3, r1
 80087b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087b4:	f7f7 fd68 	bl	8000288 <__aeabi_dsub>
 80087b8:	3630      	adds	r6, #48	; 0x30
 80087ba:	f805 6b01 	strb.w	r6, [r5], #1
 80087be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80087c2:	e9cd 0100 	strd	r0, r1, [sp]
 80087c6:	f7f8 f989 	bl	8000adc <__aeabi_dcmplt>
 80087ca:	2800      	cmp	r0, #0
 80087cc:	d163      	bne.n	8008896 <_dtoa_r+0x5be>
 80087ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087d2:	2000      	movs	r0, #0
 80087d4:	4937      	ldr	r1, [pc, #220]	; (80088b4 <_dtoa_r+0x5dc>)
 80087d6:	f7f7 fd57 	bl	8000288 <__aeabi_dsub>
 80087da:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80087de:	f7f8 f97d 	bl	8000adc <__aeabi_dcmplt>
 80087e2:	2800      	cmp	r0, #0
 80087e4:	f040 80b7 	bne.w	8008956 <_dtoa_r+0x67e>
 80087e8:	eba5 030b 	sub.w	r3, r5, fp
 80087ec:	429f      	cmp	r7, r3
 80087ee:	f77f af7c 	ble.w	80086ea <_dtoa_r+0x412>
 80087f2:	2200      	movs	r2, #0
 80087f4:	4b30      	ldr	r3, [pc, #192]	; (80088b8 <_dtoa_r+0x5e0>)
 80087f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80087fa:	f7f7 fefd 	bl	80005f8 <__aeabi_dmul>
 80087fe:	2200      	movs	r2, #0
 8008800:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008804:	4b2c      	ldr	r3, [pc, #176]	; (80088b8 <_dtoa_r+0x5e0>)
 8008806:	e9dd 0100 	ldrd	r0, r1, [sp]
 800880a:	f7f7 fef5 	bl	80005f8 <__aeabi_dmul>
 800880e:	e9cd 0100 	strd	r0, r1, [sp]
 8008812:	e7c4      	b.n	800879e <_dtoa_r+0x4c6>
 8008814:	462a      	mov	r2, r5
 8008816:	4633      	mov	r3, r6
 8008818:	f7f7 feee 	bl	80005f8 <__aeabi_dmul>
 800881c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008820:	eb0b 0507 	add.w	r5, fp, r7
 8008824:	465e      	mov	r6, fp
 8008826:	e9dd 0100 	ldrd	r0, r1, [sp]
 800882a:	f7f8 f995 	bl	8000b58 <__aeabi_d2iz>
 800882e:	4607      	mov	r7, r0
 8008830:	f7f7 fe78 	bl	8000524 <__aeabi_i2d>
 8008834:	3730      	adds	r7, #48	; 0x30
 8008836:	4602      	mov	r2, r0
 8008838:	460b      	mov	r3, r1
 800883a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800883e:	f7f7 fd23 	bl	8000288 <__aeabi_dsub>
 8008842:	f806 7b01 	strb.w	r7, [r6], #1
 8008846:	42ae      	cmp	r6, r5
 8008848:	e9cd 0100 	strd	r0, r1, [sp]
 800884c:	f04f 0200 	mov.w	r2, #0
 8008850:	d126      	bne.n	80088a0 <_dtoa_r+0x5c8>
 8008852:	4b1c      	ldr	r3, [pc, #112]	; (80088c4 <_dtoa_r+0x5ec>)
 8008854:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008858:	f7f7 fd18 	bl	800028c <__adddf3>
 800885c:	4602      	mov	r2, r0
 800885e:	460b      	mov	r3, r1
 8008860:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008864:	f7f8 f958 	bl	8000b18 <__aeabi_dcmpgt>
 8008868:	2800      	cmp	r0, #0
 800886a:	d174      	bne.n	8008956 <_dtoa_r+0x67e>
 800886c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008870:	2000      	movs	r0, #0
 8008872:	4914      	ldr	r1, [pc, #80]	; (80088c4 <_dtoa_r+0x5ec>)
 8008874:	f7f7 fd08 	bl	8000288 <__aeabi_dsub>
 8008878:	4602      	mov	r2, r0
 800887a:	460b      	mov	r3, r1
 800887c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008880:	f7f8 f92c 	bl	8000adc <__aeabi_dcmplt>
 8008884:	2800      	cmp	r0, #0
 8008886:	f43f af30 	beq.w	80086ea <_dtoa_r+0x412>
 800888a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800888e:	2b30      	cmp	r3, #48	; 0x30
 8008890:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008894:	d002      	beq.n	800889c <_dtoa_r+0x5c4>
 8008896:	f8dd a020 	ldr.w	sl, [sp, #32]
 800889a:	e04a      	b.n	8008932 <_dtoa_r+0x65a>
 800889c:	4615      	mov	r5, r2
 800889e:	e7f4      	b.n	800888a <_dtoa_r+0x5b2>
 80088a0:	4b05      	ldr	r3, [pc, #20]	; (80088b8 <_dtoa_r+0x5e0>)
 80088a2:	f7f7 fea9 	bl	80005f8 <__aeabi_dmul>
 80088a6:	e9cd 0100 	strd	r0, r1, [sp]
 80088aa:	e7bc      	b.n	8008826 <_dtoa_r+0x54e>
 80088ac:	0800ab60 	.word	0x0800ab60
 80088b0:	0800ab38 	.word	0x0800ab38
 80088b4:	3ff00000 	.word	0x3ff00000
 80088b8:	40240000 	.word	0x40240000
 80088bc:	401c0000 	.word	0x401c0000
 80088c0:	40140000 	.word	0x40140000
 80088c4:	3fe00000 	.word	0x3fe00000
 80088c8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80088cc:	465d      	mov	r5, fp
 80088ce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088d2:	4630      	mov	r0, r6
 80088d4:	4639      	mov	r1, r7
 80088d6:	f7f7 ffb9 	bl	800084c <__aeabi_ddiv>
 80088da:	f7f8 f93d 	bl	8000b58 <__aeabi_d2iz>
 80088de:	4680      	mov	r8, r0
 80088e0:	f7f7 fe20 	bl	8000524 <__aeabi_i2d>
 80088e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80088e8:	f7f7 fe86 	bl	80005f8 <__aeabi_dmul>
 80088ec:	4602      	mov	r2, r0
 80088ee:	460b      	mov	r3, r1
 80088f0:	4630      	mov	r0, r6
 80088f2:	4639      	mov	r1, r7
 80088f4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80088f8:	f7f7 fcc6 	bl	8000288 <__aeabi_dsub>
 80088fc:	f805 6b01 	strb.w	r6, [r5], #1
 8008900:	eba5 060b 	sub.w	r6, r5, fp
 8008904:	45b1      	cmp	r9, r6
 8008906:	4602      	mov	r2, r0
 8008908:	460b      	mov	r3, r1
 800890a:	d139      	bne.n	8008980 <_dtoa_r+0x6a8>
 800890c:	f7f7 fcbe 	bl	800028c <__adddf3>
 8008910:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008914:	4606      	mov	r6, r0
 8008916:	460f      	mov	r7, r1
 8008918:	f7f8 f8fe 	bl	8000b18 <__aeabi_dcmpgt>
 800891c:	b9c8      	cbnz	r0, 8008952 <_dtoa_r+0x67a>
 800891e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008922:	4630      	mov	r0, r6
 8008924:	4639      	mov	r1, r7
 8008926:	f7f8 f8cf 	bl	8000ac8 <__aeabi_dcmpeq>
 800892a:	b110      	cbz	r0, 8008932 <_dtoa_r+0x65a>
 800892c:	f018 0f01 	tst.w	r8, #1
 8008930:	d10f      	bne.n	8008952 <_dtoa_r+0x67a>
 8008932:	9904      	ldr	r1, [sp, #16]
 8008934:	4620      	mov	r0, r4
 8008936:	f000 ffd4 	bl	80098e2 <_Bfree>
 800893a:	2300      	movs	r3, #0
 800893c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800893e:	702b      	strb	r3, [r5, #0]
 8008940:	f10a 0301 	add.w	r3, sl, #1
 8008944:	6013      	str	r3, [r2, #0]
 8008946:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008948:	2b00      	cmp	r3, #0
 800894a:	f43f acff 	beq.w	800834c <_dtoa_r+0x74>
 800894e:	601d      	str	r5, [r3, #0]
 8008950:	e4fc      	b.n	800834c <_dtoa_r+0x74>
 8008952:	f8cd a020 	str.w	sl, [sp, #32]
 8008956:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800895a:	2a39      	cmp	r2, #57	; 0x39
 800895c:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8008960:	d108      	bne.n	8008974 <_dtoa_r+0x69c>
 8008962:	459b      	cmp	fp, r3
 8008964:	d10a      	bne.n	800897c <_dtoa_r+0x6a4>
 8008966:	9b08      	ldr	r3, [sp, #32]
 8008968:	3301      	adds	r3, #1
 800896a:	9308      	str	r3, [sp, #32]
 800896c:	2330      	movs	r3, #48	; 0x30
 800896e:	f88b 3000 	strb.w	r3, [fp]
 8008972:	465b      	mov	r3, fp
 8008974:	781a      	ldrb	r2, [r3, #0]
 8008976:	3201      	adds	r2, #1
 8008978:	701a      	strb	r2, [r3, #0]
 800897a:	e78c      	b.n	8008896 <_dtoa_r+0x5be>
 800897c:	461d      	mov	r5, r3
 800897e:	e7ea      	b.n	8008956 <_dtoa_r+0x67e>
 8008980:	2200      	movs	r2, #0
 8008982:	4b9b      	ldr	r3, [pc, #620]	; (8008bf0 <_dtoa_r+0x918>)
 8008984:	f7f7 fe38 	bl	80005f8 <__aeabi_dmul>
 8008988:	2200      	movs	r2, #0
 800898a:	2300      	movs	r3, #0
 800898c:	4606      	mov	r6, r0
 800898e:	460f      	mov	r7, r1
 8008990:	f7f8 f89a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008994:	2800      	cmp	r0, #0
 8008996:	d09a      	beq.n	80088ce <_dtoa_r+0x5f6>
 8008998:	e7cb      	b.n	8008932 <_dtoa_r+0x65a>
 800899a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800899c:	2a00      	cmp	r2, #0
 800899e:	f000 808b 	beq.w	8008ab8 <_dtoa_r+0x7e0>
 80089a2:	9a06      	ldr	r2, [sp, #24]
 80089a4:	2a01      	cmp	r2, #1
 80089a6:	dc6e      	bgt.n	8008a86 <_dtoa_r+0x7ae>
 80089a8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80089aa:	2a00      	cmp	r2, #0
 80089ac:	d067      	beq.n	8008a7e <_dtoa_r+0x7a6>
 80089ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80089b2:	9f07      	ldr	r7, [sp, #28]
 80089b4:	9d05      	ldr	r5, [sp, #20]
 80089b6:	9a05      	ldr	r2, [sp, #20]
 80089b8:	2101      	movs	r1, #1
 80089ba:	441a      	add	r2, r3
 80089bc:	4620      	mov	r0, r4
 80089be:	9205      	str	r2, [sp, #20]
 80089c0:	4498      	add	r8, r3
 80089c2:	f001 f820 	bl	8009a06 <__i2b>
 80089c6:	4606      	mov	r6, r0
 80089c8:	2d00      	cmp	r5, #0
 80089ca:	dd0c      	ble.n	80089e6 <_dtoa_r+0x70e>
 80089cc:	f1b8 0f00 	cmp.w	r8, #0
 80089d0:	dd09      	ble.n	80089e6 <_dtoa_r+0x70e>
 80089d2:	4545      	cmp	r5, r8
 80089d4:	9a05      	ldr	r2, [sp, #20]
 80089d6:	462b      	mov	r3, r5
 80089d8:	bfa8      	it	ge
 80089da:	4643      	movge	r3, r8
 80089dc:	1ad2      	subs	r2, r2, r3
 80089de:	9205      	str	r2, [sp, #20]
 80089e0:	1aed      	subs	r5, r5, r3
 80089e2:	eba8 0803 	sub.w	r8, r8, r3
 80089e6:	9b07      	ldr	r3, [sp, #28]
 80089e8:	b1eb      	cbz	r3, 8008a26 <_dtoa_r+0x74e>
 80089ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d067      	beq.n	8008ac0 <_dtoa_r+0x7e8>
 80089f0:	b18f      	cbz	r7, 8008a16 <_dtoa_r+0x73e>
 80089f2:	4631      	mov	r1, r6
 80089f4:	463a      	mov	r2, r7
 80089f6:	4620      	mov	r0, r4
 80089f8:	f001 f8a4 	bl	8009b44 <__pow5mult>
 80089fc:	9a04      	ldr	r2, [sp, #16]
 80089fe:	4601      	mov	r1, r0
 8008a00:	4606      	mov	r6, r0
 8008a02:	4620      	mov	r0, r4
 8008a04:	f001 f808 	bl	8009a18 <__multiply>
 8008a08:	9904      	ldr	r1, [sp, #16]
 8008a0a:	9008      	str	r0, [sp, #32]
 8008a0c:	4620      	mov	r0, r4
 8008a0e:	f000 ff68 	bl	80098e2 <_Bfree>
 8008a12:	9b08      	ldr	r3, [sp, #32]
 8008a14:	9304      	str	r3, [sp, #16]
 8008a16:	9b07      	ldr	r3, [sp, #28]
 8008a18:	1bda      	subs	r2, r3, r7
 8008a1a:	d004      	beq.n	8008a26 <_dtoa_r+0x74e>
 8008a1c:	9904      	ldr	r1, [sp, #16]
 8008a1e:	4620      	mov	r0, r4
 8008a20:	f001 f890 	bl	8009b44 <__pow5mult>
 8008a24:	9004      	str	r0, [sp, #16]
 8008a26:	2101      	movs	r1, #1
 8008a28:	4620      	mov	r0, r4
 8008a2a:	f000 ffec 	bl	8009a06 <__i2b>
 8008a2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a30:	4607      	mov	r7, r0
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	f000 81cf 	beq.w	8008dd6 <_dtoa_r+0xafe>
 8008a38:	461a      	mov	r2, r3
 8008a3a:	4601      	mov	r1, r0
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f001 f881 	bl	8009b44 <__pow5mult>
 8008a42:	9b06      	ldr	r3, [sp, #24]
 8008a44:	2b01      	cmp	r3, #1
 8008a46:	4607      	mov	r7, r0
 8008a48:	dc40      	bgt.n	8008acc <_dtoa_r+0x7f4>
 8008a4a:	9b00      	ldr	r3, [sp, #0]
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d139      	bne.n	8008ac4 <_dtoa_r+0x7ec>
 8008a50:	9b01      	ldr	r3, [sp, #4]
 8008a52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d136      	bne.n	8008ac8 <_dtoa_r+0x7f0>
 8008a5a:	9b01      	ldr	r3, [sp, #4]
 8008a5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008a60:	0d1b      	lsrs	r3, r3, #20
 8008a62:	051b      	lsls	r3, r3, #20
 8008a64:	b12b      	cbz	r3, 8008a72 <_dtoa_r+0x79a>
 8008a66:	9b05      	ldr	r3, [sp, #20]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	9305      	str	r3, [sp, #20]
 8008a6c:	f108 0801 	add.w	r8, r8, #1
 8008a70:	2301      	movs	r3, #1
 8008a72:	9307      	str	r3, [sp, #28]
 8008a74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d12a      	bne.n	8008ad0 <_dtoa_r+0x7f8>
 8008a7a:	2001      	movs	r0, #1
 8008a7c:	e030      	b.n	8008ae0 <_dtoa_r+0x808>
 8008a7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a80:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a84:	e795      	b.n	80089b2 <_dtoa_r+0x6da>
 8008a86:	9b07      	ldr	r3, [sp, #28]
 8008a88:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8008a8c:	42bb      	cmp	r3, r7
 8008a8e:	bfbf      	itttt	lt
 8008a90:	9b07      	ldrlt	r3, [sp, #28]
 8008a92:	9707      	strlt	r7, [sp, #28]
 8008a94:	1afa      	sublt	r2, r7, r3
 8008a96:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008a98:	bfbb      	ittet	lt
 8008a9a:	189b      	addlt	r3, r3, r2
 8008a9c:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008a9e:	1bdf      	subge	r7, r3, r7
 8008aa0:	2700      	movlt	r7, #0
 8008aa2:	f1b9 0f00 	cmp.w	r9, #0
 8008aa6:	bfb5      	itete	lt
 8008aa8:	9b05      	ldrlt	r3, [sp, #20]
 8008aaa:	9d05      	ldrge	r5, [sp, #20]
 8008aac:	eba3 0509 	sublt.w	r5, r3, r9
 8008ab0:	464b      	movge	r3, r9
 8008ab2:	bfb8      	it	lt
 8008ab4:	2300      	movlt	r3, #0
 8008ab6:	e77e      	b.n	80089b6 <_dtoa_r+0x6de>
 8008ab8:	9f07      	ldr	r7, [sp, #28]
 8008aba:	9d05      	ldr	r5, [sp, #20]
 8008abc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008abe:	e783      	b.n	80089c8 <_dtoa_r+0x6f0>
 8008ac0:	9a07      	ldr	r2, [sp, #28]
 8008ac2:	e7ab      	b.n	8008a1c <_dtoa_r+0x744>
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	e7d4      	b.n	8008a72 <_dtoa_r+0x79a>
 8008ac8:	9b00      	ldr	r3, [sp, #0]
 8008aca:	e7d2      	b.n	8008a72 <_dtoa_r+0x79a>
 8008acc:	2300      	movs	r3, #0
 8008ace:	9307      	str	r3, [sp, #28]
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008ad6:	6918      	ldr	r0, [r3, #16]
 8008ad8:	f000 ff47 	bl	800996a <__hi0bits>
 8008adc:	f1c0 0020 	rsb	r0, r0, #32
 8008ae0:	4440      	add	r0, r8
 8008ae2:	f010 001f 	ands.w	r0, r0, #31
 8008ae6:	d047      	beq.n	8008b78 <_dtoa_r+0x8a0>
 8008ae8:	f1c0 0320 	rsb	r3, r0, #32
 8008aec:	2b04      	cmp	r3, #4
 8008aee:	dd3b      	ble.n	8008b68 <_dtoa_r+0x890>
 8008af0:	9b05      	ldr	r3, [sp, #20]
 8008af2:	f1c0 001c 	rsb	r0, r0, #28
 8008af6:	4403      	add	r3, r0
 8008af8:	9305      	str	r3, [sp, #20]
 8008afa:	4405      	add	r5, r0
 8008afc:	4480      	add	r8, r0
 8008afe:	9b05      	ldr	r3, [sp, #20]
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	dd05      	ble.n	8008b10 <_dtoa_r+0x838>
 8008b04:	461a      	mov	r2, r3
 8008b06:	9904      	ldr	r1, [sp, #16]
 8008b08:	4620      	mov	r0, r4
 8008b0a:	f001 f85b 	bl	8009bc4 <__lshift>
 8008b0e:	9004      	str	r0, [sp, #16]
 8008b10:	f1b8 0f00 	cmp.w	r8, #0
 8008b14:	dd05      	ble.n	8008b22 <_dtoa_r+0x84a>
 8008b16:	4639      	mov	r1, r7
 8008b18:	4642      	mov	r2, r8
 8008b1a:	4620      	mov	r0, r4
 8008b1c:	f001 f852 	bl	8009bc4 <__lshift>
 8008b20:	4607      	mov	r7, r0
 8008b22:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008b24:	b353      	cbz	r3, 8008b7c <_dtoa_r+0x8a4>
 8008b26:	4639      	mov	r1, r7
 8008b28:	9804      	ldr	r0, [sp, #16]
 8008b2a:	f001 f89f 	bl	8009c6c <__mcmp>
 8008b2e:	2800      	cmp	r0, #0
 8008b30:	da24      	bge.n	8008b7c <_dtoa_r+0x8a4>
 8008b32:	2300      	movs	r3, #0
 8008b34:	220a      	movs	r2, #10
 8008b36:	9904      	ldr	r1, [sp, #16]
 8008b38:	4620      	mov	r0, r4
 8008b3a:	f000 fedb 	bl	80098f4 <__multadd>
 8008b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b40:	9004      	str	r0, [sp, #16]
 8008b42:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f000 814c 	beq.w	8008de4 <_dtoa_r+0xb0c>
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	4631      	mov	r1, r6
 8008b50:	220a      	movs	r2, #10
 8008b52:	4620      	mov	r0, r4
 8008b54:	f000 fece 	bl	80098f4 <__multadd>
 8008b58:	9b02      	ldr	r3, [sp, #8]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	4606      	mov	r6, r0
 8008b5e:	dc4f      	bgt.n	8008c00 <_dtoa_r+0x928>
 8008b60:	9b06      	ldr	r3, [sp, #24]
 8008b62:	2b02      	cmp	r3, #2
 8008b64:	dd4c      	ble.n	8008c00 <_dtoa_r+0x928>
 8008b66:	e011      	b.n	8008b8c <_dtoa_r+0x8b4>
 8008b68:	d0c9      	beq.n	8008afe <_dtoa_r+0x826>
 8008b6a:	9a05      	ldr	r2, [sp, #20]
 8008b6c:	331c      	adds	r3, #28
 8008b6e:	441a      	add	r2, r3
 8008b70:	9205      	str	r2, [sp, #20]
 8008b72:	441d      	add	r5, r3
 8008b74:	4498      	add	r8, r3
 8008b76:	e7c2      	b.n	8008afe <_dtoa_r+0x826>
 8008b78:	4603      	mov	r3, r0
 8008b7a:	e7f6      	b.n	8008b6a <_dtoa_r+0x892>
 8008b7c:	f1b9 0f00 	cmp.w	r9, #0
 8008b80:	dc38      	bgt.n	8008bf4 <_dtoa_r+0x91c>
 8008b82:	9b06      	ldr	r3, [sp, #24]
 8008b84:	2b02      	cmp	r3, #2
 8008b86:	dd35      	ble.n	8008bf4 <_dtoa_r+0x91c>
 8008b88:	f8cd 9008 	str.w	r9, [sp, #8]
 8008b8c:	9b02      	ldr	r3, [sp, #8]
 8008b8e:	b963      	cbnz	r3, 8008baa <_dtoa_r+0x8d2>
 8008b90:	4639      	mov	r1, r7
 8008b92:	2205      	movs	r2, #5
 8008b94:	4620      	mov	r0, r4
 8008b96:	f000 fead 	bl	80098f4 <__multadd>
 8008b9a:	4601      	mov	r1, r0
 8008b9c:	4607      	mov	r7, r0
 8008b9e:	9804      	ldr	r0, [sp, #16]
 8008ba0:	f001 f864 	bl	8009c6c <__mcmp>
 8008ba4:	2800      	cmp	r0, #0
 8008ba6:	f73f adcc 	bgt.w	8008742 <_dtoa_r+0x46a>
 8008baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bac:	465d      	mov	r5, fp
 8008bae:	ea6f 0a03 	mvn.w	sl, r3
 8008bb2:	f04f 0900 	mov.w	r9, #0
 8008bb6:	4639      	mov	r1, r7
 8008bb8:	4620      	mov	r0, r4
 8008bba:	f000 fe92 	bl	80098e2 <_Bfree>
 8008bbe:	2e00      	cmp	r6, #0
 8008bc0:	f43f aeb7 	beq.w	8008932 <_dtoa_r+0x65a>
 8008bc4:	f1b9 0f00 	cmp.w	r9, #0
 8008bc8:	d005      	beq.n	8008bd6 <_dtoa_r+0x8fe>
 8008bca:	45b1      	cmp	r9, r6
 8008bcc:	d003      	beq.n	8008bd6 <_dtoa_r+0x8fe>
 8008bce:	4649      	mov	r1, r9
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f000 fe86 	bl	80098e2 <_Bfree>
 8008bd6:	4631      	mov	r1, r6
 8008bd8:	4620      	mov	r0, r4
 8008bda:	f000 fe82 	bl	80098e2 <_Bfree>
 8008bde:	e6a8      	b.n	8008932 <_dtoa_r+0x65a>
 8008be0:	2700      	movs	r7, #0
 8008be2:	463e      	mov	r6, r7
 8008be4:	e7e1      	b.n	8008baa <_dtoa_r+0x8d2>
 8008be6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008bea:	463e      	mov	r6, r7
 8008bec:	e5a9      	b.n	8008742 <_dtoa_r+0x46a>
 8008bee:	bf00      	nop
 8008bf0:	40240000 	.word	0x40240000
 8008bf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008bf6:	f8cd 9008 	str.w	r9, [sp, #8]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	f000 80f9 	beq.w	8008df2 <_dtoa_r+0xb1a>
 8008c00:	2d00      	cmp	r5, #0
 8008c02:	dd05      	ble.n	8008c10 <_dtoa_r+0x938>
 8008c04:	4631      	mov	r1, r6
 8008c06:	462a      	mov	r2, r5
 8008c08:	4620      	mov	r0, r4
 8008c0a:	f000 ffdb 	bl	8009bc4 <__lshift>
 8008c0e:	4606      	mov	r6, r0
 8008c10:	9b07      	ldr	r3, [sp, #28]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d04c      	beq.n	8008cb0 <_dtoa_r+0x9d8>
 8008c16:	6871      	ldr	r1, [r6, #4]
 8008c18:	4620      	mov	r0, r4
 8008c1a:	f000 fe3d 	bl	8009898 <_Balloc>
 8008c1e:	6932      	ldr	r2, [r6, #16]
 8008c20:	3202      	adds	r2, #2
 8008c22:	4605      	mov	r5, r0
 8008c24:	0092      	lsls	r2, r2, #2
 8008c26:	f106 010c 	add.w	r1, r6, #12
 8008c2a:	300c      	adds	r0, #12
 8008c2c:	f000 fe1c 	bl	8009868 <memcpy>
 8008c30:	2201      	movs	r2, #1
 8008c32:	4629      	mov	r1, r5
 8008c34:	4620      	mov	r0, r4
 8008c36:	f000 ffc5 	bl	8009bc4 <__lshift>
 8008c3a:	9b00      	ldr	r3, [sp, #0]
 8008c3c:	f8cd b014 	str.w	fp, [sp, #20]
 8008c40:	f003 0301 	and.w	r3, r3, #1
 8008c44:	46b1      	mov	r9, r6
 8008c46:	9307      	str	r3, [sp, #28]
 8008c48:	4606      	mov	r6, r0
 8008c4a:	4639      	mov	r1, r7
 8008c4c:	9804      	ldr	r0, [sp, #16]
 8008c4e:	f7ff fab5 	bl	80081bc <quorem>
 8008c52:	4649      	mov	r1, r9
 8008c54:	4605      	mov	r5, r0
 8008c56:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008c5a:	9804      	ldr	r0, [sp, #16]
 8008c5c:	f001 f806 	bl	8009c6c <__mcmp>
 8008c60:	4632      	mov	r2, r6
 8008c62:	9000      	str	r0, [sp, #0]
 8008c64:	4639      	mov	r1, r7
 8008c66:	4620      	mov	r0, r4
 8008c68:	f001 f81a 	bl	8009ca0 <__mdiff>
 8008c6c:	68c3      	ldr	r3, [r0, #12]
 8008c6e:	4602      	mov	r2, r0
 8008c70:	bb03      	cbnz	r3, 8008cb4 <_dtoa_r+0x9dc>
 8008c72:	4601      	mov	r1, r0
 8008c74:	9008      	str	r0, [sp, #32]
 8008c76:	9804      	ldr	r0, [sp, #16]
 8008c78:	f000 fff8 	bl	8009c6c <__mcmp>
 8008c7c:	9a08      	ldr	r2, [sp, #32]
 8008c7e:	4603      	mov	r3, r0
 8008c80:	4611      	mov	r1, r2
 8008c82:	4620      	mov	r0, r4
 8008c84:	9308      	str	r3, [sp, #32]
 8008c86:	f000 fe2c 	bl	80098e2 <_Bfree>
 8008c8a:	9b08      	ldr	r3, [sp, #32]
 8008c8c:	b9a3      	cbnz	r3, 8008cb8 <_dtoa_r+0x9e0>
 8008c8e:	9a06      	ldr	r2, [sp, #24]
 8008c90:	b992      	cbnz	r2, 8008cb8 <_dtoa_r+0x9e0>
 8008c92:	9a07      	ldr	r2, [sp, #28]
 8008c94:	b982      	cbnz	r2, 8008cb8 <_dtoa_r+0x9e0>
 8008c96:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008c9a:	d029      	beq.n	8008cf0 <_dtoa_r+0xa18>
 8008c9c:	9b00      	ldr	r3, [sp, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	dd01      	ble.n	8008ca6 <_dtoa_r+0x9ce>
 8008ca2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008ca6:	9b05      	ldr	r3, [sp, #20]
 8008ca8:	1c5d      	adds	r5, r3, #1
 8008caa:	f883 8000 	strb.w	r8, [r3]
 8008cae:	e782      	b.n	8008bb6 <_dtoa_r+0x8de>
 8008cb0:	4630      	mov	r0, r6
 8008cb2:	e7c2      	b.n	8008c3a <_dtoa_r+0x962>
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e7e3      	b.n	8008c80 <_dtoa_r+0x9a8>
 8008cb8:	9a00      	ldr	r2, [sp, #0]
 8008cba:	2a00      	cmp	r2, #0
 8008cbc:	db04      	blt.n	8008cc8 <_dtoa_r+0x9f0>
 8008cbe:	d125      	bne.n	8008d0c <_dtoa_r+0xa34>
 8008cc0:	9a06      	ldr	r2, [sp, #24]
 8008cc2:	bb1a      	cbnz	r2, 8008d0c <_dtoa_r+0xa34>
 8008cc4:	9a07      	ldr	r2, [sp, #28]
 8008cc6:	bb0a      	cbnz	r2, 8008d0c <_dtoa_r+0xa34>
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	ddec      	ble.n	8008ca6 <_dtoa_r+0x9ce>
 8008ccc:	2201      	movs	r2, #1
 8008cce:	9904      	ldr	r1, [sp, #16]
 8008cd0:	4620      	mov	r0, r4
 8008cd2:	f000 ff77 	bl	8009bc4 <__lshift>
 8008cd6:	4639      	mov	r1, r7
 8008cd8:	9004      	str	r0, [sp, #16]
 8008cda:	f000 ffc7 	bl	8009c6c <__mcmp>
 8008cde:	2800      	cmp	r0, #0
 8008ce0:	dc03      	bgt.n	8008cea <_dtoa_r+0xa12>
 8008ce2:	d1e0      	bne.n	8008ca6 <_dtoa_r+0x9ce>
 8008ce4:	f018 0f01 	tst.w	r8, #1
 8008ce8:	d0dd      	beq.n	8008ca6 <_dtoa_r+0x9ce>
 8008cea:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008cee:	d1d8      	bne.n	8008ca2 <_dtoa_r+0x9ca>
 8008cf0:	9b05      	ldr	r3, [sp, #20]
 8008cf2:	9a05      	ldr	r2, [sp, #20]
 8008cf4:	1c5d      	adds	r5, r3, #1
 8008cf6:	2339      	movs	r3, #57	; 0x39
 8008cf8:	7013      	strb	r3, [r2, #0]
 8008cfa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008cfe:	2b39      	cmp	r3, #57	; 0x39
 8008d00:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008d04:	d04f      	beq.n	8008da6 <_dtoa_r+0xace>
 8008d06:	3301      	adds	r3, #1
 8008d08:	7013      	strb	r3, [r2, #0]
 8008d0a:	e754      	b.n	8008bb6 <_dtoa_r+0x8de>
 8008d0c:	9a05      	ldr	r2, [sp, #20]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f102 0501 	add.w	r5, r2, #1
 8008d14:	dd06      	ble.n	8008d24 <_dtoa_r+0xa4c>
 8008d16:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008d1a:	d0e9      	beq.n	8008cf0 <_dtoa_r+0xa18>
 8008d1c:	f108 0801 	add.w	r8, r8, #1
 8008d20:	9b05      	ldr	r3, [sp, #20]
 8008d22:	e7c2      	b.n	8008caa <_dtoa_r+0x9d2>
 8008d24:	9a02      	ldr	r2, [sp, #8]
 8008d26:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008d2a:	eba5 030b 	sub.w	r3, r5, fp
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d021      	beq.n	8008d76 <_dtoa_r+0xa9e>
 8008d32:	2300      	movs	r3, #0
 8008d34:	220a      	movs	r2, #10
 8008d36:	9904      	ldr	r1, [sp, #16]
 8008d38:	4620      	mov	r0, r4
 8008d3a:	f000 fddb 	bl	80098f4 <__multadd>
 8008d3e:	45b1      	cmp	r9, r6
 8008d40:	9004      	str	r0, [sp, #16]
 8008d42:	f04f 0300 	mov.w	r3, #0
 8008d46:	f04f 020a 	mov.w	r2, #10
 8008d4a:	4649      	mov	r1, r9
 8008d4c:	4620      	mov	r0, r4
 8008d4e:	d105      	bne.n	8008d5c <_dtoa_r+0xa84>
 8008d50:	f000 fdd0 	bl	80098f4 <__multadd>
 8008d54:	4681      	mov	r9, r0
 8008d56:	4606      	mov	r6, r0
 8008d58:	9505      	str	r5, [sp, #20]
 8008d5a:	e776      	b.n	8008c4a <_dtoa_r+0x972>
 8008d5c:	f000 fdca 	bl	80098f4 <__multadd>
 8008d60:	4631      	mov	r1, r6
 8008d62:	4681      	mov	r9, r0
 8008d64:	2300      	movs	r3, #0
 8008d66:	220a      	movs	r2, #10
 8008d68:	4620      	mov	r0, r4
 8008d6a:	f000 fdc3 	bl	80098f4 <__multadd>
 8008d6e:	4606      	mov	r6, r0
 8008d70:	e7f2      	b.n	8008d58 <_dtoa_r+0xa80>
 8008d72:	f04f 0900 	mov.w	r9, #0
 8008d76:	2201      	movs	r2, #1
 8008d78:	9904      	ldr	r1, [sp, #16]
 8008d7a:	4620      	mov	r0, r4
 8008d7c:	f000 ff22 	bl	8009bc4 <__lshift>
 8008d80:	4639      	mov	r1, r7
 8008d82:	9004      	str	r0, [sp, #16]
 8008d84:	f000 ff72 	bl	8009c6c <__mcmp>
 8008d88:	2800      	cmp	r0, #0
 8008d8a:	dcb6      	bgt.n	8008cfa <_dtoa_r+0xa22>
 8008d8c:	d102      	bne.n	8008d94 <_dtoa_r+0xabc>
 8008d8e:	f018 0f01 	tst.w	r8, #1
 8008d92:	d1b2      	bne.n	8008cfa <_dtoa_r+0xa22>
 8008d94:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008d98:	2b30      	cmp	r3, #48	; 0x30
 8008d9a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8008d9e:	f47f af0a 	bne.w	8008bb6 <_dtoa_r+0x8de>
 8008da2:	4615      	mov	r5, r2
 8008da4:	e7f6      	b.n	8008d94 <_dtoa_r+0xabc>
 8008da6:	4593      	cmp	fp, r2
 8008da8:	d105      	bne.n	8008db6 <_dtoa_r+0xade>
 8008daa:	2331      	movs	r3, #49	; 0x31
 8008dac:	f10a 0a01 	add.w	sl, sl, #1
 8008db0:	f88b 3000 	strb.w	r3, [fp]
 8008db4:	e6ff      	b.n	8008bb6 <_dtoa_r+0x8de>
 8008db6:	4615      	mov	r5, r2
 8008db8:	e79f      	b.n	8008cfa <_dtoa_r+0xa22>
 8008dba:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008e20 <_dtoa_r+0xb48>
 8008dbe:	f7ff bac5 	b.w	800834c <_dtoa_r+0x74>
 8008dc2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dc4:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8008e24 <_dtoa_r+0xb4c>
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	f43f aabf 	beq.w	800834c <_dtoa_r+0x74>
 8008dce:	f10b 0308 	add.w	r3, fp, #8
 8008dd2:	f7ff bab9 	b.w	8008348 <_dtoa_r+0x70>
 8008dd6:	9b06      	ldr	r3, [sp, #24]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	f77f ae36 	ble.w	8008a4a <_dtoa_r+0x772>
 8008dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008de0:	9307      	str	r3, [sp, #28]
 8008de2:	e64a      	b.n	8008a7a <_dtoa_r+0x7a2>
 8008de4:	9b02      	ldr	r3, [sp, #8]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	dc03      	bgt.n	8008df2 <_dtoa_r+0xb1a>
 8008dea:	9b06      	ldr	r3, [sp, #24]
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	f73f aecd 	bgt.w	8008b8c <_dtoa_r+0x8b4>
 8008df2:	465d      	mov	r5, fp
 8008df4:	4639      	mov	r1, r7
 8008df6:	9804      	ldr	r0, [sp, #16]
 8008df8:	f7ff f9e0 	bl	80081bc <quorem>
 8008dfc:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008e00:	f805 8b01 	strb.w	r8, [r5], #1
 8008e04:	9a02      	ldr	r2, [sp, #8]
 8008e06:	eba5 030b 	sub.w	r3, r5, fp
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	ddb1      	ble.n	8008d72 <_dtoa_r+0xa9a>
 8008e0e:	2300      	movs	r3, #0
 8008e10:	220a      	movs	r2, #10
 8008e12:	9904      	ldr	r1, [sp, #16]
 8008e14:	4620      	mov	r0, r4
 8008e16:	f000 fd6d 	bl	80098f4 <__multadd>
 8008e1a:	9004      	str	r0, [sp, #16]
 8008e1c:	e7ea      	b.n	8008df4 <_dtoa_r+0xb1c>
 8008e1e:	bf00      	nop
 8008e20:	0800ab06 	.word	0x0800ab06
 8008e24:	0800ab28 	.word	0x0800ab28

08008e28 <__sflush_r>:
 8008e28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008e2c:	b293      	uxth	r3, r2
 8008e2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e32:	4605      	mov	r5, r0
 8008e34:	0718      	lsls	r0, r3, #28
 8008e36:	460c      	mov	r4, r1
 8008e38:	d45f      	bmi.n	8008efa <__sflush_r+0xd2>
 8008e3a:	684b      	ldr	r3, [r1, #4]
 8008e3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	818a      	strh	r2, [r1, #12]
 8008e44:	dc05      	bgt.n	8008e52 <__sflush_r+0x2a>
 8008e46:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	dc02      	bgt.n	8008e52 <__sflush_r+0x2a>
 8008e4c:	2000      	movs	r0, #0
 8008e4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e52:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e54:	2e00      	cmp	r6, #0
 8008e56:	d0f9      	beq.n	8008e4c <__sflush_r+0x24>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e5e:	682f      	ldr	r7, [r5, #0]
 8008e60:	69e1      	ldr	r1, [r4, #28]
 8008e62:	602b      	str	r3, [r5, #0]
 8008e64:	d036      	beq.n	8008ed4 <__sflush_r+0xac>
 8008e66:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008e68:	89a3      	ldrh	r3, [r4, #12]
 8008e6a:	075a      	lsls	r2, r3, #29
 8008e6c:	d505      	bpl.n	8008e7a <__sflush_r+0x52>
 8008e6e:	6863      	ldr	r3, [r4, #4]
 8008e70:	1ac0      	subs	r0, r0, r3
 8008e72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008e74:	b10b      	cbz	r3, 8008e7a <__sflush_r+0x52>
 8008e76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008e78:	1ac0      	subs	r0, r0, r3
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e80:	69e1      	ldr	r1, [r4, #28]
 8008e82:	4628      	mov	r0, r5
 8008e84:	47b0      	blx	r6
 8008e86:	1c43      	adds	r3, r0, #1
 8008e88:	89a3      	ldrh	r3, [r4, #12]
 8008e8a:	d106      	bne.n	8008e9a <__sflush_r+0x72>
 8008e8c:	6829      	ldr	r1, [r5, #0]
 8008e8e:	291d      	cmp	r1, #29
 8008e90:	d84c      	bhi.n	8008f2c <__sflush_r+0x104>
 8008e92:	4a2b      	ldr	r2, [pc, #172]	; (8008f40 <__sflush_r+0x118>)
 8008e94:	40ca      	lsrs	r2, r1
 8008e96:	07d6      	lsls	r6, r2, #31
 8008e98:	d548      	bpl.n	8008f2c <__sflush_r+0x104>
 8008e9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008e9e:	b21b      	sxth	r3, r3
 8008ea0:	2200      	movs	r2, #0
 8008ea2:	6062      	str	r2, [r4, #4]
 8008ea4:	04d9      	lsls	r1, r3, #19
 8008ea6:	6922      	ldr	r2, [r4, #16]
 8008ea8:	81a3      	strh	r3, [r4, #12]
 8008eaa:	6022      	str	r2, [r4, #0]
 8008eac:	d504      	bpl.n	8008eb8 <__sflush_r+0x90>
 8008eae:	1c42      	adds	r2, r0, #1
 8008eb0:	d101      	bne.n	8008eb6 <__sflush_r+0x8e>
 8008eb2:	682b      	ldr	r3, [r5, #0]
 8008eb4:	b903      	cbnz	r3, 8008eb8 <__sflush_r+0x90>
 8008eb6:	6520      	str	r0, [r4, #80]	; 0x50
 8008eb8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008eba:	602f      	str	r7, [r5, #0]
 8008ebc:	2900      	cmp	r1, #0
 8008ebe:	d0c5      	beq.n	8008e4c <__sflush_r+0x24>
 8008ec0:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008ec4:	4299      	cmp	r1, r3
 8008ec6:	d002      	beq.n	8008ece <__sflush_r+0xa6>
 8008ec8:	4628      	mov	r0, r5
 8008eca:	f000 f937 	bl	800913c <_free_r>
 8008ece:	2000      	movs	r0, #0
 8008ed0:	6320      	str	r0, [r4, #48]	; 0x30
 8008ed2:	e7bc      	b.n	8008e4e <__sflush_r+0x26>
 8008ed4:	2301      	movs	r3, #1
 8008ed6:	4628      	mov	r0, r5
 8008ed8:	47b0      	blx	r6
 8008eda:	1c41      	adds	r1, r0, #1
 8008edc:	d1c4      	bne.n	8008e68 <__sflush_r+0x40>
 8008ede:	682b      	ldr	r3, [r5, #0]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d0c1      	beq.n	8008e68 <__sflush_r+0x40>
 8008ee4:	2b1d      	cmp	r3, #29
 8008ee6:	d001      	beq.n	8008eec <__sflush_r+0xc4>
 8008ee8:	2b16      	cmp	r3, #22
 8008eea:	d101      	bne.n	8008ef0 <__sflush_r+0xc8>
 8008eec:	602f      	str	r7, [r5, #0]
 8008eee:	e7ad      	b.n	8008e4c <__sflush_r+0x24>
 8008ef0:	89a3      	ldrh	r3, [r4, #12]
 8008ef2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ef6:	81a3      	strh	r3, [r4, #12]
 8008ef8:	e7a9      	b.n	8008e4e <__sflush_r+0x26>
 8008efa:	690f      	ldr	r7, [r1, #16]
 8008efc:	2f00      	cmp	r7, #0
 8008efe:	d0a5      	beq.n	8008e4c <__sflush_r+0x24>
 8008f00:	079b      	lsls	r3, r3, #30
 8008f02:	680e      	ldr	r6, [r1, #0]
 8008f04:	bf08      	it	eq
 8008f06:	694b      	ldreq	r3, [r1, #20]
 8008f08:	600f      	str	r7, [r1, #0]
 8008f0a:	bf18      	it	ne
 8008f0c:	2300      	movne	r3, #0
 8008f0e:	eba6 0807 	sub.w	r8, r6, r7
 8008f12:	608b      	str	r3, [r1, #8]
 8008f14:	f1b8 0f00 	cmp.w	r8, #0
 8008f18:	dd98      	ble.n	8008e4c <__sflush_r+0x24>
 8008f1a:	4643      	mov	r3, r8
 8008f1c:	463a      	mov	r2, r7
 8008f1e:	69e1      	ldr	r1, [r4, #28]
 8008f20:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008f22:	4628      	mov	r0, r5
 8008f24:	47b0      	blx	r6
 8008f26:	2800      	cmp	r0, #0
 8008f28:	dc06      	bgt.n	8008f38 <__sflush_r+0x110>
 8008f2a:	89a3      	ldrh	r3, [r4, #12]
 8008f2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f30:	81a3      	strh	r3, [r4, #12]
 8008f32:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f36:	e78a      	b.n	8008e4e <__sflush_r+0x26>
 8008f38:	4407      	add	r7, r0
 8008f3a:	eba8 0800 	sub.w	r8, r8, r0
 8008f3e:	e7e9      	b.n	8008f14 <__sflush_r+0xec>
 8008f40:	20400001 	.word	0x20400001

08008f44 <_fflush_r>:
 8008f44:	b538      	push	{r3, r4, r5, lr}
 8008f46:	460c      	mov	r4, r1
 8008f48:	4605      	mov	r5, r0
 8008f4a:	b118      	cbz	r0, 8008f54 <_fflush_r+0x10>
 8008f4c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008f4e:	b90b      	cbnz	r3, 8008f54 <_fflush_r+0x10>
 8008f50:	f000 f864 	bl	800901c <__sinit>
 8008f54:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008f58:	b1b8      	cbz	r0, 8008f8a <_fflush_r+0x46>
 8008f5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f5c:	07db      	lsls	r3, r3, #31
 8008f5e:	d404      	bmi.n	8008f6a <_fflush_r+0x26>
 8008f60:	0581      	lsls	r1, r0, #22
 8008f62:	d402      	bmi.n	8008f6a <_fflush_r+0x26>
 8008f64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f66:	f000 f9d3 	bl	8009310 <__retarget_lock_acquire_recursive>
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	4621      	mov	r1, r4
 8008f6e:	f7ff ff5b 	bl	8008e28 <__sflush_r>
 8008f72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f74:	07da      	lsls	r2, r3, #31
 8008f76:	4605      	mov	r5, r0
 8008f78:	d405      	bmi.n	8008f86 <_fflush_r+0x42>
 8008f7a:	89a3      	ldrh	r3, [r4, #12]
 8008f7c:	059b      	lsls	r3, r3, #22
 8008f7e:	d402      	bmi.n	8008f86 <_fflush_r+0x42>
 8008f80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f82:	f000 f9c6 	bl	8009312 <__retarget_lock_release_recursive>
 8008f86:	4628      	mov	r0, r5
 8008f88:	bd38      	pop	{r3, r4, r5, pc}
 8008f8a:	4605      	mov	r5, r0
 8008f8c:	e7fb      	b.n	8008f86 <_fflush_r+0x42>
	...

08008f90 <std>:
 8008f90:	2300      	movs	r3, #0
 8008f92:	b510      	push	{r4, lr}
 8008f94:	4604      	mov	r4, r0
 8008f96:	e9c0 3300 	strd	r3, r3, [r0]
 8008f9a:	6083      	str	r3, [r0, #8]
 8008f9c:	8181      	strh	r1, [r0, #12]
 8008f9e:	6643      	str	r3, [r0, #100]	; 0x64
 8008fa0:	81c2      	strh	r2, [r0, #14]
 8008fa2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008fa6:	6183      	str	r3, [r0, #24]
 8008fa8:	4619      	mov	r1, r3
 8008faa:	2208      	movs	r2, #8
 8008fac:	305c      	adds	r0, #92	; 0x5c
 8008fae:	f7fd fd13 	bl	80069d8 <memset>
 8008fb2:	4b07      	ldr	r3, [pc, #28]	; (8008fd0 <std+0x40>)
 8008fb4:	6223      	str	r3, [r4, #32]
 8008fb6:	4b07      	ldr	r3, [pc, #28]	; (8008fd4 <std+0x44>)
 8008fb8:	6263      	str	r3, [r4, #36]	; 0x24
 8008fba:	4b07      	ldr	r3, [pc, #28]	; (8008fd8 <std+0x48>)
 8008fbc:	62a3      	str	r3, [r4, #40]	; 0x28
 8008fbe:	4b07      	ldr	r3, [pc, #28]	; (8008fdc <std+0x4c>)
 8008fc0:	61e4      	str	r4, [r4, #28]
 8008fc2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008fc4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008fc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fcc:	f000 b99e 	b.w	800930c <__retarget_lock_init_recursive>
 8008fd0:	08009e85 	.word	0x08009e85
 8008fd4:	08009ea7 	.word	0x08009ea7
 8008fd8:	08009edf 	.word	0x08009edf
 8008fdc:	08009f03 	.word	0x08009f03

08008fe0 <_cleanup_r>:
 8008fe0:	4901      	ldr	r1, [pc, #4]	; (8008fe8 <_cleanup_r+0x8>)
 8008fe2:	f000 b967 	b.w	80092b4 <_fwalk_reent>
 8008fe6:	bf00      	nop
 8008fe8:	0800a101 	.word	0x0800a101

08008fec <__sfp_lock_acquire>:
 8008fec:	4801      	ldr	r0, [pc, #4]	; (8008ff4 <__sfp_lock_acquire+0x8>)
 8008fee:	f000 b98f 	b.w	8009310 <__retarget_lock_acquire_recursive>
 8008ff2:	bf00      	nop
 8008ff4:	20000c84 	.word	0x20000c84

08008ff8 <__sfp_lock_release>:
 8008ff8:	4801      	ldr	r0, [pc, #4]	; (8009000 <__sfp_lock_release+0x8>)
 8008ffa:	f000 b98a 	b.w	8009312 <__retarget_lock_release_recursive>
 8008ffe:	bf00      	nop
 8009000:	20000c84 	.word	0x20000c84

08009004 <__sinit_lock_acquire>:
 8009004:	4801      	ldr	r0, [pc, #4]	; (800900c <__sinit_lock_acquire+0x8>)
 8009006:	f000 b983 	b.w	8009310 <__retarget_lock_acquire_recursive>
 800900a:	bf00      	nop
 800900c:	20000c7f 	.word	0x20000c7f

08009010 <__sinit_lock_release>:
 8009010:	4801      	ldr	r0, [pc, #4]	; (8009018 <__sinit_lock_release+0x8>)
 8009012:	f000 b97e 	b.w	8009312 <__retarget_lock_release_recursive>
 8009016:	bf00      	nop
 8009018:	20000c7f 	.word	0x20000c7f

0800901c <__sinit>:
 800901c:	b510      	push	{r4, lr}
 800901e:	4604      	mov	r4, r0
 8009020:	f7ff fff0 	bl	8009004 <__sinit_lock_acquire>
 8009024:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009026:	b11a      	cbz	r2, 8009030 <__sinit+0x14>
 8009028:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800902c:	f7ff bff0 	b.w	8009010 <__sinit_lock_release>
 8009030:	4b0d      	ldr	r3, [pc, #52]	; (8009068 <__sinit+0x4c>)
 8009032:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009034:	2303      	movs	r3, #3
 8009036:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800903a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800903e:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009042:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8009046:	2104      	movs	r1, #4
 8009048:	6860      	ldr	r0, [r4, #4]
 800904a:	f7ff ffa1 	bl	8008f90 <std>
 800904e:	2201      	movs	r2, #1
 8009050:	2109      	movs	r1, #9
 8009052:	68a0      	ldr	r0, [r4, #8]
 8009054:	f7ff ff9c 	bl	8008f90 <std>
 8009058:	2202      	movs	r2, #2
 800905a:	2112      	movs	r1, #18
 800905c:	68e0      	ldr	r0, [r4, #12]
 800905e:	f7ff ff97 	bl	8008f90 <std>
 8009062:	2301      	movs	r3, #1
 8009064:	63a3      	str	r3, [r4, #56]	; 0x38
 8009066:	e7df      	b.n	8009028 <__sinit+0xc>
 8009068:	08008fe1 	.word	0x08008fe1

0800906c <__libc_fini_array>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4d07      	ldr	r5, [pc, #28]	; (800908c <__libc_fini_array+0x20>)
 8009070:	4c07      	ldr	r4, [pc, #28]	; (8009090 <__libc_fini_array+0x24>)
 8009072:	1b64      	subs	r4, r4, r5
 8009074:	10a4      	asrs	r4, r4, #2
 8009076:	b91c      	cbnz	r4, 8009080 <__libc_fini_array+0x14>
 8009078:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800907c:	f001 bcfa 	b.w	800aa74 <_fini>
 8009080:	3c01      	subs	r4, #1
 8009082:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009086:	4798      	blx	r3
 8009088:	e7f5      	b.n	8009076 <__libc_fini_array+0xa>
 800908a:	bf00      	nop
 800908c:	0800ad50 	.word	0x0800ad50
 8009090:	0800ad54 	.word	0x0800ad54

08009094 <_malloc_trim_r>:
 8009094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009098:	4605      	mov	r5, r0
 800909a:	2008      	movs	r0, #8
 800909c:	460c      	mov	r4, r1
 800909e:	f000 ff49 	bl	8009f34 <sysconf>
 80090a2:	4f23      	ldr	r7, [pc, #140]	; (8009130 <_malloc_trim_r+0x9c>)
 80090a4:	4680      	mov	r8, r0
 80090a6:	4628      	mov	r0, r5
 80090a8:	f000 fbea 	bl	8009880 <__malloc_lock>
 80090ac:	68bb      	ldr	r3, [r7, #8]
 80090ae:	685e      	ldr	r6, [r3, #4]
 80090b0:	f026 0603 	bic.w	r6, r6, #3
 80090b4:	1b34      	subs	r4, r6, r4
 80090b6:	3c11      	subs	r4, #17
 80090b8:	4444      	add	r4, r8
 80090ba:	fbb4 f4f8 	udiv	r4, r4, r8
 80090be:	3c01      	subs	r4, #1
 80090c0:	fb08 f404 	mul.w	r4, r8, r4
 80090c4:	45a0      	cmp	r8, r4
 80090c6:	dd05      	ble.n	80090d4 <_malloc_trim_r+0x40>
 80090c8:	4628      	mov	r0, r5
 80090ca:	f000 fbdf 	bl	800988c <__malloc_unlock>
 80090ce:	2000      	movs	r0, #0
 80090d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80090d4:	2100      	movs	r1, #0
 80090d6:	4628      	mov	r0, r5
 80090d8:	f000 fec4 	bl	8009e64 <_sbrk_r>
 80090dc:	68bb      	ldr	r3, [r7, #8]
 80090de:	4433      	add	r3, r6
 80090e0:	4298      	cmp	r0, r3
 80090e2:	d1f1      	bne.n	80090c8 <_malloc_trim_r+0x34>
 80090e4:	4261      	negs	r1, r4
 80090e6:	4628      	mov	r0, r5
 80090e8:	f000 febc 	bl	8009e64 <_sbrk_r>
 80090ec:	3001      	adds	r0, #1
 80090ee:	d110      	bne.n	8009112 <_malloc_trim_r+0x7e>
 80090f0:	2100      	movs	r1, #0
 80090f2:	4628      	mov	r0, r5
 80090f4:	f000 feb6 	bl	8009e64 <_sbrk_r>
 80090f8:	68ba      	ldr	r2, [r7, #8]
 80090fa:	1a83      	subs	r3, r0, r2
 80090fc:	2b0f      	cmp	r3, #15
 80090fe:	dde3      	ble.n	80090c8 <_malloc_trim_r+0x34>
 8009100:	490c      	ldr	r1, [pc, #48]	; (8009134 <_malloc_trim_r+0xa0>)
 8009102:	6809      	ldr	r1, [r1, #0]
 8009104:	1a40      	subs	r0, r0, r1
 8009106:	490c      	ldr	r1, [pc, #48]	; (8009138 <_malloc_trim_r+0xa4>)
 8009108:	f043 0301 	orr.w	r3, r3, #1
 800910c:	6008      	str	r0, [r1, #0]
 800910e:	6053      	str	r3, [r2, #4]
 8009110:	e7da      	b.n	80090c8 <_malloc_trim_r+0x34>
 8009112:	68bb      	ldr	r3, [r7, #8]
 8009114:	4a08      	ldr	r2, [pc, #32]	; (8009138 <_malloc_trim_r+0xa4>)
 8009116:	1b36      	subs	r6, r6, r4
 8009118:	f046 0601 	orr.w	r6, r6, #1
 800911c:	605e      	str	r6, [r3, #4]
 800911e:	6813      	ldr	r3, [r2, #0]
 8009120:	4628      	mov	r0, r5
 8009122:	1b1c      	subs	r4, r3, r4
 8009124:	6014      	str	r4, [r2, #0]
 8009126:	f000 fbb1 	bl	800988c <__malloc_unlock>
 800912a:	2001      	movs	r0, #1
 800912c:	e7d0      	b.n	80090d0 <_malloc_trim_r+0x3c>
 800912e:	bf00      	nop
 8009130:	2000043c 	.word	0x2000043c
 8009134:	20000844 	.word	0x20000844
 8009138:	20000a24 	.word	0x20000a24

0800913c <_free_r>:
 800913c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009140:	4604      	mov	r4, r0
 8009142:	4688      	mov	r8, r1
 8009144:	2900      	cmp	r1, #0
 8009146:	f000 80ab 	beq.w	80092a0 <_free_r+0x164>
 800914a:	f000 fb99 	bl	8009880 <__malloc_lock>
 800914e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8009152:	4d54      	ldr	r5, [pc, #336]	; (80092a4 <_free_r+0x168>)
 8009154:	f022 0001 	bic.w	r0, r2, #1
 8009158:	f1a8 0308 	sub.w	r3, r8, #8
 800915c:	181f      	adds	r7, r3, r0
 800915e:	68a9      	ldr	r1, [r5, #8]
 8009160:	687e      	ldr	r6, [r7, #4]
 8009162:	42b9      	cmp	r1, r7
 8009164:	f026 0603 	bic.w	r6, r6, #3
 8009168:	f002 0201 	and.w	r2, r2, #1
 800916c:	d11b      	bne.n	80091a6 <_free_r+0x6a>
 800916e:	4430      	add	r0, r6
 8009170:	b93a      	cbnz	r2, 8009182 <_free_r+0x46>
 8009172:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8009176:	1a9b      	subs	r3, r3, r2
 8009178:	4410      	add	r0, r2
 800917a:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800917e:	60ca      	str	r2, [r1, #12]
 8009180:	6091      	str	r1, [r2, #8]
 8009182:	f040 0201 	orr.w	r2, r0, #1
 8009186:	605a      	str	r2, [r3, #4]
 8009188:	60ab      	str	r3, [r5, #8]
 800918a:	4b47      	ldr	r3, [pc, #284]	; (80092a8 <_free_r+0x16c>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	4283      	cmp	r3, r0
 8009190:	d804      	bhi.n	800919c <_free_r+0x60>
 8009192:	4b46      	ldr	r3, [pc, #280]	; (80092ac <_free_r+0x170>)
 8009194:	4620      	mov	r0, r4
 8009196:	6819      	ldr	r1, [r3, #0]
 8009198:	f7ff ff7c 	bl	8009094 <_malloc_trim_r>
 800919c:	4620      	mov	r0, r4
 800919e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091a2:	f000 bb73 	b.w	800988c <__malloc_unlock>
 80091a6:	607e      	str	r6, [r7, #4]
 80091a8:	2a00      	cmp	r2, #0
 80091aa:	d139      	bne.n	8009220 <_free_r+0xe4>
 80091ac:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80091b0:	1a5b      	subs	r3, r3, r1
 80091b2:	4408      	add	r0, r1
 80091b4:	6899      	ldr	r1, [r3, #8]
 80091b6:	f105 0c08 	add.w	ip, r5, #8
 80091ba:	4561      	cmp	r1, ip
 80091bc:	d032      	beq.n	8009224 <_free_r+0xe8>
 80091be:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 80091c2:	f8c1 c00c 	str.w	ip, [r1, #12]
 80091c6:	f8cc 1008 	str.w	r1, [ip, #8]
 80091ca:	19b9      	adds	r1, r7, r6
 80091cc:	6849      	ldr	r1, [r1, #4]
 80091ce:	07c9      	lsls	r1, r1, #31
 80091d0:	d40a      	bmi.n	80091e8 <_free_r+0xac>
 80091d2:	4430      	add	r0, r6
 80091d4:	68b9      	ldr	r1, [r7, #8]
 80091d6:	bb3a      	cbnz	r2, 8009228 <_free_r+0xec>
 80091d8:	4e35      	ldr	r6, [pc, #212]	; (80092b0 <_free_r+0x174>)
 80091da:	42b1      	cmp	r1, r6
 80091dc:	d124      	bne.n	8009228 <_free_r+0xec>
 80091de:	e9c5 3304 	strd	r3, r3, [r5, #16]
 80091e2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f040 0101 	orr.w	r1, r0, #1
 80091ec:	6059      	str	r1, [r3, #4]
 80091ee:	5018      	str	r0, [r3, r0]
 80091f0:	2a00      	cmp	r2, #0
 80091f2:	d1d3      	bne.n	800919c <_free_r+0x60>
 80091f4:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80091f8:	d21a      	bcs.n	8009230 <_free_r+0xf4>
 80091fa:	08c0      	lsrs	r0, r0, #3
 80091fc:	1081      	asrs	r1, r0, #2
 80091fe:	2201      	movs	r2, #1
 8009200:	408a      	lsls	r2, r1
 8009202:	6869      	ldr	r1, [r5, #4]
 8009204:	3001      	adds	r0, #1
 8009206:	430a      	orrs	r2, r1
 8009208:	606a      	str	r2, [r5, #4]
 800920a:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800920e:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8009212:	3a08      	subs	r2, #8
 8009214:	e9c3 1202 	strd	r1, r2, [r3, #8]
 8009218:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800921c:	60cb      	str	r3, [r1, #12]
 800921e:	e7bd      	b.n	800919c <_free_r+0x60>
 8009220:	2200      	movs	r2, #0
 8009222:	e7d2      	b.n	80091ca <_free_r+0x8e>
 8009224:	2201      	movs	r2, #1
 8009226:	e7d0      	b.n	80091ca <_free_r+0x8e>
 8009228:	68fe      	ldr	r6, [r7, #12]
 800922a:	60ce      	str	r6, [r1, #12]
 800922c:	60b1      	str	r1, [r6, #8]
 800922e:	e7db      	b.n	80091e8 <_free_r+0xac>
 8009230:	0a42      	lsrs	r2, r0, #9
 8009232:	2a04      	cmp	r2, #4
 8009234:	d813      	bhi.n	800925e <_free_r+0x122>
 8009236:	0982      	lsrs	r2, r0, #6
 8009238:	3238      	adds	r2, #56	; 0x38
 800923a:	1c51      	adds	r1, r2, #1
 800923c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8009240:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8009244:	428e      	cmp	r6, r1
 8009246:	d124      	bne.n	8009292 <_free_r+0x156>
 8009248:	2001      	movs	r0, #1
 800924a:	1092      	asrs	r2, r2, #2
 800924c:	fa00 f202 	lsl.w	r2, r0, r2
 8009250:	6868      	ldr	r0, [r5, #4]
 8009252:	4302      	orrs	r2, r0
 8009254:	606a      	str	r2, [r5, #4]
 8009256:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800925a:	60b3      	str	r3, [r6, #8]
 800925c:	e7de      	b.n	800921c <_free_r+0xe0>
 800925e:	2a14      	cmp	r2, #20
 8009260:	d801      	bhi.n	8009266 <_free_r+0x12a>
 8009262:	325b      	adds	r2, #91	; 0x5b
 8009264:	e7e9      	b.n	800923a <_free_r+0xfe>
 8009266:	2a54      	cmp	r2, #84	; 0x54
 8009268:	d802      	bhi.n	8009270 <_free_r+0x134>
 800926a:	0b02      	lsrs	r2, r0, #12
 800926c:	326e      	adds	r2, #110	; 0x6e
 800926e:	e7e4      	b.n	800923a <_free_r+0xfe>
 8009270:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009274:	d802      	bhi.n	800927c <_free_r+0x140>
 8009276:	0bc2      	lsrs	r2, r0, #15
 8009278:	3277      	adds	r2, #119	; 0x77
 800927a:	e7de      	b.n	800923a <_free_r+0xfe>
 800927c:	f240 5154 	movw	r1, #1364	; 0x554
 8009280:	428a      	cmp	r2, r1
 8009282:	bf9a      	itte	ls
 8009284:	0c82      	lsrls	r2, r0, #18
 8009286:	327c      	addls	r2, #124	; 0x7c
 8009288:	227e      	movhi	r2, #126	; 0x7e
 800928a:	e7d6      	b.n	800923a <_free_r+0xfe>
 800928c:	6889      	ldr	r1, [r1, #8]
 800928e:	428e      	cmp	r6, r1
 8009290:	d004      	beq.n	800929c <_free_r+0x160>
 8009292:	684a      	ldr	r2, [r1, #4]
 8009294:	f022 0203 	bic.w	r2, r2, #3
 8009298:	4282      	cmp	r2, r0
 800929a:	d8f7      	bhi.n	800928c <_free_r+0x150>
 800929c:	68ce      	ldr	r6, [r1, #12]
 800929e:	e7da      	b.n	8009256 <_free_r+0x11a>
 80092a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092a4:	2000043c 	.word	0x2000043c
 80092a8:	20000848 	.word	0x20000848
 80092ac:	20000a54 	.word	0x20000a54
 80092b0:	20000444 	.word	0x20000444

080092b4 <_fwalk_reent>:
 80092b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80092b8:	4680      	mov	r8, r0
 80092ba:	4689      	mov	r9, r1
 80092bc:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80092c0:	2600      	movs	r6, #0
 80092c2:	b914      	cbnz	r4, 80092ca <_fwalk_reent+0x16>
 80092c4:	4630      	mov	r0, r6
 80092c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092ca:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80092ce:	3f01      	subs	r7, #1
 80092d0:	d501      	bpl.n	80092d6 <_fwalk_reent+0x22>
 80092d2:	6824      	ldr	r4, [r4, #0]
 80092d4:	e7f5      	b.n	80092c2 <_fwalk_reent+0xe>
 80092d6:	89ab      	ldrh	r3, [r5, #12]
 80092d8:	2b01      	cmp	r3, #1
 80092da:	d907      	bls.n	80092ec <_fwalk_reent+0x38>
 80092dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80092e0:	3301      	adds	r3, #1
 80092e2:	d003      	beq.n	80092ec <_fwalk_reent+0x38>
 80092e4:	4629      	mov	r1, r5
 80092e6:	4640      	mov	r0, r8
 80092e8:	47c8      	blx	r9
 80092ea:	4306      	orrs	r6, r0
 80092ec:	3568      	adds	r5, #104	; 0x68
 80092ee:	e7ee      	b.n	80092ce <_fwalk_reent+0x1a>

080092f0 <_localeconv_r>:
 80092f0:	4b04      	ldr	r3, [pc, #16]	; (8009304 <_localeconv_r+0x14>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80092f6:	4b04      	ldr	r3, [pc, #16]	; (8009308 <_localeconv_r+0x18>)
 80092f8:	2800      	cmp	r0, #0
 80092fa:	bf08      	it	eq
 80092fc:	4618      	moveq	r0, r3
 80092fe:	30f0      	adds	r0, #240	; 0xf0
 8009300:	4770      	bx	lr
 8009302:	bf00      	nop
 8009304:	2000000c 	.word	0x2000000c
 8009308:	2000084c 	.word	0x2000084c

0800930c <__retarget_lock_init_recursive>:
 800930c:	4770      	bx	lr

0800930e <__retarget_lock_close_recursive>:
 800930e:	4770      	bx	lr

08009310 <__retarget_lock_acquire_recursive>:
 8009310:	4770      	bx	lr

08009312 <__retarget_lock_release_recursive>:
 8009312:	4770      	bx	lr

08009314 <__swhatbuf_r>:
 8009314:	b570      	push	{r4, r5, r6, lr}
 8009316:	460e      	mov	r6, r1
 8009318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800931c:	2900      	cmp	r1, #0
 800931e:	b096      	sub	sp, #88	; 0x58
 8009320:	4614      	mov	r4, r2
 8009322:	461d      	mov	r5, r3
 8009324:	da09      	bge.n	800933a <__swhatbuf_r+0x26>
 8009326:	89b3      	ldrh	r3, [r6, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800932e:	602a      	str	r2, [r5, #0]
 8009330:	d116      	bne.n	8009360 <__swhatbuf_r+0x4c>
 8009332:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009336:	6023      	str	r3, [r4, #0]
 8009338:	e015      	b.n	8009366 <__swhatbuf_r+0x52>
 800933a:	466a      	mov	r2, sp
 800933c:	f000 ffa2 	bl	800a284 <_fstat_r>
 8009340:	2800      	cmp	r0, #0
 8009342:	dbf0      	blt.n	8009326 <__swhatbuf_r+0x12>
 8009344:	9a01      	ldr	r2, [sp, #4]
 8009346:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800934a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800934e:	425a      	negs	r2, r3
 8009350:	415a      	adcs	r2, r3
 8009352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009356:	602a      	str	r2, [r5, #0]
 8009358:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800935c:	6023      	str	r3, [r4, #0]
 800935e:	e002      	b.n	8009366 <__swhatbuf_r+0x52>
 8009360:	2340      	movs	r3, #64	; 0x40
 8009362:	6023      	str	r3, [r4, #0]
 8009364:	4610      	mov	r0, r2
 8009366:	b016      	add	sp, #88	; 0x58
 8009368:	bd70      	pop	{r4, r5, r6, pc}
	...

0800936c <__smakebuf_r>:
 800936c:	898b      	ldrh	r3, [r1, #12]
 800936e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009370:	079d      	lsls	r5, r3, #30
 8009372:	4606      	mov	r6, r0
 8009374:	460c      	mov	r4, r1
 8009376:	d507      	bpl.n	8009388 <__smakebuf_r+0x1c>
 8009378:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800937c:	6023      	str	r3, [r4, #0]
 800937e:	6123      	str	r3, [r4, #16]
 8009380:	2301      	movs	r3, #1
 8009382:	6163      	str	r3, [r4, #20]
 8009384:	b002      	add	sp, #8
 8009386:	bd70      	pop	{r4, r5, r6, pc}
 8009388:	ab01      	add	r3, sp, #4
 800938a:	466a      	mov	r2, sp
 800938c:	f7ff ffc2 	bl	8009314 <__swhatbuf_r>
 8009390:	9900      	ldr	r1, [sp, #0]
 8009392:	4605      	mov	r5, r0
 8009394:	4630      	mov	r0, r6
 8009396:	f000 f831 	bl	80093fc <_malloc_r>
 800939a:	b948      	cbnz	r0, 80093b0 <__smakebuf_r+0x44>
 800939c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80093a0:	059a      	lsls	r2, r3, #22
 80093a2:	d4ef      	bmi.n	8009384 <__smakebuf_r+0x18>
 80093a4:	f023 0303 	bic.w	r3, r3, #3
 80093a8:	f043 0302 	orr.w	r3, r3, #2
 80093ac:	81a3      	strh	r3, [r4, #12]
 80093ae:	e7e3      	b.n	8009378 <__smakebuf_r+0xc>
 80093b0:	4b0d      	ldr	r3, [pc, #52]	; (80093e8 <__smakebuf_r+0x7c>)
 80093b2:	63f3      	str	r3, [r6, #60]	; 0x3c
 80093b4:	89a3      	ldrh	r3, [r4, #12]
 80093b6:	6020      	str	r0, [r4, #0]
 80093b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093bc:	81a3      	strh	r3, [r4, #12]
 80093be:	9b00      	ldr	r3, [sp, #0]
 80093c0:	6163      	str	r3, [r4, #20]
 80093c2:	9b01      	ldr	r3, [sp, #4]
 80093c4:	6120      	str	r0, [r4, #16]
 80093c6:	b15b      	cbz	r3, 80093e0 <__smakebuf_r+0x74>
 80093c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80093cc:	4630      	mov	r0, r6
 80093ce:	f001 f8b9 	bl	800a544 <_isatty_r>
 80093d2:	b128      	cbz	r0, 80093e0 <__smakebuf_r+0x74>
 80093d4:	89a3      	ldrh	r3, [r4, #12]
 80093d6:	f023 0303 	bic.w	r3, r3, #3
 80093da:	f043 0301 	orr.w	r3, r3, #1
 80093de:	81a3      	strh	r3, [r4, #12]
 80093e0:	89a3      	ldrh	r3, [r4, #12]
 80093e2:	431d      	orrs	r5, r3
 80093e4:	81a5      	strh	r5, [r4, #12]
 80093e6:	e7cd      	b.n	8009384 <__smakebuf_r+0x18>
 80093e8:	08008fe1 	.word	0x08008fe1

080093ec <malloc>:
 80093ec:	4b02      	ldr	r3, [pc, #8]	; (80093f8 <malloc+0xc>)
 80093ee:	4601      	mov	r1, r0
 80093f0:	6818      	ldr	r0, [r3, #0]
 80093f2:	f000 b803 	b.w	80093fc <_malloc_r>
 80093f6:	bf00      	nop
 80093f8:	2000000c 	.word	0x2000000c

080093fc <_malloc_r>:
 80093fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009400:	f101 050b 	add.w	r5, r1, #11
 8009404:	2d16      	cmp	r5, #22
 8009406:	4606      	mov	r6, r0
 8009408:	d906      	bls.n	8009418 <_malloc_r+0x1c>
 800940a:	f035 0507 	bics.w	r5, r5, #7
 800940e:	d504      	bpl.n	800941a <_malloc_r+0x1e>
 8009410:	230c      	movs	r3, #12
 8009412:	6033      	str	r3, [r6, #0]
 8009414:	2400      	movs	r4, #0
 8009416:	e1a8      	b.n	800976a <_malloc_r+0x36e>
 8009418:	2510      	movs	r5, #16
 800941a:	428d      	cmp	r5, r1
 800941c:	d3f8      	bcc.n	8009410 <_malloc_r+0x14>
 800941e:	4630      	mov	r0, r6
 8009420:	f000 fa2e 	bl	8009880 <__malloc_lock>
 8009424:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8009428:	4fc0      	ldr	r7, [pc, #768]	; (800972c <_malloc_r+0x330>)
 800942a:	d238      	bcs.n	800949e <_malloc_r+0xa2>
 800942c:	f105 0208 	add.w	r2, r5, #8
 8009430:	443a      	add	r2, r7
 8009432:	f1a2 0108 	sub.w	r1, r2, #8
 8009436:	6854      	ldr	r4, [r2, #4]
 8009438:	428c      	cmp	r4, r1
 800943a:	ea4f 03d5 	mov.w	r3, r5, lsr #3
 800943e:	d102      	bne.n	8009446 <_malloc_r+0x4a>
 8009440:	68d4      	ldr	r4, [r2, #12]
 8009442:	42a2      	cmp	r2, r4
 8009444:	d010      	beq.n	8009468 <_malloc_r+0x6c>
 8009446:	6863      	ldr	r3, [r4, #4]
 8009448:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800944c:	f023 0303 	bic.w	r3, r3, #3
 8009450:	60ca      	str	r2, [r1, #12]
 8009452:	4423      	add	r3, r4
 8009454:	6091      	str	r1, [r2, #8]
 8009456:	685a      	ldr	r2, [r3, #4]
 8009458:	f042 0201 	orr.w	r2, r2, #1
 800945c:	605a      	str	r2, [r3, #4]
 800945e:	4630      	mov	r0, r6
 8009460:	f000 fa14 	bl	800988c <__malloc_unlock>
 8009464:	3408      	adds	r4, #8
 8009466:	e180      	b.n	800976a <_malloc_r+0x36e>
 8009468:	3302      	adds	r3, #2
 800946a:	4ab1      	ldr	r2, [pc, #708]	; (8009730 <_malloc_r+0x334>)
 800946c:	693c      	ldr	r4, [r7, #16]
 800946e:	4294      	cmp	r4, r2
 8009470:	4611      	mov	r1, r2
 8009472:	d075      	beq.n	8009560 <_malloc_r+0x164>
 8009474:	6860      	ldr	r0, [r4, #4]
 8009476:	f020 0c03 	bic.w	ip, r0, #3
 800947a:	ebac 0005 	sub.w	r0, ip, r5
 800947e:	280f      	cmp	r0, #15
 8009480:	dd48      	ble.n	8009514 <_malloc_r+0x118>
 8009482:	1963      	adds	r3, r4, r5
 8009484:	f045 0501 	orr.w	r5, r5, #1
 8009488:	6065      	str	r5, [r4, #4]
 800948a:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800948e:	e9c3 2202 	strd	r2, r2, [r3, #8]
 8009492:	f040 0201 	orr.w	r2, r0, #1
 8009496:	605a      	str	r2, [r3, #4]
 8009498:	f844 000c 	str.w	r0, [r4, ip]
 800949c:	e7df      	b.n	800945e <_malloc_r+0x62>
 800949e:	0a6b      	lsrs	r3, r5, #9
 80094a0:	d02a      	beq.n	80094f8 <_malloc_r+0xfc>
 80094a2:	2b04      	cmp	r3, #4
 80094a4:	d812      	bhi.n	80094cc <_malloc_r+0xd0>
 80094a6:	09ab      	lsrs	r3, r5, #6
 80094a8:	3338      	adds	r3, #56	; 0x38
 80094aa:	1c5a      	adds	r2, r3, #1
 80094ac:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 80094b0:	f1a2 0c08 	sub.w	ip, r2, #8
 80094b4:	6854      	ldr	r4, [r2, #4]
 80094b6:	4564      	cmp	r4, ip
 80094b8:	d006      	beq.n	80094c8 <_malloc_r+0xcc>
 80094ba:	6862      	ldr	r2, [r4, #4]
 80094bc:	f022 0203 	bic.w	r2, r2, #3
 80094c0:	1b50      	subs	r0, r2, r5
 80094c2:	280f      	cmp	r0, #15
 80094c4:	dd1c      	ble.n	8009500 <_malloc_r+0x104>
 80094c6:	3b01      	subs	r3, #1
 80094c8:	3301      	adds	r3, #1
 80094ca:	e7ce      	b.n	800946a <_malloc_r+0x6e>
 80094cc:	2b14      	cmp	r3, #20
 80094ce:	d801      	bhi.n	80094d4 <_malloc_r+0xd8>
 80094d0:	335b      	adds	r3, #91	; 0x5b
 80094d2:	e7ea      	b.n	80094aa <_malloc_r+0xae>
 80094d4:	2b54      	cmp	r3, #84	; 0x54
 80094d6:	d802      	bhi.n	80094de <_malloc_r+0xe2>
 80094d8:	0b2b      	lsrs	r3, r5, #12
 80094da:	336e      	adds	r3, #110	; 0x6e
 80094dc:	e7e5      	b.n	80094aa <_malloc_r+0xae>
 80094de:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80094e2:	d802      	bhi.n	80094ea <_malloc_r+0xee>
 80094e4:	0beb      	lsrs	r3, r5, #15
 80094e6:	3377      	adds	r3, #119	; 0x77
 80094e8:	e7df      	b.n	80094aa <_malloc_r+0xae>
 80094ea:	f240 5254 	movw	r2, #1364	; 0x554
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d804      	bhi.n	80094fc <_malloc_r+0x100>
 80094f2:	0cab      	lsrs	r3, r5, #18
 80094f4:	337c      	adds	r3, #124	; 0x7c
 80094f6:	e7d8      	b.n	80094aa <_malloc_r+0xae>
 80094f8:	233f      	movs	r3, #63	; 0x3f
 80094fa:	e7d6      	b.n	80094aa <_malloc_r+0xae>
 80094fc:	237e      	movs	r3, #126	; 0x7e
 80094fe:	e7d4      	b.n	80094aa <_malloc_r+0xae>
 8009500:	2800      	cmp	r0, #0
 8009502:	68e1      	ldr	r1, [r4, #12]
 8009504:	db04      	blt.n	8009510 <_malloc_r+0x114>
 8009506:	68a3      	ldr	r3, [r4, #8]
 8009508:	60d9      	str	r1, [r3, #12]
 800950a:	608b      	str	r3, [r1, #8]
 800950c:	18a3      	adds	r3, r4, r2
 800950e:	e7a2      	b.n	8009456 <_malloc_r+0x5a>
 8009510:	460c      	mov	r4, r1
 8009512:	e7d0      	b.n	80094b6 <_malloc_r+0xba>
 8009514:	2800      	cmp	r0, #0
 8009516:	e9c7 2204 	strd	r2, r2, [r7, #16]
 800951a:	db07      	blt.n	800952c <_malloc_r+0x130>
 800951c:	44a4      	add	ip, r4
 800951e:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8009522:	f043 0301 	orr.w	r3, r3, #1
 8009526:	f8cc 3004 	str.w	r3, [ip, #4]
 800952a:	e798      	b.n	800945e <_malloc_r+0x62>
 800952c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8009530:	6878      	ldr	r0, [r7, #4]
 8009532:	f080 8099 	bcs.w	8009668 <_malloc_r+0x26c>
 8009536:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 800953a:	ea4f 0eac 	mov.w	lr, ip, asr #2
 800953e:	2201      	movs	r2, #1
 8009540:	f10c 0c01 	add.w	ip, ip, #1
 8009544:	fa02 f20e 	lsl.w	r2, r2, lr
 8009548:	4310      	orrs	r0, r2
 800954a:	6078      	str	r0, [r7, #4]
 800954c:	eb07 02cc 	add.w	r2, r7, ip, lsl #3
 8009550:	f857 003c 	ldr.w	r0, [r7, ip, lsl #3]
 8009554:	3a08      	subs	r2, #8
 8009556:	e9c4 0202 	strd	r0, r2, [r4, #8]
 800955a:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
 800955e:	60c4      	str	r4, [r0, #12]
 8009560:	2001      	movs	r0, #1
 8009562:	109a      	asrs	r2, r3, #2
 8009564:	fa00 f202 	lsl.w	r2, r0, r2
 8009568:	6878      	ldr	r0, [r7, #4]
 800956a:	4290      	cmp	r0, r2
 800956c:	d326      	bcc.n	80095bc <_malloc_r+0x1c0>
 800956e:	4210      	tst	r0, r2
 8009570:	d106      	bne.n	8009580 <_malloc_r+0x184>
 8009572:	f023 0303 	bic.w	r3, r3, #3
 8009576:	0052      	lsls	r2, r2, #1
 8009578:	4210      	tst	r0, r2
 800957a:	f103 0304 	add.w	r3, r3, #4
 800957e:	d0fa      	beq.n	8009576 <_malloc_r+0x17a>
 8009580:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
 8009584:	46e1      	mov	r9, ip
 8009586:	4698      	mov	r8, r3
 8009588:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800958c:	454c      	cmp	r4, r9
 800958e:	f040 80af 	bne.w	80096f0 <_malloc_r+0x2f4>
 8009592:	f108 0801 	add.w	r8, r8, #1
 8009596:	f018 0f03 	tst.w	r8, #3
 800959a:	f109 0908 	add.w	r9, r9, #8
 800959e:	d1f3      	bne.n	8009588 <_malloc_r+0x18c>
 80095a0:	0798      	lsls	r0, r3, #30
 80095a2:	f040 80e8 	bne.w	8009776 <_malloc_r+0x37a>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	ea23 0302 	bic.w	r3, r3, r2
 80095ac:	607b      	str	r3, [r7, #4]
 80095ae:	6878      	ldr	r0, [r7, #4]
 80095b0:	0052      	lsls	r2, r2, #1
 80095b2:	4290      	cmp	r0, r2
 80095b4:	d302      	bcc.n	80095bc <_malloc_r+0x1c0>
 80095b6:	2a00      	cmp	r2, #0
 80095b8:	f040 80ec 	bne.w	8009794 <_malloc_r+0x398>
 80095bc:	f8d7 a008 	ldr.w	sl, [r7, #8]
 80095c0:	f8da 4004 	ldr.w	r4, [sl, #4]
 80095c4:	f024 0203 	bic.w	r2, r4, #3
 80095c8:	42aa      	cmp	r2, r5
 80095ca:	d303      	bcc.n	80095d4 <_malloc_r+0x1d8>
 80095cc:	1b53      	subs	r3, r2, r5
 80095ce:	2b0f      	cmp	r3, #15
 80095d0:	f300 8140 	bgt.w	8009854 <_malloc_r+0x458>
 80095d4:	4b57      	ldr	r3, [pc, #348]	; (8009734 <_malloc_r+0x338>)
 80095d6:	9200      	str	r2, [sp, #0]
 80095d8:	2008      	movs	r0, #8
 80095da:	681c      	ldr	r4, [r3, #0]
 80095dc:	f000 fcaa 	bl	8009f34 <sysconf>
 80095e0:	4b55      	ldr	r3, [pc, #340]	; (8009738 <_malloc_r+0x33c>)
 80095e2:	9a00      	ldr	r2, [sp, #0]
 80095e4:	6819      	ldr	r1, [r3, #0]
 80095e6:	3410      	adds	r4, #16
 80095e8:	3101      	adds	r1, #1
 80095ea:	442c      	add	r4, r5
 80095ec:	bf1f      	itttt	ne
 80095ee:	f104 34ff 	addne.w	r4, r4, #4294967295	; 0xffffffff
 80095f2:	1824      	addne	r4, r4, r0
 80095f4:	4241      	negne	r1, r0
 80095f6:	400c      	andne	r4, r1
 80095f8:	4680      	mov	r8, r0
 80095fa:	4621      	mov	r1, r4
 80095fc:	4630      	mov	r0, r6
 80095fe:	e9cd 2300 	strd	r2, r3, [sp]
 8009602:	f000 fc2f 	bl	8009e64 <_sbrk_r>
 8009606:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800960a:	4683      	mov	fp, r0
 800960c:	f000 80fb 	beq.w	8009806 <_malloc_r+0x40a>
 8009610:	9a00      	ldr	r2, [sp, #0]
 8009612:	9b01      	ldr	r3, [sp, #4]
 8009614:	eb0a 0102 	add.w	r1, sl, r2
 8009618:	4281      	cmp	r1, r0
 800961a:	d902      	bls.n	8009622 <_malloc_r+0x226>
 800961c:	45ba      	cmp	sl, r7
 800961e:	f040 80f2 	bne.w	8009806 <_malloc_r+0x40a>
 8009622:	f8df 9120 	ldr.w	r9, [pc, #288]	; 8009744 <_malloc_r+0x348>
 8009626:	f8d9 0000 	ldr.w	r0, [r9]
 800962a:	4559      	cmp	r1, fp
 800962c:	eb00 0e04 	add.w	lr, r0, r4
 8009630:	f8c9 e000 	str.w	lr, [r9]
 8009634:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8009638:	f040 80ae 	bne.w	8009798 <_malloc_r+0x39c>
 800963c:	ea11 0f0c 	tst.w	r1, ip
 8009640:	f040 80aa 	bne.w	8009798 <_malloc_r+0x39c>
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	4414      	add	r4, r2
 8009648:	f044 0401 	orr.w	r4, r4, #1
 800964c:	605c      	str	r4, [r3, #4]
 800964e:	4a3b      	ldr	r2, [pc, #236]	; (800973c <_malloc_r+0x340>)
 8009650:	f8d9 3000 	ldr.w	r3, [r9]
 8009654:	6811      	ldr	r1, [r2, #0]
 8009656:	428b      	cmp	r3, r1
 8009658:	bf88      	it	hi
 800965a:	6013      	strhi	r3, [r2, #0]
 800965c:	4a38      	ldr	r2, [pc, #224]	; (8009740 <_malloc_r+0x344>)
 800965e:	6811      	ldr	r1, [r2, #0]
 8009660:	428b      	cmp	r3, r1
 8009662:	bf88      	it	hi
 8009664:	6013      	strhi	r3, [r2, #0]
 8009666:	e0ce      	b.n	8009806 <_malloc_r+0x40a>
 8009668:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800966c:	2a04      	cmp	r2, #4
 800966e:	d818      	bhi.n	80096a2 <_malloc_r+0x2a6>
 8009670:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8009674:	3238      	adds	r2, #56	; 0x38
 8009676:	f102 0e01 	add.w	lr, r2, #1
 800967a:	eb07 08c2 	add.w	r8, r7, r2, lsl #3
 800967e:	f857 e03e 	ldr.w	lr, [r7, lr, lsl #3]
 8009682:	45f0      	cmp	r8, lr
 8009684:	d12b      	bne.n	80096de <_malloc_r+0x2e2>
 8009686:	1092      	asrs	r2, r2, #2
 8009688:	f04f 0c01 	mov.w	ip, #1
 800968c:	fa0c f202 	lsl.w	r2, ip, r2
 8009690:	4310      	orrs	r0, r2
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8009698:	f8c8 4008 	str.w	r4, [r8, #8]
 800969c:	f8ce 400c 	str.w	r4, [lr, #12]
 80096a0:	e75e      	b.n	8009560 <_malloc_r+0x164>
 80096a2:	2a14      	cmp	r2, #20
 80096a4:	d801      	bhi.n	80096aa <_malloc_r+0x2ae>
 80096a6:	325b      	adds	r2, #91	; 0x5b
 80096a8:	e7e5      	b.n	8009676 <_malloc_r+0x27a>
 80096aa:	2a54      	cmp	r2, #84	; 0x54
 80096ac:	d803      	bhi.n	80096b6 <_malloc_r+0x2ba>
 80096ae:	ea4f 321c 	mov.w	r2, ip, lsr #12
 80096b2:	326e      	adds	r2, #110	; 0x6e
 80096b4:	e7df      	b.n	8009676 <_malloc_r+0x27a>
 80096b6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80096ba:	d803      	bhi.n	80096c4 <_malloc_r+0x2c8>
 80096bc:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 80096c0:	3277      	adds	r2, #119	; 0x77
 80096c2:	e7d8      	b.n	8009676 <_malloc_r+0x27a>
 80096c4:	f240 5e54 	movw	lr, #1364	; 0x554
 80096c8:	4572      	cmp	r2, lr
 80096ca:	bf9a      	itte	ls
 80096cc:	ea4f 429c 	movls.w	r2, ip, lsr #18
 80096d0:	327c      	addls	r2, #124	; 0x7c
 80096d2:	227e      	movhi	r2, #126	; 0x7e
 80096d4:	e7cf      	b.n	8009676 <_malloc_r+0x27a>
 80096d6:	f8de e008 	ldr.w	lr, [lr, #8]
 80096da:	45f0      	cmp	r8, lr
 80096dc:	d005      	beq.n	80096ea <_malloc_r+0x2ee>
 80096de:	f8de 2004 	ldr.w	r2, [lr, #4]
 80096e2:	f022 0203 	bic.w	r2, r2, #3
 80096e6:	4562      	cmp	r2, ip
 80096e8:	d8f5      	bhi.n	80096d6 <_malloc_r+0x2da>
 80096ea:	f8de 800c 	ldr.w	r8, [lr, #12]
 80096ee:	e7d1      	b.n	8009694 <_malloc_r+0x298>
 80096f0:	6860      	ldr	r0, [r4, #4]
 80096f2:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 80096f6:	f020 0003 	bic.w	r0, r0, #3
 80096fa:	eba0 0a05 	sub.w	sl, r0, r5
 80096fe:	f1ba 0f0f 	cmp.w	sl, #15
 8009702:	dd21      	ble.n	8009748 <_malloc_r+0x34c>
 8009704:	68a2      	ldr	r2, [r4, #8]
 8009706:	1963      	adds	r3, r4, r5
 8009708:	f045 0501 	orr.w	r5, r5, #1
 800970c:	6065      	str	r5, [r4, #4]
 800970e:	f8c2 e00c 	str.w	lr, [r2, #12]
 8009712:	f8ce 2008 	str.w	r2, [lr, #8]
 8009716:	f04a 0201 	orr.w	r2, sl, #1
 800971a:	e9c7 3304 	strd	r3, r3, [r7, #16]
 800971e:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8009722:	605a      	str	r2, [r3, #4]
 8009724:	f844 a000 	str.w	sl, [r4, r0]
 8009728:	e699      	b.n	800945e <_malloc_r+0x62>
 800972a:	bf00      	nop
 800972c:	2000043c 	.word	0x2000043c
 8009730:	20000444 	.word	0x20000444
 8009734:	20000a54 	.word	0x20000a54
 8009738:	20000844 	.word	0x20000844
 800973c:	20000a4c 	.word	0x20000a4c
 8009740:	20000a50 	.word	0x20000a50
 8009744:	20000a24 	.word	0x20000a24
 8009748:	f1ba 0f00 	cmp.w	sl, #0
 800974c:	db11      	blt.n	8009772 <_malloc_r+0x376>
 800974e:	4420      	add	r0, r4
 8009750:	6843      	ldr	r3, [r0, #4]
 8009752:	f043 0301 	orr.w	r3, r3, #1
 8009756:	6043      	str	r3, [r0, #4]
 8009758:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800975c:	4630      	mov	r0, r6
 800975e:	f8c3 e00c 	str.w	lr, [r3, #12]
 8009762:	f8ce 3008 	str.w	r3, [lr, #8]
 8009766:	f000 f891 	bl	800988c <__malloc_unlock>
 800976a:	4620      	mov	r0, r4
 800976c:	b003      	add	sp, #12
 800976e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009772:	4674      	mov	r4, lr
 8009774:	e70a      	b.n	800958c <_malloc_r+0x190>
 8009776:	f1ac 0008 	sub.w	r0, ip, #8
 800977a:	f8dc c000 	ldr.w	ip, [ip]
 800977e:	4584      	cmp	ip, r0
 8009780:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8009784:	f43f af0c 	beq.w	80095a0 <_malloc_r+0x1a4>
 8009788:	e711      	b.n	80095ae <_malloc_r+0x1b2>
 800978a:	3304      	adds	r3, #4
 800978c:	0052      	lsls	r2, r2, #1
 800978e:	4210      	tst	r0, r2
 8009790:	d0fb      	beq.n	800978a <_malloc_r+0x38e>
 8009792:	e6f5      	b.n	8009580 <_malloc_r+0x184>
 8009794:	4643      	mov	r3, r8
 8009796:	e7fa      	b.n	800978e <_malloc_r+0x392>
 8009798:	6818      	ldr	r0, [r3, #0]
 800979a:	9200      	str	r2, [sp, #0]
 800979c:	3001      	adds	r0, #1
 800979e:	bf1b      	ittet	ne
 80097a0:	ebab 0101 	subne.w	r1, fp, r1
 80097a4:	4471      	addne	r1, lr
 80097a6:	f8c3 b000 	streq.w	fp, [r3]
 80097aa:	f8c9 1000 	strne.w	r1, [r9]
 80097ae:	f01b 0307 	ands.w	r3, fp, #7
 80097b2:	bf1c      	itt	ne
 80097b4:	f1c3 0308 	rsbne	r3, r3, #8
 80097b8:	449b      	addne	fp, r3
 80097ba:	445c      	add	r4, fp
 80097bc:	4498      	add	r8, r3
 80097be:	ea04 030c 	and.w	r3, r4, ip
 80097c2:	eba8 0803 	sub.w	r8, r8, r3
 80097c6:	4641      	mov	r1, r8
 80097c8:	4630      	mov	r0, r6
 80097ca:	f000 fb4b 	bl	8009e64 <_sbrk_r>
 80097ce:	1c43      	adds	r3, r0, #1
 80097d0:	bf04      	itt	eq
 80097d2:	4658      	moveq	r0, fp
 80097d4:	f04f 0800 	moveq.w	r8, #0
 80097d8:	f8d9 3000 	ldr.w	r3, [r9]
 80097dc:	f8c7 b008 	str.w	fp, [r7, #8]
 80097e0:	eba0 000b 	sub.w	r0, r0, fp
 80097e4:	4440      	add	r0, r8
 80097e6:	4443      	add	r3, r8
 80097e8:	f040 0001 	orr.w	r0, r0, #1
 80097ec:	45ba      	cmp	sl, r7
 80097ee:	9a00      	ldr	r2, [sp, #0]
 80097f0:	f8c9 3000 	str.w	r3, [r9]
 80097f4:	f8cb 0004 	str.w	r0, [fp, #4]
 80097f8:	f43f af29 	beq.w	800964e <_malloc_r+0x252>
 80097fc:	2a0f      	cmp	r2, #15
 80097fe:	d810      	bhi.n	8009822 <_malloc_r+0x426>
 8009800:	2301      	movs	r3, #1
 8009802:	f8cb 3004 	str.w	r3, [fp, #4]
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	685a      	ldr	r2, [r3, #4]
 800980a:	f022 0203 	bic.w	r2, r2, #3
 800980e:	42aa      	cmp	r2, r5
 8009810:	eba2 0305 	sub.w	r3, r2, r5
 8009814:	d301      	bcc.n	800981a <_malloc_r+0x41e>
 8009816:	2b0f      	cmp	r3, #15
 8009818:	dc1c      	bgt.n	8009854 <_malloc_r+0x458>
 800981a:	4630      	mov	r0, r6
 800981c:	f000 f836 	bl	800988c <__malloc_unlock>
 8009820:	e5f8      	b.n	8009414 <_malloc_r+0x18>
 8009822:	f8da 3004 	ldr.w	r3, [sl, #4]
 8009826:	f1a2 040c 	sub.w	r4, r2, #12
 800982a:	f024 0407 	bic.w	r4, r4, #7
 800982e:	f003 0301 	and.w	r3, r3, #1
 8009832:	4323      	orrs	r3, r4
 8009834:	f8ca 3004 	str.w	r3, [sl, #4]
 8009838:	2205      	movs	r2, #5
 800983a:	eb0a 0304 	add.w	r3, sl, r4
 800983e:	2c0f      	cmp	r4, #15
 8009840:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8009844:	f67f af03 	bls.w	800964e <_malloc_r+0x252>
 8009848:	f10a 0108 	add.w	r1, sl, #8
 800984c:	4630      	mov	r0, r6
 800984e:	f7ff fc75 	bl	800913c <_free_r>
 8009852:	e6fc      	b.n	800964e <_malloc_r+0x252>
 8009854:	68bc      	ldr	r4, [r7, #8]
 8009856:	f045 0201 	orr.w	r2, r5, #1
 800985a:	4425      	add	r5, r4
 800985c:	f043 0301 	orr.w	r3, r3, #1
 8009860:	6062      	str	r2, [r4, #4]
 8009862:	60bd      	str	r5, [r7, #8]
 8009864:	606b      	str	r3, [r5, #4]
 8009866:	e5fa      	b.n	800945e <_malloc_r+0x62>

08009868 <memcpy>:
 8009868:	b510      	push	{r4, lr}
 800986a:	1e43      	subs	r3, r0, #1
 800986c:	440a      	add	r2, r1
 800986e:	4291      	cmp	r1, r2
 8009870:	d100      	bne.n	8009874 <memcpy+0xc>
 8009872:	bd10      	pop	{r4, pc}
 8009874:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009878:	f803 4f01 	strb.w	r4, [r3, #1]!
 800987c:	e7f7      	b.n	800986e <memcpy+0x6>
	...

08009880 <__malloc_lock>:
 8009880:	4801      	ldr	r0, [pc, #4]	; (8009888 <__malloc_lock+0x8>)
 8009882:	f7ff bd45 	b.w	8009310 <__retarget_lock_acquire_recursive>
 8009886:	bf00      	nop
 8009888:	20000c80 	.word	0x20000c80

0800988c <__malloc_unlock>:
 800988c:	4801      	ldr	r0, [pc, #4]	; (8009894 <__malloc_unlock+0x8>)
 800988e:	f7ff bd40 	b.w	8009312 <__retarget_lock_release_recursive>
 8009892:	bf00      	nop
 8009894:	20000c80 	.word	0x20000c80

08009898 <_Balloc>:
 8009898:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800989a:	b570      	push	{r4, r5, r6, lr}
 800989c:	4605      	mov	r5, r0
 800989e:	460c      	mov	r4, r1
 80098a0:	b17b      	cbz	r3, 80098c2 <_Balloc+0x2a>
 80098a2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80098a4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80098a8:	b9a0      	cbnz	r0, 80098d4 <_Balloc+0x3c>
 80098aa:	2101      	movs	r1, #1
 80098ac:	fa01 f604 	lsl.w	r6, r1, r4
 80098b0:	1d72      	adds	r2, r6, #5
 80098b2:	0092      	lsls	r2, r2, #2
 80098b4:	4628      	mov	r0, r5
 80098b6:	f000 fbe5 	bl	800a084 <_calloc_r>
 80098ba:	b148      	cbz	r0, 80098d0 <_Balloc+0x38>
 80098bc:	e9c0 4601 	strd	r4, r6, [r0, #4]
 80098c0:	e00b      	b.n	80098da <_Balloc+0x42>
 80098c2:	2221      	movs	r2, #33	; 0x21
 80098c4:	2104      	movs	r1, #4
 80098c6:	f000 fbdd 	bl	800a084 <_calloc_r>
 80098ca:	64e8      	str	r0, [r5, #76]	; 0x4c
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d1e8      	bne.n	80098a2 <_Balloc+0xa>
 80098d0:	2000      	movs	r0, #0
 80098d2:	bd70      	pop	{r4, r5, r6, pc}
 80098d4:	6802      	ldr	r2, [r0, #0]
 80098d6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 80098da:	2300      	movs	r3, #0
 80098dc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098e0:	e7f7      	b.n	80098d2 <_Balloc+0x3a>

080098e2 <_Bfree>:
 80098e2:	b131      	cbz	r1, 80098f2 <_Bfree+0x10>
 80098e4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80098e6:	684a      	ldr	r2, [r1, #4]
 80098e8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80098ec:	6008      	str	r0, [r1, #0]
 80098ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80098f2:	4770      	bx	lr

080098f4 <__multadd>:
 80098f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098f8:	690d      	ldr	r5, [r1, #16]
 80098fa:	461f      	mov	r7, r3
 80098fc:	4606      	mov	r6, r0
 80098fe:	460c      	mov	r4, r1
 8009900:	f101 0c14 	add.w	ip, r1, #20
 8009904:	2300      	movs	r3, #0
 8009906:	f8dc 0000 	ldr.w	r0, [ip]
 800990a:	b281      	uxth	r1, r0
 800990c:	fb02 7101 	mla	r1, r2, r1, r7
 8009910:	0c0f      	lsrs	r7, r1, #16
 8009912:	0c00      	lsrs	r0, r0, #16
 8009914:	fb02 7000 	mla	r0, r2, r0, r7
 8009918:	b289      	uxth	r1, r1
 800991a:	3301      	adds	r3, #1
 800991c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8009920:	429d      	cmp	r5, r3
 8009922:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009926:	f84c 1b04 	str.w	r1, [ip], #4
 800992a:	dcec      	bgt.n	8009906 <__multadd+0x12>
 800992c:	b1d7      	cbz	r7, 8009964 <__multadd+0x70>
 800992e:	68a3      	ldr	r3, [r4, #8]
 8009930:	42ab      	cmp	r3, r5
 8009932:	dc12      	bgt.n	800995a <__multadd+0x66>
 8009934:	6861      	ldr	r1, [r4, #4]
 8009936:	4630      	mov	r0, r6
 8009938:	3101      	adds	r1, #1
 800993a:	f7ff ffad 	bl	8009898 <_Balloc>
 800993e:	6922      	ldr	r2, [r4, #16]
 8009940:	3202      	adds	r2, #2
 8009942:	f104 010c 	add.w	r1, r4, #12
 8009946:	4680      	mov	r8, r0
 8009948:	0092      	lsls	r2, r2, #2
 800994a:	300c      	adds	r0, #12
 800994c:	f7ff ff8c 	bl	8009868 <memcpy>
 8009950:	4621      	mov	r1, r4
 8009952:	4630      	mov	r0, r6
 8009954:	f7ff ffc5 	bl	80098e2 <_Bfree>
 8009958:	4644      	mov	r4, r8
 800995a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800995e:	3501      	adds	r5, #1
 8009960:	615f      	str	r7, [r3, #20]
 8009962:	6125      	str	r5, [r4, #16]
 8009964:	4620      	mov	r0, r4
 8009966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800996a <__hi0bits>:
 800996a:	0c02      	lsrs	r2, r0, #16
 800996c:	0412      	lsls	r2, r2, #16
 800996e:	4603      	mov	r3, r0
 8009970:	b9b2      	cbnz	r2, 80099a0 <__hi0bits+0x36>
 8009972:	0403      	lsls	r3, r0, #16
 8009974:	2010      	movs	r0, #16
 8009976:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800997a:	bf04      	itt	eq
 800997c:	021b      	lsleq	r3, r3, #8
 800997e:	3008      	addeq	r0, #8
 8009980:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009984:	bf04      	itt	eq
 8009986:	011b      	lsleq	r3, r3, #4
 8009988:	3004      	addeq	r0, #4
 800998a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800998e:	bf04      	itt	eq
 8009990:	009b      	lsleq	r3, r3, #2
 8009992:	3002      	addeq	r0, #2
 8009994:	2b00      	cmp	r3, #0
 8009996:	db06      	blt.n	80099a6 <__hi0bits+0x3c>
 8009998:	005b      	lsls	r3, r3, #1
 800999a:	d503      	bpl.n	80099a4 <__hi0bits+0x3a>
 800999c:	3001      	adds	r0, #1
 800999e:	4770      	bx	lr
 80099a0:	2000      	movs	r0, #0
 80099a2:	e7e8      	b.n	8009976 <__hi0bits+0xc>
 80099a4:	2020      	movs	r0, #32
 80099a6:	4770      	bx	lr

080099a8 <__lo0bits>:
 80099a8:	6803      	ldr	r3, [r0, #0]
 80099aa:	f013 0207 	ands.w	r2, r3, #7
 80099ae:	4601      	mov	r1, r0
 80099b0:	d00b      	beq.n	80099ca <__lo0bits+0x22>
 80099b2:	07da      	lsls	r2, r3, #31
 80099b4:	d423      	bmi.n	80099fe <__lo0bits+0x56>
 80099b6:	0798      	lsls	r0, r3, #30
 80099b8:	bf49      	itett	mi
 80099ba:	085b      	lsrmi	r3, r3, #1
 80099bc:	089b      	lsrpl	r3, r3, #2
 80099be:	2001      	movmi	r0, #1
 80099c0:	600b      	strmi	r3, [r1, #0]
 80099c2:	bf5c      	itt	pl
 80099c4:	600b      	strpl	r3, [r1, #0]
 80099c6:	2002      	movpl	r0, #2
 80099c8:	4770      	bx	lr
 80099ca:	b298      	uxth	r0, r3
 80099cc:	b9a8      	cbnz	r0, 80099fa <__lo0bits+0x52>
 80099ce:	0c1b      	lsrs	r3, r3, #16
 80099d0:	2010      	movs	r0, #16
 80099d2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80099d6:	bf04      	itt	eq
 80099d8:	0a1b      	lsreq	r3, r3, #8
 80099da:	3008      	addeq	r0, #8
 80099dc:	071a      	lsls	r2, r3, #28
 80099de:	bf04      	itt	eq
 80099e0:	091b      	lsreq	r3, r3, #4
 80099e2:	3004      	addeq	r0, #4
 80099e4:	079a      	lsls	r2, r3, #30
 80099e6:	bf04      	itt	eq
 80099e8:	089b      	lsreq	r3, r3, #2
 80099ea:	3002      	addeq	r0, #2
 80099ec:	07da      	lsls	r2, r3, #31
 80099ee:	d402      	bmi.n	80099f6 <__lo0bits+0x4e>
 80099f0:	085b      	lsrs	r3, r3, #1
 80099f2:	d006      	beq.n	8009a02 <__lo0bits+0x5a>
 80099f4:	3001      	adds	r0, #1
 80099f6:	600b      	str	r3, [r1, #0]
 80099f8:	4770      	bx	lr
 80099fa:	4610      	mov	r0, r2
 80099fc:	e7e9      	b.n	80099d2 <__lo0bits+0x2a>
 80099fe:	2000      	movs	r0, #0
 8009a00:	4770      	bx	lr
 8009a02:	2020      	movs	r0, #32
 8009a04:	4770      	bx	lr

08009a06 <__i2b>:
 8009a06:	b510      	push	{r4, lr}
 8009a08:	460c      	mov	r4, r1
 8009a0a:	2101      	movs	r1, #1
 8009a0c:	f7ff ff44 	bl	8009898 <_Balloc>
 8009a10:	2201      	movs	r2, #1
 8009a12:	6144      	str	r4, [r0, #20]
 8009a14:	6102      	str	r2, [r0, #16]
 8009a16:	bd10      	pop	{r4, pc}

08009a18 <__multiply>:
 8009a18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a1c:	4614      	mov	r4, r2
 8009a1e:	690a      	ldr	r2, [r1, #16]
 8009a20:	6923      	ldr	r3, [r4, #16]
 8009a22:	429a      	cmp	r2, r3
 8009a24:	bfb8      	it	lt
 8009a26:	460b      	movlt	r3, r1
 8009a28:	4688      	mov	r8, r1
 8009a2a:	bfbc      	itt	lt
 8009a2c:	46a0      	movlt	r8, r4
 8009a2e:	461c      	movlt	r4, r3
 8009a30:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009a34:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009a38:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a3c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009a40:	eb07 0609 	add.w	r6, r7, r9
 8009a44:	42b3      	cmp	r3, r6
 8009a46:	bfb8      	it	lt
 8009a48:	3101      	addlt	r1, #1
 8009a4a:	f7ff ff25 	bl	8009898 <_Balloc>
 8009a4e:	f100 0514 	add.w	r5, r0, #20
 8009a52:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8009a56:	462b      	mov	r3, r5
 8009a58:	2200      	movs	r2, #0
 8009a5a:	4573      	cmp	r3, lr
 8009a5c:	d316      	bcc.n	8009a8c <__multiply+0x74>
 8009a5e:	f104 0214 	add.w	r2, r4, #20
 8009a62:	f108 0114 	add.w	r1, r8, #20
 8009a66:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8009a6a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	9b00      	ldr	r3, [sp, #0]
 8009a72:	9201      	str	r2, [sp, #4]
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d80c      	bhi.n	8009a92 <__multiply+0x7a>
 8009a78:	2e00      	cmp	r6, #0
 8009a7a:	dd03      	ble.n	8009a84 <__multiply+0x6c>
 8009a7c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d05d      	beq.n	8009b40 <__multiply+0x128>
 8009a84:	6106      	str	r6, [r0, #16]
 8009a86:	b003      	add	sp, #12
 8009a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a8c:	f843 2b04 	str.w	r2, [r3], #4
 8009a90:	e7e3      	b.n	8009a5a <__multiply+0x42>
 8009a92:	f8b2 b000 	ldrh.w	fp, [r2]
 8009a96:	f1bb 0f00 	cmp.w	fp, #0
 8009a9a:	d023      	beq.n	8009ae4 <__multiply+0xcc>
 8009a9c:	4689      	mov	r9, r1
 8009a9e:	46ac      	mov	ip, r5
 8009aa0:	f04f 0800 	mov.w	r8, #0
 8009aa4:	f859 4b04 	ldr.w	r4, [r9], #4
 8009aa8:	f8dc a000 	ldr.w	sl, [ip]
 8009aac:	b2a3      	uxth	r3, r4
 8009aae:	fa1f fa8a 	uxth.w	sl, sl
 8009ab2:	fb0b a303 	mla	r3, fp, r3, sl
 8009ab6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009aba:	f8dc 4000 	ldr.w	r4, [ip]
 8009abe:	4443      	add	r3, r8
 8009ac0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009ac4:	fb0b 840a 	mla	r4, fp, sl, r8
 8009ac8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009acc:	46e2      	mov	sl, ip
 8009ace:	b29b      	uxth	r3, r3
 8009ad0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009ad4:	454f      	cmp	r7, r9
 8009ad6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009ada:	f84a 3b04 	str.w	r3, [sl], #4
 8009ade:	d82b      	bhi.n	8009b38 <__multiply+0x120>
 8009ae0:	f8cc 8004 	str.w	r8, [ip, #4]
 8009ae4:	9b01      	ldr	r3, [sp, #4]
 8009ae6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009aea:	3204      	adds	r2, #4
 8009aec:	f1ba 0f00 	cmp.w	sl, #0
 8009af0:	d020      	beq.n	8009b34 <__multiply+0x11c>
 8009af2:	682b      	ldr	r3, [r5, #0]
 8009af4:	4689      	mov	r9, r1
 8009af6:	46a8      	mov	r8, r5
 8009af8:	f04f 0b00 	mov.w	fp, #0
 8009afc:	f8b9 c000 	ldrh.w	ip, [r9]
 8009b00:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009b04:	fb0a 440c 	mla	r4, sl, ip, r4
 8009b08:	445c      	add	r4, fp
 8009b0a:	46c4      	mov	ip, r8
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009b12:	f84c 3b04 	str.w	r3, [ip], #4
 8009b16:	f859 3b04 	ldr.w	r3, [r9], #4
 8009b1a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8009b1e:	0c1b      	lsrs	r3, r3, #16
 8009b20:	fb0a b303 	mla	r3, sl, r3, fp
 8009b24:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009b28:	454f      	cmp	r7, r9
 8009b2a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8009b2e:	d805      	bhi.n	8009b3c <__multiply+0x124>
 8009b30:	f8c8 3004 	str.w	r3, [r8, #4]
 8009b34:	3504      	adds	r5, #4
 8009b36:	e79b      	b.n	8009a70 <__multiply+0x58>
 8009b38:	46d4      	mov	ip, sl
 8009b3a:	e7b3      	b.n	8009aa4 <__multiply+0x8c>
 8009b3c:	46e0      	mov	r8, ip
 8009b3e:	e7dd      	b.n	8009afc <__multiply+0xe4>
 8009b40:	3e01      	subs	r6, #1
 8009b42:	e799      	b.n	8009a78 <__multiply+0x60>

08009b44 <__pow5mult>:
 8009b44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b48:	4615      	mov	r5, r2
 8009b4a:	f012 0203 	ands.w	r2, r2, #3
 8009b4e:	4606      	mov	r6, r0
 8009b50:	460f      	mov	r7, r1
 8009b52:	d007      	beq.n	8009b64 <__pow5mult+0x20>
 8009b54:	3a01      	subs	r2, #1
 8009b56:	4c1a      	ldr	r4, [pc, #104]	; (8009bc0 <__pow5mult+0x7c>)
 8009b58:	2300      	movs	r3, #0
 8009b5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b5e:	f7ff fec9 	bl	80098f4 <__multadd>
 8009b62:	4607      	mov	r7, r0
 8009b64:	10ad      	asrs	r5, r5, #2
 8009b66:	d027      	beq.n	8009bb8 <__pow5mult+0x74>
 8009b68:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 8009b6a:	b944      	cbnz	r4, 8009b7e <__pow5mult+0x3a>
 8009b6c:	f240 2171 	movw	r1, #625	; 0x271
 8009b70:	4630      	mov	r0, r6
 8009b72:	f7ff ff48 	bl	8009a06 <__i2b>
 8009b76:	2300      	movs	r3, #0
 8009b78:	64b0      	str	r0, [r6, #72]	; 0x48
 8009b7a:	4604      	mov	r4, r0
 8009b7c:	6003      	str	r3, [r0, #0]
 8009b7e:	f04f 0800 	mov.w	r8, #0
 8009b82:	07eb      	lsls	r3, r5, #31
 8009b84:	d50a      	bpl.n	8009b9c <__pow5mult+0x58>
 8009b86:	4639      	mov	r1, r7
 8009b88:	4622      	mov	r2, r4
 8009b8a:	4630      	mov	r0, r6
 8009b8c:	f7ff ff44 	bl	8009a18 <__multiply>
 8009b90:	4639      	mov	r1, r7
 8009b92:	4681      	mov	r9, r0
 8009b94:	4630      	mov	r0, r6
 8009b96:	f7ff fea4 	bl	80098e2 <_Bfree>
 8009b9a:	464f      	mov	r7, r9
 8009b9c:	106d      	asrs	r5, r5, #1
 8009b9e:	d00b      	beq.n	8009bb8 <__pow5mult+0x74>
 8009ba0:	6820      	ldr	r0, [r4, #0]
 8009ba2:	b938      	cbnz	r0, 8009bb4 <__pow5mult+0x70>
 8009ba4:	4622      	mov	r2, r4
 8009ba6:	4621      	mov	r1, r4
 8009ba8:	4630      	mov	r0, r6
 8009baa:	f7ff ff35 	bl	8009a18 <__multiply>
 8009bae:	6020      	str	r0, [r4, #0]
 8009bb0:	f8c0 8000 	str.w	r8, [r0]
 8009bb4:	4604      	mov	r4, r0
 8009bb6:	e7e4      	b.n	8009b82 <__pow5mult+0x3e>
 8009bb8:	4638      	mov	r0, r7
 8009bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bbe:	bf00      	nop
 8009bc0:	0800ac28 	.word	0x0800ac28

08009bc4 <__lshift>:
 8009bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bc8:	460c      	mov	r4, r1
 8009bca:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bce:	6923      	ldr	r3, [r4, #16]
 8009bd0:	6849      	ldr	r1, [r1, #4]
 8009bd2:	eb0a 0903 	add.w	r9, sl, r3
 8009bd6:	68a3      	ldr	r3, [r4, #8]
 8009bd8:	4607      	mov	r7, r0
 8009bda:	4616      	mov	r6, r2
 8009bdc:	f109 0501 	add.w	r5, r9, #1
 8009be0:	42ab      	cmp	r3, r5
 8009be2:	db32      	blt.n	8009c4a <__lshift+0x86>
 8009be4:	4638      	mov	r0, r7
 8009be6:	f7ff fe57 	bl	8009898 <_Balloc>
 8009bea:	2300      	movs	r3, #0
 8009bec:	4680      	mov	r8, r0
 8009bee:	f100 0114 	add.w	r1, r0, #20
 8009bf2:	461a      	mov	r2, r3
 8009bf4:	4553      	cmp	r3, sl
 8009bf6:	db2b      	blt.n	8009c50 <__lshift+0x8c>
 8009bf8:	6920      	ldr	r0, [r4, #16]
 8009bfa:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bfe:	f104 0314 	add.w	r3, r4, #20
 8009c02:	f016 021f 	ands.w	r2, r6, #31
 8009c06:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c0a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c0e:	d025      	beq.n	8009c5c <__lshift+0x98>
 8009c10:	f1c2 0e20 	rsb	lr, r2, #32
 8009c14:	2000      	movs	r0, #0
 8009c16:	681e      	ldr	r6, [r3, #0]
 8009c18:	468a      	mov	sl, r1
 8009c1a:	4096      	lsls	r6, r2
 8009c1c:	4330      	orrs	r0, r6
 8009c1e:	f84a 0b04 	str.w	r0, [sl], #4
 8009c22:	f853 0b04 	ldr.w	r0, [r3], #4
 8009c26:	459c      	cmp	ip, r3
 8009c28:	fa20 f00e 	lsr.w	r0, r0, lr
 8009c2c:	d814      	bhi.n	8009c58 <__lshift+0x94>
 8009c2e:	6048      	str	r0, [r1, #4]
 8009c30:	b108      	cbz	r0, 8009c36 <__lshift+0x72>
 8009c32:	f109 0502 	add.w	r5, r9, #2
 8009c36:	3d01      	subs	r5, #1
 8009c38:	4638      	mov	r0, r7
 8009c3a:	f8c8 5010 	str.w	r5, [r8, #16]
 8009c3e:	4621      	mov	r1, r4
 8009c40:	f7ff fe4f 	bl	80098e2 <_Bfree>
 8009c44:	4640      	mov	r0, r8
 8009c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c4a:	3101      	adds	r1, #1
 8009c4c:	005b      	lsls	r3, r3, #1
 8009c4e:	e7c7      	b.n	8009be0 <__lshift+0x1c>
 8009c50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009c54:	3301      	adds	r3, #1
 8009c56:	e7cd      	b.n	8009bf4 <__lshift+0x30>
 8009c58:	4651      	mov	r1, sl
 8009c5a:	e7dc      	b.n	8009c16 <__lshift+0x52>
 8009c5c:	3904      	subs	r1, #4
 8009c5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c62:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c66:	459c      	cmp	ip, r3
 8009c68:	d8f9      	bhi.n	8009c5e <__lshift+0x9a>
 8009c6a:	e7e4      	b.n	8009c36 <__lshift+0x72>

08009c6c <__mcmp>:
 8009c6c:	6903      	ldr	r3, [r0, #16]
 8009c6e:	690a      	ldr	r2, [r1, #16]
 8009c70:	1a9b      	subs	r3, r3, r2
 8009c72:	b530      	push	{r4, r5, lr}
 8009c74:	d10c      	bne.n	8009c90 <__mcmp+0x24>
 8009c76:	0092      	lsls	r2, r2, #2
 8009c78:	3014      	adds	r0, #20
 8009c7a:	3114      	adds	r1, #20
 8009c7c:	1884      	adds	r4, r0, r2
 8009c7e:	4411      	add	r1, r2
 8009c80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009c84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009c88:	4295      	cmp	r5, r2
 8009c8a:	d003      	beq.n	8009c94 <__mcmp+0x28>
 8009c8c:	d305      	bcc.n	8009c9a <__mcmp+0x2e>
 8009c8e:	2301      	movs	r3, #1
 8009c90:	4618      	mov	r0, r3
 8009c92:	bd30      	pop	{r4, r5, pc}
 8009c94:	42a0      	cmp	r0, r4
 8009c96:	d3f3      	bcc.n	8009c80 <__mcmp+0x14>
 8009c98:	e7fa      	b.n	8009c90 <__mcmp+0x24>
 8009c9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009c9e:	e7f7      	b.n	8009c90 <__mcmp+0x24>

08009ca0 <__mdiff>:
 8009ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ca4:	460d      	mov	r5, r1
 8009ca6:	4607      	mov	r7, r0
 8009ca8:	4611      	mov	r1, r2
 8009caa:	4628      	mov	r0, r5
 8009cac:	4614      	mov	r4, r2
 8009cae:	f7ff ffdd 	bl	8009c6c <__mcmp>
 8009cb2:	1e06      	subs	r6, r0, #0
 8009cb4:	d108      	bne.n	8009cc8 <__mdiff+0x28>
 8009cb6:	4631      	mov	r1, r6
 8009cb8:	4638      	mov	r0, r7
 8009cba:	f7ff fded 	bl	8009898 <_Balloc>
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009cc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009cc8:	bfa4      	itt	ge
 8009cca:	4623      	movge	r3, r4
 8009ccc:	462c      	movge	r4, r5
 8009cce:	4638      	mov	r0, r7
 8009cd0:	6861      	ldr	r1, [r4, #4]
 8009cd2:	bfa6      	itte	ge
 8009cd4:	461d      	movge	r5, r3
 8009cd6:	2600      	movge	r6, #0
 8009cd8:	2601      	movlt	r6, #1
 8009cda:	f7ff fddd 	bl	8009898 <_Balloc>
 8009cde:	692b      	ldr	r3, [r5, #16]
 8009ce0:	60c6      	str	r6, [r0, #12]
 8009ce2:	6926      	ldr	r6, [r4, #16]
 8009ce4:	f105 0914 	add.w	r9, r5, #20
 8009ce8:	f104 0214 	add.w	r2, r4, #20
 8009cec:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009cf0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8009cf4:	f100 0514 	add.w	r5, r0, #20
 8009cf8:	f04f 0e00 	mov.w	lr, #0
 8009cfc:	f852 ab04 	ldr.w	sl, [r2], #4
 8009d00:	f859 4b04 	ldr.w	r4, [r9], #4
 8009d04:	fa1e f18a 	uxtah	r1, lr, sl
 8009d08:	b2a3      	uxth	r3, r4
 8009d0a:	1ac9      	subs	r1, r1, r3
 8009d0c:	0c23      	lsrs	r3, r4, #16
 8009d0e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8009d12:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009d16:	b289      	uxth	r1, r1
 8009d18:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009d1c:	45c8      	cmp	r8, r9
 8009d1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009d22:	4694      	mov	ip, r2
 8009d24:	f845 3b04 	str.w	r3, [r5], #4
 8009d28:	d8e8      	bhi.n	8009cfc <__mdiff+0x5c>
 8009d2a:	45bc      	cmp	ip, r7
 8009d2c:	d304      	bcc.n	8009d38 <__mdiff+0x98>
 8009d2e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8009d32:	b183      	cbz	r3, 8009d56 <__mdiff+0xb6>
 8009d34:	6106      	str	r6, [r0, #16]
 8009d36:	e7c5      	b.n	8009cc4 <__mdiff+0x24>
 8009d38:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009d3c:	fa1e f381 	uxtah	r3, lr, r1
 8009d40:	141a      	asrs	r2, r3, #16
 8009d42:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009d46:	b29b      	uxth	r3, r3
 8009d48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d4c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8009d50:	f845 3b04 	str.w	r3, [r5], #4
 8009d54:	e7e9      	b.n	8009d2a <__mdiff+0x8a>
 8009d56:	3e01      	subs	r6, #1
 8009d58:	e7e9      	b.n	8009d2e <__mdiff+0x8e>

08009d5a <__d2b>:
 8009d5a:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009d5e:	460e      	mov	r6, r1
 8009d60:	2101      	movs	r1, #1
 8009d62:	ec59 8b10 	vmov	r8, r9, d0
 8009d66:	4615      	mov	r5, r2
 8009d68:	f7ff fd96 	bl	8009898 <_Balloc>
 8009d6c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009d70:	4607      	mov	r7, r0
 8009d72:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009d76:	bb34      	cbnz	r4, 8009dc6 <__d2b+0x6c>
 8009d78:	9301      	str	r3, [sp, #4]
 8009d7a:	f1b8 0300 	subs.w	r3, r8, #0
 8009d7e:	d027      	beq.n	8009dd0 <__d2b+0x76>
 8009d80:	a802      	add	r0, sp, #8
 8009d82:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009d86:	f7ff fe0f 	bl	80099a8 <__lo0bits>
 8009d8a:	9900      	ldr	r1, [sp, #0]
 8009d8c:	b1f0      	cbz	r0, 8009dcc <__d2b+0x72>
 8009d8e:	9a01      	ldr	r2, [sp, #4]
 8009d90:	f1c0 0320 	rsb	r3, r0, #32
 8009d94:	fa02 f303 	lsl.w	r3, r2, r3
 8009d98:	430b      	orrs	r3, r1
 8009d9a:	40c2      	lsrs	r2, r0
 8009d9c:	617b      	str	r3, [r7, #20]
 8009d9e:	9201      	str	r2, [sp, #4]
 8009da0:	9b01      	ldr	r3, [sp, #4]
 8009da2:	61bb      	str	r3, [r7, #24]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	bf14      	ite	ne
 8009da8:	2102      	movne	r1, #2
 8009daa:	2101      	moveq	r1, #1
 8009dac:	6139      	str	r1, [r7, #16]
 8009dae:	b1c4      	cbz	r4, 8009de2 <__d2b+0x88>
 8009db0:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009db4:	4404      	add	r4, r0
 8009db6:	6034      	str	r4, [r6, #0]
 8009db8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009dbc:	6028      	str	r0, [r5, #0]
 8009dbe:	4638      	mov	r0, r7
 8009dc0:	b003      	add	sp, #12
 8009dc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009dc6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009dca:	e7d5      	b.n	8009d78 <__d2b+0x1e>
 8009dcc:	6179      	str	r1, [r7, #20]
 8009dce:	e7e7      	b.n	8009da0 <__d2b+0x46>
 8009dd0:	a801      	add	r0, sp, #4
 8009dd2:	f7ff fde9 	bl	80099a8 <__lo0bits>
 8009dd6:	9b01      	ldr	r3, [sp, #4]
 8009dd8:	617b      	str	r3, [r7, #20]
 8009dda:	2101      	movs	r1, #1
 8009ddc:	6139      	str	r1, [r7, #16]
 8009dde:	3020      	adds	r0, #32
 8009de0:	e7e5      	b.n	8009dae <__d2b+0x54>
 8009de2:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009de6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009dea:	6030      	str	r0, [r6, #0]
 8009dec:	6918      	ldr	r0, [r3, #16]
 8009dee:	f7ff fdbc 	bl	800996a <__hi0bits>
 8009df2:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8009df6:	e7e1      	b.n	8009dbc <__d2b+0x62>

08009df8 <frexp>:
 8009df8:	b570      	push	{r4, r5, r6, lr}
 8009dfa:	2100      	movs	r1, #0
 8009dfc:	ec55 4b10 	vmov	r4, r5, d0
 8009e00:	6001      	str	r1, [r0, #0]
 8009e02:	4916      	ldr	r1, [pc, #88]	; (8009e5c <frexp+0x64>)
 8009e04:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009e08:	428b      	cmp	r3, r1
 8009e0a:	4606      	mov	r6, r0
 8009e0c:	462a      	mov	r2, r5
 8009e0e:	dc22      	bgt.n	8009e56 <frexp+0x5e>
 8009e10:	ee10 1a10 	vmov	r1, s0
 8009e14:	4319      	orrs	r1, r3
 8009e16:	d01e      	beq.n	8009e56 <frexp+0x5e>
 8009e18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e1c:	da0d      	bge.n	8009e3a <frexp+0x42>
 8009e1e:	2200      	movs	r2, #0
 8009e20:	4b0f      	ldr	r3, [pc, #60]	; (8009e60 <frexp+0x68>)
 8009e22:	ee10 0a10 	vmov	r0, s0
 8009e26:	4629      	mov	r1, r5
 8009e28:	f7f6 fbe6 	bl	80005f8 <__aeabi_dmul>
 8009e2c:	460a      	mov	r2, r1
 8009e2e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009e32:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8009e36:	4604      	mov	r4, r0
 8009e38:	6031      	str	r1, [r6, #0]
 8009e3a:	6831      	ldr	r1, [r6, #0]
 8009e3c:	151b      	asrs	r3, r3, #20
 8009e3e:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8009e42:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009e46:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8009e4a:	440b      	add	r3, r1
 8009e4c:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 8009e50:	6033      	str	r3, [r6, #0]
 8009e52:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8009e56:	ec45 4b10 	vmov	d0, r4, r5
 8009e5a:	bd70      	pop	{r4, r5, r6, pc}
 8009e5c:	7fefffff 	.word	0x7fefffff
 8009e60:	43500000 	.word	0x43500000

08009e64 <_sbrk_r>:
 8009e64:	b538      	push	{r3, r4, r5, lr}
 8009e66:	4c06      	ldr	r4, [pc, #24]	; (8009e80 <_sbrk_r+0x1c>)
 8009e68:	2300      	movs	r3, #0
 8009e6a:	4605      	mov	r5, r0
 8009e6c:	4608      	mov	r0, r1
 8009e6e:	6023      	str	r3, [r4, #0]
 8009e70:	f7fc fbe4 	bl	800663c <_sbrk>
 8009e74:	1c43      	adds	r3, r0, #1
 8009e76:	d102      	bne.n	8009e7e <_sbrk_r+0x1a>
 8009e78:	6823      	ldr	r3, [r4, #0]
 8009e7a:	b103      	cbz	r3, 8009e7e <_sbrk_r+0x1a>
 8009e7c:	602b      	str	r3, [r5, #0]
 8009e7e:	bd38      	pop	{r3, r4, r5, pc}
 8009e80:	20000c88 	.word	0x20000c88

08009e84 <__sread>:
 8009e84:	b510      	push	{r4, lr}
 8009e86:	460c      	mov	r4, r1
 8009e88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e8c:	f000 fbb6 	bl	800a5fc <_read_r>
 8009e90:	2800      	cmp	r0, #0
 8009e92:	bfab      	itete	ge
 8009e94:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8009e96:	89a3      	ldrhlt	r3, [r4, #12]
 8009e98:	181b      	addge	r3, r3, r0
 8009e9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009e9e:	bfac      	ite	ge
 8009ea0:	6523      	strge	r3, [r4, #80]	; 0x50
 8009ea2:	81a3      	strhlt	r3, [r4, #12]
 8009ea4:	bd10      	pop	{r4, pc}

08009ea6 <__swrite>:
 8009ea6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009eaa:	461f      	mov	r7, r3
 8009eac:	898b      	ldrh	r3, [r1, #12]
 8009eae:	05db      	lsls	r3, r3, #23
 8009eb0:	4605      	mov	r5, r0
 8009eb2:	460c      	mov	r4, r1
 8009eb4:	4616      	mov	r6, r2
 8009eb6:	d505      	bpl.n	8009ec4 <__swrite+0x1e>
 8009eb8:	2302      	movs	r3, #2
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ec0:	f000 fb5e 	bl	800a580 <_lseek_r>
 8009ec4:	89a3      	ldrh	r3, [r4, #12]
 8009ec6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ece:	81a3      	strh	r3, [r4, #12]
 8009ed0:	4632      	mov	r2, r6
 8009ed2:	463b      	mov	r3, r7
 8009ed4:	4628      	mov	r0, r5
 8009ed6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009eda:	f000 b86b 	b.w	8009fb4 <_write_r>

08009ede <__sseek>:
 8009ede:	b510      	push	{r4, lr}
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee6:	f000 fb4b 	bl	800a580 <_lseek_r>
 8009eea:	1c43      	adds	r3, r0, #1
 8009eec:	89a3      	ldrh	r3, [r4, #12]
 8009eee:	bf15      	itete	ne
 8009ef0:	6520      	strne	r0, [r4, #80]	; 0x50
 8009ef2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009ef6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009efa:	81a3      	strheq	r3, [r4, #12]
 8009efc:	bf18      	it	ne
 8009efe:	81a3      	strhne	r3, [r4, #12]
 8009f00:	bd10      	pop	{r4, pc}

08009f02 <__sclose>:
 8009f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f06:	f000 b8eb 	b.w	800a0e0 <_close_r>

08009f0a <strncpy>:
 8009f0a:	b570      	push	{r4, r5, r6, lr}
 8009f0c:	3901      	subs	r1, #1
 8009f0e:	4604      	mov	r4, r0
 8009f10:	b902      	cbnz	r2, 8009f14 <strncpy+0xa>
 8009f12:	bd70      	pop	{r4, r5, r6, pc}
 8009f14:	4623      	mov	r3, r4
 8009f16:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8009f1a:	f803 5b01 	strb.w	r5, [r3], #1
 8009f1e:	1e56      	subs	r6, r2, #1
 8009f20:	b92d      	cbnz	r5, 8009f2e <strncpy+0x24>
 8009f22:	4414      	add	r4, r2
 8009f24:	42a3      	cmp	r3, r4
 8009f26:	d0f4      	beq.n	8009f12 <strncpy+0x8>
 8009f28:	f803 5b01 	strb.w	r5, [r3], #1
 8009f2c:	e7fa      	b.n	8009f24 <strncpy+0x1a>
 8009f2e:	461c      	mov	r4, r3
 8009f30:	4632      	mov	r2, r6
 8009f32:	e7ed      	b.n	8009f10 <strncpy+0x6>

08009f34 <sysconf>:
 8009f34:	2808      	cmp	r0, #8
 8009f36:	b508      	push	{r3, lr}
 8009f38:	d006      	beq.n	8009f48 <sysconf+0x14>
 8009f3a:	f7fc fd23 	bl	8006984 <__errno>
 8009f3e:	2316      	movs	r3, #22
 8009f40:	6003      	str	r3, [r0, #0]
 8009f42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f46:	bd08      	pop	{r3, pc}
 8009f48:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8009f4c:	e7fb      	b.n	8009f46 <sysconf+0x12>

08009f4e <__sprint_r>:
 8009f4e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f52:	6893      	ldr	r3, [r2, #8]
 8009f54:	4680      	mov	r8, r0
 8009f56:	460f      	mov	r7, r1
 8009f58:	4614      	mov	r4, r2
 8009f5a:	b91b      	cbnz	r3, 8009f64 <__sprint_r+0x16>
 8009f5c:	6053      	str	r3, [r2, #4]
 8009f5e:	4618      	mov	r0, r3
 8009f60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f64:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009f66:	049d      	lsls	r5, r3, #18
 8009f68:	d520      	bpl.n	8009fac <__sprint_r+0x5e>
 8009f6a:	6815      	ldr	r5, [r2, #0]
 8009f6c:	68a0      	ldr	r0, [r4, #8]
 8009f6e:	3508      	adds	r5, #8
 8009f70:	b918      	cbnz	r0, 8009f7a <__sprint_r+0x2c>
 8009f72:	2300      	movs	r3, #0
 8009f74:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8009f78:	e7f2      	b.n	8009f60 <__sprint_r+0x12>
 8009f7a:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8009f7e:	f04f 0900 	mov.w	r9, #0
 8009f82:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8009f86:	45ca      	cmp	sl, r9
 8009f88:	dc05      	bgt.n	8009f96 <__sprint_r+0x48>
 8009f8a:	68a3      	ldr	r3, [r4, #8]
 8009f8c:	f026 0603 	bic.w	r6, r6, #3
 8009f90:	1b9e      	subs	r6, r3, r6
 8009f92:	60a6      	str	r6, [r4, #8]
 8009f94:	e7ea      	b.n	8009f6c <__sprint_r+0x1e>
 8009f96:	463a      	mov	r2, r7
 8009f98:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8009f9c:	4640      	mov	r0, r8
 8009f9e:	f000 f947 	bl	800a230 <_fputwc_r>
 8009fa2:	1c43      	adds	r3, r0, #1
 8009fa4:	d0e5      	beq.n	8009f72 <__sprint_r+0x24>
 8009fa6:	f109 0901 	add.w	r9, r9, #1
 8009faa:	e7ec      	b.n	8009f86 <__sprint_r+0x38>
 8009fac:	f000 f97c 	bl	800a2a8 <__sfvwrite_r>
 8009fb0:	e7df      	b.n	8009f72 <__sprint_r+0x24>
	...

08009fb4 <_write_r>:
 8009fb4:	b538      	push	{r3, r4, r5, lr}
 8009fb6:	4c07      	ldr	r4, [pc, #28]	; (8009fd4 <_write_r+0x20>)
 8009fb8:	4605      	mov	r5, r0
 8009fba:	4608      	mov	r0, r1
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	6022      	str	r2, [r4, #0]
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	f7fc fb1d 	bl	8006602 <_write>
 8009fc8:	1c43      	adds	r3, r0, #1
 8009fca:	d102      	bne.n	8009fd2 <_write_r+0x1e>
 8009fcc:	6823      	ldr	r3, [r4, #0]
 8009fce:	b103      	cbz	r3, 8009fd2 <_write_r+0x1e>
 8009fd0:	602b      	str	r3, [r5, #0]
 8009fd2:	bd38      	pop	{r3, r4, r5, pc}
 8009fd4:	20000c88 	.word	0x20000c88

08009fd8 <__register_exitproc>:
 8009fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009fdc:	4c26      	ldr	r4, [pc, #152]	; (800a078 <__register_exitproc+0xa0>)
 8009fde:	4606      	mov	r6, r0
 8009fe0:	6820      	ldr	r0, [r4, #0]
 8009fe2:	4698      	mov	r8, r3
 8009fe4:	460f      	mov	r7, r1
 8009fe6:	4691      	mov	r9, r2
 8009fe8:	f7ff f992 	bl	8009310 <__retarget_lock_acquire_recursive>
 8009fec:	4b23      	ldr	r3, [pc, #140]	; (800a07c <__register_exitproc+0xa4>)
 8009fee:	681d      	ldr	r5, [r3, #0]
 8009ff0:	f8d5 0148 	ldr.w	r0, [r5, #328]	; 0x148
 8009ff4:	b918      	cbnz	r0, 8009ffe <__register_exitproc+0x26>
 8009ff6:	f505 70a6 	add.w	r0, r5, #332	; 0x14c
 8009ffa:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 8009ffe:	6843      	ldr	r3, [r0, #4]
 800a000:	2b1f      	cmp	r3, #31
 800a002:	dd19      	ble.n	800a038 <__register_exitproc+0x60>
 800a004:	4b1e      	ldr	r3, [pc, #120]	; (800a080 <__register_exitproc+0xa8>)
 800a006:	b933      	cbnz	r3, 800a016 <__register_exitproc+0x3e>
 800a008:	6820      	ldr	r0, [r4, #0]
 800a00a:	f7ff f982 	bl	8009312 <__retarget_lock_release_recursive>
 800a00e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a016:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800a01a:	f7ff f9e7 	bl	80093ec <malloc>
 800a01e:	2800      	cmp	r0, #0
 800a020:	d0f2      	beq.n	800a008 <__register_exitproc+0x30>
 800a022:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
 800a026:	6003      	str	r3, [r0, #0]
 800a028:	2200      	movs	r2, #0
 800a02a:	6042      	str	r2, [r0, #4]
 800a02c:	f8c5 0148 	str.w	r0, [r5, #328]	; 0x148
 800a030:	f8c0 2188 	str.w	r2, [r0, #392]	; 0x188
 800a034:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
 800a038:	6843      	ldr	r3, [r0, #4]
 800a03a:	b19e      	cbz	r6, 800a064 <__register_exitproc+0x8c>
 800a03c:	eb00 0583 	add.w	r5, r0, r3, lsl #2
 800a040:	2201      	movs	r2, #1
 800a042:	f8c5 9088 	str.w	r9, [r5, #136]	; 0x88
 800a046:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
 800a04a:	409a      	lsls	r2, r3
 800a04c:	4311      	orrs	r1, r2
 800a04e:	2e02      	cmp	r6, #2
 800a050:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
 800a054:	f8c5 8108 	str.w	r8, [r5, #264]	; 0x108
 800a058:	bf02      	ittt	eq
 800a05a:	f8d0 118c 	ldreq.w	r1, [r0, #396]	; 0x18c
 800a05e:	430a      	orreq	r2, r1
 800a060:	f8c0 218c 	streq.w	r2, [r0, #396]	; 0x18c
 800a064:	1c5a      	adds	r2, r3, #1
 800a066:	3302      	adds	r3, #2
 800a068:	6042      	str	r2, [r0, #4]
 800a06a:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
 800a06e:	6820      	ldr	r0, [r4, #0]
 800a070:	f7ff f94f 	bl	8009312 <__retarget_lock_release_recursive>
 800a074:	2000      	movs	r0, #0
 800a076:	e7cc      	b.n	800a012 <__register_exitproc+0x3a>
 800a078:	20000438 	.word	0x20000438
 800a07c:	0800aad0 	.word	0x0800aad0
 800a080:	080093ed 	.word	0x080093ed

0800a084 <_calloc_r>:
 800a084:	b510      	push	{r4, lr}
 800a086:	4351      	muls	r1, r2
 800a088:	f7ff f9b8 	bl	80093fc <_malloc_r>
 800a08c:	4604      	mov	r4, r0
 800a08e:	b198      	cbz	r0, 800a0b8 <_calloc_r+0x34>
 800a090:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a094:	f022 0203 	bic.w	r2, r2, #3
 800a098:	3a04      	subs	r2, #4
 800a09a:	2a24      	cmp	r2, #36	; 0x24
 800a09c:	d81b      	bhi.n	800a0d6 <_calloc_r+0x52>
 800a09e:	2a13      	cmp	r2, #19
 800a0a0:	d917      	bls.n	800a0d2 <_calloc_r+0x4e>
 800a0a2:	2100      	movs	r1, #0
 800a0a4:	2a1b      	cmp	r2, #27
 800a0a6:	e9c0 1100 	strd	r1, r1, [r0]
 800a0aa:	d807      	bhi.n	800a0bc <_calloc_r+0x38>
 800a0ac:	f100 0308 	add.w	r3, r0, #8
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	e9c3 2200 	strd	r2, r2, [r3]
 800a0b6:	609a      	str	r2, [r3, #8]
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	bd10      	pop	{r4, pc}
 800a0bc:	2a24      	cmp	r2, #36	; 0x24
 800a0be:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800a0c2:	bf11      	iteee	ne
 800a0c4:	f100 0310 	addne.w	r3, r0, #16
 800a0c8:	6101      	streq	r1, [r0, #16]
 800a0ca:	f100 0318 	addeq.w	r3, r0, #24
 800a0ce:	6141      	streq	r1, [r0, #20]
 800a0d0:	e7ee      	b.n	800a0b0 <_calloc_r+0x2c>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	e7ec      	b.n	800a0b0 <_calloc_r+0x2c>
 800a0d6:	2100      	movs	r1, #0
 800a0d8:	f7fc fc7e 	bl	80069d8 <memset>
 800a0dc:	e7ec      	b.n	800a0b8 <_calloc_r+0x34>
	...

0800a0e0 <_close_r>:
 800a0e0:	b538      	push	{r3, r4, r5, lr}
 800a0e2:	4c06      	ldr	r4, [pc, #24]	; (800a0fc <_close_r+0x1c>)
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	4605      	mov	r5, r0
 800a0e8:	4608      	mov	r0, r1
 800a0ea:	6023      	str	r3, [r4, #0]
 800a0ec:	f7fc fad2 	bl	8006694 <_close>
 800a0f0:	1c43      	adds	r3, r0, #1
 800a0f2:	d102      	bne.n	800a0fa <_close_r+0x1a>
 800a0f4:	6823      	ldr	r3, [r4, #0]
 800a0f6:	b103      	cbz	r3, 800a0fa <_close_r+0x1a>
 800a0f8:	602b      	str	r3, [r5, #0]
 800a0fa:	bd38      	pop	{r3, r4, r5, pc}
 800a0fc:	20000c88 	.word	0x20000c88

0800a100 <_fclose_r>:
 800a100:	b570      	push	{r4, r5, r6, lr}
 800a102:	4606      	mov	r6, r0
 800a104:	460c      	mov	r4, r1
 800a106:	b911      	cbnz	r1, 800a10e <_fclose_r+0xe>
 800a108:	2500      	movs	r5, #0
 800a10a:	4628      	mov	r0, r5
 800a10c:	bd70      	pop	{r4, r5, r6, pc}
 800a10e:	b118      	cbz	r0, 800a118 <_fclose_r+0x18>
 800a110:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a112:	b90b      	cbnz	r3, 800a118 <_fclose_r+0x18>
 800a114:	f7fe ff82 	bl	800901c <__sinit>
 800a118:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a11a:	07d8      	lsls	r0, r3, #31
 800a11c:	d405      	bmi.n	800a12a <_fclose_r+0x2a>
 800a11e:	89a3      	ldrh	r3, [r4, #12]
 800a120:	0599      	lsls	r1, r3, #22
 800a122:	d402      	bmi.n	800a12a <_fclose_r+0x2a>
 800a124:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a126:	f7ff f8f3 	bl	8009310 <__retarget_lock_acquire_recursive>
 800a12a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a12e:	b93b      	cbnz	r3, 800a140 <_fclose_r+0x40>
 800a130:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a132:	f015 0501 	ands.w	r5, r5, #1
 800a136:	d1e7      	bne.n	800a108 <_fclose_r+0x8>
 800a138:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a13a:	f7ff f8ea 	bl	8009312 <__retarget_lock_release_recursive>
 800a13e:	e7e4      	b.n	800a10a <_fclose_r+0xa>
 800a140:	4621      	mov	r1, r4
 800a142:	4630      	mov	r0, r6
 800a144:	f7fe fe70 	bl	8008e28 <__sflush_r>
 800a148:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a14a:	4605      	mov	r5, r0
 800a14c:	b133      	cbz	r3, 800a15c <_fclose_r+0x5c>
 800a14e:	69e1      	ldr	r1, [r4, #28]
 800a150:	4630      	mov	r0, r6
 800a152:	4798      	blx	r3
 800a154:	2800      	cmp	r0, #0
 800a156:	bfb8      	it	lt
 800a158:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800a15c:	89a3      	ldrh	r3, [r4, #12]
 800a15e:	061a      	lsls	r2, r3, #24
 800a160:	d503      	bpl.n	800a16a <_fclose_r+0x6a>
 800a162:	6921      	ldr	r1, [r4, #16]
 800a164:	4630      	mov	r0, r6
 800a166:	f7fe ffe9 	bl	800913c <_free_r>
 800a16a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800a16c:	b141      	cbz	r1, 800a180 <_fclose_r+0x80>
 800a16e:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800a172:	4299      	cmp	r1, r3
 800a174:	d002      	beq.n	800a17c <_fclose_r+0x7c>
 800a176:	4630      	mov	r0, r6
 800a178:	f7fe ffe0 	bl	800913c <_free_r>
 800a17c:	2300      	movs	r3, #0
 800a17e:	6323      	str	r3, [r4, #48]	; 0x30
 800a180:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800a182:	b121      	cbz	r1, 800a18e <_fclose_r+0x8e>
 800a184:	4630      	mov	r0, r6
 800a186:	f7fe ffd9 	bl	800913c <_free_r>
 800a18a:	2300      	movs	r3, #0
 800a18c:	6463      	str	r3, [r4, #68]	; 0x44
 800a18e:	f7fe ff2d 	bl	8008fec <__sfp_lock_acquire>
 800a192:	2300      	movs	r3, #0
 800a194:	81a3      	strh	r3, [r4, #12]
 800a196:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a198:	07db      	lsls	r3, r3, #31
 800a19a:	d402      	bmi.n	800a1a2 <_fclose_r+0xa2>
 800a19c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a19e:	f7ff f8b8 	bl	8009312 <__retarget_lock_release_recursive>
 800a1a2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a1a4:	f7ff f8b3 	bl	800930e <__retarget_lock_close_recursive>
 800a1a8:	f7fe ff26 	bl	8008ff8 <__sfp_lock_release>
 800a1ac:	e7ad      	b.n	800a10a <_fclose_r+0xa>

0800a1ae <__fputwc>:
 800a1ae:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a1b2:	4680      	mov	r8, r0
 800a1b4:	460e      	mov	r6, r1
 800a1b6:	4614      	mov	r4, r2
 800a1b8:	f000 f9d4 	bl	800a564 <__locale_mb_cur_max>
 800a1bc:	2801      	cmp	r0, #1
 800a1be:	d11c      	bne.n	800a1fa <__fputwc+0x4c>
 800a1c0:	1e73      	subs	r3, r6, #1
 800a1c2:	2bfe      	cmp	r3, #254	; 0xfe
 800a1c4:	d819      	bhi.n	800a1fa <__fputwc+0x4c>
 800a1c6:	f88d 6004 	strb.w	r6, [sp, #4]
 800a1ca:	4605      	mov	r5, r0
 800a1cc:	2700      	movs	r7, #0
 800a1ce:	f10d 0904 	add.w	r9, sp, #4
 800a1d2:	42af      	cmp	r7, r5
 800a1d4:	d020      	beq.n	800a218 <__fputwc+0x6a>
 800a1d6:	68a3      	ldr	r3, [r4, #8]
 800a1d8:	f817 1009 	ldrb.w	r1, [r7, r9]
 800a1dc:	3b01      	subs	r3, #1
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	60a3      	str	r3, [r4, #8]
 800a1e2:	da04      	bge.n	800a1ee <__fputwc+0x40>
 800a1e4:	69a2      	ldr	r2, [r4, #24]
 800a1e6:	4293      	cmp	r3, r2
 800a1e8:	db1a      	blt.n	800a220 <__fputwc+0x72>
 800a1ea:	290a      	cmp	r1, #10
 800a1ec:	d018      	beq.n	800a220 <__fputwc+0x72>
 800a1ee:	6823      	ldr	r3, [r4, #0]
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	6022      	str	r2, [r4, #0]
 800a1f4:	7019      	strb	r1, [r3, #0]
 800a1f6:	3701      	adds	r7, #1
 800a1f8:	e7eb      	b.n	800a1d2 <__fputwc+0x24>
 800a1fa:	4632      	mov	r2, r6
 800a1fc:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800a200:	a901      	add	r1, sp, #4
 800a202:	4640      	mov	r0, r8
 800a204:	f000 fbfe 	bl	800aa04 <_wcrtomb_r>
 800a208:	1c42      	adds	r2, r0, #1
 800a20a:	4605      	mov	r5, r0
 800a20c:	d1de      	bne.n	800a1cc <__fputwc+0x1e>
 800a20e:	89a3      	ldrh	r3, [r4, #12]
 800a210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a214:	81a3      	strh	r3, [r4, #12]
 800a216:	4606      	mov	r6, r0
 800a218:	4630      	mov	r0, r6
 800a21a:	b003      	add	sp, #12
 800a21c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a220:	4622      	mov	r2, r4
 800a222:	4640      	mov	r0, r8
 800a224:	f000 fba4 	bl	800a970 <__swbuf_r>
 800a228:	1c43      	adds	r3, r0, #1
 800a22a:	d1e4      	bne.n	800a1f6 <__fputwc+0x48>
 800a22c:	4606      	mov	r6, r0
 800a22e:	e7f3      	b.n	800a218 <__fputwc+0x6a>

0800a230 <_fputwc_r>:
 800a230:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800a232:	07db      	lsls	r3, r3, #31
 800a234:	b570      	push	{r4, r5, r6, lr}
 800a236:	4605      	mov	r5, r0
 800a238:	460e      	mov	r6, r1
 800a23a:	4614      	mov	r4, r2
 800a23c:	d405      	bmi.n	800a24a <_fputwc_r+0x1a>
 800a23e:	8993      	ldrh	r3, [r2, #12]
 800a240:	0598      	lsls	r0, r3, #22
 800a242:	d402      	bmi.n	800a24a <_fputwc_r+0x1a>
 800a244:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800a246:	f7ff f863 	bl	8009310 <__retarget_lock_acquire_recursive>
 800a24a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a24e:	0499      	lsls	r1, r3, #18
 800a250:	d406      	bmi.n	800a260 <_fputwc_r+0x30>
 800a252:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a256:	81a3      	strh	r3, [r4, #12]
 800a258:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a25a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a25e:	6663      	str	r3, [r4, #100]	; 0x64
 800a260:	4622      	mov	r2, r4
 800a262:	4628      	mov	r0, r5
 800a264:	4631      	mov	r1, r6
 800a266:	f7ff ffa2 	bl	800a1ae <__fputwc>
 800a26a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a26c:	07da      	lsls	r2, r3, #31
 800a26e:	4605      	mov	r5, r0
 800a270:	d405      	bmi.n	800a27e <_fputwc_r+0x4e>
 800a272:	89a3      	ldrh	r3, [r4, #12]
 800a274:	059b      	lsls	r3, r3, #22
 800a276:	d402      	bmi.n	800a27e <_fputwc_r+0x4e>
 800a278:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a27a:	f7ff f84a 	bl	8009312 <__retarget_lock_release_recursive>
 800a27e:	4628      	mov	r0, r5
 800a280:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a284 <_fstat_r>:
 800a284:	b538      	push	{r3, r4, r5, lr}
 800a286:	4c07      	ldr	r4, [pc, #28]	; (800a2a4 <_fstat_r+0x20>)
 800a288:	2300      	movs	r3, #0
 800a28a:	4605      	mov	r5, r0
 800a28c:	4608      	mov	r0, r1
 800a28e:	4611      	mov	r1, r2
 800a290:	6023      	str	r3, [r4, #0]
 800a292:	f7fc fa0b 	bl	80066ac <_fstat>
 800a296:	1c43      	adds	r3, r0, #1
 800a298:	d102      	bne.n	800a2a0 <_fstat_r+0x1c>
 800a29a:	6823      	ldr	r3, [r4, #0]
 800a29c:	b103      	cbz	r3, 800a2a0 <_fstat_r+0x1c>
 800a29e:	602b      	str	r3, [r5, #0]
 800a2a0:	bd38      	pop	{r3, r4, r5, pc}
 800a2a2:	bf00      	nop
 800a2a4:	20000c88 	.word	0x20000c88

0800a2a8 <__sfvwrite_r>:
 800a2a8:	6893      	ldr	r3, [r2, #8]
 800a2aa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ae:	4680      	mov	r8, r0
 800a2b0:	460c      	mov	r4, r1
 800a2b2:	4691      	mov	r9, r2
 800a2b4:	b91b      	cbnz	r3, 800a2be <__sfvwrite_r+0x16>
 800a2b6:	2000      	movs	r0, #0
 800a2b8:	b003      	add	sp, #12
 800a2ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2be:	898b      	ldrh	r3, [r1, #12]
 800a2c0:	0718      	lsls	r0, r3, #28
 800a2c2:	d54f      	bpl.n	800a364 <__sfvwrite_r+0xbc>
 800a2c4:	690b      	ldr	r3, [r1, #16]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d04c      	beq.n	800a364 <__sfvwrite_r+0xbc>
 800a2ca:	89a5      	ldrh	r5, [r4, #12]
 800a2cc:	f8d9 6000 	ldr.w	r6, [r9]
 800a2d0:	f015 0702 	ands.w	r7, r5, #2
 800a2d4:	d169      	bne.n	800a3aa <__sfvwrite_r+0x102>
 800a2d6:	f015 0501 	ands.w	r5, r5, #1
 800a2da:	f000 809a 	beq.w	800a412 <__sfvwrite_r+0x16a>
 800a2de:	4638      	mov	r0, r7
 800a2e0:	46ba      	mov	sl, r7
 800a2e2:	46bb      	mov	fp, r7
 800a2e4:	f1bb 0f00 	cmp.w	fp, #0
 800a2e8:	f000 8103 	beq.w	800a4f2 <__sfvwrite_r+0x24a>
 800a2ec:	b950      	cbnz	r0, 800a304 <__sfvwrite_r+0x5c>
 800a2ee:	465a      	mov	r2, fp
 800a2f0:	210a      	movs	r1, #10
 800a2f2:	4650      	mov	r0, sl
 800a2f4:	f7f5 ff6c 	bl	80001d0 <memchr>
 800a2f8:	2800      	cmp	r0, #0
 800a2fa:	f000 80ff 	beq.w	800a4fc <__sfvwrite_r+0x254>
 800a2fe:	3001      	adds	r0, #1
 800a300:	eba0 070a 	sub.w	r7, r0, sl
 800a304:	6820      	ldr	r0, [r4, #0]
 800a306:	6921      	ldr	r1, [r4, #16]
 800a308:	6962      	ldr	r2, [r4, #20]
 800a30a:	455f      	cmp	r7, fp
 800a30c:	463b      	mov	r3, r7
 800a30e:	bf28      	it	cs
 800a310:	465b      	movcs	r3, fp
 800a312:	4288      	cmp	r0, r1
 800a314:	f240 80f5 	bls.w	800a502 <__sfvwrite_r+0x25a>
 800a318:	68a5      	ldr	r5, [r4, #8]
 800a31a:	4415      	add	r5, r2
 800a31c:	42ab      	cmp	r3, r5
 800a31e:	f340 80f0 	ble.w	800a502 <__sfvwrite_r+0x25a>
 800a322:	4651      	mov	r1, sl
 800a324:	462a      	mov	r2, r5
 800a326:	f000 f94f 	bl	800a5c8 <memmove>
 800a32a:	6823      	ldr	r3, [r4, #0]
 800a32c:	442b      	add	r3, r5
 800a32e:	6023      	str	r3, [r4, #0]
 800a330:	4621      	mov	r1, r4
 800a332:	4640      	mov	r0, r8
 800a334:	f7fe fe06 	bl	8008f44 <_fflush_r>
 800a338:	2800      	cmp	r0, #0
 800a33a:	d165      	bne.n	800a408 <__sfvwrite_r+0x160>
 800a33c:	1b7f      	subs	r7, r7, r5
 800a33e:	f040 80fa 	bne.w	800a536 <__sfvwrite_r+0x28e>
 800a342:	4621      	mov	r1, r4
 800a344:	4640      	mov	r0, r8
 800a346:	f7fe fdfd 	bl	8008f44 <_fflush_r>
 800a34a:	2800      	cmp	r0, #0
 800a34c:	d15c      	bne.n	800a408 <__sfvwrite_r+0x160>
 800a34e:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a352:	44aa      	add	sl, r5
 800a354:	ebab 0b05 	sub.w	fp, fp, r5
 800a358:	1b5d      	subs	r5, r3, r5
 800a35a:	f8c9 5008 	str.w	r5, [r9, #8]
 800a35e:	2d00      	cmp	r5, #0
 800a360:	d1c0      	bne.n	800a2e4 <__sfvwrite_r+0x3c>
 800a362:	e7a8      	b.n	800a2b6 <__sfvwrite_r+0xe>
 800a364:	4621      	mov	r1, r4
 800a366:	4640      	mov	r0, r8
 800a368:	f7fd fec0 	bl	80080ec <__swsetup_r>
 800a36c:	2800      	cmp	r0, #0
 800a36e:	d0ac      	beq.n	800a2ca <__sfvwrite_r+0x22>
 800a370:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a374:	e7a0      	b.n	800a2b8 <__sfvwrite_r+0x10>
 800a376:	e9d6 a700 	ldrd	sl, r7, [r6]
 800a37a:	3608      	adds	r6, #8
 800a37c:	2f00      	cmp	r7, #0
 800a37e:	d0fa      	beq.n	800a376 <__sfvwrite_r+0xce>
 800a380:	455f      	cmp	r7, fp
 800a382:	463b      	mov	r3, r7
 800a384:	4652      	mov	r2, sl
 800a386:	bf28      	it	cs
 800a388:	465b      	movcs	r3, fp
 800a38a:	69e1      	ldr	r1, [r4, #28]
 800a38c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a38e:	4640      	mov	r0, r8
 800a390:	47a8      	blx	r5
 800a392:	2800      	cmp	r0, #0
 800a394:	dd38      	ble.n	800a408 <__sfvwrite_r+0x160>
 800a396:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a39a:	4482      	add	sl, r0
 800a39c:	1a3f      	subs	r7, r7, r0
 800a39e:	1a18      	subs	r0, r3, r0
 800a3a0:	f8c9 0008 	str.w	r0, [r9, #8]
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d1e9      	bne.n	800a37c <__sfvwrite_r+0xd4>
 800a3a8:	e785      	b.n	800a2b6 <__sfvwrite_r+0xe>
 800a3aa:	f04f 0a00 	mov.w	sl, #0
 800a3ae:	4657      	mov	r7, sl
 800a3b0:	f8df b18c 	ldr.w	fp, [pc, #396]	; 800a540 <__sfvwrite_r+0x298>
 800a3b4:	e7e2      	b.n	800a37c <__sfvwrite_r+0xd4>
 800a3b6:	e9d6 5a00 	ldrd	r5, sl, [r6]
 800a3ba:	3608      	adds	r6, #8
 800a3bc:	f1ba 0f00 	cmp.w	sl, #0
 800a3c0:	d0f9      	beq.n	800a3b6 <__sfvwrite_r+0x10e>
 800a3c2:	89a2      	ldrh	r2, [r4, #12]
 800a3c4:	68a3      	ldr	r3, [r4, #8]
 800a3c6:	6820      	ldr	r0, [r4, #0]
 800a3c8:	0591      	lsls	r1, r2, #22
 800a3ca:	d564      	bpl.n	800a496 <__sfvwrite_r+0x1ee>
 800a3cc:	4553      	cmp	r3, sl
 800a3ce:	d836      	bhi.n	800a43e <__sfvwrite_r+0x196>
 800a3d0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a3d4:	d033      	beq.n	800a43e <__sfvwrite_r+0x196>
 800a3d6:	6921      	ldr	r1, [r4, #16]
 800a3d8:	6967      	ldr	r7, [r4, #20]
 800a3da:	eba0 0b01 	sub.w	fp, r0, r1
 800a3de:	2302      	movs	r3, #2
 800a3e0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 800a3e4:	fb97 f7f3 	sdiv	r7, r7, r3
 800a3e8:	f10b 0301 	add.w	r3, fp, #1
 800a3ec:	4453      	add	r3, sl
 800a3ee:	429f      	cmp	r7, r3
 800a3f0:	bf38      	it	cc
 800a3f2:	461f      	movcc	r7, r3
 800a3f4:	0553      	lsls	r3, r2, #21
 800a3f6:	d53e      	bpl.n	800a476 <__sfvwrite_r+0x1ce>
 800a3f8:	4639      	mov	r1, r7
 800a3fa:	4640      	mov	r0, r8
 800a3fc:	f7fe fffe 	bl	80093fc <_malloc_r>
 800a400:	b948      	cbnz	r0, 800a416 <__sfvwrite_r+0x16e>
 800a402:	230c      	movs	r3, #12
 800a404:	f8c8 3000 	str.w	r3, [r8]
 800a408:	89a3      	ldrh	r3, [r4, #12]
 800a40a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a40e:	81a3      	strh	r3, [r4, #12]
 800a410:	e7ae      	b.n	800a370 <__sfvwrite_r+0xc8>
 800a412:	46aa      	mov	sl, r5
 800a414:	e7d2      	b.n	800a3bc <__sfvwrite_r+0x114>
 800a416:	465a      	mov	r2, fp
 800a418:	6921      	ldr	r1, [r4, #16]
 800a41a:	9001      	str	r0, [sp, #4]
 800a41c:	f7ff fa24 	bl	8009868 <memcpy>
 800a420:	89a2      	ldrh	r2, [r4, #12]
 800a422:	9b01      	ldr	r3, [sp, #4]
 800a424:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800a428:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a42c:	81a2      	strh	r2, [r4, #12]
 800a42e:	6123      	str	r3, [r4, #16]
 800a430:	6167      	str	r7, [r4, #20]
 800a432:	445b      	add	r3, fp
 800a434:	eba7 070b 	sub.w	r7, r7, fp
 800a438:	6023      	str	r3, [r4, #0]
 800a43a:	60a7      	str	r7, [r4, #8]
 800a43c:	4653      	mov	r3, sl
 800a43e:	4553      	cmp	r3, sl
 800a440:	bf28      	it	cs
 800a442:	4653      	movcs	r3, sl
 800a444:	461a      	mov	r2, r3
 800a446:	4629      	mov	r1, r5
 800a448:	6820      	ldr	r0, [r4, #0]
 800a44a:	9301      	str	r3, [sp, #4]
 800a44c:	f000 f8bc 	bl	800a5c8 <memmove>
 800a450:	68a2      	ldr	r2, [r4, #8]
 800a452:	9b01      	ldr	r3, [sp, #4]
 800a454:	1ad2      	subs	r2, r2, r3
 800a456:	60a2      	str	r2, [r4, #8]
 800a458:	6822      	ldr	r2, [r4, #0]
 800a45a:	4413      	add	r3, r2
 800a45c:	4657      	mov	r7, sl
 800a45e:	6023      	str	r3, [r4, #0]
 800a460:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a464:	443d      	add	r5, r7
 800a466:	ebaa 0a07 	sub.w	sl, sl, r7
 800a46a:	1bdf      	subs	r7, r3, r7
 800a46c:	f8c9 7008 	str.w	r7, [r9, #8]
 800a470:	2f00      	cmp	r7, #0
 800a472:	d1a3      	bne.n	800a3bc <__sfvwrite_r+0x114>
 800a474:	e71f      	b.n	800a2b6 <__sfvwrite_r+0xe>
 800a476:	463a      	mov	r2, r7
 800a478:	4640      	mov	r0, r8
 800a47a:	f000 f8d1 	bl	800a620 <_realloc_r>
 800a47e:	4603      	mov	r3, r0
 800a480:	2800      	cmp	r0, #0
 800a482:	d1d4      	bne.n	800a42e <__sfvwrite_r+0x186>
 800a484:	6921      	ldr	r1, [r4, #16]
 800a486:	4640      	mov	r0, r8
 800a488:	f7fe fe58 	bl	800913c <_free_r>
 800a48c:	89a3      	ldrh	r3, [r4, #12]
 800a48e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a492:	81a3      	strh	r3, [r4, #12]
 800a494:	e7b5      	b.n	800a402 <__sfvwrite_r+0x15a>
 800a496:	6922      	ldr	r2, [r4, #16]
 800a498:	4282      	cmp	r2, r0
 800a49a:	d302      	bcc.n	800a4a2 <__sfvwrite_r+0x1fa>
 800a49c:	6962      	ldr	r2, [r4, #20]
 800a49e:	4552      	cmp	r2, sl
 800a4a0:	d916      	bls.n	800a4d0 <__sfvwrite_r+0x228>
 800a4a2:	4553      	cmp	r3, sl
 800a4a4:	bf28      	it	cs
 800a4a6:	4653      	movcs	r3, sl
 800a4a8:	461a      	mov	r2, r3
 800a4aa:	4629      	mov	r1, r5
 800a4ac:	461f      	mov	r7, r3
 800a4ae:	f000 f88b 	bl	800a5c8 <memmove>
 800a4b2:	68a3      	ldr	r3, [r4, #8]
 800a4b4:	6822      	ldr	r2, [r4, #0]
 800a4b6:	1bdb      	subs	r3, r3, r7
 800a4b8:	443a      	add	r2, r7
 800a4ba:	60a3      	str	r3, [r4, #8]
 800a4bc:	6022      	str	r2, [r4, #0]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d1ce      	bne.n	800a460 <__sfvwrite_r+0x1b8>
 800a4c2:	4621      	mov	r1, r4
 800a4c4:	4640      	mov	r0, r8
 800a4c6:	f7fe fd3d 	bl	8008f44 <_fflush_r>
 800a4ca:	2800      	cmp	r0, #0
 800a4cc:	d0c8      	beq.n	800a460 <__sfvwrite_r+0x1b8>
 800a4ce:	e79b      	b.n	800a408 <__sfvwrite_r+0x160>
 800a4d0:	4b1a      	ldr	r3, [pc, #104]	; (800a53c <__sfvwrite_r+0x294>)
 800a4d2:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800a4d4:	69e1      	ldr	r1, [r4, #28]
 800a4d6:	459a      	cmp	sl, r3
 800a4d8:	bf94      	ite	ls
 800a4da:	4653      	movls	r3, sl
 800a4dc:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
 800a4e0:	4640      	mov	r0, r8
 800a4e2:	fb93 f3f2 	sdiv	r3, r3, r2
 800a4e6:	4353      	muls	r3, r2
 800a4e8:	462a      	mov	r2, r5
 800a4ea:	47b8      	blx	r7
 800a4ec:	1e07      	subs	r7, r0, #0
 800a4ee:	dcb7      	bgt.n	800a460 <__sfvwrite_r+0x1b8>
 800a4f0:	e78a      	b.n	800a408 <__sfvwrite_r+0x160>
 800a4f2:	e9d6 ab00 	ldrd	sl, fp, [r6]
 800a4f6:	2000      	movs	r0, #0
 800a4f8:	3608      	adds	r6, #8
 800a4fa:	e6f3      	b.n	800a2e4 <__sfvwrite_r+0x3c>
 800a4fc:	f10b 0701 	add.w	r7, fp, #1
 800a500:	e700      	b.n	800a304 <__sfvwrite_r+0x5c>
 800a502:	429a      	cmp	r2, r3
 800a504:	dc09      	bgt.n	800a51a <__sfvwrite_r+0x272>
 800a506:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800a508:	69e1      	ldr	r1, [r4, #28]
 800a50a:	4613      	mov	r3, r2
 800a50c:	4640      	mov	r0, r8
 800a50e:	4652      	mov	r2, sl
 800a510:	47a8      	blx	r5
 800a512:	1e05      	subs	r5, r0, #0
 800a514:	f73f af12 	bgt.w	800a33c <__sfvwrite_r+0x94>
 800a518:	e776      	b.n	800a408 <__sfvwrite_r+0x160>
 800a51a:	461a      	mov	r2, r3
 800a51c:	4651      	mov	r1, sl
 800a51e:	9301      	str	r3, [sp, #4]
 800a520:	f000 f852 	bl	800a5c8 <memmove>
 800a524:	9b01      	ldr	r3, [sp, #4]
 800a526:	68a2      	ldr	r2, [r4, #8]
 800a528:	1ad2      	subs	r2, r2, r3
 800a52a:	60a2      	str	r2, [r4, #8]
 800a52c:	6822      	ldr	r2, [r4, #0]
 800a52e:	441a      	add	r2, r3
 800a530:	6022      	str	r2, [r4, #0]
 800a532:	461d      	mov	r5, r3
 800a534:	e702      	b.n	800a33c <__sfvwrite_r+0x94>
 800a536:	2001      	movs	r0, #1
 800a538:	e709      	b.n	800a34e <__sfvwrite_r+0xa6>
 800a53a:	bf00      	nop
 800a53c:	7ffffffe 	.word	0x7ffffffe
 800a540:	7ffffc00 	.word	0x7ffffc00

0800a544 <_isatty_r>:
 800a544:	b538      	push	{r3, r4, r5, lr}
 800a546:	4c06      	ldr	r4, [pc, #24]	; (800a560 <_isatty_r+0x1c>)
 800a548:	2300      	movs	r3, #0
 800a54a:	4605      	mov	r5, r0
 800a54c:	4608      	mov	r0, r1
 800a54e:	6023      	str	r3, [r4, #0]
 800a550:	f7fc f8bc 	bl	80066cc <_isatty>
 800a554:	1c43      	adds	r3, r0, #1
 800a556:	d102      	bne.n	800a55e <_isatty_r+0x1a>
 800a558:	6823      	ldr	r3, [r4, #0]
 800a55a:	b103      	cbz	r3, 800a55e <_isatty_r+0x1a>
 800a55c:	602b      	str	r3, [r5, #0]
 800a55e:	bd38      	pop	{r3, r4, r5, pc}
 800a560:	20000c88 	.word	0x20000c88

0800a564 <__locale_mb_cur_max>:
 800a564:	4b04      	ldr	r3, [pc, #16]	; (800a578 <__locale_mb_cur_max+0x14>)
 800a566:	4a05      	ldr	r2, [pc, #20]	; (800a57c <__locale_mb_cur_max+0x18>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	bf08      	it	eq
 800a570:	4613      	moveq	r3, r2
 800a572:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800a576:	4770      	bx	lr
 800a578:	2000000c 	.word	0x2000000c
 800a57c:	2000084c 	.word	0x2000084c

0800a580 <_lseek_r>:
 800a580:	b538      	push	{r3, r4, r5, lr}
 800a582:	4c07      	ldr	r4, [pc, #28]	; (800a5a0 <_lseek_r+0x20>)
 800a584:	4605      	mov	r5, r0
 800a586:	4608      	mov	r0, r1
 800a588:	4611      	mov	r1, r2
 800a58a:	2200      	movs	r2, #0
 800a58c:	6022      	str	r2, [r4, #0]
 800a58e:	461a      	mov	r2, r3
 800a590:	f7fc f8a7 	bl	80066e2 <_lseek>
 800a594:	1c43      	adds	r3, r0, #1
 800a596:	d102      	bne.n	800a59e <_lseek_r+0x1e>
 800a598:	6823      	ldr	r3, [r4, #0]
 800a59a:	b103      	cbz	r3, 800a59e <_lseek_r+0x1e>
 800a59c:	602b      	str	r3, [r5, #0]
 800a59e:	bd38      	pop	{r3, r4, r5, pc}
 800a5a0:	20000c88 	.word	0x20000c88

0800a5a4 <__ascii_mbtowc>:
 800a5a4:	b082      	sub	sp, #8
 800a5a6:	b901      	cbnz	r1, 800a5aa <__ascii_mbtowc+0x6>
 800a5a8:	a901      	add	r1, sp, #4
 800a5aa:	b142      	cbz	r2, 800a5be <__ascii_mbtowc+0x1a>
 800a5ac:	b14b      	cbz	r3, 800a5c2 <__ascii_mbtowc+0x1e>
 800a5ae:	7813      	ldrb	r3, [r2, #0]
 800a5b0:	600b      	str	r3, [r1, #0]
 800a5b2:	7812      	ldrb	r2, [r2, #0]
 800a5b4:	1c10      	adds	r0, r2, #0
 800a5b6:	bf18      	it	ne
 800a5b8:	2001      	movne	r0, #1
 800a5ba:	b002      	add	sp, #8
 800a5bc:	4770      	bx	lr
 800a5be:	4610      	mov	r0, r2
 800a5c0:	e7fb      	b.n	800a5ba <__ascii_mbtowc+0x16>
 800a5c2:	f06f 0001 	mvn.w	r0, #1
 800a5c6:	e7f8      	b.n	800a5ba <__ascii_mbtowc+0x16>

0800a5c8 <memmove>:
 800a5c8:	4288      	cmp	r0, r1
 800a5ca:	b510      	push	{r4, lr}
 800a5cc:	eb01 0302 	add.w	r3, r1, r2
 800a5d0:	d807      	bhi.n	800a5e2 <memmove+0x1a>
 800a5d2:	1e42      	subs	r2, r0, #1
 800a5d4:	4299      	cmp	r1, r3
 800a5d6:	d00a      	beq.n	800a5ee <memmove+0x26>
 800a5d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5dc:	f802 4f01 	strb.w	r4, [r2, #1]!
 800a5e0:	e7f8      	b.n	800a5d4 <memmove+0xc>
 800a5e2:	4283      	cmp	r3, r0
 800a5e4:	d9f5      	bls.n	800a5d2 <memmove+0xa>
 800a5e6:	1881      	adds	r1, r0, r2
 800a5e8:	1ad2      	subs	r2, r2, r3
 800a5ea:	42d3      	cmn	r3, r2
 800a5ec:	d100      	bne.n	800a5f0 <memmove+0x28>
 800a5ee:	bd10      	pop	{r4, pc}
 800a5f0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5f4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800a5f8:	e7f7      	b.n	800a5ea <memmove+0x22>
	...

0800a5fc <_read_r>:
 800a5fc:	b538      	push	{r3, r4, r5, lr}
 800a5fe:	4c07      	ldr	r4, [pc, #28]	; (800a61c <_read_r+0x20>)
 800a600:	4605      	mov	r5, r0
 800a602:	4608      	mov	r0, r1
 800a604:	4611      	mov	r1, r2
 800a606:	2200      	movs	r2, #0
 800a608:	6022      	str	r2, [r4, #0]
 800a60a:	461a      	mov	r2, r3
 800a60c:	f7fb ffdc 	bl	80065c8 <_read>
 800a610:	1c43      	adds	r3, r0, #1
 800a612:	d102      	bne.n	800a61a <_read_r+0x1e>
 800a614:	6823      	ldr	r3, [r4, #0]
 800a616:	b103      	cbz	r3, 800a61a <_read_r+0x1e>
 800a618:	602b      	str	r3, [r5, #0]
 800a61a:	bd38      	pop	{r3, r4, r5, pc}
 800a61c:	20000c88 	.word	0x20000c88

0800a620 <_realloc_r>:
 800a620:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a624:	4682      	mov	sl, r0
 800a626:	460c      	mov	r4, r1
 800a628:	b929      	cbnz	r1, 800a636 <_realloc_r+0x16>
 800a62a:	4611      	mov	r1, r2
 800a62c:	b003      	add	sp, #12
 800a62e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a632:	f7fe bee3 	b.w	80093fc <_malloc_r>
 800a636:	9201      	str	r2, [sp, #4]
 800a638:	f7ff f922 	bl	8009880 <__malloc_lock>
 800a63c:	9a01      	ldr	r2, [sp, #4]
 800a63e:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a642:	f102 080b 	add.w	r8, r2, #11
 800a646:	f1b8 0f16 	cmp.w	r8, #22
 800a64a:	f1a4 0908 	sub.w	r9, r4, #8
 800a64e:	f025 0603 	bic.w	r6, r5, #3
 800a652:	d90b      	bls.n	800a66c <_realloc_r+0x4c>
 800a654:	f038 0807 	bics.w	r8, r8, #7
 800a658:	d50a      	bpl.n	800a670 <_realloc_r+0x50>
 800a65a:	230c      	movs	r3, #12
 800a65c:	f8ca 3000 	str.w	r3, [sl]
 800a660:	f04f 0b00 	mov.w	fp, #0
 800a664:	4658      	mov	r0, fp
 800a666:	b003      	add	sp, #12
 800a668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a66c:	f04f 0810 	mov.w	r8, #16
 800a670:	4590      	cmp	r8, r2
 800a672:	d3f2      	bcc.n	800a65a <_realloc_r+0x3a>
 800a674:	45b0      	cmp	r8, r6
 800a676:	f340 8170 	ble.w	800a95a <_realloc_r+0x33a>
 800a67a:	49a9      	ldr	r1, [pc, #676]	; (800a920 <_realloc_r+0x300>)
 800a67c:	9101      	str	r1, [sp, #4]
 800a67e:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a682:	eb09 0306 	add.w	r3, r9, r6
 800a686:	459c      	cmp	ip, r3
 800a688:	6858      	ldr	r0, [r3, #4]
 800a68a:	d005      	beq.n	800a698 <_realloc_r+0x78>
 800a68c:	f020 0101 	bic.w	r1, r0, #1
 800a690:	4419      	add	r1, r3
 800a692:	6849      	ldr	r1, [r1, #4]
 800a694:	07cf      	lsls	r7, r1, #31
 800a696:	d447      	bmi.n	800a728 <_realloc_r+0x108>
 800a698:	f020 0003 	bic.w	r0, r0, #3
 800a69c:	459c      	cmp	ip, r3
 800a69e:	eb06 0700 	add.w	r7, r6, r0
 800a6a2:	d119      	bne.n	800a6d8 <_realloc_r+0xb8>
 800a6a4:	f108 0110 	add.w	r1, r8, #16
 800a6a8:	42b9      	cmp	r1, r7
 800a6aa:	dc3f      	bgt.n	800a72c <_realloc_r+0x10c>
 800a6ac:	eb09 0308 	add.w	r3, r9, r8
 800a6b0:	9a01      	ldr	r2, [sp, #4]
 800a6b2:	eba7 0708 	sub.w	r7, r7, r8
 800a6b6:	f047 0701 	orr.w	r7, r7, #1
 800a6ba:	6093      	str	r3, [r2, #8]
 800a6bc:	605f      	str	r7, [r3, #4]
 800a6be:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a6c2:	f003 0301 	and.w	r3, r3, #1
 800a6c6:	ea43 0308 	orr.w	r3, r3, r8
 800a6ca:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6ce:	4650      	mov	r0, sl
 800a6d0:	f7ff f8dc 	bl	800988c <__malloc_unlock>
 800a6d4:	46a3      	mov	fp, r4
 800a6d6:	e7c5      	b.n	800a664 <_realloc_r+0x44>
 800a6d8:	45b8      	cmp	r8, r7
 800a6da:	dc27      	bgt.n	800a72c <_realloc_r+0x10c>
 800a6dc:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a6e0:	60da      	str	r2, [r3, #12]
 800a6e2:	6093      	str	r3, [r2, #8]
 800a6e4:	eba7 0008 	sub.w	r0, r7, r8
 800a6e8:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800a6ec:	280f      	cmp	r0, #15
 800a6ee:	f002 0201 	and.w	r2, r2, #1
 800a6f2:	eb09 0307 	add.w	r3, r9, r7
 800a6f6:	f240 8132 	bls.w	800a95e <_realloc_r+0x33e>
 800a6fa:	eb09 0108 	add.w	r1, r9, r8
 800a6fe:	ea48 0202 	orr.w	r2, r8, r2
 800a702:	f040 0001 	orr.w	r0, r0, #1
 800a706:	f8c9 2004 	str.w	r2, [r9, #4]
 800a70a:	6048      	str	r0, [r1, #4]
 800a70c:	685a      	ldr	r2, [r3, #4]
 800a70e:	f042 0201 	orr.w	r2, r2, #1
 800a712:	605a      	str	r2, [r3, #4]
 800a714:	3108      	adds	r1, #8
 800a716:	4650      	mov	r0, sl
 800a718:	f7fe fd10 	bl	800913c <_free_r>
 800a71c:	4650      	mov	r0, sl
 800a71e:	f7ff f8b5 	bl	800988c <__malloc_unlock>
 800a722:	f109 0b08 	add.w	fp, r9, #8
 800a726:	e79d      	b.n	800a664 <_realloc_r+0x44>
 800a728:	2000      	movs	r0, #0
 800a72a:	4603      	mov	r3, r0
 800a72c:	07e9      	lsls	r1, r5, #31
 800a72e:	f100 80c6 	bmi.w	800a8be <_realloc_r+0x29e>
 800a732:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a736:	eba9 0505 	sub.w	r5, r9, r5
 800a73a:	6869      	ldr	r1, [r5, #4]
 800a73c:	f021 0103 	bic.w	r1, r1, #3
 800a740:	eb01 0b06 	add.w	fp, r1, r6
 800a744:	2b00      	cmp	r3, #0
 800a746:	f000 8086 	beq.w	800a856 <_realloc_r+0x236>
 800a74a:	459c      	cmp	ip, r3
 800a74c:	eb00 070b 	add.w	r7, r0, fp
 800a750:	d149      	bne.n	800a7e6 <_realloc_r+0x1c6>
 800a752:	f108 0310 	add.w	r3, r8, #16
 800a756:	42bb      	cmp	r3, r7
 800a758:	dc7d      	bgt.n	800a856 <_realloc_r+0x236>
 800a75a:	46ab      	mov	fp, r5
 800a75c:	68eb      	ldr	r3, [r5, #12]
 800a75e:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a762:	60d3      	str	r3, [r2, #12]
 800a764:	609a      	str	r2, [r3, #8]
 800a766:	1f32      	subs	r2, r6, #4
 800a768:	2a24      	cmp	r2, #36	; 0x24
 800a76a:	d837      	bhi.n	800a7dc <_realloc_r+0x1bc>
 800a76c:	2a13      	cmp	r2, #19
 800a76e:	d933      	bls.n	800a7d8 <_realloc_r+0x1b8>
 800a770:	6823      	ldr	r3, [r4, #0]
 800a772:	60ab      	str	r3, [r5, #8]
 800a774:	6863      	ldr	r3, [r4, #4]
 800a776:	60eb      	str	r3, [r5, #12]
 800a778:	2a1b      	cmp	r2, #27
 800a77a:	d81b      	bhi.n	800a7b4 <_realloc_r+0x194>
 800a77c:	3408      	adds	r4, #8
 800a77e:	f105 0310 	add.w	r3, r5, #16
 800a782:	6822      	ldr	r2, [r4, #0]
 800a784:	601a      	str	r2, [r3, #0]
 800a786:	6862      	ldr	r2, [r4, #4]
 800a788:	605a      	str	r2, [r3, #4]
 800a78a:	68a2      	ldr	r2, [r4, #8]
 800a78c:	609a      	str	r2, [r3, #8]
 800a78e:	eb05 0308 	add.w	r3, r5, r8
 800a792:	9a01      	ldr	r2, [sp, #4]
 800a794:	eba7 0708 	sub.w	r7, r7, r8
 800a798:	f047 0701 	orr.w	r7, r7, #1
 800a79c:	6093      	str	r3, [r2, #8]
 800a79e:	605f      	str	r7, [r3, #4]
 800a7a0:	686b      	ldr	r3, [r5, #4]
 800a7a2:	f003 0301 	and.w	r3, r3, #1
 800a7a6:	ea43 0308 	orr.w	r3, r3, r8
 800a7aa:	606b      	str	r3, [r5, #4]
 800a7ac:	4650      	mov	r0, sl
 800a7ae:	f7ff f86d 	bl	800988c <__malloc_unlock>
 800a7b2:	e757      	b.n	800a664 <_realloc_r+0x44>
 800a7b4:	68a3      	ldr	r3, [r4, #8]
 800a7b6:	612b      	str	r3, [r5, #16]
 800a7b8:	68e3      	ldr	r3, [r4, #12]
 800a7ba:	616b      	str	r3, [r5, #20]
 800a7bc:	2a24      	cmp	r2, #36	; 0x24
 800a7be:	bf01      	itttt	eq
 800a7c0:	6923      	ldreq	r3, [r4, #16]
 800a7c2:	61ab      	streq	r3, [r5, #24]
 800a7c4:	6962      	ldreq	r2, [r4, #20]
 800a7c6:	61ea      	streq	r2, [r5, #28]
 800a7c8:	bf19      	ittee	ne
 800a7ca:	3410      	addne	r4, #16
 800a7cc:	f105 0318 	addne.w	r3, r5, #24
 800a7d0:	f105 0320 	addeq.w	r3, r5, #32
 800a7d4:	3418      	addeq	r4, #24
 800a7d6:	e7d4      	b.n	800a782 <_realloc_r+0x162>
 800a7d8:	465b      	mov	r3, fp
 800a7da:	e7d2      	b.n	800a782 <_realloc_r+0x162>
 800a7dc:	4621      	mov	r1, r4
 800a7de:	4658      	mov	r0, fp
 800a7e0:	f7ff fef2 	bl	800a5c8 <memmove>
 800a7e4:	e7d3      	b.n	800a78e <_realloc_r+0x16e>
 800a7e6:	45b8      	cmp	r8, r7
 800a7e8:	dc35      	bgt.n	800a856 <_realloc_r+0x236>
 800a7ea:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a7ee:	4628      	mov	r0, r5
 800a7f0:	60da      	str	r2, [r3, #12]
 800a7f2:	6093      	str	r3, [r2, #8]
 800a7f4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a7f8:	68eb      	ldr	r3, [r5, #12]
 800a7fa:	60d3      	str	r3, [r2, #12]
 800a7fc:	609a      	str	r2, [r3, #8]
 800a7fe:	1f32      	subs	r2, r6, #4
 800a800:	2a24      	cmp	r2, #36	; 0x24
 800a802:	d824      	bhi.n	800a84e <_realloc_r+0x22e>
 800a804:	2a13      	cmp	r2, #19
 800a806:	d908      	bls.n	800a81a <_realloc_r+0x1fa>
 800a808:	6823      	ldr	r3, [r4, #0]
 800a80a:	60ab      	str	r3, [r5, #8]
 800a80c:	6863      	ldr	r3, [r4, #4]
 800a80e:	60eb      	str	r3, [r5, #12]
 800a810:	2a1b      	cmp	r2, #27
 800a812:	d80a      	bhi.n	800a82a <_realloc_r+0x20a>
 800a814:	3408      	adds	r4, #8
 800a816:	f105 0010 	add.w	r0, r5, #16
 800a81a:	6823      	ldr	r3, [r4, #0]
 800a81c:	6003      	str	r3, [r0, #0]
 800a81e:	6863      	ldr	r3, [r4, #4]
 800a820:	6043      	str	r3, [r0, #4]
 800a822:	68a3      	ldr	r3, [r4, #8]
 800a824:	6083      	str	r3, [r0, #8]
 800a826:	46a9      	mov	r9, r5
 800a828:	e75c      	b.n	800a6e4 <_realloc_r+0xc4>
 800a82a:	68a3      	ldr	r3, [r4, #8]
 800a82c:	612b      	str	r3, [r5, #16]
 800a82e:	68e3      	ldr	r3, [r4, #12]
 800a830:	616b      	str	r3, [r5, #20]
 800a832:	2a24      	cmp	r2, #36	; 0x24
 800a834:	bf01      	itttt	eq
 800a836:	6923      	ldreq	r3, [r4, #16]
 800a838:	61ab      	streq	r3, [r5, #24]
 800a83a:	6963      	ldreq	r3, [r4, #20]
 800a83c:	61eb      	streq	r3, [r5, #28]
 800a83e:	bf19      	ittee	ne
 800a840:	3410      	addne	r4, #16
 800a842:	f105 0018 	addne.w	r0, r5, #24
 800a846:	f105 0020 	addeq.w	r0, r5, #32
 800a84a:	3418      	addeq	r4, #24
 800a84c:	e7e5      	b.n	800a81a <_realloc_r+0x1fa>
 800a84e:	4621      	mov	r1, r4
 800a850:	f7ff feba 	bl	800a5c8 <memmove>
 800a854:	e7e7      	b.n	800a826 <_realloc_r+0x206>
 800a856:	45d8      	cmp	r8, fp
 800a858:	dc31      	bgt.n	800a8be <_realloc_r+0x29e>
 800a85a:	4628      	mov	r0, r5
 800a85c:	68eb      	ldr	r3, [r5, #12]
 800a85e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a862:	60d3      	str	r3, [r2, #12]
 800a864:	609a      	str	r2, [r3, #8]
 800a866:	1f32      	subs	r2, r6, #4
 800a868:	2a24      	cmp	r2, #36	; 0x24
 800a86a:	d824      	bhi.n	800a8b6 <_realloc_r+0x296>
 800a86c:	2a13      	cmp	r2, #19
 800a86e:	d908      	bls.n	800a882 <_realloc_r+0x262>
 800a870:	6823      	ldr	r3, [r4, #0]
 800a872:	60ab      	str	r3, [r5, #8]
 800a874:	6863      	ldr	r3, [r4, #4]
 800a876:	60eb      	str	r3, [r5, #12]
 800a878:	2a1b      	cmp	r2, #27
 800a87a:	d80a      	bhi.n	800a892 <_realloc_r+0x272>
 800a87c:	3408      	adds	r4, #8
 800a87e:	f105 0010 	add.w	r0, r5, #16
 800a882:	6823      	ldr	r3, [r4, #0]
 800a884:	6003      	str	r3, [r0, #0]
 800a886:	6863      	ldr	r3, [r4, #4]
 800a888:	6043      	str	r3, [r0, #4]
 800a88a:	68a3      	ldr	r3, [r4, #8]
 800a88c:	6083      	str	r3, [r0, #8]
 800a88e:	465f      	mov	r7, fp
 800a890:	e7c9      	b.n	800a826 <_realloc_r+0x206>
 800a892:	68a3      	ldr	r3, [r4, #8]
 800a894:	612b      	str	r3, [r5, #16]
 800a896:	68e3      	ldr	r3, [r4, #12]
 800a898:	616b      	str	r3, [r5, #20]
 800a89a:	2a24      	cmp	r2, #36	; 0x24
 800a89c:	bf01      	itttt	eq
 800a89e:	6923      	ldreq	r3, [r4, #16]
 800a8a0:	61ab      	streq	r3, [r5, #24]
 800a8a2:	6963      	ldreq	r3, [r4, #20]
 800a8a4:	61eb      	streq	r3, [r5, #28]
 800a8a6:	bf19      	ittee	ne
 800a8a8:	3410      	addne	r4, #16
 800a8aa:	f105 0018 	addne.w	r0, r5, #24
 800a8ae:	f105 0020 	addeq.w	r0, r5, #32
 800a8b2:	3418      	addeq	r4, #24
 800a8b4:	e7e5      	b.n	800a882 <_realloc_r+0x262>
 800a8b6:	4621      	mov	r1, r4
 800a8b8:	f7ff fe86 	bl	800a5c8 <memmove>
 800a8bc:	e7e7      	b.n	800a88e <_realloc_r+0x26e>
 800a8be:	4611      	mov	r1, r2
 800a8c0:	4650      	mov	r0, sl
 800a8c2:	f7fe fd9b 	bl	80093fc <_malloc_r>
 800a8c6:	4683      	mov	fp, r0
 800a8c8:	2800      	cmp	r0, #0
 800a8ca:	f43f af6f 	beq.w	800a7ac <_realloc_r+0x18c>
 800a8ce:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a8d2:	f023 0301 	bic.w	r3, r3, #1
 800a8d6:	444b      	add	r3, r9
 800a8d8:	f1a0 0208 	sub.w	r2, r0, #8
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d105      	bne.n	800a8ec <_realloc_r+0x2cc>
 800a8e0:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a8e4:	f027 0703 	bic.w	r7, r7, #3
 800a8e8:	4437      	add	r7, r6
 800a8ea:	e6fb      	b.n	800a6e4 <_realloc_r+0xc4>
 800a8ec:	1f32      	subs	r2, r6, #4
 800a8ee:	2a24      	cmp	r2, #36	; 0x24
 800a8f0:	d82f      	bhi.n	800a952 <_realloc_r+0x332>
 800a8f2:	2a13      	cmp	r2, #19
 800a8f4:	d92a      	bls.n	800a94c <_realloc_r+0x32c>
 800a8f6:	6823      	ldr	r3, [r4, #0]
 800a8f8:	6003      	str	r3, [r0, #0]
 800a8fa:	6863      	ldr	r3, [r4, #4]
 800a8fc:	6043      	str	r3, [r0, #4]
 800a8fe:	2a1b      	cmp	r2, #27
 800a900:	d810      	bhi.n	800a924 <_realloc_r+0x304>
 800a902:	f104 0208 	add.w	r2, r4, #8
 800a906:	f100 0308 	add.w	r3, r0, #8
 800a90a:	6811      	ldr	r1, [r2, #0]
 800a90c:	6019      	str	r1, [r3, #0]
 800a90e:	6851      	ldr	r1, [r2, #4]
 800a910:	6059      	str	r1, [r3, #4]
 800a912:	6892      	ldr	r2, [r2, #8]
 800a914:	609a      	str	r2, [r3, #8]
 800a916:	4621      	mov	r1, r4
 800a918:	4650      	mov	r0, sl
 800a91a:	f7fe fc0f 	bl	800913c <_free_r>
 800a91e:	e745      	b.n	800a7ac <_realloc_r+0x18c>
 800a920:	2000043c 	.word	0x2000043c
 800a924:	68a3      	ldr	r3, [r4, #8]
 800a926:	6083      	str	r3, [r0, #8]
 800a928:	68e3      	ldr	r3, [r4, #12]
 800a92a:	60c3      	str	r3, [r0, #12]
 800a92c:	2a24      	cmp	r2, #36	; 0x24
 800a92e:	bf01      	itttt	eq
 800a930:	6923      	ldreq	r3, [r4, #16]
 800a932:	6103      	streq	r3, [r0, #16]
 800a934:	6961      	ldreq	r1, [r4, #20]
 800a936:	6141      	streq	r1, [r0, #20]
 800a938:	bf19      	ittee	ne
 800a93a:	f104 0210 	addne.w	r2, r4, #16
 800a93e:	f100 0310 	addne.w	r3, r0, #16
 800a942:	f104 0218 	addeq.w	r2, r4, #24
 800a946:	f100 0318 	addeq.w	r3, r0, #24
 800a94a:	e7de      	b.n	800a90a <_realloc_r+0x2ea>
 800a94c:	4603      	mov	r3, r0
 800a94e:	4622      	mov	r2, r4
 800a950:	e7db      	b.n	800a90a <_realloc_r+0x2ea>
 800a952:	4621      	mov	r1, r4
 800a954:	f7ff fe38 	bl	800a5c8 <memmove>
 800a958:	e7dd      	b.n	800a916 <_realloc_r+0x2f6>
 800a95a:	4637      	mov	r7, r6
 800a95c:	e6c2      	b.n	800a6e4 <_realloc_r+0xc4>
 800a95e:	4317      	orrs	r7, r2
 800a960:	f8c9 7004 	str.w	r7, [r9, #4]
 800a964:	685a      	ldr	r2, [r3, #4]
 800a966:	f042 0201 	orr.w	r2, r2, #1
 800a96a:	605a      	str	r2, [r3, #4]
 800a96c:	e6d6      	b.n	800a71c <_realloc_r+0xfc>
 800a96e:	bf00      	nop

0800a970 <__swbuf_r>:
 800a970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a972:	460d      	mov	r5, r1
 800a974:	4614      	mov	r4, r2
 800a976:	4606      	mov	r6, r0
 800a978:	b118      	cbz	r0, 800a982 <__swbuf_r+0x12>
 800a97a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a97c:	b90b      	cbnz	r3, 800a982 <__swbuf_r+0x12>
 800a97e:	f7fe fb4d 	bl	800901c <__sinit>
 800a982:	69a3      	ldr	r3, [r4, #24]
 800a984:	60a3      	str	r3, [r4, #8]
 800a986:	89a3      	ldrh	r3, [r4, #12]
 800a988:	0719      	lsls	r1, r3, #28
 800a98a:	d528      	bpl.n	800a9de <__swbuf_r+0x6e>
 800a98c:	6923      	ldr	r3, [r4, #16]
 800a98e:	b333      	cbz	r3, 800a9de <__swbuf_r+0x6e>
 800a990:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a994:	b2ed      	uxtb	r5, r5
 800a996:	049a      	lsls	r2, r3, #18
 800a998:	462f      	mov	r7, r5
 800a99a:	d52a      	bpl.n	800a9f2 <__swbuf_r+0x82>
 800a99c:	6923      	ldr	r3, [r4, #16]
 800a99e:	6820      	ldr	r0, [r4, #0]
 800a9a0:	1ac0      	subs	r0, r0, r3
 800a9a2:	6963      	ldr	r3, [r4, #20]
 800a9a4:	4283      	cmp	r3, r0
 800a9a6:	dc04      	bgt.n	800a9b2 <__swbuf_r+0x42>
 800a9a8:	4621      	mov	r1, r4
 800a9aa:	4630      	mov	r0, r6
 800a9ac:	f7fe faca 	bl	8008f44 <_fflush_r>
 800a9b0:	b9d8      	cbnz	r0, 800a9ea <__swbuf_r+0x7a>
 800a9b2:	68a3      	ldr	r3, [r4, #8]
 800a9b4:	3b01      	subs	r3, #1
 800a9b6:	60a3      	str	r3, [r4, #8]
 800a9b8:	6823      	ldr	r3, [r4, #0]
 800a9ba:	1c5a      	adds	r2, r3, #1
 800a9bc:	6022      	str	r2, [r4, #0]
 800a9be:	701d      	strb	r5, [r3, #0]
 800a9c0:	6963      	ldr	r3, [r4, #20]
 800a9c2:	3001      	adds	r0, #1
 800a9c4:	4283      	cmp	r3, r0
 800a9c6:	d004      	beq.n	800a9d2 <__swbuf_r+0x62>
 800a9c8:	89a3      	ldrh	r3, [r4, #12]
 800a9ca:	07db      	lsls	r3, r3, #31
 800a9cc:	d50f      	bpl.n	800a9ee <__swbuf_r+0x7e>
 800a9ce:	2d0a      	cmp	r5, #10
 800a9d0:	d10d      	bne.n	800a9ee <__swbuf_r+0x7e>
 800a9d2:	4621      	mov	r1, r4
 800a9d4:	4630      	mov	r0, r6
 800a9d6:	f7fe fab5 	bl	8008f44 <_fflush_r>
 800a9da:	b140      	cbz	r0, 800a9ee <__swbuf_r+0x7e>
 800a9dc:	e005      	b.n	800a9ea <__swbuf_r+0x7a>
 800a9de:	4621      	mov	r1, r4
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	f7fd fb83 	bl	80080ec <__swsetup_r>
 800a9e6:	2800      	cmp	r0, #0
 800a9e8:	d0d2      	beq.n	800a990 <__swbuf_r+0x20>
 800a9ea:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a9ee:	4638      	mov	r0, r7
 800a9f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9f2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a9f6:	81a3      	strh	r3, [r4, #12]
 800a9f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a9fe:	6663      	str	r3, [r4, #100]	; 0x64
 800aa00:	e7cc      	b.n	800a99c <__swbuf_r+0x2c>
	...

0800aa04 <_wcrtomb_r>:
 800aa04:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aa06:	4c0f      	ldr	r4, [pc, #60]	; (800aa44 <_wcrtomb_r+0x40>)
 800aa08:	6824      	ldr	r4, [r4, #0]
 800aa0a:	b085      	sub	sp, #20
 800aa0c:	4605      	mov	r5, r0
 800aa0e:	461e      	mov	r6, r3
 800aa10:	6b64      	ldr	r4, [r4, #52]	; 0x34
 800aa12:	b981      	cbnz	r1, 800aa36 <_wcrtomb_r+0x32>
 800aa14:	4a0c      	ldr	r2, [pc, #48]	; (800aa48 <_wcrtomb_r+0x44>)
 800aa16:	2c00      	cmp	r4, #0
 800aa18:	bf08      	it	eq
 800aa1a:	4614      	moveq	r4, r2
 800aa1c:	460a      	mov	r2, r1
 800aa1e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800aa22:	a901      	add	r1, sp, #4
 800aa24:	47a0      	blx	r4
 800aa26:	1c43      	adds	r3, r0, #1
 800aa28:	bf01      	itttt	eq
 800aa2a:	2300      	moveq	r3, #0
 800aa2c:	6033      	streq	r3, [r6, #0]
 800aa2e:	238a      	moveq	r3, #138	; 0x8a
 800aa30:	602b      	streq	r3, [r5, #0]
 800aa32:	b005      	add	sp, #20
 800aa34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa36:	4f04      	ldr	r7, [pc, #16]	; (800aa48 <_wcrtomb_r+0x44>)
 800aa38:	2c00      	cmp	r4, #0
 800aa3a:	bf08      	it	eq
 800aa3c:	463c      	moveq	r4, r7
 800aa3e:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 800aa42:	e7ef      	b.n	800aa24 <_wcrtomb_r+0x20>
 800aa44:	2000000c 	.word	0x2000000c
 800aa48:	2000084c 	.word	0x2000084c

0800aa4c <__ascii_wctomb>:
 800aa4c:	b149      	cbz	r1, 800aa62 <__ascii_wctomb+0x16>
 800aa4e:	2aff      	cmp	r2, #255	; 0xff
 800aa50:	bf85      	ittet	hi
 800aa52:	238a      	movhi	r3, #138	; 0x8a
 800aa54:	6003      	strhi	r3, [r0, #0]
 800aa56:	700a      	strbls	r2, [r1, #0]
 800aa58:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800aa5c:	bf98      	it	ls
 800aa5e:	2001      	movls	r0, #1
 800aa60:	4770      	bx	lr
 800aa62:	4608      	mov	r0, r1
 800aa64:	4770      	bx	lr
	...

0800aa68 <_init>:
 800aa68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa6a:	bf00      	nop
 800aa6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa6e:	bc08      	pop	{r3}
 800aa70:	469e      	mov	lr, r3
 800aa72:	4770      	bx	lr

0800aa74 <_fini>:
 800aa74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa76:	bf00      	nop
 800aa78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa7a:	bc08      	pop	{r3}
 800aa7c:	469e      	mov	lr, r3
 800aa7e:	4770      	bx	lr
