// Seed: 3732628385
module module_0 ();
  assign id_1 = 1;
  assign id_1 = ~1;
  module_2(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1
  );
  assign id_1 = 1;
endmodule
module module_1;
  wire id_2, id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  id_10 :
  assert property (@(posedge 1) 1) if ({1{id_3 == 1 == 1'h0 - id_2}});
  wire id_11;
  integer id_12 = (id_2), id_13 = 1;
  wire id_14;
  wire id_15;
  wire id_16;
  assign id_8 = 1;
endmodule
