
                                IC Compiler (TM)
                              IC Compiler-PC (TM)
                              IC Compiler-XP (TM)
                              IC Compiler-DP (TM)
                              IC Compiler-AG (TM)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
Initializing gui preferences from file  /home/graduation_project3/2015103977/.synopsys_icc_prefs.tcl
#******************************************************************************
#**                            07_route_opt                                  **
#**                      Optimization after Routing                          **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                          07_route_opt.tcl                              "
                          07_route_opt.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "07_route_opt"
07_route_opt
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_07_route_opt
if {[file exist $_mw_lib]} {
	sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_06_route -to $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_07_route_opt ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/khu_sensor_pad_07_route_opt' in reference library control file is inconsistent with current library path '/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_07_route_opt.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
	6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
	Main Library (khu_sensor_pad_07_route_opt)|	Reference Library (std150e_prim_050504)
	Upper Layer     MET6 (130, 130)   |	MET6 (10, 40)	 (MWLIBP-324)
{khu_sensor_pad_07_route_opt}
remove_mw_cel 	[remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]] 	-all_versions -all_view -verbose
0
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/graduation_project3/2015103977/03_Physical_Synthesis/mw_db/khu_sensor_pad_07_route_opt" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
## Read scenario file
sh sed -i '/set_max_fanout/d' $FUNC1_SDC
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
if { $ROUTE_OPT_SCN_READ_AGAIN } {
	remove_sdc
	remove_scenario -all
	source $ICC_MCMM_SCENARIOS_FILE
}
set_active_scenario $ROUTE_OPT_SCN
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
	marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
	have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (111 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Error: value not specified for option '-arnoldi_effort' (CMD-008)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place14 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

1
# Setting for Route Optimization
foreach scenario [all_active_scenarios] {
	current_scenario $scenario

	# Setting for Route Optimization
	set_app_var enable_recovery_removal_arcs true
	set_app_var timing_remove_clock_reconvergence_pessimism true

	foreach_in_collection clock [all_clocks] {
		set clock_name [get_attr $clock name]
		puts "SEC_INFO: Working on clock: $clock_name"
		set clock_source [get_attr $clock sources -quiet]

		if { [sizeof_col $clock_source] > 0 } {
			if { ![info exists found($clock_name)] } {
				set_propagated_clock [get_attr $clock sources -quiet]
				puts "Internal clock. Propagating."
			}
		} else {
			puts "External clock. Not propagating."
		}
	}

	# Set false path over 2ns path
	# Same as detect_longnet it samsung013 aux
	if { $HOLD_FIX == "true" } {
		set_fix_hold [all_clocks]
		set_fix_hold_options -default
	} else {
		remove_attribute [all_clocks] fix_hold
	}

	#Inout optimization
	if { !$INOUT_OPT } {
		set_false_path -from [all_inputs]
		set_false_path -to [all_outputs]
	}
}
Current scenario is: func1_wst
SEC_INFO: Working on clock: clk
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
SEC_INFO: Working on clock: clk_half
Information: set_input_delay values are added to the propagated clock skew. (TIM-113)
Internal clock. Propagating.
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/graduation_project3/2015103977/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.72 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
#Route optimization
route_opt 	-skip_initial_routei 	-effort medium 	-xtalk_reduction
Error: unknown option '-skip_initial_routei' (CMD-010)
# incremental route optimization
route_opt -incremental
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:06:01 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.51
  Critical Path Slack:           3.70
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.74
  Critical Path Slack:           1.49
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          5.01
  Critical Path Slack:           6.43
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.34
  Total Hold Violation:        -59.58
  No. of Hold Violations:      410.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5189
  Leaf Cell Count:              23034
  Buf/Inv Cell Count:            2628
  Buf Cell Count:                  19
  Inv Cell Count:                2609
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     17654
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    46940.011840
  Noncombinational Area: 36134.323383
  Buf/Inv Area:           1929.340595
  Total Buffer Area:            26.00
  Total Inverter Area:        1903.34
  Macro/Black Box Area:      0.000000
  Net Area:                807.001795
  Net XLength        :      414755.38
  Net YLength        :      539266.31
  -----------------------------------
  Cell Area:             83074.335223
  Design Area:           83881.337018
  Net Length        :       954021.69


  Design Rules
  -----------------------------------
  Total Number of Nets:         25555
  Nets With Violations:            79
  Max Trans Violations:            46
  Max Cap Violations:              68
  Max Net Length Violations:        1
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               38.08
  -----------------------------------------
  Overall Compile Time:               38.95
  Overall Compile Wall Clock Time:    39.10

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.34  TNS: 59.58  Number of Violating Paths: 410  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.34  TNS: 59.58  Number of Violating Paths: 410  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.3385 TNS: 59.5846  Number of Violating Path: 410
ROPT:    Number of DRC Violating Nets: 79
ROPT:    Number of Route Violation: 7 
ROPT:    Running Incremental Optimization Stage             Sat Sep  5 06:06:01 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 79
  Total moveable cell area: 378802.5
  Total fixed cell area: 387540.7
  Total physical cell area: 766343.2
  Core area: (187620 187620 1008220 1004820)



  Scenario: func1_wst  (Hold)  WNS: 0.34  TNS: 59.58  Number of Violating Paths: 410  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.34  TNS: 59.58  Number of Violating Paths: 410  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   83074.7      0.00       0.0    3360.3                              -59.58  


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   83075.0      0.00       0.0    3360.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n53    -59.58  
    0:00:06   83075.3      0.00       0.0    3359.9 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n599    -59.58  
    0:00:07   83075.7      0.00       0.0    3359.7 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n596    -59.58  
    0:00:07   83076.0      0.00       0.0    3359.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n597    -59.58  
    0:00:07   83076.3      0.00       0.0    3359.3 khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n600    -59.58  
    0:00:07   83076.7      0.00       0.0    3359.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n608    -59.58  
    0:00:07   83077.0      0.00       0.0    3359.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n117    -59.58  
    0:00:08   83077.3      0.00       0.0    3358.9 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n83    -59.58  
    0:00:08   83077.7      0.00       0.0    3358.7 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n117    -59.58  
    0:00:08   83078.0      0.00       0.0    3358.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n600    -59.58  
    0:00:08   83078.3      0.00       0.0    3358.5 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n11    -59.58  
    0:00:08   83078.7      0.00       0.0    3358.3 khu_sensor_top/ads1292_filter/iir_hpf/n563    -59.58  
    0:00:08   83079.0      0.00       0.0    3358.2 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n600    -59.58  
    0:00:09   83079.3      0.00       0.0    3358.1 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n83    -59.58  
    0:00:09   83079.7      0.00       0.0    3358.0 khu_sensor_top/ads1292_filter/iir_lpf/add/n98    -59.58  
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_m_reg_1_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0380318  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_m_reg_0_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0439957  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (ad2d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2061(ad2d2_hd)/B-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 0.00138334/1.24896e+12, out_cap = 0.0906666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 5.82728e+11/0.128868, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.000814985/1.37776e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_6_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0577465  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_5_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0513703  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_4_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0568841  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_3_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0510086  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_2_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0564477  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_1_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0575108  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr2d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1229(nr2d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138334/1.24896e+12, out_cap = 0.0877708  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1162(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00343254/9.64165e+11, out_cap = 0.0642487  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1162(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00343254/9.64165e+11, out_cap = 0.0642487  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1162(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00343254/9.64165e+11, out_cap = 0.0642487  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1162(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00343254/9.64165e+11, out_cap = 0.0642487  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1162(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00343254/9.64165e+11, out_cap = 0.0642487  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1162(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00343254/9.64165e+11, out_cap = 0.0642487  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1162(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00343254/9.64165e+11, out_cap = 0.0642487  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_22_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0549602  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00204671/1.10368e+12, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00204671/1.10368e+12, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00204671/1.10368e+12, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00204671/1.10368e+12, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1166(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0591019  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00203728/1.10368e+12, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00263322/9.82004e+11, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00203728/1.10368e+12, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00203728/1.10368e+12, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00263322/9.82004e+11, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00203728/1.10368e+12, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00263322/9.82004e+11, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00263322/9.82004e+11, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00203728/1.10368e+12, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00203728/1.10368e+12, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1165(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00203728/1.10368e+12, out_cap = 0.0616094  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/b_m_reg_0_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0549841  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00295783/9.69006e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00295783/9.69006e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00295783/9.69006e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00295783/9.69006e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.002656/9.91021e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00295783/9.69006e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00295783/9.69006e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1167(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00295783/9.69006e+11, out_cap = 0.0546666  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00342243/9.64165e+11, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00342243/9.64165e+11, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00342243/9.64165e+11, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00342243/9.64165e+11, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1163(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0650562  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00258626/9.82004e+11, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00258626/9.82004e+11, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00258626/9.82004e+11, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00258626/9.82004e+11, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/B-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/B-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00265215/1.09621e+12, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00258626/9.82004e+11, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/A-->S (min-falling sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00258626/9.82004e+11, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fad1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U1164(fad1_hd)/A-->S (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00258626/9.82004e+11, out_cap = 0.0619955  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (fd1qd1_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/a_m_reg_2_(fd1qd1_hd)/CK-->Q (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 2e+15/2e+15, out_cap = 0.0928365  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 1.63194e+10/6.15055e+09, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 1.63194e+10/6.15055e+09, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.000814985/1.37776e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 1.06498e+11/1.87715e+09, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 1.06498e+11/1.87715e+09, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.000814985/1.37776e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 1.49594e+11/0.0190563, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.000814985/1.37776e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 1.9671e+11/0.0210315, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.000814985/1.37776e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 2.5361e+11/0.0257704, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.000814985/1.37776e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 2.91488e+11/0.0314597, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/A-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.000814985/1.37776e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/B-->Y (min-rising sdn sense)
	  because the library data indicates a non-positive drive resistance.
	  [r/f inp_slew = 0.00138119/1.24896e+12, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Warning: Failed to compute the effective capacitance for the timing arc
	 (nr3d2_hd) khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/U2067(nr3d2_hd)/C-->Y (min-falling sdn sense)
	  because the library data is inconsistent with a linear driver-model.
	  [r/f inp_slew = 3.39856e+11/0.0403162, out_cap = 0.0918863  (lib units)] (RCCALC-004)
Information: Reached RCCALC-004 limit - additional messages will be suppressed.  (RCCALC-013)
    0:00:09   83081.3      0.00       0.0    3357.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n2116    -59.58  
    0:00:09   83081.7      0.00       0.0    3357.8 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n95    -59.58  
    0:00:09   83082.0      0.00       0.0    3357.7 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n594    -59.58  
    0:00:10   83082.3      0.00       0.0    3357.6 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n597    -59.58  
    0:00:10   83082.7      0.00       0.0    3357.5 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n119    -59.58  
    0:00:10   83083.0      0.00       0.0    3357.4 khu_sensor_top/ads1292_filter/iir_lpf/n694    -59.58  
    0:00:10   83085.3      0.00       0.0    3357.3 khu_sensor_top/ads1292_filter/iir_notch/add_2/n128    -59.58  
    0:00:10   83085.7      0.00       0.0    3357.3 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n602    -59.58  
    0:00:10   83086.0      0.00       0.0    3357.2 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n605    -59.58  
    0:00:11   83086.3      0.00       0.0    3357.1 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n93    -59.58  
    0:00:11   83087.0      0.00       0.0    3357.0 khu_sensor_top/mpr121_controller/n228    -59.58  
    0:00:11   83087.3      0.00       0.0    3357.0 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n599    -59.58  
    0:00:11   83087.7      0.00       0.0    3356.9 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n69    -59.58  
    0:00:11   83088.0      0.00       0.0    3356.9 khu_sensor_top/ads1292_filter/iir_notch/n1060    -59.58  
    0:00:11   83088.3      0.00       0.0    3356.8 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n606    -59.58  
    0:00:11   83088.7      0.00       0.0    3356.8 khu_sensor_top/ads1292_filter/iir_lpf/add/n235    -59.58  
    0:00:12   83089.0      0.00       0.0    3356.8 khu_sensor_top/ads1292_filter/iir_lpf/n691    -59.58  
    0:00:12   83089.7      0.00       0.0    3356.7 khu_sensor_top/sensor_core/n82    -59.58  
    0:00:12   83090.0      0.00       0.0    3356.7 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n41    -59.58  
    0:00:12   83090.3      0.00       0.0    3356.7 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n87    -59.58  
    0:00:12   83092.0      0.00       0.0    3356.6 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n607    -59.58  
    0:00:12   83092.3      0.00       0.0    3356.6 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n100    -59.58  
    0:00:12   83092.7      0.00       0.0    3356.6 khu_sensor_top/sensor_core/n68    -59.58  
    0:00:13   83093.0      0.00       0.0    3356.6 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n598    -59.58  
    0:00:13   83091.3      0.00       0.0    3356.6 khu_sensor_top/ads1292_filter/iir_notch/add_2/n130    -59.58  
    0:00:13   83091.3      0.00       0.0    3356.5 khu_sensor_top/sensor_core/n62    -59.58  
    0:00:13   83091.7      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n607    -59.58  
    0:00:13   83092.0      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n600    -59.58  
    0:00:13   83092.7      0.00       0.0    3356.5 khu_sensor_top/sensor_core/n6    -59.58  

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:14   83094.0      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[8]    -59.58  
    0:00:14   83094.0      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[8]    -59.58  
    0:00:14   83095.3      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[22]    -59.58  
    0:00:14   83095.3      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[22]    -59.58  
    0:00:14   83096.7      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[30]    -59.58  
    0:00:14   83096.7      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[30]    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[31]    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[31]    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/add_2/n890    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.5 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n2301    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n2376    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n2301    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2301    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n2339    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n2301    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n2148    -59.58  
    0:00:14   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n2339    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_hpf/add/n287    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n2301    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/mult_x_1/n2339    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/n487    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n2376    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_3/n423    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2339    -59.58  
    0:00:15   83098.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_hpf/add/n890    -59.58  
    0:00:15   83099.3      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[27]    -59.58  
    0:00:15   83099.3      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[27]    -59.58  
    0:00:15   83100.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[2]    -59.58  
    0:00:15   83100.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[2]    -59.58  
    0:00:15   83100.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n2339    -59.58  
    0:00:15   83100.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_hpf/mult/n454    -59.58  
    0:00:15   83102.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_m[22]    -59.58  
    0:00:15   83102.0      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/b_m[22]    -59.58  
    0:00:15   83103.3      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m[0]    -59.58  
    0:00:15   83103.3      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/b_m[0]    -59.58  
    0:00:15   83104.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[28]    -59.58  
    0:00:15   83104.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/add_2/o_Z[28]    -59.58  
    0:00:15   83104.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n2376    -59.58  
    0:00:16   83104.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n2263    -59.58  
    0:00:16   83104.7      0.00       0.0    3356.4 khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n2187    -59.58  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    556 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep  5 06:06:17 2020
****************************************
Std cell utilization: 58.89%  (249314/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 57.89%  (239234/(423355-10106))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        249314   sites, (non-fixed:239234 fixed:10080)
                      22999    cells, (non-fixed:22576  fixed:423)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      10106    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       100 
Avg. std cell width:  4.07 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep  5 06:06:17 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 74 (out of 22576) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep  5 06:06:17 2020
****************************************

avg cell displacement:    0.340 um ( 0.09 row height)
max cell displacement:    0.658 um ( 0.18 row height)
std deviation:            0.209 um ( 0.06 row height)
number of cell moved:         9 cells (out of 22576 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Legalizing 69 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep  5 06:06:17 2020
****************************************

avg cell displacement:    3.140 um ( 0.87 row height)
max cell displacement:    7.458 um ( 2.07 row height)
std deviation:            2.356 um ( 0.65 row height)
number of cell moved:        35 cells (out of 22576 cells)

Total 0 cells has large displacement (e.g. > 10.800 um or 3 row height)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    556 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3600), object's width and height(1196000,1196000). (PSYN-523)
Warning: Die area is not integer multiples of min site width (440), object's width and height(1196000,1196000). (PSYN-523)
Warning: Cell pad44 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Warning: Cell pad44 is not integer multiples of min site height (3600), object's width and height(137620,137620). (PSYN-523)
Warning: Cell pad43 is not integer multiples of min site width (440), object's width and height(60000,137620). (PSYN-523)
Note - message 'PSYN-523' limit (5) exceeded.  Remainder will be suppressed.

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant
Split 9 nets of total 9 nets.
Updating the database ...
ROPT:    Incremental Optimization Stage Done             Sat Sep  5 06:06:20 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sat Sep  5 06:06:21 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   61  Alloctr   61  Proc    0 
[ECO: Extraction] Total (MB): Used   65  Alloctr   66  Proc 2579 
Num of eco nets = 25420
Num of open eco nets = 129
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   64  Alloctr   64  Proc    0 
[ECO: Init] Total (MB): Used   68  Alloctr   69  Proc 2579 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   72  Alloctr   73  Proc 2579 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_global_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,1196.00,1196.00)
Number of routing layers = 6
layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build Tech Data] Total (MB): Used   83  Alloctr   84  Proc 2579 
Net statistics:
Total number of nets     = 25420
Number of nets to route  = 129
Number of single or zero port nets = 4
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-medium = 1
125 nets are partially connected,
 of which 125 are detail routed and 0 are global routed.
25287 nets are fully connected,
 of which 25287 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    8  Alloctr    8  Proc    0 
[End of Build All Nets] Total (MB): Used   91  Alloctr   92  Proc 2579 
Average gCell capacity  2.99	 on layer (1)	 MET1
Average gCell capacity  5.16	 on layer (2)	 MET2
Average gCell capacity  5.96	 on layer (3)	 MET3
Average gCell capacity  5.55	 on layer (4)	 MET4
Average gCell capacity  5.51	 on layer (5)	 MET5
Average gCell capacity  0.00	 on layer (6)	 MET6
Average number of tracks per gCell 9.01	 on layer (1)	 MET1
Average number of tracks per gCell 8.21	 on layer (2)	 MET2
Average number of tracks per gCell 9.01	 on layer (3)	 MET3
Average number of tracks per gCell 8.21	 on layer (4)	 MET4
Average number of tracks per gCell 9.01	 on layer (5)	 MET5
Average number of tracks per gCell 4.11	 on layer (6)	 MET6
Number of gCells = 659352
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   92  Alloctr   94  Proc 2579 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   14  Alloctr   16  Proc    0 
[End of Build Data] Total (MB): Used   92  Alloctr   94  Proc 2579 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   92  Alloctr   94  Proc 2579 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   92  Alloctr   94  Proc 2579 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1439 Max = 11 GRCs =   741 (0.34%)
Initial. H routing: Overflow =   139 Max =  5 (GRCs =  1) GRCs =   101 (0.09%)
Initial. V routing: Overflow =  1300 Max = 11 (GRCs =  2) GRCs =   640 (0.58%)
Initial. MET1       Overflow =    25 Max =  2 (GRCs =  1) GRCs =    24 (0.02%)
Initial. MET2       Overflow =   845 Max = 11 (GRCs =  1) GRCs =   427 (0.39%)
Initial. MET3       Overflow =   114 Max =  5 (GRCs =  1) GRCs =    77 (0.07%)
Initial. MET4       Overflow =   454 Max = 11 (GRCs =  1) GRCs =   213 (0.19%)
Initial. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     96.0 2.71 0.01 0.64 0.00 0.28 0.14 0.00 0.07 0.00 0.08 0.01 0.00 0.02
MET2     56.4 8.83 10.8 10.5 1.41 5.95 3.24 1.19 0.47 0.00 0.53 0.09 0.10 0.23
MET3     57.5 6.90 8.62 9.14 6.40 5.62 3.21 1.60 0.69 0.00 0.21 0.04 0.02 0.01
MET4     66.9 9.50 8.16 7.07 0.92 3.85 2.17 0.63 0.24 0.00 0.36 0.09 0.05 0.07
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.9 5.48 5.41 5.35 1.69 3.06 1.71 0.66 0.28 0.00 0.23 0.04 0.03 0.06


Initial. Total Wire Length = 186.99
Initial. Layer MET1 wire length = 2.51
Initial. Layer MET2 wire length = 154.54
Initial. Layer MET3 wire length = 29.94
Initial. Layer MET4 wire length = 0.00
Initial. Layer MET5 wire length = 0.00
Initial. Layer MET6 wire length = 0.00
Initial. Total Number of Contacts = 75
Initial. Via VIA12 count = 51
Initial. Via VIA23 count = 23
Initial. Via VIA34 count = 1
Initial. Via VIA45 count = 0
Initial. Via VIA56 count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   92  Alloctr   94  Proc 2579 
phase1. Routing result:
phase1. Both Dirs: Overflow =  1439 Max = 11 GRCs =   741 (0.34%)
phase1. H routing: Overflow =   139 Max =  5 (GRCs =  1) GRCs =   101 (0.09%)
phase1. V routing: Overflow =  1300 Max = 11 (GRCs =  2) GRCs =   640 (0.58%)
phase1. MET1       Overflow =    25 Max =  2 (GRCs =  1) GRCs =    24 (0.02%)
phase1. MET2       Overflow =   845 Max = 11 (GRCs =  1) GRCs =   427 (0.39%)
phase1. MET3       Overflow =   114 Max =  5 (GRCs =  1) GRCs =    77 (0.07%)
phase1. MET4       Overflow =   454 Max = 11 (GRCs =  1) GRCs =   213 (0.19%)
phase1. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     96.0 2.71 0.01 0.64 0.00 0.28 0.14 0.00 0.07 0.00 0.08 0.01 0.00 0.02
MET2     56.4 8.83 10.8 10.5 1.41 5.95 3.24 1.19 0.47 0.00 0.53 0.09 0.10 0.23
MET3     57.5 6.90 8.62 9.14 6.40 5.62 3.21 1.60 0.69 0.00 0.21 0.04 0.02 0.01
MET4     66.9 9.50 8.16 7.07 0.92 3.85 2.17 0.63 0.24 0.00 0.36 0.09 0.05 0.07
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.9 5.48 5.41 5.35 1.69 3.06 1.71 0.66 0.28 0.00 0.23 0.04 0.03 0.06


phase1. Total Wire Length = 186.99
phase1. Layer MET1 wire length = 2.51
phase1. Layer MET2 wire length = 154.54
phase1. Layer MET3 wire length = 29.94
phase1. Layer MET4 wire length = 0.00
phase1. Layer MET5 wire length = 0.00
phase1. Layer MET6 wire length = 0.00
phase1. Total Number of Contacts = 75
phase1. Via VIA12 count = 51
phase1. Via VIA23 count = 23
phase1. Via VIA34 count = 1
phase1. Via VIA45 count = 0
phase1. Via VIA56 count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   92  Alloctr   94  Proc 2579 
phase2. Routing result:
phase2. Both Dirs: Overflow =  1439 Max = 11 GRCs =   741 (0.34%)
phase2. H routing: Overflow =   139 Max =  5 (GRCs =  1) GRCs =   101 (0.09%)
phase2. V routing: Overflow =  1300 Max = 11 (GRCs =  2) GRCs =   640 (0.58%)
phase2. MET1       Overflow =    25 Max =  2 (GRCs =  1) GRCs =    24 (0.02%)
phase2. MET2       Overflow =   845 Max = 11 (GRCs =  1) GRCs =   427 (0.39%)
phase2. MET3       Overflow =   114 Max =  5 (GRCs =  1) GRCs =    77 (0.07%)
phase2. MET4       Overflow =   454 Max = 11 (GRCs =  1) GRCs =   213 (0.19%)
phase2. MET5       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MET6       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
MET1     96.0 2.71 0.01 0.64 0.00 0.28 0.14 0.00 0.07 0.00 0.08 0.01 0.00 0.02
MET2     56.4 8.83 10.8 10.5 1.41 5.95 3.24 1.19 0.47 0.00 0.53 0.09 0.10 0.23
MET3     57.5 6.90 8.62 9.14 6.40 5.62 3.21 1.60 0.69 0.00 0.21 0.04 0.02 0.01
MET4     66.9 9.50 8.16 7.07 0.92 3.85 2.17 0.63 0.24 0.00 0.36 0.09 0.05 0.07
MET5     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MET6     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    75.9 5.48 5.41 5.35 1.69 3.06 1.71 0.66 0.28 0.00 0.23 0.04 0.03 0.06


phase2. Total Wire Length = 186.99
phase2. Layer MET1 wire length = 2.51
phase2. Layer MET2 wire length = 154.54
phase2. Layer MET3 wire length = 29.94
phase2. Layer MET4 wire length = 0.00
phase2. Layer MET5 wire length = 0.00
phase2. Layer MET6 wire length = 0.00
phase2. Total Number of Contacts = 75
phase2. Via VIA12 count = 51
phase2. Via VIA23 count = 23
phase2. Via VIA34 count = 1
phase2. Via VIA45 count = 0
phase2. Via VIA56 count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   14  Alloctr   16  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   92  Alloctr   94  Proc 2579 

Congestion utilization per direction:
Average vertical track utilization   = 17.00 %
Peak    vertical track utilization   = 175.00 %
Average horizontal track utilization =  9.07 %
Peak    horizontal track utilization = 137.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -4  Alloctr   -5  Proc    0 
[GR: Done] Total (MB): Used   90  Alloctr   91  Proc 2579 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:01 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   17  Alloctr   17  Proc    0 
[GR: Done] Total (MB): Used   90  Alloctr   91  Proc 2579 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Global Routing] Total (MB): Used   77  Alloctr   78  Proc 2579 
[ECO: GR] Elapsed real time: 0:00:04 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: GR] Stage (MB): Used   73  Alloctr   73  Proc    0 
[ECO: GR] Total (MB): Used   77  Alloctr   78  Proc 2579 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_track_options'
-crosstalk_driven                                       :	 true                
-timing_driven                                          :	 true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    2  Alloctr    2  Proc    0 
[Track Assign: Read routes] Total (MB): Used   76  Alloctr   77  Proc 2579 

Start initial assignment
Routed partition 1/20      
Routed partition 2/20      
Routed partition 3/20      
Routed partition 4/20      
Routed partition 5/20      
Routed partition 6/20      
Routed partition 7/20      
Routed partition 8/20      
Routed partition 9/20      
Routed partition 10/20     
Routed partition 11/20     
Routed partition 12/20     
Routed partition 13/20     
Routed partition 14/20     
Routed partition 15/20     
Routed partition 16/20     
Routed partition 17/20     
Routed partition 18/20     
Routed partition 19/20     
Routed partition 20/20     

Number of wires with overlap after iteration 0 = 219 of 332


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   76  Alloctr   77  Proc 2579 

Reroute to fix overlaps
Routed partition 1/20      
Routed partition 2/20      
Routed partition 3/20      
Routed partition 4/20      
Routed partition 5/20      
Routed partition 6/20      
Routed partition 7/20      
Routed partition 8/20      
Routed partition 9/20      
Routed partition 10/20     
Routed partition 11/20     
Routed partition 12/20     
Routed partition 13/20     
Routed partition 14/20     
Routed partition 15/20     
Routed partition 16/20     
Routed partition 17/20     
Routed partition 18/20     
Routed partition 19/20     
Routed partition 20/20     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   76  Alloctr   77  Proc 2579 

Number of wires with overlap after iteration 1 = 144 of 269


Wire length and via report:
---------------------------
Number of MET1 wires: 62 		 VIA01: 0
Number of MET2 wires: 137 		 VIA12: 157
Number of MET3 wires: 53 		 VIA23: 87
Number of MET4 wires: 17 		 VIA34: 33
Number of MET5 wires: 0 		 VIA45: 0
Number of MET6 wires: 0 		 VIA56: 0
Total number of wires: 269 		 vias: 277

Total MET1 wire length: 16.2
Total MET2 wire length: 158.6
Total MET3 wire length: 79.9
Total MET4 wire length: 56.8
Total MET5 wire length: 0.0
Total MET6 wire length: 0.0
Total wire length: 311.5

Longest MET1 wire length: 0.9
Longest MET2 wire length: 5.6
Longest MET3 wire length: 4.0
Longest MET4 wire length: 10.4
Longest MET5 wire length: 0.0
Longest MET6 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   73  Alloctr   74  Proc 2579 
[ECO: CDR] Elapsed real time: 0:00:05 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   69  Alloctr   69  Proc    0 
[ECO: CDR] Total (MB): Used   73  Alloctr   74  Proc 2579 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	61
Checked	24/81 Partitions, Violations =	220
Checked	27/81 Partitions, Violations =	231
Checked	30/81 Partitions, Violations =	312
Checked	33/81 Partitions, Violations =	314
Checked	36/81 Partitions, Violations =	335
Checked	39/81 Partitions, Violations =	378
Checked	42/81 Partitions, Violations =	464
Checked	45/81 Partitions, Violations =	471
Checked	48/81 Partitions, Violations =	521
Checked	51/81 Partitions, Violations =	647
Checked	54/81 Partitions, Violations =	662
Checked	57/81 Partitions, Violations =	680
Checked	60/81 Partitions, Violations =	802
Checked	63/81 Partitions, Violations =	802
Checked	66/81 Partitions, Violations =	818
Checked	69/81 Partitions, Violations =	818
Checked	72/81 Partitions, Violations =	818
Checked	75/81 Partitions, Violations =	818
Checked	78/81 Partitions, Violations =	818
Checked	81/81 Partitions, Violations =	818

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	818

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   86  Alloctr   87  Proc 2579 

Total Wire Length =                    937635 micron
Total Number of Contacts =             231505
Total Number of Wires =                200809
Total Number of PtConns =              992
Total Number of Routed Wires =       200809
Total Routed Wire Length =           937384 micron
Total Number of Routed Contacts =       231505
	Layer           MET1 :      17886 micron
	Layer           MET2 :     295847 micron
	Layer           MET3 :     374527 micron
	Layer           MET4 :     249369 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        850
	Via        VIA34_1x2 :       4741
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_2x1 :      24178
	Via            VIA23 :       4089
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66733
	Via   VIA23(rot)_2x1 :         17
	Via   VIA23(rot)_1x2 :        408
	Via        VIA23_2x1 :      26379
	Via            VIA12 :      74869
	Via       VIA12(rot) :       3708
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1954
	Via        VIA12_1x2 :      12527
	Via        VIA12_2x1 :       4172
	Via   VIA12(rot)_1x2 :       6815

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.92% (147983 / 231505 vias)
 
    Layer VIA1       = 24.48% (25470  / 104047  vias)
        Weight 1     = 24.48% (25470   vias)
        Un-optimized = 75.52% (78577   vias)
    Layer VIA2       = 95.81% (93537  / 97631   vias)
        Weight 1     = 95.81% (93537   vias)
        Un-optimized =  4.19% (4094    vias)
    Layer VIA3       = 97.15% (28975  / 29825   vias)
        Weight 1     = 97.15% (28975   vias)
        Un-optimized =  2.85% (850     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.92% (147981 / 231505 vias)
 
    Layer VIA1       = 24.48% (25468  / 104047  vias)
    Layer VIA2       = 95.81% (93537  / 97631   vias)
    Layer VIA3       = 97.15% (28975  / 29825   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.92% (147983 / 231505 vias)
 
    Layer VIA1       = 24.48% (25470  / 104047  vias)
        Weight 1     = 24.48% (25470   vias)
        Un-optimized = 75.52% (78577   vias)
    Layer VIA2       = 95.81% (93537  / 97631   vias)
        Weight 1     = 95.81% (93537   vias)
        Un-optimized =  4.19% (4094    vias)
    Layer VIA3       = 97.15% (28975  / 29825   vias)
        Weight 1     = 97.15% (28975   vias)
        Un-optimized =  2.85% (850     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/46 Partitions, Violations =	782
Routed	2/46 Partitions, Violations =	750
Routed	3/46 Partitions, Violations =	711
Routed	4/46 Partitions, Violations =	682
Routed	5/46 Partitions, Violations =	682
Routed	6/46 Partitions, Violations =	619
Routed	7/46 Partitions, Violations =	577
Routed	8/46 Partitions, Violations =	540
Routed	9/46 Partitions, Violations =	518
Routed	10/46 Partitions, Violations =	492
Routed	11/46 Partitions, Violations =	471
Routed	12/46 Partitions, Violations =	451
Routed	13/46 Partitions, Violations =	432
Routed	14/46 Partitions, Violations =	417
Routed	15/46 Partitions, Violations =	388
Routed	16/46 Partitions, Violations =	378
Routed	17/46 Partitions, Violations =	362
Routed	18/46 Partitions, Violations =	349
Routed	19/46 Partitions, Violations =	338
Routed	20/46 Partitions, Violations =	290
Routed	21/46 Partitions, Violations =	261
Routed	22/46 Partitions, Violations =	244
Routed	23/46 Partitions, Violations =	236
Routed	24/46 Partitions, Violations =	219
Routed	25/46 Partitions, Violations =	206
Routed	26/46 Partitions, Violations =	192
Routed	27/46 Partitions, Violations =	171
Routed	28/46 Partitions, Violations =	142
Routed	29/46 Partitions, Violations =	125
Routed	30/46 Partitions, Violations =	106
Routed	31/46 Partitions, Violations =	99
Routed	32/46 Partitions, Violations =	91
Routed	33/46 Partitions, Violations =	79
Routed	34/46 Partitions, Violations =	71
Routed	35/46 Partitions, Violations =	59
Routed	36/46 Partitions, Violations =	53
Routed	37/46 Partitions, Violations =	47
Routed	38/46 Partitions, Violations =	43
Routed	39/46 Partitions, Violations =	41
Routed	40/46 Partitions, Violations =	39
Routed	41/46 Partitions, Violations =	32
Routed	42/46 Partitions, Violations =	28
Routed	43/46 Partitions, Violations =	21
Routed	44/46 Partitions, Violations =	19
Routed	45/46 Partitions, Violations =	17
Routed	46/46 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 0] Total (MB): Used   86  Alloctr   87  Proc 2579 

End DR iteration 0 with 46 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 1] Elapsed real time: 0:00:12 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 1] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 1] Total (MB): Used   86  Alloctr   87  Proc 2579 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 2] Elapsed real time: 0:00:12 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 2] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 2] Total (MB): Used   86  Alloctr   87  Proc 2579 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 3] Elapsed real time: 0:00:12 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 3] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 3] Total (MB): Used   86  Alloctr   87  Proc 2579 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 4] Stage (MB): Used   13  Alloctr   13  Proc    0 
[Iter 4] Total (MB): Used   86  Alloctr   87  Proc 2579 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 9 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2


Total Wire Length =                    937667 micron
Total Number of Contacts =             231528
Total Number of Wires =                200871
Total Number of PtConns =              1058
Total Number of Routed Wires =       200871
Total Routed Wire Length =           937399 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295748 micron
	Layer           MET3 :     374668 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_1x2 :       4733
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_2x1 :      24162
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Dr init] Total (MB): Used   79  Alloctr   80  Proc 2579 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   79  Alloctr   80  Proc 2579 
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used   75  Alloctr   76  Proc 2579 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   75  Alloctr   76  Proc 2579 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n119
Net 2 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n40
Net 3 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n597
Net 4 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n600
Net 5 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/mult_x_1/n602
Net 6 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n93
Net 7 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n97
Net 8 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n594
Net 9 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n596
Net 10 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n598
Net 11 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/mult_x_1/n601
Net 12 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n128
Net 13 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n212
Net 14 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n41
Net 15 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n607
Net 16 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n608
Net 17 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n83
Net 18 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n87
Net 19 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n113
Net 20 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n605
Net 21 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n606
Net 22 = khu_sensor_top/mpr121_controller/i2c_master/n481
Net 23 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n3
Net 24 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n7
Net 25 = khu_sensor_top/ads1292_filter/iir_hpf/mult/mult_x_1/n11
Net 26 = khu_sensor_top/mpr121_controller/n226
Net 27 = khu_sensor_top/mpr121_controller/n228
Net 28 = khu_sensor_top/sensor_core/n761
Net 29 = VDD
Net 30 = VSS
Net 31 = khu_sensor_top/ads1292_filter/iir_lpf/n1
Net 32 = khu_sensor_top/ads1292_filter/iir_lpf/n3
Net 33 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/mult_x_1/n607
Net 34 = khu_sensor_top/ads1292_filter/iir_notch/mult_2/n7
Net 35 = khu_sensor_top/ads1292_filter/iir_notch/mult_1/n7
Net 36 = khu_sensor_top/uart_controller/n185
Net 37 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n20
Net 38 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n14
Net 39 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n15
Net 40 = khu_sensor_top/ads1292_filter/iir_notch/add_2/n22
Net 41 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n7
Net 42 = khu_sensor_top/uart_controller/uart_rx/r_Bit_Index[0]
Net 43 = khu_sensor_top/sensor_core/r_mpr_reg_addr[1]
Net 44 = khu_sensor_top/sensor_core/n222
Net 45 = khu_sensor_top/sensor_core/n296
Net 46 = khu_sensor_top/sensor_core/r_run_set
Net 47 = khu_sensor_top/sensor_core/n82
Net 48 = khu_sensor_top/sensor_core/n62
Net 49 = khu_sensor_top/sensor_core/n68
Net 50 = khu_sensor_top/sensor_core/r_uart_data_rx[1]
Net 51 = khu_sensor_top/sensor_core/n6
Net 52 = khu_sensor_top/mpr121_controller/n72
Net 53 = khu_sensor_top/ads1292_filter/n330
Net 54 = khu_sensor_top/ads1292_filter/n275
Net 55 = khu_sensor_top/ads1292_filter/iir_lpf/r_y_data[28]
Net 56 = khu_sensor_top/ads1292_filter/w_iir_lpf_y[24]
Net 57 = khu_sensor_top/ads1292_filter/iir_lpf/n691
Net 58 = khu_sensor_top/ads1292_filter/iir_lpf/n663
Net 59 = khu_sensor_top/ads1292_filter/iir_lpf/n707
Net 60 = khu_sensor_top/ads1292_filter/iir_lpf/n696
Net 61 = khu_sensor_top/ads1292_filter/iir_lpf/n163
Net 62 = khu_sensor_top/ads1292_filter/iir_lpf/w_rstn
Net 63 = khu_sensor_top/ads1292_filter/iir_lpf/w_add_Z[24]
Net 64 = khu_sensor_top/ads1292_filter/iir_lpf/w_add_Z[26]
Net 65 = khu_sensor_top/ads1292_filter/iir_lpf/w_add_Z[27]
Net 66 = khu_sensor_top/ads1292_filter/iir_lpf/w_add_Z[9]
Net 67 = khu_sensor_top/ads1292_filter/iir_lpf/add/n579
Net 68 = khu_sensor_top/ads1292_filter/iir_lpf/add/n676
Net 69 = khu_sensor_top/ads1292_filter/iir_lpf/add/n98
Net 70 = khu_sensor_top/ads1292_filter/iir_lpf/add/n300
Net 71 = khu_sensor_top/ads1292_filter/iir_lpf/add/n978
Net 72 = khu_sensor_top/ads1292_filter/iir_lpf/add/N220
Net 73 = khu_sensor_top/ads1292_filter/iir_lpf/add/a_m[15]
Net 74 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_1_B[11]
Net 75 = khu_sensor_top/ads1292_filter/iir_lpf/w_mult_1_Z[20]
Net 76 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/n195
Net 77 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/a_m[2]
Net 78 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/b_m[15]
Net 79 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n377
Net 80 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n647
Net 81 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2289
Net 82 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2298
Net 83 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2328
Net 84 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2300
Net 85 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2302
Net 86 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2327
Net 87 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2301
Net 88 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2326
Net 89 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2336
Net 90 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2339
Net 91 = khu_sensor_top/ads1292_filter/iir_lpf/mult_1/mult_x_1/n2364
Net 92 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[29]
Net 93 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[30]
Net 94 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[5]
Net 95 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[23]
Net 96 = khu_sensor_top/ads1292_filter/iir_lpf/r_mult_2_B[27]
Net 97 = khu_sensor_top/ads1292_filter/iir_lpf/w_mult_2_Z[29]
Net 98 = khu_sensor_top/ads1292_filter/iir_lpf/w_mult_2_Z[28]
Net 99 = khu_sensor_top/ads1292_filter/iir_lpf/w_mult_2_Z_STB
Net 100 = khu_sensor_top/ads1292_filter/iir_lpf/mult_2/n223
.... and 151 other nets
Total number of changed nets = 251 (out of 25420)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used   75  Alloctr   76  Proc 2579 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[ECO: DR] Stage (MB): Used   70  Alloctr   71  Proc    0 
[ECO: DR] Total (MB): Used   75  Alloctr   76  Proc 2579 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2



Total Wire Length =                    937667 micron
Total Number of Contacts =             231528
Total Number of Wires =                200871
Total Number of PtConns =              1058
Total Number of Routed Wires =       200871
Total Routed Wire Length =           937399 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295748 micron
	Layer           MET3 :     374668 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_1x2 :       4733
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_2x1 :      24162
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 

Total number of nets = 25420
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    937667 micron
Total Number of Contacts =             231528
Total Number of Wires =                200871
Total Number of PtConns =              1058
Total Number of Routed Wires =       200871
Total Routed Wire Length =           937399 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295748 micron
	Layer           MET3 :     374668 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_1x2 :       4733
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_2x1 :      24162
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 251 nets
[ECO: End] Elapsed real time: 0:00:19 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:19
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    5  Alloctr    6  Proc 2579 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sat Sep  5 06:06:41 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.81 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:07:04 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.51
  Critical Path Slack:           3.70
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.74
  Critical Path Slack:           1.49
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          5.01
  Critical Path Slack:           6.45
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.34
  Total Hold Violation:        -59.58
  No. of Hold Violations:      410.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5189
  Leaf Cell Count:              23043
  Buf/Inv Cell Count:            2637
  Buf Cell Count:                  28
  Inv Cell Count:                2609
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     17663
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    46970.345010
  Noncombinational Area: 36134.323383
  Buf/Inv Area:           1953.340445
  Total Buffer Area:            38.00
  Total Inverter Area:        1915.34
  Macro/Black Box Area:      0.000000
  Net Area:                807.105745
  Net XLength        :      414781.59
  Net YLength        :      539375.88
  -----------------------------------
  Cell Area:             83104.668393
  Design Area:           83911.774138
  Net Length        :       954157.50


  Design Rules
  -----------------------------------
  Total Number of Nets:         25564
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  Max Net Length Violations:        1
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               50.48
  -----------------------------------------
  Overall Compile Time:               51.56
  Overall Compile Wall Clock Time:    51.75

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.34  TNS: 59.58  Number of Violating Paths: 410  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.34  TNS: 59.58  Number of Violating Paths: 410  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.3385 TNS: 59.5847  Number of Violating Path: 410
ROPT:    Number of DRC Violating Nets: 4
ROPT:    Number of Route Violation: 7 
1
# Intermediate Save
save_mw_cel -as 01_before_shield
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named 01_before_shield. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Shielding
create_zrt_shield -with ground $MW_R_GROUND_NET -ignore_shielding_net_pins true
Error: extra positional option 'VSS' (CMD-012)
set_route_zrt_common_options -reshield_modified_nets reshield
1
# Set variable after shielding
set_extraction_options -virtual_shield_extraction FALSE
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant


Start checking for open nets ... 

Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 25420 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   67  Alloctr   68  Proc 2627 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	11/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	20/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	28/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	37/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	46/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	55/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	0
Checked	60/81 Partitions, Violations =	0
Checked	64/81 Partitions, Violations =	16
Checked	66/81 Partitions, Violations =	16
Checked	69/81 Partitions, Violations =	16
[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc   72 
[DRC CHECK] Total (MB): Used   83  Alloctr   85  Proc 2699 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   84  Alloctr   85  Proc 2699 
Information: Merged away 9 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2


Total Wire Length =                    937668 micron
Total Number of Contacts =             231528
Total Number of Wires =                200860
Total Number of PtConns =              1057
Total Number of Routed Wires =       200860
Total Routed Wire Length =           937401 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295749 micron
	Layer           MET3 :     374669 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_2x1 :      24162
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_1x2 :       4733
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 


Verify Summary:

Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.81 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:07:44 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 71.70% on scenario func1_wst

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   6.00       6.00      
  clock network delay (ideal)                             0.75       6.75      
  input external delay                                    0.35       7.10 f    
  UART_RXD (in)                                           0.00       7.10 f    
  pad29/Y (phic_p)                                        1.51 @     8.61 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00       8.61 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00       8.61 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00       8.61 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00 @     8.61 f    1.05
  data arrival time                                                  8.61      

  clock clk_half (rise edge)                             12.00      12.00      
  clock network delay (propagated)                        0.84      12.84      
  clock reconvergence pessimism                           0.00      12.84      
  clock uncertainty                                      -0.38      12.46      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      12.46 r    
  library setup time                                     -0.15      12.31      
  data required time                                                12.31      
  ------------------------------------------------------------------------------------
  data required time                                                12.31      
  data arrival time                                                 -8.61      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.70      


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: UART_TXD (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (propagated)                        0.83       0.83      
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (fd3qd1_hd)
                                                          0.00       0.83 r    1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (fd3qd1_hd)
                                                          0.39 @     1.22 r    1.05
  khu_sensor_top/uart_controller/uart_tx/icc_place1/Y (ivd1_hd)
                                                          0.08 @     1.30 f    1.05
  khu_sensor_top/uart_controller/uart_tx/OUT0 (uart_tx)
                                                          0.00       1.30 f    
  khu_sensor_top/uart_controller/OUT0 (uart_controller)
                                                          0.00       1.30 f    
  khu_sensor_top/OUT0 (khu_sensor_top)                    0.00       1.30 f    
  icc_place14/Y (ivd2_hd)                                 0.38 @     1.67 r    1.05
  pad27/PAD (phob12_p)                                    2.90 @     4.57 r    1.05
  UART_TXD (out)                                          0.00       4.57 r    
  data arrival time                                                  4.57      

  clock clk (rise edge)                                   6.00       6.00      
  clock network delay (ideal)                             0.75       6.75      
  clock reconvergence pessimism                           0.00       6.75      
  clock uncertainty                                      -0.19       6.56      
  output external delay                                  -0.50       6.06      
  data required time                                                 6.06      
  ------------------------------------------------------------------------------------
  data required time                                                 6.06      
  data arrival time                                                 -4.57      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        1.49      


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (propagated)                        0.86       0.86      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)
                                                          0.00       0.86 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/Q (fd4qd1_hd)
                                                          0.51 @     1.37 r    1.05
  khu_sensor_top/sensor_core/U599/Y (nr2d1_hd)            0.23 @     1.60 f    1.05
  khu_sensor_top/sensor_core/U33/Y (nd2d1_hd)             0.27 @     1.87 r    1.05
  khu_sensor_top/sensor_core/U597/Y (ivd1_hd)             0.21 @     2.08 f    1.05
  khu_sensor_top/sensor_core/U659/Y (nd2d1_hd)            0.34 @     2.42 r    1.05
  khu_sensor_top/sensor_core/icc_place20/Y (ivd1_hd)      0.41 @     2.83 f    1.05
  khu_sensor_top/sensor_core/icc_place18/Y (nd2d1_hd)     0.39 @     3.23 r    1.05
  khu_sensor_top/sensor_core/U594/Y (nd2d1_hd)            0.30 @     3.52 f    1.05
  khu_sensor_top/sensor_core/icc_place33/Y (nr2d1_hd)     0.64 @     4.16 r    1.05
  khu_sensor_top/sensor_core/U45/Y (nd2d1_hd)             0.36 @     4.52 f    1.05
  khu_sensor_top/sensor_core/icc_place34/Y (ivd1_hd)      0.46 @     4.98 r    1.05
  khu_sensor_top/sensor_core/U117/Y (ao211d1_hd)          0.18 @     5.16 f    1.05
  khu_sensor_top/sensor_core/U115/Y (ad4d1_hd)            0.35 @     5.52 f    1.05
  khu_sensor_top/sensor_core/U114/Y (scg18d1_hd)          0.35 @     5.87 f    1.05
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/D (fd4qd1_hd)
                                                          0.00 @     5.87 f    1.05
  data arrival time                                                  5.87      

  clock clk_half (rise edge)                             12.00      12.00      
  clock network delay (propagated)                        0.84      12.84      
  clock reconvergence pessimism                           0.00      12.84      
  clock uncertainty                                      -0.38      12.45      
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)
                                                          0.00      12.45 r    
  library setup time                                     -0.13      12.32      
  data required time                                                12.32      
  ------------------------------------------------------------------------------------
  data required time                                                12.32      
  data arrival time                                                 -5.87      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        6.45      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Dr init] Total (MB): Used   80  Alloctr   81  Proc 2699 
Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 34

Start DR iteration 34: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 34] Elapsed real time: 0:00:03 
[Iter 34] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 34] Stage (MB): Used   82  Alloctr   81  Proc    0 
[Iter 34] Total (MB): Used   88  Alloctr   89  Proc 2699 

End DR iteration 34 with 1 parts

Start DR iteration 35: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 35] Elapsed real time: 0:00:03 
[Iter 35] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 35] Stage (MB): Used   82  Alloctr   81  Proc    0 
[Iter 35] Total (MB): Used   88  Alloctr   89  Proc 2699 

End DR iteration 35 with 1 parts

Start DR iteration 36: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 36] Elapsed real time: 0:00:03 
[Iter 36] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 36] Stage (MB): Used   82  Alloctr   81  Proc    0 
[Iter 36] Total (MB): Used   88  Alloctr   89  Proc 2699 

End DR iteration 36 with 1 parts

Start DR iteration 37: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 37] Elapsed real time: 0:00:03 
[Iter 37] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 37] Stage (MB): Used   82  Alloctr   81  Proc    0 
[Iter 37] Total (MB): Used   88  Alloctr   89  Proc 2699 

End DR iteration 37 with 1 parts

Start DR iteration 38: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 38] Elapsed real time: 0:00:03 
[Iter 38] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 38] Stage (MB): Used   82  Alloctr   81  Proc    0 
[Iter 38] Total (MB): Used   88  Alloctr   89  Proc 2699 

End DR iteration 38 with 1 parts

Stop DR since not converging

[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used   70  Alloctr   70  Proc    0 
[DR] Total (MB): Used   76  Alloctr   77  Proc 2699 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used   70  Alloctr   70  Proc    0 
[DR: Done] Total (MB): Used   76  Alloctr   77  Proc 2699 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 9 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2



Total Wire Length =                    937668 micron
Total Number of Contacts =             231528
Total Number of Wires =                200863
Total Number of PtConns =              1057
Total Number of Routed Wires =       200863
Total Routed Wire Length =           937401 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295749 micron
	Layer           MET3 :     374669 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_2x1 :      24162
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_1x2 :       4733
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 

Total number of nets = 25420
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# incremental route optimization 2
route_opt -incremental -size_only
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (user_define). (ROPT-020)
Information: Running track assign with timing driven mode true (user_define). (ROPT-020)
Information: Running detail route with timing driven mode true (user_define). (ROPT-020)
Information: Running global route with crosstalk driven mode true (user_define). (ROPT-021)
Information: Running track assign with crosstalk driven mode true (user_define). (ROPT-021)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.79 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:08:14 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.51
  Critical Path Slack:           3.70
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.74
  Critical Path Slack:           1.49
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          5.01
  Critical Path Slack:           6.45
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.34
  Total Hold Violation:        -59.57
  No. of Hold Violations:      410.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5189
  Leaf Cell Count:              23043
  Buf/Inv Cell Count:            2637
  Buf Cell Count:                  28
  Inv Cell Count:                2609
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     17663
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    46970.345010
  Noncombinational Area: 36134.323383
  Buf/Inv Area:           1953.340445
  Total Buffer Area:            38.00
  Total Inverter Area:        1915.34
  Macro/Black Box Area:      0.000000
  Net Area:                807.105745
  Net XLength        :      414790.62
  Net YLength        :      539370.00
  -----------------------------------
  Cell Area:             83104.668393
  Design Area:           83911.774138
  Net Length        :       954160.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         25564
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  Max Net Length Violations:        1
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               50.48
  -----------------------------------------
  Overall Compile Time:               51.56
  Overall Compile Wall Clock Time:    51.75

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.34  TNS: 59.57  Number of Violating Paths: 410  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.34  TNS: 59.57  Number of Violating Paths: 410  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.3385 TNS: 59.5745  Number of Violating Path: 410
ROPT:    Number of DRC Violating Nets: 4
ROPT:    Number of Route Violation: 7 
ROPT:    Running Incremental Optimization Stage             Sat Sep  5 06:08:14 2020

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------


Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)

  Nets with DRC Violations: 4
  Total moveable cell area: 378946.7
  Total fixed cell area: 387540.7
  Total physical cell area: 766487.4
  Core area: (187620 187620 1008220 1004820)



  Scenario: func1_wst  (Hold)  WNS: 0.34  TNS: 59.57  Number of Violating Paths: 410  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.34  TNS: 59.57  Number of Violating Paths: 410  (with Crosstalk delta delays)

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Crosstalk fixing is ON . Delta-delay: ON, Delta-Slew: OFF, Static-Noise: ON.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (min_path)  (max_capacitance)  (max_net_length)
  ------------------------------------

  Beginning Hold Fix Optimization
  --------------------------------

  Beginning Max Capacitance Fix
  ------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    556 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep  5 06:08:22 2020
****************************************
Std cell utilization: 58.89%  (249314/(423355-0))
(Non-fixed + Fixed)
Std cell utilization: 57.89%  (239234/(423355-10106))
(Non-fixed only)
Chip area:            423355   sites, bbox (187.62 187.62 1008.22 1004.82) um
Std cell area:        249314   sites, (non-fixed:239234 fixed:10080)
                      22999    cells, (non-fixed:22576  fixed:423)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      10106    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       100 
Avg. std cell width:  4.07 um 
Site array:           unit     (width: 0.44 um, height: 3.60 um, rows: 227)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep  5 06:08:22 2020
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
MET1       none          ---         ---       via additive      ---
MET2       partial     7.20        1.80        via additive      ---
MET3       partial     10000.00    10000.00    via additive      ---
MET4       partial     10000.00    10000.00    via additive      ---
MET5       partial     10000.00    10000.00    via additive      ---
MET6       partial     10000.00    10000.00    via additive      ---

Total 0 (out of 22576) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : khu_sensor_pad
  Version: N-2017.09
  Date   : Sat Sep  5 06:08:23 2020
****************************************

No cell displacement.

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 6 routable metal layers
    Top most routable layer is set to be metal4
    This is considered as a 4-metal-layer design
    Reading library information from DB ...
Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 227 horizontal rows
    77 pre-routes for placement blockage/checking
    556 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
INFO: 0 pre-routes used for checking; 0 redundant shapes removed
[end initializing data for legality checker]

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Sat Sep  5 06:08:25 2020
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Sat Sep  5 06:08:26 2020

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   61  Alloctr   61  Proc    0 
[ECO: Extraction] Total (MB): Used   68  Alloctr   69  Proc 2699 
Num of eco nets = 25420
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:03 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: Init] Stage (MB): Used   64  Alloctr   64  Proc    0 
[ECO: Init] Total (MB): Used   71  Alloctr   72  Proc 2699 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                


Begin ECO DRC check ...

Checked	1/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	27/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	36/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	45/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	54/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	0
Checked	60/81 Partitions, Violations =	0
Checked	63/81 Partitions, Violations =	0
Checked	66/81 Partitions, Violations =	16
Checked	69/81 Partitions, Violations =	16
Checked	72/81 Partitions, Violations =	16
Checked	75/81 Partitions, Violations =	16
Checked	78/81 Partitions, Violations =	16
Checked	81/81 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16

[DRC CHECK] Elapsed real time: 0:00:10 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   89  Alloctr   90  Proc 2699 

Total Wire Length =                    937668 micron
Total Number of Contacts =             231528
Total Number of Wires =                200860
Total Number of PtConns =              1057
Total Number of Routed Wires =       200860
Total Routed Wire Length =           937401 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295749 micron
	Layer           MET3 :     374669 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_2x1 :      24162
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_1x2 :       4733
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 0] Elapsed real time: 0:00:11 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used   89  Alloctr   90  Proc 2699 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used   89  Alloctr   90  Proc 2699 

End DR iteration 1 with 1 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 2] Elapsed real time: 0:00:11 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 2] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used   89  Alloctr   90  Proc 2699 

End DR iteration 2 with 1 parts

Start DR iteration 3: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 3] Elapsed real time: 0:00:11 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 3] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 3] Total (MB): Used   89  Alloctr   90  Proc 2699 

End DR iteration 3 with 1 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 4] Elapsed real time: 0:00:11 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 4] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 4] Total (MB): Used   89  Alloctr   90  Proc 2699 

End DR iteration 4 with 1 parts

Stop DR since reached max number of iterations

Information: Merged away 9 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2


Total Wire Length =                    937668 micron
Total Number of Contacts =             231528
Total Number of Wires =                200863
Total Number of PtConns =              1057
Total Number of Routed Wires =       200863
Total Routed Wire Length =           937401 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295749 micron
	Layer           MET3 :     374669 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_2x1 :      24162
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_1x2 :       4733
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:11 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   82  Alloctr   83  Proc 2699 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   82  Alloctr   83  Proc 2699 
[DR] Elapsed real time: 0:00:11 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR] Total (MB): Used   78  Alloctr   79  Proc 2699 
[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used   78  Alloctr   79  Proc 2699 


Finished timing optimization in DR ...


Nets that have been changed:
Total number of changed nets = 0 (out of 25420)

[DR: Done] Elapsed real time: 0:00:11 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc    0 
[DR: Done] Total (MB): Used   78  Alloctr   79  Proc 2699 
[ECO: DR] Elapsed real time: 0:00:14 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[ECO: DR] Stage (MB): Used   70  Alloctr   70  Proc    0 
[ECO: DR] Total (MB): Used   78  Alloctr   79  Proc 2699 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2



Total Wire Length =                    937668 micron
Total Number of Contacts =             231528
Total Number of Wires =                200863
Total Number of PtConns =              1057
Total Number of Routed Wires =       200863
Total Routed Wire Length =           937401 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295749 micron
	Layer           MET3 :     374669 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_2x1 :      24162
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_1x2 :       4733
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 

Total number of nets = 25420
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    937668 micron
Total Number of Contacts =             231528
Total Number of Wires =                200863
Total Number of PtConns =              1057
Total Number of Routed Wires =       200863
Total Routed Wire Length =           937401 micron
Total Number of Routed Contacts =       231528
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295749 micron
	Layer           MET3 :     374669 micron
	Layer           MET4 :     249507 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        912
	Via        VIA34_2x1 :      24162
	Via   VIA34(rot)_1x2 :         56
	Via        VIA34_1x2 :       4733
	Via            VIA23 :       4228
	Via       VIA23(rot) :          5
	Via        VIA23_1x2 :      66647
	Via   VIA23(rot)_2x1 :         19
	Via   VIA23(rot)_1x2 :        411
	Via        VIA23_2x1 :      26330
	Via            VIA12 :      74994
	Via       VIA12(rot) :       3748
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1927
	Via        VIA12_1x2 :      12478
	Via        VIA12_2x1 :       4093
	Via   VIA12(rot)_1x2 :       6781

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 63.77% (147638 / 231528 vias)
 
    Layer VIA1       = 24.30% (25279  / 104023  vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 63.77% (147640 / 231528 vias)
 
    Layer VIA1       = 24.30% (25281  / 104023  vias)
        Weight 1     = 24.30% (25281   vias)
        Un-optimized = 75.70% (78742   vias)
    Layer VIA2       = 95.66% (93407  / 97640   vias)
        Weight 1     = 95.66% (93407   vias)
        Un-optimized =  4.34% (4233    vias)
    Layer VIA3       = 96.95% (28951  / 29863   vias)
        Weight 1     = 96.95% (28951   vias)
        Un-optimized =  3.05% (912     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 0 nets
[ECO: End] Elapsed real time: 0:00:15 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    8  Alloctr    9  Proc 2699 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Sat Sep  5 06:08:41 2020

  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.78 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:09:04 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.51
  Critical Path Slack:           3.70
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          3.74
  Critical Path Slack:           1.49
  Critical Path Clk Period:      6.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          5.01
  Critical Path Slack:           6.45
  Critical Path Clk Period:     12.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.34
  Total Hold Violation:        -59.57
  No. of Hold Violations:      410.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5189
  Leaf Cell Count:              23043
  Buf/Inv Cell Count:            2637
  Buf Cell Count:                  28
  Inv Cell Count:                2609
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     17663
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    46970.345010
  Noncombinational Area: 36134.323383
  Buf/Inv Area:           1953.340445
  Total Buffer Area:            38.00
  Total Inverter Area:        1915.34
  Macro/Black Box Area:      0.000000
  Net Area:                807.105745
  Net XLength        :      414790.62
  Net YLength        :      539370.00
  -----------------------------------
  Cell Area:             83104.668393
  Design Area:           83911.774138
  Net Length        :       954160.62


  Design Rules
  -----------------------------------
  Total Number of Nets:         25564
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  Max Net Length Violations:        1
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:               55.26
  -----------------------------------------
  Overall Compile Time:               56.55
  Overall Compile Wall Clock Time:    56.75

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.34  TNS: 59.57  Number of Violating Paths: 410  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.34  TNS: 59.57  Number of Violating Paths: 410  (with Crosstalk delta delays)

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.3385 TNS: 59.5745  Number of Violating Path: 410
ROPT:    Number of DRC Violating Nets: 4
ROPT:    Number of Route Violation: 7 
1
# Use non-timing driven Duo. If not, runtime will be increased.
set_route_zrt_global_options -timing_driven false
1
set_route_zrt_track_options  -timing_driven false
1
set_route_zrt_detail_options -timing_driven false
1
# Insert duovia
insert_zrt_redundant_vias
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 false               
-default_gate_size                                      :	 0.020000            
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 false               
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Dr init] Stage (MB): Used   69  Alloctr   69  Proc    0 
[Dr init] Total (MB): Used   78  Alloctr   79  Proc 2699 

Redundant via optimization will attempt to replace the following vias: 

       VIA12    ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA12(r) ->  VIA12_2x1     VIA12_2x1(r)  VIA12_1x2     VIA12_1x2(r)

       VIA23    ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA23(r) ->  VIA23_1x2     VIA23_1x2(r)  VIA23_2x1     VIA23_2x1(r)

       VIA34    ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA34(r) ->  VIA34_2x1     VIA34_2x1(r)  VIA34_1x2     VIA34_1x2(r)

       VIA45    ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA45(r) ->  VIA45_1x2     VIA45_1x2(r)  VIA45_2x1     VIA45_2x1(r)

       VIA56    ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)

       VIA56(r) ->  VIA56_2x1     VIA56_2x1(r)  VIA56_1x2     VIA56_1x2(r)



	There were 64849 out of 90792 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:02 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Technology Processing] Stage (MB): Used   70  Alloctr   69  Proc    0 
[Technology Processing] Total (MB): Used   78  Alloctr   79  Proc 2699 

Begin Redundant via insertion ...

Routed	2/81 Partitions, Violations =	7
Routed	3/81 Partitions, Violations =	7
Routed	5/81 Partitions, Violations =	7
Routed	6/81 Partitions, Violations =	7
Routed	7/81 Partitions, Violations =	7
Routed	11/81 Partitions, Violations =	7
Routed	12/81 Partitions, Violations =	7
Routed	13/81 Partitions, Violations =	7
Routed	14/81 Partitions, Violations =	7
Routed	15/81 Partitions, Violations =	7
Routed	16/81 Partitions, Violations =	7
Routed	17/81 Partitions, Violations =	7
Routed	20/81 Partitions, Violations =	7
Routed	21/81 Partitions, Violations =	7
Routed	22/81 Partitions, Violations =	7
Routed	23/81 Partitions, Violations =	7
Routed	24/81 Partitions, Violations =	7
Routed	25/81 Partitions, Violations =	7
Routed	26/81 Partitions, Violations =	7
Routed	28/81 Partitions, Violations =	7
Routed	29/81 Partitions, Violations =	7
Routed	30/81 Partitions, Violations =	7
Routed	31/81 Partitions, Violations =	7
Routed	32/81 Partitions, Violations =	7
Routed	33/81 Partitions, Violations =	7
Routed	34/81 Partitions, Violations =	7
Routed	35/81 Partitions, Violations =	7
Routed	37/81 Partitions, Violations =	7
Routed	38/81 Partitions, Violations =	7
Routed	39/81 Partitions, Violations =	7
Routed	40/81 Partitions, Violations =	7
Routed	41/81 Partitions, Violations =	7
Routed	42/81 Partitions, Violations =	7
Routed	43/81 Partitions, Violations =	7
Routed	44/81 Partitions, Violations =	7
Routed	46/81 Partitions, Violations =	7
Routed	47/81 Partitions, Violations =	7
Routed	48/81 Partitions, Violations =	7
Routed	49/81 Partitions, Violations =	7
Routed	50/81 Partitions, Violations =	7
Routed	51/81 Partitions, Violations =	7
Routed	52/81 Partitions, Violations =	7
Routed	53/81 Partitions, Violations =	7
Routed	55/81 Partitions, Violations =	7
Routed	56/81 Partitions, Violations =	7
Routed	57/81 Partitions, Violations =	7
Routed	58/81 Partitions, Violations =	7
Routed	59/81 Partitions, Violations =	7
Routed	60/81 Partitions, Violations =	7
Routed	61/81 Partitions, Violations =	7
Routed	62/81 Partitions, Violations =	7
Routed	64/81 Partitions, Violations =	16
Routed	65/81 Partitions, Violations =	16
Routed	66/81 Partitions, Violations =	16
Routed	67/81 Partitions, Violations =	16
Routed	68/81 Partitions, Violations =	16
Routed	69/81 Partitions, Violations =	16
Routed	70/81 Partitions, Violations =	16
Routed	71/81 Partitions, Violations =	16

RedundantVia finished with 16 violations


DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4


Total Wire Length =                    937624 micron
Total Number of Contacts =             231524
Total Number of Wires =                200821
Total Number of PtConns =              949
Total Number of Routed Wires =       200821
Total Routed Wire Length =           937385 micron
Total Number of Routed Contacts =       231524
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295727 micron
	Layer           MET3 :     374653 micron
	Layer           MET4 :     249501 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        712
	Via        VIA34_2x1 :      24304
	Via   VIA34(rot)_1x2 :         59
	Via   VIA34(rot)_2x1 :          1
	Via        VIA34_1x2 :       4785
	Via            VIA23 :       3871
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      66840
	Via   VIA23(rot)_2x1 :         20
	Via   VIA23(rot)_1x2 :        419
	Via        VIA23_2x1 :      26484
	Via            VIA12 :      74783
	Via       VIA12(rot) :       3719
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1954
	Via        VIA12_1x2 :      12571
	Via        VIA12_2x1 :       4180
	Via   VIA12(rot)_1x2 :       6814

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.11% (148434 / 231524 vias)
 
    Layer VIA1       = 24.53% (25521  / 104023  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78502   vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
        Weight 1     = 96.03% (93763   vias)
        Un-optimized =  3.97% (3875    vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
        Weight 1     = 97.62% (29149   vias)
        Un-optimized =  2.38% (712     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 64.11% (148432 / 231524 vias)
 
    Layer VIA1       = 24.53% (25519  / 104023  vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 64.11% (148434 / 231524 vias)
 
    Layer VIA1       = 24.53% (25521  / 104023  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78502   vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
        Weight 1     = 96.03% (93763   vias)
        Un-optimized =  3.97% (3875    vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
        Weight 1     = 97.62% (29149   vias)
        Un-optimized =  2.38% (712     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 

[RedundantVia] Elapsed real time: 0:00:19 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[RedundantVia] Stage (MB): Used   77  Alloctr   77  Proc    0 
[RedundantVia] Total (MB): Used   86  Alloctr   87  Proc 2699 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:19 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Dr init] Stage (MB): Used   77  Alloctr   77  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   87  Proc 2699 
Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 1] Stage (MB): Used   85  Alloctr   84  Proc    0 
[Iter 1] Total (MB): Used   93  Alloctr   94  Proc 2699 

End DR iteration 1 with 1 parts

Information: Merged away 9 aligned/redundant DRCs. (ZRT-305)
[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used   73  Alloctr   73  Proc    0 
[DR] Total (MB): Used   81  Alloctr   83  Proc 2699 

Redundant via insertion finished with 0 open nets, of which 0 are frozen

Redundant via insertion finished with 7 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2



Total Wire Length =                    937624 micron
Total Number of Contacts =             231524
Total Number of Wires =                200823
Total Number of PtConns =              949
Total Number of Routed Wires =       200823
Total Routed Wire Length =           937385 micron
Total Number of Routed Contacts =       231524
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295727 micron
	Layer           MET3 :     374653 micron
	Layer           MET4 :     249501 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        712
	Via        VIA34_2x1 :      24304
	Via   VIA34(rot)_1x2 :         59
	Via   VIA34(rot)_2x1 :          1
	Via        VIA34_1x2 :       4785
	Via            VIA23 :       3871
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      66840
	Via   VIA23(rot)_2x1 :         20
	Via   VIA23(rot)_1x2 :        419
	Via        VIA23_2x1 :      26484
	Via            VIA12 :      74783
	Via       VIA12(rot) :       3719
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via   VIA12(rot)_2x1 :       1954
	Via        VIA12_1x2 :      12571
	Via        VIA12_2x1 :       4180
	Via   VIA12(rot)_1x2 :       6814

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.11% (148434 / 231524 vias)
 
    Layer VIA1       = 24.53% (25521  / 104023  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78502   vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
        Weight 1     = 96.03% (93763   vias)
        Un-optimized =  3.97% (3875    vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
        Weight 1     = 97.62% (29149   vias)
        Un-optimized =  2.38% (712     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 64.11% (148432 / 231524 vias)
 
    Layer VIA1       = 24.53% (25519  / 104023  vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 64.11% (148434 / 231524 vias)
 
    Layer VIA1       = 24.53% (25521  / 104023  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78502   vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
        Weight 1     = 96.03% (93763   vias)
        Un-optimized =  3.97% (3875    vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
        Weight 1     = 97.62% (29149   vias)
        Un-optimized =  2.38% (712     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 

Total number of nets = 25420
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# To fix antenna violations
set_route_zrt_detail_options -antenna true -insert_diodes_during_routing true 	-diode_libcell_names diode_cell_hd
1
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant


Start checking for open nets ... 

Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 25420 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   71  Alloctr   72  Proc 2699 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	11/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	20/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	28/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	37/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	46/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	55/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	0
Checked	60/81 Partitions, Violations =	0
Checked	64/81 Partitions, Violations =	16
Checked	66/81 Partitions, Violations =	16
Checked	69/81 Partitions, Violations =	16
[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   88  Alloctr   89  Proc 2699 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/N174; Net top lay MET3
	ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/product_reg_2_; master port D
		Antenna/diode mode 1/2; wlay MET3; gArea 0.08700000; allowed ratio/ratio 100.00000000/100.09195709
Found 1 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   88  Alloctr   89  Proc 2699 
Information: Merged away 9 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2


Total Wire Length =                    937624 micron
Total Number of Contacts =             231524
Total Number of Wires =                200820
Total Number of PtConns =              949
Total Number of Routed Wires =       200820
Total Routed Wire Length =           937386 micron
Total Number of Routed Contacts =       231524
	Layer           MET1 :      17738 micron
	Layer           MET2 :     295727 micron
	Layer           MET3 :     374653 micron
	Layer           MET4 :     249501 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        712
	Via        VIA34_2x1 :      24304
	Via   VIA34(rot)_1x2 :         59
	Via   VIA34(rot)_2x1 :          1
	Via        VIA34_1x2 :       4785
	Via            VIA23 :       3871
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      66840
	Via   VIA23(rot)_2x1 :         20
	Via   VIA23(rot)_1x2 :        419
	Via        VIA23_2x1 :      26484
	Via            VIA12 :      74783
	Via       VIA12(rot) :       3719
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via        VIA12_2x1 :       4180
	Via   VIA12(rot)_1x2 :       6814
	Via   VIA12(rot)_2x1 :       1954
	Via        VIA12_1x2 :      12571

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.11% (148434 / 231524 vias)
 
    Layer VIA1       = 24.53% (25521  / 104023  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78502   vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
        Weight 1     = 96.03% (93763   vias)
        Un-optimized =  3.97% (3875    vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
        Weight 1     = 97.62% (29149   vias)
        Un-optimized =  2.38% (712     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 64.11% (148432 / 231524 vias)
 
    Layer VIA1       = 24.53% (25519  / 104023  vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 64.11% (148434 / 231524 vias)
 
    Layer VIA1       = 24.53% (25521  / 104023  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78502   vias)
    Layer VIA2       = 96.03% (93763  / 97638   vias)
        Weight 1     = 96.03% (93763   vias)
        Un-optimized =  3.97% (3875    vias)
    Layer VIA3       = 97.62% (29149  / 29861   vias)
        Weight 1     = 97.62% (29149   vias)
        Un-optimized =  2.38% (712     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 


Verify Summary:

Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 1
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.79 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Sat Sep  5 06:10:04 2020
****************************************

 * Some/all delay information is back-annotated.
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 71.70% on scenario func1_wst

  Startpoint: UART_RXD (input port clocked by clk)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   6.00       6.00      
  clock network delay (ideal)                             0.75       6.75      
  input external delay                                    0.35       7.10 f    
  UART_RXD (in)                                           0.00       7.10 f    
  pad29/Y (phic_p)                                        1.51 @     8.61 f    1.05
  khu_sensor_top/UART_RXD (khu_sensor_top)                0.00       8.61 f    
  khu_sensor_top/uart_controller/i_UART_RXD (uart_controller)
                                                          0.00       8.61 f    
  khu_sensor_top/uart_controller/uart_rx/i_Rx_Serial (uart_rx)
                                                          0.00       8.61 f    
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/D (fd3qd1_hd)
                                                          0.00 @     8.61 f    1.05
  data arrival time                                                  8.61      

  clock clk_half (rise edge)                             12.00      12.00      
  clock network delay (propagated)                        0.84      12.84      
  clock reconvergence pessimism                           0.00      12.84      
  clock uncertainty                                      -0.38      12.46      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (fd3qd1_hd)
                                                          0.00      12.46 r    
  library setup time                                     -0.15      12.31      
  data required time                                                12.31      
  ------------------------------------------------------------------------------------
  data required time                                                12.31      
  data arrival time                                                 -8.61      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        3.70      


  Startpoint: khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: UART_TXD (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (propagated)                        0.83       0.83      
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/CK (fd3qd1_hd)
                                                          0.00       0.83 r    1.05
  khu_sensor_top/uart_controller/uart_tx/o_Tx_Serial_reg/Q (fd3qd1_hd)
                                                          0.39 @     1.22 r    1.05
  khu_sensor_top/uart_controller/uart_tx/icc_place1/Y (ivd1_hd)
                                                          0.08 @     1.30 f    1.05
  khu_sensor_top/uart_controller/uart_tx/OUT0 (uart_tx)
                                                          0.00       1.30 f    
  khu_sensor_top/uart_controller/OUT0 (uart_controller)
                                                          0.00       1.30 f    
  khu_sensor_top/OUT0 (khu_sensor_top)                    0.00       1.30 f    
  icc_place14/Y (ivd2_hd)                                 0.38 @     1.67 r    1.05
  pad27/PAD (phob12_p)                                    2.90 @     4.57 r    1.05
  UART_TXD (out)                                          0.00       4.57 r    
  data arrival time                                                  4.57      

  clock clk (rise edge)                                   6.00       6.00      
  clock network delay (ideal)                             0.75       6.75      
  clock reconvergence pessimism                           0.00       6.75      
  clock uncertainty                                      -0.19       6.56      
  output external delay                                  -0.50       6.06      
  data required time                                                 6.06      
  ------------------------------------------------------------------------------------
  data required time                                                 6.06      
  data arrival time                                                 -4.57      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        1.49      


  Startpoint: khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_
            (rising edge-triggered flip-flop clocked by clk_half)
  Scenario: func1_wst
  Path Group: clk_half
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (propagated)                        0.86       0.86      
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/CK (fd4qd1_hd)
                                                          0.00       0.86 r    1.05
  khu_sensor_top/sensor_core/r_mpr_pstate_reg_3_/Q (fd4qd1_hd)
                                                          0.51 @     1.37 r    1.05
  khu_sensor_top/sensor_core/U599/Y (nr2d1_hd)            0.23 @     1.60 f    1.05
  khu_sensor_top/sensor_core/U33/Y (nd2d1_hd)             0.27 @     1.87 r    1.05
  khu_sensor_top/sensor_core/U597/Y (ivd1_hd)             0.21 @     2.08 f    1.05
  khu_sensor_top/sensor_core/U659/Y (nd2d1_hd)            0.34 @     2.42 r    1.05
  khu_sensor_top/sensor_core/icc_place20/Y (ivd1_hd)      0.41 @     2.83 f    1.05
  khu_sensor_top/sensor_core/icc_place18/Y (nd2d1_hd)     0.39 @     3.22 r    1.05
  khu_sensor_top/sensor_core/U594/Y (nd2d1_hd)            0.29 @     3.52 f    1.05
  khu_sensor_top/sensor_core/icc_place33/Y (nr2d1_hd)     0.64 @     4.16 r    1.05
  khu_sensor_top/sensor_core/U45/Y (nd2d1_hd)             0.36 @     4.52 f    1.05
  khu_sensor_top/sensor_core/icc_place34/Y (ivd1_hd)      0.46 @     4.98 r    1.05
  khu_sensor_top/sensor_core/U117/Y (ao211d1_hd)          0.18 @     5.16 f    1.05
  khu_sensor_top/sensor_core/U115/Y (ad4d1_hd)            0.35 @     5.51 f    1.05
  khu_sensor_top/sensor_core/U114/Y (scg18d1_hd)          0.35 @     5.86 f    1.05
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/D (fd4qd1_hd)
                                                          0.00 @     5.86 f    1.05
  data arrival time                                                  5.86      

  clock clk_half (rise edge)                             12.00      12.00      
  clock network delay (propagated)                        0.84      12.84      
  clock reconvergence pessimism                           0.00      12.84      
  clock uncertainty                                      -0.38      12.45      
  khu_sensor_top/sensor_core/r_mpr_first_param_reg_1_/CK (fd4qd1_hd)
                                                          0.00      12.45 r    
  library setup time                                     -0.13      12.32      
  data required time                                                12.32      
  ------------------------------------------------------------------------------------
  data required time                                                12.32      
  data arrival time                                                 -5.86      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        6.45      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
	metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0	metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0	metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
	layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
	layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09	layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
	layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
	layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09	layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
soft rule shld_1 is redundant
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :	 reserve_space       
-connect_within_pins_by_layer_name                      :	 {{MET1 via_wire_standard_cell_pins} }
-dbin_list_of_nets                                      :	 {}                  
-extraction_mode                                        :	 parallel            
-reshield_modified_nets                                 :	 reshield            
-verbose_level                                          :	 0                   
-wide_macro_pin_as_fat_wire                             :	 true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :	 true                
-default_gate_size                                      :	 0.020000            
-diode_libcell_names                                    :	 {{diode_cell_hd} }  
-insert_diodes_during_routing                           :	 true                
-repair_shorts_over_macros_effort_level                 :	 low                 
-timing_driven                                          :	 true                
-use_default_width_for_min_area_min_len_stub            :	 true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   87  Proc 2699 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 25420, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 39

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 39: non-uniform partition
Routed	1/15 Partitions, Violations =	31
Routed	2/15 Partitions, Violations =	40
Routed	3/15 Partitions, Violations =	37
Routed	4/15 Partitions, Violations =	33
Routed	5/15 Partitions, Violations =	33
Routed	6/15 Partitions, Violations =	31
Routed	7/15 Partitions, Violations =	30
Routed	8/15 Partitions, Violations =	24
Routed	9/15 Partitions, Violations =	22
Routed	10/15 Partitions, Violations =	20
Routed	11/15 Partitions, Violations =	18
Routed	12/15 Partitions, Violations =	18
Routed	13/15 Partitions, Violations =	17
Routed	14/15 Partitions, Violations =	17
Routed	15/15 Partitions, Violations =	17

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	17
	@@@@ Total number of instance ports with antenna violations =	1

	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4
	Internal-only types : 1

[Iter 39] Elapsed real time: 0:00:04 
[Iter 39] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 39] Stage (MB): Used   83  Alloctr   82  Proc    0 
[Iter 39] Total (MB): Used   93  Alloctr   94  Proc 2699 

End DR iteration 39 with 15 parts

Start DR iteration 40: non-uniform partition
Routed	1/5 Partitions, Violations =	23
Routed	2/5 Partitions, Violations =	21
Routed	3/5 Partitions, Violations =	18
Routed	4/5 Partitions, Violations =	17
Routed	5/5 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 40] Elapsed real time: 0:00:04 
[Iter 40] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 40] Stage (MB): Used   83  Alloctr   82  Proc    0 
[Iter 40] Total (MB): Used   93  Alloctr   94  Proc 2699 

End DR iteration 40 with 5 parts

Start DR iteration 41: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 41] Elapsed real time: 0:00:04 
[Iter 41] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 41] Stage (MB): Used   83  Alloctr   82  Proc    0 
[Iter 41] Total (MB): Used   93  Alloctr   94  Proc 2699 

End DR iteration 41 with 1 parts

Start DR iteration 42: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 42] Elapsed real time: 0:00:04 
[Iter 42] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 42] Stage (MB): Used   83  Alloctr   82  Proc    0 
[Iter 42] Total (MB): Used   93  Alloctr   94  Proc 2699 

End DR iteration 42 with 1 parts

Start DR iteration 43: non-uniform partition
Routed	1/1 Partitions, Violations =	16

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	16
	@@@@ Total number of instance ports with antenna violations =	0

	Diff net spacing : 9
	Less than minimum area : 2
	Min-max layer : 1
	Short : 4

[Iter 43] Elapsed real time: 0:00:05 
[Iter 43] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 43] Stage (MB): Used   83  Alloctr   82  Proc    0 
[Iter 43] Total (MB): Used   93  Alloctr   94  Proc 2699 

End DR iteration 43 with 1 parts

	@@@@ Total nets not meeting constraints =	0

Stop DR since not converging

[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR] Stage (MB): Used   71  Alloctr   71  Proc    0 
[DR] Total (MB): Used   82  Alloctr   83  Proc 2699 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used   71  Alloctr   71  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 2699 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 9 aligned/redundant DRCs. (ZRT-305)

DR finished with 7 violations and 0 instance ports antenna violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	7
	Diff net spacing : 2
	Less than minimum area : 2
	Min-max layer : 1
	Short : 2



Total Wire Length =                    937623 micron
Total Number of Contacts =             231555
Total Number of Wires =                200869
Total Number of PtConns =              954
Total Number of Routed Wires =       200869
Total Routed Wire Length =           937383 micron
Total Number of Routed Contacts =       231555
	Layer           MET1 :      17805 micron
	Layer           MET2 :     295868 micron
	Layer           MET3 :     374570 micron
	Layer           MET4 :     249375 micron
	Layer           MET5 :          6 micron
	Layer           MET6 :          0 micron
	Via            VIA45 :          1
	Via        VIA45_1x2 :          1
	Via            VIA34 :        733
	Via       VIA34(rot) :          1
	Via        VIA34_2x1 :      24288
	Via   VIA34(rot)_1x2 :         59
	Via   VIA34(rot)_2x1 :          1
	Via        VIA34_1x2 :       4783
	Via            VIA23 :       3903
	Via       VIA23(rot) :          4
	Via        VIA23_1x2 :      66826
	Via   VIA23(rot)_2x1 :         20
	Via   VIA23(rot)_1x2 :        419
	Via        VIA23_2x1 :      26480
	Via            VIA12 :      74796
	Via       VIA12(rot) :       3719
	Via           FVIA12 :          1
	Via      FVIA12(rot) :          1
	Via        VIA12_2x1 :       4180
	Via   VIA12(rot)_1x2 :       6814
	Via   VIA12(rot)_2x1 :       1954
	Via        VIA12_1x2 :      12571

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 64.09% (148398 / 231555 vias)
 
    Layer VIA1       = 24.53% (25521  / 104036  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78515   vias)
    Layer VIA2       = 96.00% (93745  / 97652   vias)
        Weight 1     = 96.00% (93745   vias)
        Un-optimized =  4.00% (3907    vias)
    Layer VIA3       = 97.54% (29131  / 29865   vias)
        Weight 1     = 97.54% (29131   vias)
        Un-optimized =  2.46% (734     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 
  Total double via conversion rate    = 64.09% (148396 / 231555 vias)
 
    Layer VIA1       = 24.53% (25519  / 104036  vias)
    Layer VIA2       = 96.00% (93745  / 97652   vias)
    Layer VIA3       = 97.54% (29131  / 29865   vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 64.09% (148398 / 231555 vias)
 
    Layer VIA1       = 24.53% (25521  / 104036  vias)
        Weight 1     = 24.53% (25521   vias)
        Un-optimized = 75.47% (78515   vias)
    Layer VIA2       = 96.00% (93745  / 97652   vias)
        Weight 1     = 96.00% (93745   vias)
        Un-optimized =  4.00% (3907    vias)
    Layer VIA3       = 97.54% (29131  / 29865   vias)
        Weight 1     = 97.54% (29131   vias)
        Un-optimized =  2.46% (734     vias)
    Layer VIA4       = 50.00% (1      / 2       vias)
        Weight 1     = 50.00% (1       vias)
        Un-optimized = 50.00% (1       vias)
 

Total number of nets = 25420
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 7
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 9 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 9 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
	library is missing in the '/home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (111 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library)
                              /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library)
                              /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library)
                              /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library)
                              /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/graduation_project3/2015103977/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd2_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place14 in scenario func1_wst

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PADA of reference cell phsoscm3_p has no physical location. (APL-028)
Warning: Pin PADY of reference cell phsoscm3_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'CLK_OUT' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
EKL_MT: total threadable CPU 6.79 seconds
EKL_MT: elapsed time 7 seconds
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('rise') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk_half' will be added to the clock's propagated skew. (TIM-112)
1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/07_route_opt
if {[file exist $REPORTS_STEP_DIR]} {
	sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (07_route_opt)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Sat Sep  5 06:10:40 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
clk_half                                    6.4493 
REGOUT                                      1.4852 
REGIN                                       3.6964 
--------------------------------------------------
Setup WNS:                                  1.4852 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                  -0.3386  
Hold TNS:                                 -59.5907  
Number of hold violations:                     410  
Number of max trans violations:                  0  
Number of max cap violations:                    4  
Number of min pulse width violations:            0  
Route drc violations:                            7
--------------------------------------------------
Area:                                        83105
Cell count:                                  23043
Buf/inv cell count:                           2637
Std cell utilization:                       58.89%
CPU/ELAPSE(hr):                          0.09/0.11
Mem(Mb):                                      1101
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:       410 
  -0.06 ~ above  ---  394 
  -0.05 ~ -0.06  ---   16 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (07_route_opt) is created and stored under "/home/graduation_project3/2015103977/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt 	{ report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee 	{ report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Sat Sep  5 06:10:40 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             1.0000
  Critical Path Length:        1.5114
  Critical Path Slack:         3.6964
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.7405
  Critical Path Slack:         1.4852
  Critical Path Clk Period:    6.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        5.0078
  Critical Path Slack:         6.4493
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:       -0.3386
  Total Hold Violation:      -59.5907
  No. of Hold Violations:    410.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       5189
  Leaf Cell Count:              23043
  Buf/Inv Cell Count:            2637
  Buf Cell Count:                  28
  Inv Cell Count:                2609
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     17663
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      46970.3450
  Noncombinational Area:   36134.3234
  Buf/Inv Area:             1953.3404
  Total Buffer Area:          37.9999
  Total Inverter Area:      1915.3405
  Macro/Black Box Area:        0.0000
  Net Area:                  807.1057
  Net XLength        :    414843.0312
  Net YLength        :    539399.6875
  -----------------------------------
  Cell Area:               83104.6684
  Design Area:             83911.7741
  Net Length        :     954242.7500


  Design Rules
  -----------------------------------
  Total Number of Nets:         25564
  Nets With Violations:             4
  Max Trans Violations:             0
  Max Cap Violations:               4
  Max Net Length Violations:        1
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             55.2556
  -----------------------------------------
  Overall Compile Time:             56.5474
  Overall Compile Wall Clock Time:  56.7526

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.3386  TNS: 59.5907  Number of Violating Paths: 410  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.3386  TNS: 59.5907  Number of Violating Paths: 410  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Sat Sep  5 06:10:40 2020
****************************************

	Scenario            : func1_wst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Sat Sep  5 06:10:40 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/graduation_project3/2015103977/03_Physical_Synthesis
Library Name:      khu_sensor_pad_07_route_opt
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        22999
    Number of Pins:                142312
    Number of IO Pad Cells:        44
    Number of IO Pins:             14
    Number of Nets:                25420
    Average Pins Per Net (Signal): 3.55735

Chip Utilization:
    Total Std Cell Area:           394913.38
    Total Pad Cell Area:           371574.00
    Core Size:     width 820.60, height 817.20; area 670594.32
    Pad Core Size: width 920.76, height 920.76; area 847798.98
    Chip Size:     width 1196.00, height 1196.00; area 1430416.00
    Std cells utilization:         58.89% 
    Cell/Core Ratio:               58.89%
    Cell/Chip Ratio:               53.58%
    Number of Cell Rows:            227

Master Instantiation:
	MasterName	Type	InstCount
	=================================
	ao22d1_hd	STD	2331
	ivd1_hd		STD	2172
	fad1_hd		STD	1706
	fd2qd1_hd	STD	1643
	fd1eqd1_hd	STD	1632
	fd1qd1_hd	STD	1529
	clkxo2d2_hd	STD	1429
	scg4d1_hd	STD	1376
	nd2d1_hd	STD	1043
	scg2d2_hd	STD	1024
	nr2d1_hd	STD	747
	oa21d1_hd	STD	660
	had1_hd		STD	656
	scg14d1_hd	STD	442
	oa211d1_hd	STD	437
	scg10d1_hd	STD	420
	fd4qd1_hd	STD	393
	ivd2_hd		STD	386
	nr4d1_hd	STD	300
	oa22d1_hd	STD	236
	ao21d1_hd	STD	199
	nd4d1_hd	STD	166
	scg15d1_hd	STD	154
	nd3d1_hd	STD	127
	scg5d1_hd	STD	117
	ao211d1_hd	STD	111
	ad2d1_hd	STD	108
	nd2bd1_hd	STD	94
	ad2bd2_hd	STD	92
	scg6d1_hd	STD	84
	nr2d2_hd	STD	74
	scg17d1_hd	STD	67
	nr3d1_hd	STD	66
	or2d2_hd	STD	59
	nr2bd1_hd	STD	45
	or2d1_hd	STD	44
	nr2ad1_hd	STD	44
	fd2d1_hd	STD	42
	scg16d1_hd	STD	42
	ad2d2_hd	STD	42
	ad4d1_hd	STD	40
	fds2eqd1_hd	STD	39
	scg13d1_hd	STD	35
	fd3qd1_hd	STD	33
	fds2d1_hd	STD	33
	ivd4_hd		STD	31
	scg20d1_hd	STD	30
	oa22ad1_hd	STD	30
	or4d1_hd	STD	26
	clknd2d2_hd	STD	24
	nr2d4_hd	STD	23
	xo3d1_hd	STD	22
	ivd8_hd		STD	20
	scg12d1_hd	STD	20
	scg22d1_hd	STD	19
	xo2d1_hd	STD	14
	or3d1_hd	STD	14
	scg18d1_hd	STD	14
	nid2_hd		STD	14
	fd2qd2_hd	STD	14
	nid1_hd		STD	12
	scg2d1_hd	STD	12
	scg20d2_hd	STD	12
	fd2qd4_hd	STD	11
	nd3bd1_hd	STD	10
	fd1eqd2_hd	STD	9
	scg21d1_hd	STD	7
	mx2d1_hd	STD	6
	scg1d1_hd	STD	6
	ad3d1_hd	STD	6
	scg9d2_hd	STD	6
	mx4d1_hd	STD	4
	scg8d1_hd	STD	4
	ao22ad1_hd	STD	4
	scg7d1_hd	STD	4
	oa21d2_hd	STD	4
	clkxo2d1_hd	STD	4
	xn2d1_hd	STD	3
	mx2id1_hd	STD	3
	scg22d4_hd	STD	3
	nr3d2_hd	STD	3
	nr3d4_hd	STD	3
	scg21d4_hd	STD	3
	or2d8_hd	STD	2
	nid4_hd		STD	2
	or2bd2_hd	STD	2
	nr4d2_hd	STD	2
	ao21d2_hd	STD	2
	ad3d2_hd	STD	2
	ao21d4_hd	STD	2
	ft2d1_hd	STD	1
	fj2d1_hd	STD	1
	oa211d4_hd	STD	1
	or2d4_hd	STD	1
	clkad2d1_hd	STD	1
	clknd2d4_hd	STD	1
	scg22d2_hd	STD	1
	nd3bd4_hd	STD	1
	or3d2_hd	STD	1
	nd2bd2_hd	STD	1
	nr2d6_hd	STD	1
	nd3d2_hd	STD	1
	iofillerh10_p	IO	44
	iofillerh5_p	IO	17
	vssiph_p	IO	11
	vssoh_p		IO	9
	phob12_p	IO	6
	vdd33oph_p	IO	4
	vdd12ih_p	IO	4
	phic_p		IO	3
	vdd12ih_core_p	IO	3
	phbct12_p	IO	2
	iofillerh30_p	IO	1
	phsoscm3_p	IO	1
	phis_p		IO	1
	=================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  2.99	 on layer (1)	 MET1
    Average gCell capacity  5.16	 on layer (2)	 MET2
    Average gCell capacity  5.96	 on layer (3)	 MET3
    Average gCell capacity  5.55	 on layer (4)	 MET4
    Average gCell capacity  5.51	 on layer (5)	 MET5
    Average gCell capacity  0.00	 on layer (6)	 MET6
     
    Initial. Both Dirs: Overflow =  1439 Max = 11 GRCs =   741 (0.34%)
    Initial. H routing: Overflow =   139 Max =  5 (GRCs =  1) GRCs =   101 (0.09%)
    Initial. V routing: Overflow =  1300 Max = 11 (GRCs =  2) GRCs =   640 (0.58%)
     
    phase1. Both Dirs: Overflow =  1439 Max = 11 GRCs =   741 (0.34%)
    phase1. H routing: Overflow =   139 Max =  5 (GRCs =  1) GRCs =   101 (0.09%)
    phase1. V routing: Overflow =  1300 Max = 11 (GRCs =  2) GRCs =   640 (0.58%)
     
    phase2. Both Dirs: Overflow =  1439 Max = 11 GRCs =   741 (0.34%)
    phase2. H routing: Overflow =   139 Max =  5 (GRCs =  1) GRCs =   101 (0.09%)
    phase2. V routing: Overflow =  1300 Max = 11 (GRCs =  2) GRCs =   640 (0.58%)
     
    Total Wire Length = 186.99
    Layer MET1 wire length = 2.51
    Layer MET2 wire length = 154.54
    Layer MET3 wire length = 29.94
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 75
    Via VIA12 count = 51
    Via VIA23 count = 23
    Via VIA34 count = 1
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2579

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 219 of 332

    Number of wires with overlap after iteration 1 = 144 of 269

    Total MET1 wire length: 16.2
    Total MET2 wire length: 158.6
    Total MET3 wire length: 79.9
    Total MET4 wire length: 56.8
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 311.5

    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2579

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 39: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	17
    	@@@@ Total number of instance ports with antenna violations =	1
     
    Iteration 40: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 41: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 42: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Iteration 43: DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	16
    	@@@@ Total number of instance ports with antenna violations =	0
     
    Elapsed real time: 0:00:05
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:05 total = 0:00:05
    Total Proc Memory(MB): 2699
     
    Cumulative run time upto current stage: Elapsed = 0:00:05 CPU = 0:00:05
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 7 violations
     
    DRC-SUMMARY:
    	@@@@@@@ TOTAL VIOLATIONS =	7
    	Diff net spacing : 2
    	Less than minimum area : 2
    	Min-max layer : 1
    	Short : 2
    Total number of nets = 25420
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 7
    Total number of antenna violations = 0
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2699
     
    Cumulative run time upto current stage: Elapsed = 0:00:06 CPU = 0:00:06
     
    Total Wire Length =                    937623 micron
    Total Number of Contacts =             231555
    Total Number of Wires =                200869
    Total Number of PtConns =              954
    Total Number of Routed Wires =       200869
    Total Routed Wire Length =           937383 micron
    Total Number of Routed Contacts =       231555
    	Layer           MET1 :      17805 micron
    	Layer           MET2 :     295868 micron
    	Layer           MET3 :     374570 micron
    	Layer           MET4 :     249375 micron
    	Layer           MET5 :          6 micron
    	Layer           MET6 :          0 micron
    	Via            VIA45 :          1
    	Via        VIA45_1x2 :          1
    	Via            VIA34 :        733
    	Via       VIA34(rot) :          1
    	Via        VIA34_2x1 :      24288
    	Via   VIA34(rot)_1x2 :         59
    	Via   VIA34(rot)_2x1 :          1
    	Via        VIA34_1x2 :       4783
    	Via            VIA23 :       3903
    	Via       VIA23(rot) :          4
    	Via        VIA23_1x2 :      66826
    	Via   VIA23(rot)_2x1 :         20
    	Via   VIA23(rot)_1x2 :        419
    	Via        VIA23_2x1 :      26480
    	Via            VIA12 :      74796
    	Via       VIA12(rot) :       3719
    	Via           FVIA12 :          1
    	Via      FVIA12(rot) :          1
    	Via        VIA12_2x1 :       4180
    	Via   VIA12(rot)_1x2 :       6814
    	Via   VIA12(rot)_2x1 :       1954
    	Via        VIA12_1x2 :      12571
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 64.09% (148398 / 231555 vias)
     
        Layer VIA1       = 24.53% (25521  / 104036  vias)
            Weight 1     = 24.53% (25521   vias)
            Un-optimized = 75.47% (78515   vias)
        Layer VIA2       = 96.00% (93745  / 97652   vias)
            Weight 1     = 96.00% (93745   vias)
            Un-optimized =  4.00% (3907    vias)
        Layer VIA3       = 97.54% (29131  / 29865   vias)
            Weight 1     = 97.54% (29131   vias)
            Un-optimized =  2.46% (734     vias)
        Layer VIA4       = 50.00% (1      / 2       vias)
            Weight 1     = 50.00% (1       vias)
            Un-optimized = 50.00% (1       vias)
     
      Total double via conversion rate    = 64.09% (148396 / 231555 vias)
     
        Layer VIA1       = 24.53% (25519  / 104036  vias)
        Layer VIA2       = 96.00% (93745  / 97652   vias)
        Layer VIA3       = 97.54% (29131  / 29865   vias)
        Layer VIA4       = 50.00% (1      / 2       vias)
     
      The optimized via conversion rate based on total routed via count = 64.09% (148398 / 231555 vias)
     
        Layer VIA1       = 24.53% (25521  / 104036  vias)
            Weight 1     = 24.53% (25521   vias)
            Un-optimized = 75.47% (78515   vias)
        Layer VIA2       = 96.00% (93745  / 97652   vias)
            Weight 1     = 96.00% (93745   vias)
            Un-optimized =  4.00% (3907    vias)
        Layer VIA3       = 97.54% (29131  / 29865   vias)
            Weight 1     = 97.54% (29131   vias)
            Un-optimized =  2.46% (734     vias)
        Layer VIA4       = 50.00% (1      / 2       vias)
            Weight 1     = 50.00% (1       vias)
            Un-optimized = 50.00% (1       vias)
     

DRC information: 
      Short: 2 
      Diff net spacing: 2 
      Less than minimum area: 2 
      Min-max layer: 1 
      Total error number: 7

Ring Wiring Statistics:
    metal3 Wire Length(count):               3374.96(4)
    metal4 Wire Length(count):               3425.32(4)
    metal5 Wire Length(count):               1810.42(2)
    metal6 Wire Length(count):               1805.08(2)
  ==============================================
    Total Wire Length(count):               10415.78(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              40558.08(48)
    metal6 Wire Length(count):              41157.60(48)
  ==============================================
    Total Wire Length(count):               81715.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             202333.06(279)
    metal5 Wire Length(count):                246.24(210)
  ==============================================
    Total Wire Length(count):              202579.30(489)
    Number of via1 Contacts:           5420
    Number of via2 Contacts:           5367
    Number of via3 Contacts:           5365
    Number of via4 Contacts:           5031
    Number of via5 Contacts:           4560
  ==============================================
    Total Number of Contacts:    25743

Signal Wiring Statistics:
    metal1 Wire Length(count):              17807.14(1736)
    metal2 Wire Length(count):             296012.89(109667)
    metal3 Wire Length(count):             374578.88(72267)
    metal4 Wire Length(count):             249377.45(18516)
    metal5 Wire Length(count):                  5.72(1)
  ==============================================
    Total Wire Length(count):              937782.08(202187)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             78515	       75.5
        via1          FVIA12(3)                 2	    0.00192
        via1_1x2       VIA12(2)             14525	         14
        via1_2x1       VIA12(2)             10994	       10.6
 Default via for layer via1:                   75.5%
 Yield-optmized via for layer via1:            24.5%

        via2           VIA23(4)              3907	          4
        via2_2x1       VIA23(4)             26899	       27.5
        via2_1x2       VIA23(4)             66846	       68.5
 Default via for layer via2:                   4%
 Yield-optmized via for layer via2:            96%

        via3           VIA34(6)               734	       2.46
        via3_1x2       VIA34(6)              4784	         16
        via3_2x1       VIA34(6)             24347	       81.5
 Default via for layer via3:                   2.46%
 Yield-optmized via for layer via3:            97.5%

        via4           VIA45(8)                 1	         50
        via4_1x2       VIA45(8)                 1	         50
 Default via for layer via4:                   50%
 Yield-optmized via for layer via4:            50%


 Double Via rate for all layers:           64.1%
  ==============================================
    Total Number of Contacts:    231555

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         17763.37 ( 4.39%)            43.77 ( 0.01%)
    metal2         13336.46 ( 3.29%)        282676.43 (53.04%)
    metal3        372183.42 (91.93%)          2395.46 ( 0.45%)
    metal4          1578.95 ( 0.39%)        247798.50 (46.50%)
    metal5             5.72 ( 0.00%)             0.00 ( 0.00%)
  ==============================================================
    Total         404867.92                 532914.16
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           23043 (100.00%)         31 (100.00%)      23012 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        83104.67 (100.00%)       0.00   (0.00%)   83104.67 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint 	-scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
	report_timing -significant_digits 4 	-delay max -transition_time  -capacitance 	-max_paths 100 -nets -input_pins -slack_lesser_than 0.01 	-physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
	report_timing -significant_digits 4 	-delay min -transition_time  -capacitance 	-max_paths 100 -nets -input_pins 	-physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# close lib
close_mw_lib
Removing physical design 'khu_sensor_pad'
Information: Removing all scenarios because all designs have been removed. (UID-1040)
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
# Reset sdc file for applying sdc
sh rm -f $FUNC1_SDC
sh cp ${FUNC1_SDC}.bak ${FUNC1_SDC}
exit

Thank you...
Exit IC Compiler!
