// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VTX.h for the primary calling header

#include "VTX.h"
#include "VTX__Syms.h"

void VTX::_ctor_var_reset() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTX::_ctor_var_reset\n"); );
    // Body
    raw_data_valid = VL_RAND_RESET_I(1);
    raw_data_ready = VL_RAND_RESET_I(1);
    raw_data_payload_last = VL_RAND_RESET_I(1);
    raw_data_payload_fragment = VL_RAND_RESET_I(8);
    rf_data_valid = VL_RAND_RESET_I(1);
    rf_data_ready = VL_RAND_RESET_I(1);
    rf_data_payload_cha_i = VL_RAND_RESET_I(12);
    rf_data_payload_cha_q = VL_RAND_RESET_I(12);
    div_enable = VL_RAND_RESET_I(1);
    div_cnt_step = VL_RAND_RESET_I(4);
    div_cnt_limit = VL_RAND_RESET_I(4);
    mod_method_select = VL_RAND_RESET_I(2);
    clk = 0;
    reset = 0;
    TX__DOT__phy_tx_information_gen_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_encoder_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_oversampling_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__stf_preamble_adder_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_payload_fragment = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__mod_data_div_unit_data_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_payload_fragment_cha_i = VL_RAND_RESET_I(12);
    TX__DOT__phy_header_extender_result_data_payload_fragment_cha_q = VL_RAND_RESET_I(12);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_oversampling_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_oversampling_result_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_oversampling_result_data_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__stf_preamble_adder_raw_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__pipeline_halt = VL_RAND_RESET_I(9);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo_io_pop_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_cnt = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_valid_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_payload_1 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_information_gen__DOT__when_PhyTx_l272 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__raw_data_fire_3 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT____Vxrand1 = VL_RAND_RESET_I(9);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(9);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_pushPtr_value = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_popPtr_value = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<129; ++__Vi0) {
            TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(9);
    }}
    TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT____Vlvbound2 = VL_RAND_RESET_I(9);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(4);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_pushPtr_value = VL_RAND_RESET_I(4);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(4);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_popPtr_value = VL_RAND_RESET_I(4);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(8);
    }}
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(9);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(9);
    }}
    TX__DOT__phy_tx_padder__DOT__counter = VL_RAND_RESET_I(3);
    TX__DOT__phy_tx_padder__DOT__raw_data_payload_first = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder__DOT__fill = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder__DOT__when_PhyTx_l72 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(9);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(9);
    }}
    TX__DOT__phy_tx_crc__DOT__crc_1_result = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__emitCrc = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc__DOT__counter = VL_RAND_RESET_I(2);
    TX__DOT__phy_tx_crc__DOT__when_PhyTx_l40 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT___zz_result_2 = VL_RAND_RESET_I(21);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT___zz_resultNext_2 = VL_RAND_RESET_I(21);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_8 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_7 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_6 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_5 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_4 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_3 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_2 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state_1 = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc__DOT__crc_1__DOT__state = VL_RAND_RESET_I(32);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(9);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(9);
    }}
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder_raw_data_payload_fragment = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__emitEncoding = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_encoder__DOT__when_PhyTx_l96 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_encoder__DOT__when_PhyTx_l96_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_0 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_1 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_2 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_3 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_4 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_5 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_6 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT___zz_r_enc_7 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT__coded_data = VL_RAND_RESET_I(16);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT__coded_data_valid_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT__r_enc_buf = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT__code_vec_0 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT__code_vec_1 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_encoder__DOT__phy_tx_encoder__DOT__raw_data_payload_last_regNext = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher__DOT__raw_data_fragment = VL_RAND_RESET_I(16);
    TX__DOT__phy_tx_puncher__DOT__raw_data_valid_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher__DOT__raw_data_last = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(17);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(17);
    }}
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1_init_state_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1_scram_data_ready = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_status = VL_RAND_RESET_I(2);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_0 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_1 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_2 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_3 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_4 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_5 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_6 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_7 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_8 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_9 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_10 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_11 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_12 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_13 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT___zz_r_scr_14 = VL_RAND_RESET_I(8);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__scram_state = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_0 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_2 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_3 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_4 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_5 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_6 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_7 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_8 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_9 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_10 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_11 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_12 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_13 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_14 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__feed_back_15 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__scram_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler__DOT__scrambler_1__DOT__scram_data = VL_RAND_RESET_I(16);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(17);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(17);
    }}
    TX__DOT__mod_data_div__DOT___zz_base_cnt = VL_RAND_RESET_I(4);
    TX__DOT__mod_data_div__DOT__unit_valid = VL_RAND_RESET_I(1);
    TX__DOT__mod_data_div__DOT__base_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_data_div__DOT__base_cnt = VL_RAND_RESET_I(4);
    TX__DOT__mod_data_div__DOT__base_ready = VL_RAND_RESET_I(1);
    TX__DOT__mod_data_div__DOT__base_buffer = VL_RAND_RESET_I(16);
    TX__DOT__mod_data_div__DOT__loaded = VL_RAND_RESET_I(1);
    TX__DOT__mod_data_div__DOT__base_data_fire = VL_RAND_RESET_I(1);
    TX__DOT__mod_data_div__DOT__when_dataDivDynamic_l52 = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__flowDeMux_1_outputs_0_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__flowDeMux_1_outputs_1_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__flowDeMux_1_outputs_2_payload_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod__DOT__unit_data_payload_regNext_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod__DOT__unit_data_payload_regNext_fragment = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod__DOT__unit_valid = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod__DOT__unit_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod_1__DOT___zz___05Fzz_mod_iq_0 = VL_RAND_RESET_I(24);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod_1__DOT__unit_data_payload_regNext_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod_1__DOT__unit_data_payload_regNext_fragment = VL_RAND_RESET_I(2);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod_1__DOT__unit_valid = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mPSK_Modulator_Extension_mod_1__DOT__unit_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mQAM_Modulator_Extension_mod__DOT__unit_data_payload_regNext_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mQAM_Modulator_Extension_mod__DOT__unit_data_payload_regNext_fragment = VL_RAND_RESET_I(4);
    TX__DOT__mod_rtl__DOT__mQAM_Modulator_Extension_mod__DOT__unit_valid = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl__DOT__mQAM_Modulator_Extension_mod__DOT__unit_last = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(25);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT___zz_logic_ram_port_1 = VL_RAND_RESET_I(25);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__mod_rtl_data_flow_mod_iq_toStream_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(25);
    }}
    TX__DOT__phy_header_extender__DOT____Vxrand1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1 = VL_RAND_RESET_I(12);
    TX__DOT__phy_header_extender__DOT__header_status = VL_RAND_RESET_I(2);
    TX__DOT__phy_header_extender__DOT__counter = VL_RAND_RESET_I(5);
    TX__DOT__phy_header_extender__DOT__pkg_size_ready_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender__DOT__pkg_size_payload_1 = VL_RAND_RESET_I(8);
    TX__DOT__phy_header_extender__DOT__when_PhyTx_l336 = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender__DOT__when_PhyTx_l348 = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<2; ++__Vi0) {
            TX__DOT__phy_header_extender__DOT__header_mod_array[__Vi0] = VL_RAND_RESET_I(12);
    }}
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(25);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(25);
    }}
    TX__DOT__phy_tx_oversampling__DOT___zz_cnt = VL_RAND_RESET_I(3);
    TX__DOT__phy_tx_oversampling__DOT__cnt = VL_RAND_RESET_I(3);
    TX__DOT__phy_tx_oversampling__DOT__raw_last = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq_raw_data_valid = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq_raw_data_payload_0 = VL_RAND_RESET_I(12);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq_raw_data_payload_1 = VL_RAND_RESET_I(12);
    TX__DOT__phy_tx_filter__DOT__last_padding = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_2 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_3 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_4 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_5 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_6 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_7 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_8 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_9 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_10 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_11 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_12 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_13 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_14 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_15 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_16 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_17 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_18 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_19 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_20 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_21 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_22 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_23 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_24 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__raw_data_payload_last_delay_25 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_0 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_1 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_2 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_3 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_4 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_5 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_6 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_7 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_8 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_9 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_10 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_11 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_12 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_13 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_14 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_15 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_16 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_17 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_18 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_19 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_20 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_21 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_22 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_23 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_24 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_25 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_26 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_27 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_28 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_29 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_30 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_31 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__coff_mem_32 = VL_RAND_RESET_I(7);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_66__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_67__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_68__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_69__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_70__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_71__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_72__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_73__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_74__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_75__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_76__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_77__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_78__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_79__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_80__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_81__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_82__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_83__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_84__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_85__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_86__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_87__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_88__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_89__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_90__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_91__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_92__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_93__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_94__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_95__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_96__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_97__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_98__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_99__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_100__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_101__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_102__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_103__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_104__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_105__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_106__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_107__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_108__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_109__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_110__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_111__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_112__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_113__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_114__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_115__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_116__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_117__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_118__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_119__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_120__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_121__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_122__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_123__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_124__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_125__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_126__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_127__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_128__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_129__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_130__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter__DOT__fir_filter_iq__DOT__transposeCore_131__DOT__previous_adder_data = VL_RAND_RESET_I(19);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(25);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(25);
    }}
    TX__DOT__stf_preamble_adder__DOT___zz_I_mem_port0 = VL_RAND_RESET_I(12);
    TX__DOT__stf_preamble_adder__DOT___zz_Q_mem_port0 = VL_RAND_RESET_I(12);
    TX__DOT__stf_preamble_adder__DOT___zz_cnt = VL_RAND_RESET_I(4);
    TX__DOT__stf_preamble_adder__DOT__cnt = VL_RAND_RESET_I(4);
    TX__DOT__stf_preamble_adder__DOT__repeatCnt = VL_RAND_RESET_I(5);
    TX__DOT__stf_preamble_adder__DOT__raw_ready = VL_RAND_RESET_I(1);
    TX__DOT__stf_preamble_adder__DOT__preamble_data_i = VL_RAND_RESET_I(12);
    TX__DOT__stf_preamble_adder__DOT__preamble_data_q = VL_RAND_RESET_I(12);
    TX__DOT__stf_preamble_adder__DOT__preamble_valid = VL_RAND_RESET_I(1);
    TX__DOT__stf_preamble_adder__DOT__preamble_last = VL_RAND_RESET_I(1);
    TX__DOT__stf_preamble_adder__DOT__preamble_states = VL_RAND_RESET_I(2);
    TX__DOT__stf_preamble_adder__DOT__when_PreambleExtender_l74 = VL_RAND_RESET_I(1);
    TX__DOT__stf_preamble_adder__DOT__when_PreambleExtender_l76 = VL_RAND_RESET_I(1);
    TX__DOT__stf_preamble_adder__DOT__raw_data_fire = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            TX__DOT__stf_preamble_adder__DOT__I_mem[__Vi0] = VL_RAND_RESET_I(12);
    }}
    { int __Vi0=0; for (; __Vi0<16; ++__Vi0) {
            TX__DOT__stf_preamble_adder__DOT__Q_mem[__Vi0] = VL_RAND_RESET_I(12);
    }}
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT___zz_logic_ram_port0 = VL_RAND_RESET_I(24);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT___zz_1 = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_pushPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_pushPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_pushPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_popPtr_willIncrement = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_popPtr_valueNext = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_popPtr_value = VL_RAND_RESET_I(5);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_ptrMatch = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_risingOccupancy = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_pushing = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_popping = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_full = VL_RAND_RESET_I(1);
    TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT___zz_io_pop_valid = VL_RAND_RESET_I(1);
    { int __Vi0=0; for (; __Vi0<32; ++__Vi0) {
            TX__DOT__phy_tx_front_result_data_queueWithAvailability__DOT__logic_ram[__Vi0] = VL_RAND_RESET_I(24);
    }}
    __Vtableidx1 = 0;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[0] = 0x801U;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[1] = 0x7ffU;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[2] = 0x801U;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[3] = 0x7ffU;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[4] = 0x801U;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[5] = 0x7ffU;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[6] = 0x7ffU;
    __Vtable1_TX__DOT__phy_header_extender__DOT___zz_result_data_payload_fragment_cha_i_1[7] = 0x7ffU;
    __Vdly__TX__DOT__phy_tx_information_gen__DOT__pkg_size_cnt = VL_RAND_RESET_I(8);
    __Vdly__TX__DOT__phy_tx_padder__DOT__counter = VL_RAND_RESET_I(3);
    __Vdly__TX__DOT__phy_tx_crc__DOT__counter = VL_RAND_RESET_I(2);
    __Vdly__TX__DOT__phy_tx_scrambler__DOT__scrambler_status = VL_RAND_RESET_I(2);
    __Vdly__TX__DOT__mod_data_div__DOT__base_cnt = VL_RAND_RESET_I(4);
    __Vdly__TX__DOT__mod_data_div__DOT__base_buffer = VL_RAND_RESET_I(16);
    __Vdly__TX__DOT__phy_header_extender__DOT__header_status = VL_RAND_RESET_I(2);
    __Vdly__TX__DOT__phy_header_extender__DOT__counter = VL_RAND_RESET_I(5);
    __Vdly__TX__DOT__phy_tx_oversampling__DOT__cnt = VL_RAND_RESET_I(3);
    __Vdly__TX__DOT__stf_preamble_adder__DOT__cnt = VL_RAND_RESET_I(4);
    __Vdly__TX__DOT__stf_preamble_adder__DOT__repeatCnt = VL_RAND_RESET_I(5);
    __Vdly__TX__DOT__stf_preamble_adder__DOT__preamble_states = VL_RAND_RESET_I(2);
    __Vdlyvdim0__TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_ram__v0 = 0;
    _ctor_var_reset_1();
}

void VTX::_ctor_var_reset_1() {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VTX::_ctor_var_reset_1\n"); );
    // Body
    __Vdlyvval__TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_ram__v0 = VL_RAND_RESET_I(9);
    __Vdlyvset__TX__DOT__phy_tx_information_gen__DOT__dataFifo__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_ram__v0 = VL_RAND_RESET_I(8);
    __Vdlyvset__TX__DOT__phy_tx_information_gen__DOT__pkg_size_fifo__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_ram__v0 = VL_RAND_RESET_I(9);
    __Vdlyvset__TX__DOT__phy_tx_information_gen_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_ram__v0 = VL_RAND_RESET_I(9);
    __Vdlyvset__TX__DOT__phy_tx_padder_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_ram__v0 = VL_RAND_RESET_I(9);
    __Vdlyvset__TX__DOT__phy_tx_crc_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_ram__v0 = VL_RAND_RESET_I(17);
    __Vdlyvset__TX__DOT__phy_tx_puncher_punched_data_toStream_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_ram__v0 = VL_RAND_RESET_I(17);
    __Vdlyvset__TX__DOT__phy_tx_scrambler_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_ram__v0 = VL_RAND_RESET_I(25);
    __Vdlyvset__TX__DOT__phy_header_extender_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvdim0__TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vdlyvval__TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_ram__v0 = VL_RAND_RESET_I(25);
    __Vdlyvset__TX__DOT__phy_tx_filter_result_data_queueWithAvailability__DOT__logic_ram__v0 = 0;
    __Vm_traceActivity = 0;
}
