<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: ARM</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">ARM<div class="ingroups"><a class="el" href="group__RTEMSInternal.html">Internal</a> &raquo; <a class="el" href="group__RTEMSScore.html">SuperCore</a> &raquo; <a class="el" href="group__RTEMSScoreCPU.html">CPU Architecture Support</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ARM Architecture Support.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__RTEMSScoreCPUARMASM"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARMASM.html">ARM Assembler Support</a></td></tr>
<tr class="memdesc:group__RTEMSScoreCPUARMASM"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Assembler Support. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RTEMSScoreCPUARMCP15"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARMCP15.html">ARM Co-Processor 15 Support</a></td></tr>
<tr class="memdesc:group__RTEMSScoreCPUARMCP15"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM co-processor 15 (CP15) support. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__RTEMSScoreCPUARMParavirt"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARMParavirt.html">ARM Paravirtualization Support</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:cpukit_2score_2cpu_2arm_2cpu_8c"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpukit_2score_2cpu_2arm_2cpu_8c.html">cpu.c</a></td></tr>
<tr class="memdesc:cpukit_2score_2cpu_2arm_2cpu_8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM architecture support implementation. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:arm_2include_2rtems_2score_2cpu__asm_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="arm_2include_2rtems_2score_2cpu__asm_8h.html">cpu_asm.h</a></td></tr>
<tr class="memdesc:arm_2include_2rtems_2score_2cpu__asm_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">ARM Assembler Support API. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structContext__Control.html">Context_Control</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread register context.  <a href="structContext__Control.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structARM__VFP__context.html">ARM_VFP_context</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The set of registers that specifies the complete processor state.  <a href="structCPU__Exception__frame.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga6161655f251417659ec80a3023bb0ec9"><td class="memItemLeft" align="right" valign="top"><a id="ga6161655f251417659ec80a3023bb0ec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MODEL_NAME</b>&#160;&#160;&#160;&quot;ARMv4&quot;</td></tr>
<tr class="separator:ga6161655f251417659ec80a3023bb0ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ff2ab7e1293cb0de879790b0b9288ae"><td class="memItemLeft" align="right" valign="top"><a id="ga8ff2ab7e1293cb0de879790b0b9288ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ARM_MULTILIB_ARCH_V4</b></td></tr>
<tr class="separator:ga8ff2ab7e1293cb0de879790b0b9288ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a2f3e765349445fd8ad6a44d7e498a"><td class="memItemLeft" align="right" valign="top"><a id="ga65a2f3e765349445fd8ad6a44d7e498a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_NAME</b>&#160;&#160;&#160;&quot;ARM&quot;</td></tr>
<tr class="separator:ga65a2f3e765349445fd8ad6a44d7e498a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eca01dbb1ef2873349cc4e222509f0a"><td class="memItemLeft" align="right" valign="top"><a id="ga1eca01dbb1ef2873349cc4e222509f0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIMPLE_VECTORED_INTERRUPTS</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga1eca01dbb1ef2873349cc4e222509f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c4d320f85b1383c5059da5b19b164a"><td class="memItemLeft" align="right" valign="top"><a id="ga30c4d320f85b1383c5059da5b19b164a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_PASSES_FRAME_POINTER</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga30c4d320f85b1383c5059da5b19b164a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memItemLeft" align="right" valign="top"><a id="ga112f88f13afe8bb8f1b13f1ca7e09b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HARDWARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga112f88f13afe8bb8f1b13f1ca7e09b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304f78c61edce38bb88e909f90a326dc"><td class="memItemLeft" align="right" valign="top"><a id="ga304f78c61edce38bb88e909f90a326dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SOFTWARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga304f78c61edce38bb88e909f90a326dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225de03a8647bf307a73cf907969778d"><td class="memItemLeft" align="right" valign="top"><a id="ga225de03a8647bf307a73cf907969778d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ALL_TASKS_ARE_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga225de03a8647bf307a73cf907969778d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c906c8ee4c3d012dc456285e42d3ee"><td class="memItemLeft" align="right" valign="top"><a id="gaf1c906c8ee4c3d012dc456285e42d3ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_IDLE_TASK_IS_FP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gaf1c906c8ee4c3d012dc456285e42d3ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155bcf88149016c6c58f30eeab9f1598"><td class="memItemLeft" align="right" valign="top"><a id="ga155bcf88149016c6c58f30eeab9f1598"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_DEFERRED_FP_SWITCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga155bcf88149016c6c58f30eeab9f1598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c634f4a6bc9236bcacafc9b6119e011"><td class="memItemLeft" align="right" valign="top"><a id="ga0c634f4a6bc9236bcacafc9b6119e011"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ENABLE_ROBUST_THREAD_DISPATCH</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:ga0c634f4a6bc9236bcacafc9b6119e011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40d98a563f63934a5775f1366ba1b67"><td class="memItemLeft" align="right" valign="top"><a id="gac40d98a563f63934a5775f1366ba1b67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_GROWS_UP</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:gac40d98a563f63934a5775f1366ba1b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa1399e268a9ae6adf6d6aad4371688"><td class="memItemLeft" align="right" valign="top"><a id="gaafa1399e268a9ae6adf6d6aad4371688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_CACHE_LINE_BYTES</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gaafa1399e268a9ae6adf6d6aad4371688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd43704c7821a2c042d212801156584e"><td class="memItemLeft" align="right" valign="top"><a id="gacd43704c7821a2c042d212801156584e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STRUCTURE_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="structRTEMS__ALIGNED.html">RTEMS_ALIGNED</a>( <a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a> )</td></tr>
<tr class="separator:gacd43704c7821a2c042d212801156584e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8823e651e33b9683e0d89e5a8054ee6"><td class="memItemLeft" align="right" valign="top"><a id="gaf8823e651e33b9683e0d89e5a8054ee6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MODES_INTERRUPT_MASK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf8823e651e33b9683e0d89e5a8054ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94869be93a41da88a10fa59771ce2c9"><td class="memItemLeft" align="right" valign="top"><a id="gab94869be93a41da88a10fa59771ce2c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gab94869be93a41da88a10fa59771ce2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memItemLeft" align="right" valign="top"><a id="ga47f6e4d60c72b5f65fc775b0b5dd14ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PROVIDES_ISR_IS_IN_PROGRESS</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="separator:ga47f6e4d60c72b5f65fc775b0b5dd14ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c92ceea7549cc7b21db2c466916b733"><td class="memItemLeft" align="right" valign="top"><a id="ga4c92ceea7549cc7b21db2c466916b733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_MINIMUM_SIZE</b>&#160;&#160;&#160;(1024 * 4)</td></tr>
<tr class="separator:ga4c92ceea7549cc7b21db2c466916b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea4bd2905092d69bc92fbff6103ced8b"><td class="memItemLeft" align="right" valign="top"><a id="gaea4bd2905092d69bc92fbff6103ced8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_SIZEOF_POINTER</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaea4bd2905092d69bc92fbff6103ced8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae526a309e32001688261048b19cdb7d8"><td class="memItemLeft" align="right" valign="top"><a id="gae526a309e32001688261048b19cdb7d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ALIGNMENT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae526a309e32001688261048b19cdb7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71c1e0159c32144a04f18646ede252b"><td class="memItemLeft" align="right" valign="top"><a id="gac71c1e0159c32144a04f18646ede252b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_HEAP_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="v850_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">CPU_ALIGNMENT</a></td></tr>
<tr class="separator:gac71c1e0159c32144a04f18646ede252b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aed43eb1b3c346772c127482b4b5372"><td class="memItemLeft" align="right" valign="top"><a id="ga8aed43eb1b3c346772c127482b4b5372"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_STACK_ALIGNMENT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga8aed43eb1b3c346772c127482b4b5372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a578627686e1020a28f5a295703ca74"><td class="memItemLeft" align="right" valign="top"><a id="ga6a578627686e1020a28f5a295703ca74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_INTERRUPT_STACK_ALIGNMENT</b>&#160;&#160;&#160;<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#aafa1399e268a9ae6adf6d6aad4371688">CPU_CACHE_LINE_BYTES</a></td></tr>
<tr class="separator:ga6a578627686e1020a28f5a295703ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aff7a561b9c030a4d88eff201f4688"><td class="memItemLeft" align="right" valign="top"><a id="gab0aff7a561b9c030a4d88eff201f4688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_USE_GENERIC_BITFIELD_CODE</b>&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreBaseDefs.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="separator:gab0aff7a561b9c030a4d88eff201f4688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea68a7fa02909edcebee08748f94223"><td class="memItemLeft" align="right" valign="top"><a id="gadea68a7fa02909edcebee08748f94223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_MAXIMUM_PROCESSORS</b>&#160;&#160;&#160;32</td></tr>
<tr class="separator:gadea68a7fa02909edcebee08748f94223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6760d41edb6b7663ecdc758266befa4"><td class="memItemLeft" align="right" valign="top"><a id="gad6760d41edb6b7663ecdc758266befa4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ARM_EXCEPTION_FRAME_SIZE</b>&#160;&#160;&#160;80</td></tr>
<tr class="separator:gad6760d41edb6b7663ecdc758266befa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03485191f7b659f18360d8a6fbf644e5"><td class="memItemLeft" align="right" valign="top"><a id="ga03485191f7b659f18360d8a6fbf644e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ARM_EXCEPTION_FRAME_REGISTER_SP_OFFSET</b>&#160;&#160;&#160;52</td></tr>
<tr class="separator:ga03485191f7b659f18360d8a6fbf644e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga038e6b8ed2601aaf92d0d1a5cc01eb7e"><td class="memItemLeft" align="right" valign="top"><a id="ga038e6b8ed2601aaf92d0d1a5cc01eb7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ARM_EXCEPTION_FRAME_VFP_CONTEXT_OFFSET</b>&#160;&#160;&#160;72</td></tr>
<tr class="separator:ga038e6b8ed2601aaf92d0d1a5cc01eb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5969f8b55cb512773d186f4214b4d3c6"><td class="memItemLeft" align="right" valign="top"><a id="ga5969f8b55cb512773d186f4214b4d3c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ARM_VFP_CONTEXT_SIZE</b>&#160;&#160;&#160;264</td></tr>
<tr class="separator:ga5969f8b55cb512773d186f4214b4d3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3fde6f372ee51fdd893c260e7d7146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Disable</b>(_isr_cookie)</td></tr>
<tr class="separator:gaca3fde6f372ee51fdd893c260e7d7146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b1e2cd1ea4020d229e759569459664"><td class="memItemLeft" align="right" valign="top"><a id="gae3b1e2cd1ea4020d229e759569459664"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Enable</b>(_isr_cookie)&#160;&#160;&#160;arm_interrupt_enable( _isr_cookie )</td></tr>
<tr class="separator:gae3b1e2cd1ea4020d229e759569459664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memItemLeft" align="right" valign="top"><a id="gac7e58e16c6b558daf31fe8f9dbec5a69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Flash</b>(_isr_cookie)&#160;&#160;&#160;arm_interrupt_flash( _isr_cookie )</td></tr>
<tr class="separator:gac7e58e16c6b558daf31fe8f9dbec5a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896055157b72692a6141f7c0039eabdf"><td class="memItemLeft" align="right" valign="top"><a id="ga896055157b72692a6141f7c0039eabdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Get_SP</b>(_context)&#160;&#160;&#160;(_context)-&gt;register_sp</td></tr>
<tr class="separator:ga896055157b72692a6141f7c0039eabdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fb67e174d7b61251322cd32126acd1a"><td class="memItemLeft" align="right" valign="top"><a id="ga3fb67e174d7b61251322cd32126acd1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Restart_self</b>(_the_context)&#160;&#160;&#160;<a class="el" href="group__RTEMSScoreCPUARM.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>( (_the_context) );</td></tr>
<tr class="separator:ga3fb67e174d7b61251322cd32126acd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac34a28abe9b31559d4096b2c942860a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Initialize_fp</b>(_destination)</td></tr>
<tr class="separator:gac34a28abe9b31559d4096b2c942860a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceff4149ef6d516d4bf944c533a980ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Fatal_halt</b>(_source,  _err)</td></tr>
<tr class="separator:gaceff4149ef6d516d4bf944c533a980ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e38596ad3db49995fd8eb9fb4e86b2"><td class="memItemLeft" align="right" valign="top"><a id="gaf8e38596ad3db49995fd8eb9fb4e86b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_PER_CPU_CONTROL_SIZE</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaf8e38596ad3db49995fd8eb9fb4e86b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac905d5415fa56674b259d97f4ea46e5c"><td class="memItemLeft" align="right" valign="top"><a id="gac905d5415fa56674b259d97f4ea46e5c"></a>
typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_ISR_handler</b>) (void)</td></tr>
<tr class="separator:gac905d5415fa56674b259d97f4ea46e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f8550aad58bccb6fcb4589894444ad"><td class="memItemLeft" align="right" valign="top"><a id="ga67f8550aad58bccb6fcb4589894444ad"></a>
typedef uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>CPU_Counter_ticks</b></td></tr>
<tr class="separator:ga67f8550aad58bccb6fcb4589894444ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memItemLeft" align="right" valign="top">typedef uintptr_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td></tr>
<tr class="separator:ga9fca17f81f850e128fcc8ed5b87ff2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memItemLeft" align="right" valign="top"><a id="ga5254669b54a06e96ebb585fd50a02c4d"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> bool&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Is_enabled</b> (uint32_t level)</td></tr>
<tr class="separator:ga5254669b54a06e96ebb585fd50a02c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43820ba3d51d7a699c22fce8cac93ef1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga43820ba3d51d7a699c22fce8cac93ef1">_CPU_ISR_Set_level</a> (uint32_t level)</td></tr>
<tr class="memdesc:ga43820ba3d51d7a699c22fce8cac93ef1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the hardware interrupt level by the level value.  <a href="#ga43820ba3d51d7a699c22fce8cac93ef1">More...</a><br /></td></tr>
<tr class="separator:ga43820ba3d51d7a699c22fce8cac93ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9dcab9170d532b6634a5620385adbd"><td class="memItemLeft" align="right" valign="top"><a id="ga1d9dcab9170d532b6634a5620385adbd"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_Get_level</b> (void)</td></tr>
<tr class="separator:ga1d9dcab9170d532b6634a5620385adbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92701994ad8e3b646667a3e92935ddf"><td class="memItemLeft" align="right" valign="top"><a id="gaa92701994ad8e3b646667a3e92935ddf"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_Initialize</b> (<a class="el" href="structContext__Control.html">Context_Control</a> *the_context, void *stack_area_begin, size_t stack_area_size, uint32_t new_level, void(*entry_point)(void), bool is_fp, void *tls_area)</td></tr>
<tr class="separator:gaa92701994ad8e3b646667a3e92935ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga869484e3d851b032fd826c69ff21fc72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a> (void)</td></tr>
<tr class="memdesc:ga869484e3d851b032fd826c69ff21fc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU initialization.  <a href="#ga869484e3d851b032fd826c69ff21fc72">More...</a><br /></td></tr>
<tr class="separator:ga869484e3d851b032fd826c69ff21fc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3480454768ad843ce97909111a48a1f"><td class="memItemLeft" align="right" valign="top"><a id="gaa3480454768ad843ce97909111a48a1f"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_ISR_install_vector</b> (uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)</td></tr>
<tr class="separator:gaa3480454768ad843ce97909111a48a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f8cc989454b28232e5375e30c90970"><td class="memItemLeft" align="right" valign="top"><a id="gaa9f8cc989454b28232e5375e30c90970"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a> (<a class="el" href="structContext__Control.html">Context_Control</a> *run, <a class="el" href="structContext__Control.html">Context_Control</a> *heir)</td></tr>
<tr class="memdesc:gaa9f8cc989454b28232e5375e30c90970"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU switch context. <br /></td></tr>
<tr class="separator:gaa9f8cc989454b28232e5375e30c90970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80726ebfe00f31a88b086cc4474c472f"><td class="memItemLeft" align="right" valign="top"><a id="ga80726ebfe00f31a88b086cc4474c472f"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_restore</b> (<a class="el" href="structContext__Control.html">Context_Control</a> *new_context) <a class="el" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></td></tr>
<tr class="separator:ga80726ebfe00f31a88b086cc4474c472f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa675150e5d00169c99410a82011b6117"><td class="memItemLeft" align="right" valign="top"><a id="gaa675150e5d00169c99410a82011b6117"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Counter_frequency</b> (void)</td></tr>
<tr class="separator:gaa675150e5d00169c99410a82011b6117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac016ae4ed92ed2607bd65408a36d908b"><td class="memItemLeft" align="right" valign="top"><a id="gac016ae4ed92ed2607bd65408a36d908b"></a>
<a class="el" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Counter_read</b> (void)</td></tr>
<tr class="separator:gac016ae4ed92ed2607bd65408a36d908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903a802003c95d6ef5206cb330424a1b"><td class="memItemLeft" align="right" valign="top"><a id="ga903a802003c95d6ef5206cb330424a1b"></a>
void *&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Thread_Idle_body</b> (uintptr_t ignored)</td></tr>
<tr class="separator:ga903a802003c95d6ef5206cb330424a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34a35de496258577c1454ba1ee07ce0"><td class="memItemLeft" align="right" valign="top"><a id="gaa34a35de496258577c1454ba1ee07ce0"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Exception_frame_print</b> (const <a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame)</td></tr>
<tr class="separator:gaa34a35de496258577c1454ba1ee07ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286e88dc9f8142e9eba190afcdf6c2b4"><td class="memItemLeft" align="right" valign="top"><a id="ga286e88dc9f8142e9eba190afcdf6c2b4"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_ARM_Exception_default</b> (<a class="el" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame)</td></tr>
<tr class="separator:ga286e88dc9f8142e9eba190afcdf6c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad26becade17fbdbb0bdf63c6b9228688"><td class="memItemLeft" align="right" valign="top"><a id="gad26becade17fbdbb0bdf63c6b9228688"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_volatile_clobber</b> (uintptr_t pattern)</td></tr>
<tr class="separator:gad26becade17fbdbb0bdf63c6b9228688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3adb94b8d32fd0e3058934ffd3df6d90"><td class="memItemLeft" align="right" valign="top"><a id="ga3adb94b8d32fd0e3058934ffd3df6d90"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Context_validate</b> (uintptr_t pattern)</td></tr>
<tr class="separator:ga3adb94b8d32fd0e3058934ffd3df6d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07618c93359f2485af2e98a96b330208"><td class="memItemLeft" align="right" valign="top"><a id="ga07618c93359f2485af2e98a96b330208"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Instruction_illegal</b> (void)</td></tr>
<tr class="separator:ga07618c93359f2485af2e98a96b330208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab683a0a37a089e2a0fd3c356836d5499"><td class="memItemLeft" align="right" valign="top"><a id="gab683a0a37a089e2a0fd3c356836d5499"></a>
<a class="el" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> void&#160;</td><td class="memItemRight" valign="bottom"><b>_CPU_Instruction_no_operation</b> (void)</td></tr>
<tr class="separator:gab683a0a37a089e2a0fd3c356836d5499"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>ARM Architecture Support. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac34a28abe9b31559d4096b2c942860a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac34a28abe9b31559d4096b2c942860a6">&#9670;&nbsp;</a></span>_CPU_Context_Initialize_fp</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Context_Initialize_fp</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_destination</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    *(*(_destination)) = <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a>; \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div><div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_af07fa780651217bccbbd992ae527164c"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#af07fa780651217bccbbd992ae527164c">_CPU_Null_fp_context</a></div><div class="ttdeci">Context_Control_fp _CPU_Null_fp_context</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaceff4149ef6d516d4bf944c533a980ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaceff4149ef6d516d4bf944c533a980ac">&#9670;&nbsp;</a></span>_CPU_Fatal_halt</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_Fatal_halt</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_source, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_err&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                     \</div><div class="line">     uint32_t _level;                       \</div><div class="line">     uint32_t _error = _err;                \</div><div class="line">     _CPU_ISR_Disable( _level );            \</div><div class="line">     (void) _level;                         \</div><div class="line">     __asm__ <span class="keyword">volatile</span> (<span class="stringliteral">&quot;mov r0, %0\n&quot;</span>       \</div><div class="line">                   : <span class="stringliteral">&quot;=r&quot;</span> (_error)          \</div><div class="line">                   : <span class="stringliteral">&quot;0&quot;</span> (_error)           \</div><div class="line">                   : <span class="stringliteral">&quot;r0&quot;</span> );                \</div><div class="line">     while (1);                             \</div><div class="line">   } <span class="keywordflow">while</span> (0);</div></div><!-- fragment -->
</div>
</div>
<a id="gaca3fde6f372ee51fdd893c260e7d7146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca3fde6f372ee51fdd893c260e7d7146">&#9670;&nbsp;</a></span>_CPU_ISR_Disable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _CPU_ISR_Disable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">_isr_cookie</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> { \</div><div class="line">    _isr_cookie = arm_interrupt_disable(); \</div><div class="line">  } <span class="keywordflow">while</span> (0)</div></div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ga9fca17f81f850e128fcc8ed5b87ff2ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9fca17f81f850e128fcc8ed5b87ff2ab">&#9670;&nbsp;</a></span>CPU_Uint32ptr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uintptr_t <a class="el" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Type that can store a 32-bit integer or a pointer. </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga869484e3d851b032fd826c69ff21fc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga869484e3d851b032fd826c69ff21fc72">&#9670;&nbsp;</a></span>_CPU_Initialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_Initialize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPU initialization. </p>
<p>CPU initialization. </p>

</div>
</div>
<a id="ga43820ba3d51d7a699c22fce8cac93ef1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43820ba3d51d7a699c22fce8cac93ef1">&#9670;&nbsp;</a></span>_CPU_ISR_Set_level()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void _CPU_ISR_Set_level </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>level</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the hardware interrupt level by the level value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">level</td><td>for or1k can only range over two values: 0 (enable interrupts) and 1 (disable interrupts). In future implementations if fast context switch is implemented, the level can range from 0 to 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>See also</dt><dd>OpenRISC architecture manual. </dd></dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
