!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.9~svn20110310	//
AM33XX_CONTROL_PADCONF_AIN0_OFFSET	inc/mux33xx.h	234;"	d
AM33XX_CONTROL_PADCONF_AIN1_OFFSET	inc/mux33xx.h	233;"	d
AM33XX_CONTROL_PADCONF_AIN2_OFFSET	inc/mux33xx.h	232;"	d
AM33XX_CONTROL_PADCONF_AIN3_OFFSET	inc/mux33xx.h	231;"	d
AM33XX_CONTROL_PADCONF_DDR_A0_OFFSET	inc/mux33xx.h	190;"	d
AM33XX_CONTROL_PADCONF_DDR_A10_OFFSET	inc/mux33xx.h	200;"	d
AM33XX_CONTROL_PADCONF_DDR_A11_OFFSET	inc/mux33xx.h	201;"	d
AM33XX_CONTROL_PADCONF_DDR_A12_OFFSET	inc/mux33xx.h	202;"	d
AM33XX_CONTROL_PADCONF_DDR_A13_OFFSET	inc/mux33xx.h	203;"	d
AM33XX_CONTROL_PADCONF_DDR_A14_OFFSET	inc/mux33xx.h	204;"	d
AM33XX_CONTROL_PADCONF_DDR_A15_OFFSET	inc/mux33xx.h	205;"	d
AM33XX_CONTROL_PADCONF_DDR_A1_OFFSET	inc/mux33xx.h	191;"	d
AM33XX_CONTROL_PADCONF_DDR_A2_OFFSET	inc/mux33xx.h	192;"	d
AM33XX_CONTROL_PADCONF_DDR_A3_OFFSET	inc/mux33xx.h	193;"	d
AM33XX_CONTROL_PADCONF_DDR_A4_OFFSET	inc/mux33xx.h	194;"	d
AM33XX_CONTROL_PADCONF_DDR_A5_OFFSET	inc/mux33xx.h	195;"	d
AM33XX_CONTROL_PADCONF_DDR_A6_OFFSET	inc/mux33xx.h	196;"	d
AM33XX_CONTROL_PADCONF_DDR_A7_OFFSET	inc/mux33xx.h	197;"	d
AM33XX_CONTROL_PADCONF_DDR_A8_OFFSET	inc/mux33xx.h	198;"	d
AM33XX_CONTROL_PADCONF_DDR_A9_OFFSET	inc/mux33xx.h	199;"	d
AM33XX_CONTROL_PADCONF_DDR_BA0_OFFSET	inc/mux33xx.h	187;"	d
AM33XX_CONTROL_PADCONF_DDR_BA1_OFFSET	inc/mux33xx.h	188;"	d
AM33XX_CONTROL_PADCONF_DDR_BA2_OFFSET	inc/mux33xx.h	189;"	d
AM33XX_CONTROL_PADCONF_DDR_CASN_OFFSET	inc/mux33xx.h	184;"	d
AM33XX_CONTROL_PADCONF_DDR_CKE_OFFSET	inc/mux33xx.h	181;"	d
AM33XX_CONTROL_PADCONF_DDR_CKN_OFFSET	inc/mux33xx.h	183;"	d
AM33XX_CONTROL_PADCONF_DDR_CK_OFFSET	inc/mux33xx.h	182;"	d
AM33XX_CONTROL_PADCONF_DDR_CSN0_OFFSET	inc/mux33xx.h	180;"	d
AM33XX_CONTROL_PADCONF_DDR_D0_OFFSET	inc/mux33xx.h	207;"	d
AM33XX_CONTROL_PADCONF_DDR_D10_OFFSET	inc/mux33xx.h	217;"	d
AM33XX_CONTROL_PADCONF_DDR_D11_OFFSET	inc/mux33xx.h	218;"	d
AM33XX_CONTROL_PADCONF_DDR_D12_OFFSET	inc/mux33xx.h	219;"	d
AM33XX_CONTROL_PADCONF_DDR_D13_OFFSET	inc/mux33xx.h	220;"	d
AM33XX_CONTROL_PADCONF_DDR_D14_OFFSET	inc/mux33xx.h	221;"	d
AM33XX_CONTROL_PADCONF_DDR_D15_OFFSET	inc/mux33xx.h	222;"	d
AM33XX_CONTROL_PADCONF_DDR_D1_OFFSET	inc/mux33xx.h	208;"	d
AM33XX_CONTROL_PADCONF_DDR_D2_OFFSET	inc/mux33xx.h	209;"	d
AM33XX_CONTROL_PADCONF_DDR_D3_OFFSET	inc/mux33xx.h	210;"	d
AM33XX_CONTROL_PADCONF_DDR_D4_OFFSET	inc/mux33xx.h	211;"	d
AM33XX_CONTROL_PADCONF_DDR_D5_OFFSET	inc/mux33xx.h	212;"	d
AM33XX_CONTROL_PADCONF_DDR_D6_OFFSET	inc/mux33xx.h	213;"	d
AM33XX_CONTROL_PADCONF_DDR_D7_OFFSET	inc/mux33xx.h	214;"	d
AM33XX_CONTROL_PADCONF_DDR_D8_OFFSET	inc/mux33xx.h	215;"	d
AM33XX_CONTROL_PADCONF_DDR_D9_OFFSET	inc/mux33xx.h	216;"	d
AM33XX_CONTROL_PADCONF_DDR_DQM0_OFFSET	inc/mux33xx.h	223;"	d
AM33XX_CONTROL_PADCONF_DDR_DQM1_OFFSET	inc/mux33xx.h	224;"	d
AM33XX_CONTROL_PADCONF_DDR_DQS0_OFFSET	inc/mux33xx.h	225;"	d
AM33XX_CONTROL_PADCONF_DDR_DQS1_OFFSET	inc/mux33xx.h	227;"	d
AM33XX_CONTROL_PADCONF_DDR_DQSN0_OFFSET	inc/mux33xx.h	226;"	d
AM33XX_CONTROL_PADCONF_DDR_DQSN1_OFFSET	inc/mux33xx.h	228;"	d
AM33XX_CONTROL_PADCONF_DDR_ODT_OFFSET	inc/mux33xx.h	206;"	d
AM33XX_CONTROL_PADCONF_DDR_RASN_OFFSET	inc/mux33xx.h	185;"	d
AM33XX_CONTROL_PADCONF_DDR_RESETN_OFFSET	inc/mux33xx.h	179;"	d
AM33XX_CONTROL_PADCONF_DDR_VREF_OFFSET	inc/mux33xx.h	229;"	d
AM33XX_CONTROL_PADCONF_DDR_VTP_OFFSET	inc/mux33xx.h	230;"	d
AM33XX_CONTROL_PADCONF_DDR_WEN_OFFSET	inc/mux33xx.h	186;"	d
AM33XX_CONTROL_PADCONF_ECAP0_IN_PWM0_OUT_OFFSET	inc/mux33xx.h	128;"	d
AM33XX_CONTROL_PADCONF_EMU0_OFFSET	inc/mux33xx.h	159;"	d
AM33XX_CONTROL_PADCONF_EMU1_OFFSET	inc/mux33xx.h	160;"	d
AM33XX_CONTROL_PADCONF_EXT_WAKEUP_OFFSET	inc/mux33xx.h	164;"	d
AM33XX_CONTROL_PADCONF_GPMC_A0_OFFSET	inc/mux33xx.h	55;"	d
AM33XX_CONTROL_PADCONF_GPMC_A10_OFFSET	inc/mux33xx.h	65;"	d
AM33XX_CONTROL_PADCONF_GPMC_A11_OFFSET	inc/mux33xx.h	66;"	d
AM33XX_CONTROL_PADCONF_GPMC_A1_OFFSET	inc/mux33xx.h	56;"	d
AM33XX_CONTROL_PADCONF_GPMC_A2_OFFSET	inc/mux33xx.h	57;"	d
AM33XX_CONTROL_PADCONF_GPMC_A3_OFFSET	inc/mux33xx.h	58;"	d
AM33XX_CONTROL_PADCONF_GPMC_A4_OFFSET	inc/mux33xx.h	59;"	d
AM33XX_CONTROL_PADCONF_GPMC_A5_OFFSET	inc/mux33xx.h	60;"	d
AM33XX_CONTROL_PADCONF_GPMC_A6_OFFSET	inc/mux33xx.h	61;"	d
AM33XX_CONTROL_PADCONF_GPMC_A7_OFFSET	inc/mux33xx.h	62;"	d
AM33XX_CONTROL_PADCONF_GPMC_A8_OFFSET	inc/mux33xx.h	63;"	d
AM33XX_CONTROL_PADCONF_GPMC_A9_OFFSET	inc/mux33xx.h	64;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD0_OFFSET	inc/mux33xx.h	39;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD10_OFFSET	inc/mux33xx.h	49;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD11_OFFSET	inc/mux33xx.h	50;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD12_OFFSET	inc/mux33xx.h	51;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD13_OFFSET	inc/mux33xx.h	52;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD14_OFFSET	inc/mux33xx.h	53;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD15_OFFSET	inc/mux33xx.h	54;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD1_OFFSET	inc/mux33xx.h	40;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD2_OFFSET	inc/mux33xx.h	41;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD3_OFFSET	inc/mux33xx.h	42;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD4_OFFSET	inc/mux33xx.h	43;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD5_OFFSET	inc/mux33xx.h	44;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD6_OFFSET	inc/mux33xx.h	45;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD7_OFFSET	inc/mux33xx.h	46;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD8_OFFSET	inc/mux33xx.h	47;"	d
AM33XX_CONTROL_PADCONF_GPMC_AD9_OFFSET	inc/mux33xx.h	48;"	d
AM33XX_CONTROL_PADCONF_GPMC_ADVN_ALE_OFFSET	inc/mux33xx.h	75;"	d
AM33XX_CONTROL_PADCONF_GPMC_BEN0_CLE_OFFSET	inc/mux33xx.h	78;"	d
AM33XX_CONTROL_PADCONF_GPMC_BEN1_OFFSET	inc/mux33xx.h	69;"	d
AM33XX_CONTROL_PADCONF_GPMC_CLK_OFFSET	inc/mux33xx.h	74;"	d
AM33XX_CONTROL_PADCONF_GPMC_CSN0_OFFSET	inc/mux33xx.h	70;"	d
AM33XX_CONTROL_PADCONF_GPMC_CSN1_OFFSET	inc/mux33xx.h	71;"	d
AM33XX_CONTROL_PADCONF_GPMC_CSN2_OFFSET	inc/mux33xx.h	72;"	d
AM33XX_CONTROL_PADCONF_GPMC_CSN3_OFFSET	inc/mux33xx.h	73;"	d
AM33XX_CONTROL_PADCONF_GPMC_OEN_REN_OFFSET	inc/mux33xx.h	76;"	d
AM33XX_CONTROL_PADCONF_GPMC_WAIT0_OFFSET	inc/mux33xx.h	67;"	d
AM33XX_CONTROL_PADCONF_GPMC_WEN_OFFSET	inc/mux33xx.h	77;"	d
AM33XX_CONTROL_PADCONF_GPMC_WPN_OFFSET	inc/mux33xx.h	68;"	d
AM33XX_CONTROL_PADCONF_I2C0_SCL_OFFSET	inc/mux33xx.h	138;"	d
AM33XX_CONTROL_PADCONF_I2C0_SDA_OFFSET	inc/mux33xx.h	137;"	d
AM33XX_CONTROL_PADCONF_LCD_AC_BIAS_EN_OFFSET	inc/mux33xx.h	98;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA0_OFFSET	inc/mux33xx.h	79;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA10_OFFSET	inc/mux33xx.h	89;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA11_OFFSET	inc/mux33xx.h	90;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA12_OFFSET	inc/mux33xx.h	91;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA13_OFFSET	inc/mux33xx.h	92;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA14_OFFSET	inc/mux33xx.h	93;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA15_OFFSET	inc/mux33xx.h	94;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA1_OFFSET	inc/mux33xx.h	80;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA2_OFFSET	inc/mux33xx.h	81;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA3_OFFSET	inc/mux33xx.h	82;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA4_OFFSET	inc/mux33xx.h	83;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA5_OFFSET	inc/mux33xx.h	84;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA6_OFFSET	inc/mux33xx.h	85;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA7_OFFSET	inc/mux33xx.h	86;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA8_OFFSET	inc/mux33xx.h	87;"	d
AM33XX_CONTROL_PADCONF_LCD_DATA9_OFFSET	inc/mux33xx.h	88;"	d
AM33XX_CONTROL_PADCONF_LCD_HSYNC_OFFSET	inc/mux33xx.h	96;"	d
AM33XX_CONTROL_PADCONF_LCD_PCLK_OFFSET	inc/mux33xx.h	97;"	d
AM33XX_CONTROL_PADCONF_LCD_VSYNC_OFFSET	inc/mux33xx.h	95;"	d
AM33XX_CONTROL_PADCONF_MCASP0_ACLKR_OFFSET	inc/mux33xx.h	143;"	d
AM33XX_CONTROL_PADCONF_MCASP0_ACLKX_OFFSET	inc/mux33xx.h	139;"	d
AM33XX_CONTROL_PADCONF_MCASP0_AHCLKR_OFFSET	inc/mux33xx.h	142;"	d
AM33XX_CONTROL_PADCONF_MCASP0_AHCLKX_OFFSET	inc/mux33xx.h	146;"	d
AM33XX_CONTROL_PADCONF_MCASP0_AXR0_OFFSET	inc/mux33xx.h	141;"	d
AM33XX_CONTROL_PADCONF_MCASP0_AXR1_OFFSET	inc/mux33xx.h	145;"	d
AM33XX_CONTROL_PADCONF_MCASP0_FSR_OFFSET	inc/mux33xx.h	144;"	d
AM33XX_CONTROL_PADCONF_MCASP0_FSX_OFFSET	inc/mux33xx.h	140;"	d
AM33XX_CONTROL_PADCONF_MDIO_CLK_OFFSET	inc/mux33xx.h	122;"	d
AM33XX_CONTROL_PADCONF_MDIO_DATA_OFFSET	inc/mux33xx.h	121;"	d
AM33XX_CONTROL_PADCONF_MII1_COL_OFFSET	inc/mux33xx.h	105;"	d
AM33XX_CONTROL_PADCONF_MII1_CRS_OFFSET	inc/mux33xx.h	106;"	d
AM33XX_CONTROL_PADCONF_MII1_REFCLK_OFFSET	inc/mux33xx.h	120;"	d
AM33XX_CONTROL_PADCONF_MII1_RXCLK_OFFSET	inc/mux33xx.h	115;"	d
AM33XX_CONTROL_PADCONF_MII1_RXD0_OFFSET	inc/mux33xx.h	119;"	d
AM33XX_CONTROL_PADCONF_MII1_RXD1_OFFSET	inc/mux33xx.h	118;"	d
AM33XX_CONTROL_PADCONF_MII1_RXD2_OFFSET	inc/mux33xx.h	117;"	d
AM33XX_CONTROL_PADCONF_MII1_RXD3_OFFSET	inc/mux33xx.h	116;"	d
AM33XX_CONTROL_PADCONF_MII1_RXDV_OFFSET	inc/mux33xx.h	109;"	d
AM33XX_CONTROL_PADCONF_MII1_RXERR_OFFSET	inc/mux33xx.h	107;"	d
AM33XX_CONTROL_PADCONF_MII1_TXCLK_OFFSET	inc/mux33xx.h	114;"	d
AM33XX_CONTROL_PADCONF_MII1_TXD0_OFFSET	inc/mux33xx.h	113;"	d
AM33XX_CONTROL_PADCONF_MII1_TXD1_OFFSET	inc/mux33xx.h	112;"	d
AM33XX_CONTROL_PADCONF_MII1_TXD2_OFFSET	inc/mux33xx.h	111;"	d
AM33XX_CONTROL_PADCONF_MII1_TXD3_OFFSET	inc/mux33xx.h	110;"	d
AM33XX_CONTROL_PADCONF_MII1_TXEN_OFFSET	inc/mux33xx.h	108;"	d
AM33XX_CONTROL_PADCONF_MMC0_CLK_OFFSET	inc/mux33xx.h	103;"	d
AM33XX_CONTROL_PADCONF_MMC0_CMD_OFFSET	inc/mux33xx.h	104;"	d
AM33XX_CONTROL_PADCONF_MMC0_DAT0_OFFSET	inc/mux33xx.h	102;"	d
AM33XX_CONTROL_PADCONF_MMC0_DAT1_OFFSET	inc/mux33xx.h	101;"	d
AM33XX_CONTROL_PADCONF_MMC0_DAT2_OFFSET	inc/mux33xx.h	100;"	d
AM33XX_CONTROL_PADCONF_MMC0_DAT3_OFFSET	inc/mux33xx.h	99;"	d
AM33XX_CONTROL_PADCONF_MUX_PBASE	inc/mux33xx.h	19;"	d
AM33XX_CONTROL_PADCONF_MUX_SIZE	inc/mux33xx.h	241;"	d
AM33XX_CONTROL_PADCONF_NMIN_OFFSET	inc/mux33xx.h	151;"	d
AM33XX_CONTROL_PADCONF_PMIC_POWER_EN_OFFSET	inc/mux33xx.h	165;"	d
AM33XX_CONTROL_PADCONF_PWRONRSTN_OFFSET	inc/mux33xx.h	150;"	d
AM33XX_CONTROL_PADCONF_RTC_KALDO_ENN_OFFSET	inc/mux33xx.h	166;"	d
AM33XX_CONTROL_PADCONF_RTC_PWRONRSTN_OFFSET	inc/mux33xx.h	163;"	d
AM33XX_CONTROL_PADCONF_RTC_XTALIN_OFFSET	inc/mux33xx.h	161;"	d
AM33XX_CONTROL_PADCONF_RTC_XTALOUT_OFFSET	inc/mux33xx.h	162;"	d
AM33XX_CONTROL_PADCONF_SPI0_CS0_OFFSET	inc/mux33xx.h	126;"	d
AM33XX_CONTROL_PADCONF_SPI0_CS1_OFFSET	inc/mux33xx.h	127;"	d
AM33XX_CONTROL_PADCONF_SPI0_D0_OFFSET	inc/mux33xx.h	124;"	d
AM33XX_CONTROL_PADCONF_SPI0_D1_OFFSET	inc/mux33xx.h	125;"	d
AM33XX_CONTROL_PADCONF_SPI0_SCLK_OFFSET	inc/mux33xx.h	123;"	d
AM33XX_CONTROL_PADCONF_TCK_OFFSET	inc/mux33xx.h	157;"	d
AM33XX_CONTROL_PADCONF_TDI_OFFSET	inc/mux33xx.h	155;"	d
AM33XX_CONTROL_PADCONF_TDO_OFFSET	inc/mux33xx.h	156;"	d
AM33XX_CONTROL_PADCONF_TMS_OFFSET	inc/mux33xx.h	154;"	d
AM33XX_CONTROL_PADCONF_TRSTN_OFFSET	inc/mux33xx.h	158;"	d
AM33XX_CONTROL_PADCONF_UART0_CTSN_OFFSET	inc/mux33xx.h	129;"	d
AM33XX_CONTROL_PADCONF_UART0_RTSN_OFFSET	inc/mux33xx.h	130;"	d
AM33XX_CONTROL_PADCONF_UART0_RXD_OFFSET	inc/mux33xx.h	131;"	d
AM33XX_CONTROL_PADCONF_UART0_TXD_OFFSET	inc/mux33xx.h	132;"	d
AM33XX_CONTROL_PADCONF_UART1_CTSN_OFFSET	inc/mux33xx.h	133;"	d
AM33XX_CONTROL_PADCONF_UART1_RTSN_OFFSET	inc/mux33xx.h	134;"	d
AM33XX_CONTROL_PADCONF_UART1_RXD_OFFSET	inc/mux33xx.h	135;"	d
AM33XX_CONTROL_PADCONF_UART1_TXD_OFFSET	inc/mux33xx.h	136;"	d
AM33XX_CONTROL_PADCONF_UART4_RXD_OFFSET	inc/mux33xx.h	238;"	d
AM33XX_CONTROL_PADCONF_UART4_TXD_OFFSET	inc/mux33xx.h	239;"	d
AM33XX_CONTROL_PADCONF_USB0_CE_OFFSET	inc/mux33xx.h	169;"	d
AM33XX_CONTROL_PADCONF_USB0_DM_OFFSET	inc/mux33xx.h	167;"	d
AM33XX_CONTROL_PADCONF_USB0_DP_OFFSET	inc/mux33xx.h	168;"	d
AM33XX_CONTROL_PADCONF_USB0_DRVVBUS_OFFSET	inc/mux33xx.h	172;"	d
AM33XX_CONTROL_PADCONF_USB0_ID_OFFSET	inc/mux33xx.h	170;"	d
AM33XX_CONTROL_PADCONF_USB0_VBUS_OFFSET	inc/mux33xx.h	171;"	d
AM33XX_CONTROL_PADCONF_USB1_CE_OFFSET	inc/mux33xx.h	175;"	d
AM33XX_CONTROL_PADCONF_USB1_DM_OFFSET	inc/mux33xx.h	173;"	d
AM33XX_CONTROL_PADCONF_USB1_DP_OFFSET	inc/mux33xx.h	174;"	d
AM33XX_CONTROL_PADCONF_USB1_DRVVBUS_OFFSET	inc/mux33xx.h	178;"	d
AM33XX_CONTROL_PADCONF_USB1_ID_OFFSET	inc/mux33xx.h	176;"	d
AM33XX_CONTROL_PADCONF_USB1_VBUS_OFFSET	inc/mux33xx.h	177;"	d
AM33XX_CONTROL_PADCONF_VREFN_OFFSET	inc/mux33xx.h	236;"	d
AM33XX_CONTROL_PADCONF_VREFP_OFFSET	inc/mux33xx.h	235;"	d
AM33XX_CONTROL_PADCONF_WARMRSTN_OFFSET	inc/mux33xx.h	149;"	d
AM33XX_CONTROL_PADCONF_XDMA_EVENT_INTR0_OFFSET	inc/mux33xx.h	147;"	d
AM33XX_CONTROL_PADCONF_XDMA_EVENT_INTR1_OFFSET	inc/mux33xx.h	148;"	d
AM33XX_CONTROL_PADCONF_XTALIN_OFFSET	inc/mux33xx.h	152;"	d
AM33XX_CONTROL_PADCONF_XTALOUT_OFFSET	inc/mux33xx.h	153;"	d
AM33XX_MUX	inc/mux33xx.h	24;"	d
ARQ	Makefile	/^ARQ = 	gpioInit.o \\$/;"	m
CC	Makefile	/^CC = arm-linux-gnueabihf-gcc$/;"	m
INC	Makefile	/^INC = -I.\/inc$/;"	m
MAX_BUF	inc/inc.h	30;"	d
MIC_INPUT_DEV	inc/gpioInterrupt.h	12;"	d
POLL_TIMEOUT	inc/inc.h	29;"	d
SYSFS_GPIO_DIR	inc/inc.h	28;"	d
_GPIODIRECTION_H	inc/gpioDirection.h	10;"	d
_GPIOINC_H	inc/inc.h	10;"	d
_GPIOINIT_H	inc/gpioInit.h	10;"	d
_GPIOINTERRUPT_H	inc/gpioInterrupt.h	10;"	d
_GPIOVALUE_H	inc/gpioValue.h	10;"	d
__ARCH_ARM_MACH_OMAP2_MUX335X_H	inc/mux33xx.h	17;"	d
gpio_export	src/gpioInit.c	/^int gpio_export(unsigned int gpio)$/;"	f
gpio_get_value	src/gpioValue.c	/^int gpio_get_value(unsigned int gpio, unsigned int *value)$/;"	f
gpio_set_dir	src/gpioDirection.c	/^int gpio_set_dir(unsigned int gpio, unsigned int out_flag)$/;"	f
gpio_set_value	src/gpioValue.c	/^int gpio_set_value(unsigned int gpio, unsigned int value)$/;"	f
main	src/main.c	/^int main(){$/;"	f
mic_button_callback	src/gpioInterrupt.c	/^static gboolean mic_button_callback(GIOChannel *source, GIOCondition condition, gpointer data)$/;"	f	file:
mic_button_init	src/gpioInterrupt.c	/^void mic_button_init()$/;"	f
