# FPGA-based-Systolic-Array-Hardware-Accelerator-Design-for-VGG-11
This project implements the VGG-11 convolutional neural network architecture on FPGA using a systolic array-based hardware accelerator, aiming to optimize matrix multiplication tasks for high-performance image classification. 
