entity DFT_top is
	port (
		rst_n   : in	std_logic;
		enable	: in	std_logic;
		input   : in	std_logic_vector(15 downto 0);
		output	: out	std_logic_vector(15 downto 0)
	);
end entity
