// Seed: 1970615392
module module_0;
  wire id_1 = id_1, id_2[-1 : 1];
  wire id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd46
) (
    output wand id_0
    , id_15,
    input  wand id_1,
    input  wire id_2,
    input  tri0 id_3,
    output wire id_4,
    input  tri0 id_5,
    output tri1 id_6,
    input  tri0 id_7  [1 : id_13  ==  1],
    input  wand id_8,
    input  tri0 id_9,
    output tri  id_10,
    output wire id_11,
    output tri  id_12,
    input  tri0 _id_13
);
  assign id_4 = -1;
  assign id_6 = 1 + -1;
  parameter id_16 = 1;
  module_0 modCall_1 ();
  logic id_17 = id_9;
endmodule
