#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Fri Jan 10 17:38:03 2020
# Process ID: 8217
# Current directory: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder
# Command line: vivado
# Log file: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/vivado.log
# Journal file: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/build/top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6632.793 ; gain = 109.801 ; free physical = 856 ; free virtual = 3964
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property part xc7a15tcpg236-1 [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs impl_1 -to_step write_bitstream
[Fri Jan 10 17:39:39 2020] Launched synth_1...
Run output will be captured here: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/build/top.runs/synth_1/runme.log
[Fri Jan 10 17:39:39 2020] Launched impl_1...
Run output will be captured here: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/build/top.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 10 18:57:48 2020...
