* ******************************************************************************

* iCEcube Packer

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:31:51

* File Generated:     Jun 7 2022 10:06:07

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\netlist\oadb-TOP  --package  QN84  --outdir  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\placer\TOP_pl.sdc  --dst_sdc_file  C:/Users/firas.abdelghani/Dropbox/Board-Design/Board-Design-Git/Lattice FPGA Works/TensorI22/SBCTI22WORK3/SBCTI22WORK3_Implmnt\sbt\outputs\packer\TOP_pk.sdc  --devicename  iCE40LP1K  

***** Device Info *****
Chip: iCE40LP1K
Package: QN84
Size: 12 X 16

***** Design Utilization Info *****
Design: TOP
Used Logic Cell: 1059/1280
Used Logic Tile: 153/160
Used IO Cell:    59/112
Used Bram Cell For iCE40: 0/16
Used PLL For iCE40: 0/0
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: fpga_osc
Clock Source: ipInertedIONet_FPGA_OSC 
Clock Driver: ipInertedIOPad_FPGA_OSC (ICE_IO)
Driver Position: (7, 0, 0)
Fanout to FF: 222
Fanout to Tile: 80


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   5 8 0 7 0 1 1 1 0 0 1 1   
15|   5 8 0 5 8 2 7 2 1 0 5 8   
14|   8 8 0 8 8 8 8 7 8 0 4 8   
13|   8 8 0 8 8 5 8 8 4 0 7 8   
12|   7 8 0 7 8 7 8 7 8 0 8 7   
11|   8 8 0 5 8 7 7 8 8 0 7 8   
10|   8 8 0 8 7 8 8 8 7 0 8 8   
 9|   8 7 0 7 8 8 8 8 8 0 8 8   
 8|   0 8 0 8 8 8 8 8 6 0 8 8   
 7|   1 8 0 8 8 8 8 8 7 0 8 7   
 6|   8 8 0 8 8 8 8 8 8 0 8 7   
 5|   8 5 0 7 8 8 8 1 5 0 8 8   
 4|   0 4 0 8 8 8 8 8 6 0 8 7   
 3|   3 5 0 2 8 5 5 8 8 0 6 1   
 2|   8 8 0 8 8 8 7 8 8 0 8 0   
 1|   8 8 0 0 8 2 8 8 8 0 8 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 6.92

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     5 16  0 16  0  1  2  3  0  0  2  2    
15|     5 16  0  6 16  2 10  7  3  0 20 16    
14|    24 16  0 18 16 16 16 18 16  0  8 17    
13|    24 16  0 16 16  5 17 20 10  0 15 15    
12|    22  9  0 10 17 16 15 19 20  0 16 19    
11|    14 18  0  6 16 14 20 21 18  0 20 11    
10|    10 17  0 18 10 21 20 21 19  0 12 16    
 9|     9  8  0 17 19 21 20 15 15  0 11 17    
 8|     0 16  0 17 20 17 19 17 12  0 15 12    
 7|     2 19  0 17 17 16 17 16  9  0 18 15    
 6|    16 11  0 15 17 17 18 15 12  0 16 20    
 5|    17 14  0 14 13 16 15  2 13  0 15 13    
 4|     0  4  0 14 14 17 16 16 21  0 13  9    
 3|     6 10  0  4 16 15 10 17 19  0 10  1    
 2|    16 18  0 14 16  8  9 17 14  0 13  0    
 1|    16 22  0  0 16  8 12 17 15  0 17  0    
 0|                                           

Maximum number of input nets per logic tile: 24
Average number of input nets per logic tile: 14.14

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     5 20  0 19  0  1  2  3  0  0  2  2    
15|     5 20  0  6 20  2 14  7  3  0 20 22    
14|    24 20  0 20 20 20 20 23 24  0 13 25    
13|    24 20  0 20 20  5 21 29 13  0 23 24    
12|    25 16  0 12 20 22 26 27 31  0 23 24    
11|    24 24  0  6 20 14 25 31 26  0 26 17    
10|    19 23  0 21 17 24 25 27 25  0 23 18    
 9|    16 13  0 24 20 24 26 25 20  0 22 19    
 8|     0 25  0 29 26 30 26 22 17  0 30 28    
 7|     2 30  0 32 32 30 26 29 22  0 18 26    
 6|    22 26  0 26 32 29 27 23 30  0 16 24    
 5|    25 14  0 26 19 22 20  2 16  0 30 29    
 4|     0  4  0 23 18 21 32 22 21  0 29 22    
 3|     6 16  0  4 16 15 16 25 25  0 16  1    
 2|    16 31  0 26 16  8 18 21 26  0 30  0    
 1|    17 31  0  0 16  8 23 17 30  0 28  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 20.15

***** Run Time Info *****
Run Time:  1
