Loading plugins phase: Elapsed time ==> 0s.194ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj -d CY8C5888LTI-LP097 -s C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.694ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.056ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SimulatedOutput.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj -dcpsoc3 SimulatedOutput.v -verilog
======================================================================

======================================================================
Compiling:  SimulatedOutput.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj -dcpsoc3 SimulatedOutput.v -verilog
======================================================================

======================================================================
Compiling:  SimulatedOutput.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj -dcpsoc3 -verilog SimulatedOutput.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Apr 13 17:00:53 2020


======================================================================
Compiling:  SimulatedOutput.v
Program  :   vpp
Options  :    -yv2 -q10 SimulatedOutput.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Apr 13 17:00:53 2020

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SimulatedOutput.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SimulatedOutput.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj -dcpsoc3 -verilog SimulatedOutput.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Apr 13 17:00:53 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\codegentemp\SimulatedOutput.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\codegentemp\SimulatedOutput.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  SimulatedOutput.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj -dcpsoc3 -verilog SimulatedOutput.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Apr 13 17:00:54 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\codegentemp\SimulatedOutput.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\codegentemp\SimulatedOutput.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\simulatedForce:PWMUDB:km_run\
	\simulatedForce:PWMUDB:ctrl_cmpmode2_2\
	\simulatedForce:PWMUDB:ctrl_cmpmode2_1\
	\simulatedForce:PWMUDB:ctrl_cmpmode2_0\
	\simulatedForce:PWMUDB:ctrl_cmpmode1_2\
	\simulatedForce:PWMUDB:ctrl_cmpmode1_1\
	\simulatedForce:PWMUDB:ctrl_cmpmode1_0\
	\simulatedForce:PWMUDB:capt_rising\
	\simulatedForce:PWMUDB:capt_falling\
	\simulatedForce:PWMUDB:trig_rise\
	\simulatedForce:PWMUDB:trig_fall\
	\simulatedForce:PWMUDB:sc_kill\
	\simulatedForce:PWMUDB:min_kill\
	\simulatedForce:PWMUDB:km_tc\
	\simulatedForce:PWMUDB:db_tc\
	\simulatedForce:PWMUDB:dith_sel\
	\simulatedForce:PWMUDB:compare2\
	\simulatedForce:Net_101\
	Net_18
	Net_19
	\simulatedForce:PWMUDB:MODULE_1:b_31\
	\simulatedForce:PWMUDB:MODULE_1:b_30\
	\simulatedForce:PWMUDB:MODULE_1:b_29\
	\simulatedForce:PWMUDB:MODULE_1:b_28\
	\simulatedForce:PWMUDB:MODULE_1:b_27\
	\simulatedForce:PWMUDB:MODULE_1:b_26\
	\simulatedForce:PWMUDB:MODULE_1:b_25\
	\simulatedForce:PWMUDB:MODULE_1:b_24\
	\simulatedForce:PWMUDB:MODULE_1:b_23\
	\simulatedForce:PWMUDB:MODULE_1:b_22\
	\simulatedForce:PWMUDB:MODULE_1:b_21\
	\simulatedForce:PWMUDB:MODULE_1:b_20\
	\simulatedForce:PWMUDB:MODULE_1:b_19\
	\simulatedForce:PWMUDB:MODULE_1:b_18\
	\simulatedForce:PWMUDB:MODULE_1:b_17\
	\simulatedForce:PWMUDB:MODULE_1:b_16\
	\simulatedForce:PWMUDB:MODULE_1:b_15\
	\simulatedForce:PWMUDB:MODULE_1:b_14\
	\simulatedForce:PWMUDB:MODULE_1:b_13\
	\simulatedForce:PWMUDB:MODULE_1:b_12\
	\simulatedForce:PWMUDB:MODULE_1:b_11\
	\simulatedForce:PWMUDB:MODULE_1:b_10\
	\simulatedForce:PWMUDB:MODULE_1:b_9\
	\simulatedForce:PWMUDB:MODULE_1:b_8\
	\simulatedForce:PWMUDB:MODULE_1:b_7\
	\simulatedForce:PWMUDB:MODULE_1:b_6\
	\simulatedForce:PWMUDB:MODULE_1:b_5\
	\simulatedForce:PWMUDB:MODULE_1:b_4\
	\simulatedForce:PWMUDB:MODULE_1:b_3\
	\simulatedForce:PWMUDB:MODULE_1:b_2\
	\simulatedForce:PWMUDB:MODULE_1:b_1\
	\simulatedForce:PWMUDB:MODULE_1:b_0\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_31\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_30\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_29\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_28\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_27\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_26\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_25\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:a_24\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_31\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_30\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_29\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_28\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_27\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_26\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_25\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_24\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_23\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_22\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_21\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_20\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_19\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_18\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_17\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_16\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_15\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_14\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_13\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_12\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_11\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_10\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_9\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_8\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_7\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_6\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_5\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_4\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_3\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_2\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_1\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:b_0\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_31\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_30\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_29\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_28\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_27\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_26\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_25\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_24\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_23\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_22\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_21\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_20\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_19\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_18\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_17\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_16\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_15\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_14\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_13\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_12\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_11\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_10\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_9\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_8\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_7\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_6\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_5\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_4\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_3\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_2\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_20
	Net_17
	\simulatedForce:Net_113\
	\simulatedForce:Net_107\
	\simulatedForce:Net_114\
	Net_54
	\UltraSonic:PWMUDB:km_run\
	\UltraSonic:PWMUDB:ctrl_cmpmode2_2\
	\UltraSonic:PWMUDB:ctrl_cmpmode2_1\
	\UltraSonic:PWMUDB:ctrl_cmpmode2_0\
	\UltraSonic:PWMUDB:ctrl_cmpmode1_2\
	\UltraSonic:PWMUDB:ctrl_cmpmode1_1\
	\UltraSonic:PWMUDB:ctrl_cmpmode1_0\
	\UltraSonic:PWMUDB:capt_rising\
	\UltraSonic:PWMUDB:capt_falling\
	\UltraSonic:PWMUDB:trig_rise\
	\UltraSonic:PWMUDB:trig_fall\
	\UltraSonic:PWMUDB:sc_kill\
	\UltraSonic:PWMUDB:min_kill\
	\UltraSonic:PWMUDB:km_tc\
	\UltraSonic:PWMUDB:db_tc\
	\UltraSonic:PWMUDB:dith_sel\
	\UltraSonic:PWMUDB:compare2\
	\UltraSonic:Net_101\
	Net_120
	Net_121
	\UltraSonic:PWMUDB:MODULE_2:b_31\
	\UltraSonic:PWMUDB:MODULE_2:b_30\
	\UltraSonic:PWMUDB:MODULE_2:b_29\
	\UltraSonic:PWMUDB:MODULE_2:b_28\
	\UltraSonic:PWMUDB:MODULE_2:b_27\
	\UltraSonic:PWMUDB:MODULE_2:b_26\
	\UltraSonic:PWMUDB:MODULE_2:b_25\
	\UltraSonic:PWMUDB:MODULE_2:b_24\
	\UltraSonic:PWMUDB:MODULE_2:b_23\
	\UltraSonic:PWMUDB:MODULE_2:b_22\
	\UltraSonic:PWMUDB:MODULE_2:b_21\
	\UltraSonic:PWMUDB:MODULE_2:b_20\
	\UltraSonic:PWMUDB:MODULE_2:b_19\
	\UltraSonic:PWMUDB:MODULE_2:b_18\
	\UltraSonic:PWMUDB:MODULE_2:b_17\
	\UltraSonic:PWMUDB:MODULE_2:b_16\
	\UltraSonic:PWMUDB:MODULE_2:b_15\
	\UltraSonic:PWMUDB:MODULE_2:b_14\
	\UltraSonic:PWMUDB:MODULE_2:b_13\
	\UltraSonic:PWMUDB:MODULE_2:b_12\
	\UltraSonic:PWMUDB:MODULE_2:b_11\
	\UltraSonic:PWMUDB:MODULE_2:b_10\
	\UltraSonic:PWMUDB:MODULE_2:b_9\
	\UltraSonic:PWMUDB:MODULE_2:b_8\
	\UltraSonic:PWMUDB:MODULE_2:b_7\
	\UltraSonic:PWMUDB:MODULE_2:b_6\
	\UltraSonic:PWMUDB:MODULE_2:b_5\
	\UltraSonic:PWMUDB:MODULE_2:b_4\
	\UltraSonic:PWMUDB:MODULE_2:b_3\
	\UltraSonic:PWMUDB:MODULE_2:b_2\
	\UltraSonic:PWMUDB:MODULE_2:b_1\
	\UltraSonic:PWMUDB:MODULE_2:b_0\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_31\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_30\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_29\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_28\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_27\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_26\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_25\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:a_24\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_31\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_30\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_29\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_28\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_27\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_26\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_25\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_24\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_23\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_22\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_21\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_20\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_19\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_18\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_17\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_16\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_15\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_14\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_13\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_12\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_11\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_10\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_9\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_8\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_7\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_6\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_5\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_4\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_3\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_2\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_1\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:b_0\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_31\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_30\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_29\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_28\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_27\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_26\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_25\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_24\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_23\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_22\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_21\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_20\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_19\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_18\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_17\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_16\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_15\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_14\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_13\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_12\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_11\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_10\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_9\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_8\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_7\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_6\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_5\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_4\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_3\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_2\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_122
	Net_119
	\UltraSonic:Net_113\
	\UltraSonic:Net_107\
	\UltraSonic:Net_114\
	Net_146
	Net_147
	Net_148
	Net_150
	Net_151
	Net_152
	Net_153

    Synthesized names
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_31\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_30\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_29\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_28\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_27\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_26\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_25\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_24\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_23\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_22\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_21\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_20\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_19\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_18\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_17\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_16\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_15\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_14\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_13\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_12\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_11\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_10\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_9\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_8\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_7\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_6\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_5\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_4\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_3\
	\simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_2\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_31\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_30\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_29\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_28\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_27\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_26\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_25\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_24\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_23\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_22\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_21\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_20\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_19\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_18\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_17\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_16\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_15\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_14\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_13\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_12\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_11\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_10\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_9\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_8\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_7\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_6\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_5\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_4\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_3\
	\UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_2\

Deleted 276 User equations/components.
Deleted 60 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \simulatedForce:PWMUDB:hwCapture\ to zero
Aliasing \simulatedForce:PWMUDB:trig_out\ to one
Aliasing Net_15 to zero
Aliasing \simulatedForce:PWMUDB:runmode_enable\\S\ to zero
Aliasing \simulatedForce:PWMUDB:ltch_kill_reg\\R\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \simulatedForce:PWMUDB:min_kill_reg\\R\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \simulatedForce:PWMUDB:final_kill\ to one
Aliasing \simulatedForce:PWMUDB:dith_count_1\\R\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:dith_count_1\\S\ to zero
Aliasing \simulatedForce:PWMUDB:dith_count_0\\R\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:dith_count_0\\S\ to zero
Aliasing \simulatedForce:PWMUDB:status_6\ to zero
Aliasing \simulatedForce:PWMUDB:status_4\ to zero
Aliasing \simulatedForce:PWMUDB:cmp2\ to zero
Aliasing \simulatedForce:PWMUDB:cmp1_status_reg\\R\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \simulatedForce:PWMUDB:cmp2_status_reg\\R\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \simulatedForce:PWMUDB:final_kill_reg\\R\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \simulatedForce:PWMUDB:cs_addr_0\ to \simulatedForce:PWMUDB:runmode_enable\\R\
Aliasing \simulatedForce:PWMUDB:pwm1_i\ to zero
Aliasing \simulatedForce:PWMUDB:pwm2_i\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ForceInput:status_1\ to zero
Aliasing \ForceInput:status_2\ to zero
Aliasing \ForceInput:status_3\ to zero
Aliasing \ForceInput:status_4\ to zero
Aliasing \ForceInput:status_5\ to zero
Aliasing \ForceInput:status_6\ to zero
Aliasing \ForceInput:status_7\ to zero
Aliasing \ModelOutput:Net_83\ to zero
Aliasing \ModelOutput:Net_81\ to zero
Aliasing \ModelOutput:Net_82\ to zero
Aliasing Net_12 to zero
Aliasing \SampleTime:Net_260\ to zero
Aliasing \SampleTime:Net_102\ to one
Aliasing tmpOE__ModelVout_net_0 to one
Aliasing tmpOE__LED_net_0 to one
Aliasing \UltraSonic:PWMUDB:hwCapture\ to zero
Aliasing \UltraSonic:PWMUDB:trig_out\ to one
Aliasing \UltraSonic:PWMUDB:runmode_enable\\S\ to zero
Aliasing \UltraSonic:PWMUDB:ltch_kill_reg\\R\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \UltraSonic:PWMUDB:min_kill_reg\\R\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \UltraSonic:PWMUDB:final_kill\ to one
Aliasing \UltraSonic:PWMUDB:dith_count_1\\R\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:dith_count_1\\S\ to zero
Aliasing \UltraSonic:PWMUDB:dith_count_0\\R\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:dith_count_0\\S\ to zero
Aliasing \UltraSonic:PWMUDB:status_6\ to zero
Aliasing \UltraSonic:PWMUDB:status_4\ to zero
Aliasing \UltraSonic:PWMUDB:cmp2\ to zero
Aliasing \UltraSonic:PWMUDB:cmp1_status_reg\\R\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \UltraSonic:PWMUDB:cmp2_status_reg\\R\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \UltraSonic:PWMUDB:final_kill_reg\\R\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \UltraSonic:PWMUDB:cs_addr_0\ to \UltraSonic:PWMUDB:runmode_enable\\R\
Aliasing \UltraSonic:PWMUDB:pwm1_i\ to zero
Aliasing \UltraSonic:PWMUDB:pwm2_i\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \PulseTrigger:clk\ to zero
Aliasing \PulseTrigger:rst\ to zero
Aliasing tmpOE__UltraSonicOut_net_0 to one
Aliasing \simulatedForce:PWMUDB:min_kill_reg\\D\ to one
Aliasing \simulatedForce:PWMUDB:prevCapture\\D\ to zero
Aliasing \simulatedForce:PWMUDB:trig_last\\D\ to zero
Aliasing \simulatedForce:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \simulatedForce:PWMUDB:prevCompare1\\D\ to \simulatedForce:PWMUDB:pwm_temp\
Aliasing \simulatedForce:PWMUDB:tc_i_reg\\D\ to \simulatedForce:PWMUDB:status_2\
Aliasing \UltraSonic:PWMUDB:min_kill_reg\\D\ to one
Aliasing \UltraSonic:PWMUDB:prevCapture\\D\ to zero
Aliasing \UltraSonic:PWMUDB:trig_last\\D\ to zero
Aliasing \UltraSonic:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \UltraSonic:PWMUDB:prevCompare1\\D\ to \UltraSonic:PWMUDB:pwm_temp\
Aliasing \UltraSonic:PWMUDB:tc_i_reg\\D\ to \UltraSonic:PWMUDB:status_2\
Removing Lhs of wire \simulatedForce:PWMUDB:ctrl_enable\[16] = \simulatedForce:PWMUDB:control_7\[8]
Removing Lhs of wire \simulatedForce:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:hwEnable\[27] = \simulatedForce:PWMUDB:control_7\[8]
Removing Lhs of wire \simulatedForce:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \simulatedForce:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_15[34] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:final_enable\[36] = \simulatedForce:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \simulatedForce:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \simulatedForce:PWMUDB:MODULE_1:g2:a0:s_1\[337]
Removing Lhs of wire \simulatedForce:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \simulatedForce:PWMUDB:MODULE_1:g2:a0:s_0\[338]
Removing Lhs of wire \simulatedForce:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \simulatedForce:PWMUDB:status_5\[60] = \simulatedForce:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \simulatedForce:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \simulatedForce:PWMUDB:status_3\[62] = \simulatedForce:PWMUDB:fifo_full\[81]
Removing Rhs of wire \simulatedForce:PWMUDB:status_1\[64] = \simulatedForce:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \simulatedForce:PWMUDB:status_0\[65] = \simulatedForce:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:cs_addr_2\[82] = \simulatedForce:PWMUDB:tc_i\[38]
Removing Lhs of wire \simulatedForce:PWMUDB:cs_addr_1\[83] = \simulatedForce:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \simulatedForce:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:compare1\[165] = \simulatedForce:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \simulatedForce:PWMUDB:pwm1_i\[170] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:pwm2_i\[172] = zero[7]
Removing Rhs of wire \simulatedForce:Net_96\[175] = \simulatedForce:PWMUDB:pwm_i_reg\[167]
Removing Lhs of wire \simulatedForce:PWMUDB:pwm_temp\[178] = \simulatedForce:PWMUDB:cmp1\[68]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_23\[219] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_22\[220] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_21\[221] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_20\[222] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_19\[223] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_18\[224] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_17\[225] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_16\[226] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_15\[227] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_14\[228] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_13\[229] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_12\[230] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_11\[231] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_10\[232] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_9\[233] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_8\[234] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_7\[235] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_6\[236] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_5\[237] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_4\[238] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_3\[239] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_2\[240] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_1\[241] = \simulatedForce:PWMUDB:MODIN1_1\[242]
Removing Lhs of wire \simulatedForce:PWMUDB:MODIN1_1\[242] = \simulatedForce:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:a_0\[243] = \simulatedForce:PWMUDB:MODIN1_0\[244]
Removing Lhs of wire \simulatedForce:PWMUDB:MODIN1_0\[244] = \simulatedForce:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[376] = one[4]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[377] = one[4]
Removing Rhs of wire Net_34[378] = \simulatedForce:Net_96\[175]
Removing Lhs of wire \ForceInput:status_0\[385] = Net_34[378]
Removing Lhs of wire \ForceInput:status_1\[386] = zero[7]
Removing Lhs of wire \ForceInput:status_2\[387] = zero[7]
Removing Lhs of wire \ForceInput:status_3\[388] = zero[7]
Removing Lhs of wire \ForceInput:status_4\[389] = zero[7]
Removing Lhs of wire \ForceInput:status_5\[390] = zero[7]
Removing Lhs of wire \ForceInput:status_6\[391] = zero[7]
Removing Lhs of wire \ForceInput:status_7\[392] = zero[7]
Removing Lhs of wire \ModelOutput:Net_83\[395] = zero[7]
Removing Lhs of wire \ModelOutput:Net_81\[396] = zero[7]
Removing Lhs of wire \ModelOutput:Net_82\[397] = zero[7]
Removing Lhs of wire Net_12[403] = zero[7]
Removing Lhs of wire \SampleTime:Net_260\[405] = zero[7]
Removing Lhs of wire \SampleTime:Net_266\[406] = one[4]
Removing Rhs of wire Net_57[410] = \SampleTime:Net_57\[409]
Removing Lhs of wire \SampleTime:Net_102\[412] = one[4]
Removing Lhs of wire tmpOE__ModelVout_net_0[415] = one[4]
Removing Lhs of wire tmpOE__LED_net_0[421] = one[4]
Removing Lhs of wire \UltraSonic:PWMUDB:ctrl_enable\[439] = \UltraSonic:PWMUDB:control_7\[431]
Removing Lhs of wire \UltraSonic:PWMUDB:hwCapture\[449] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:hwEnable\[450] = \UltraSonic:PWMUDB:control_7\[431]
Removing Lhs of wire \UltraSonic:PWMUDB:trig_out\[454] = one[4]
Removing Lhs of wire \UltraSonic:PWMUDB:runmode_enable\\R\[456] = Net_117[457]
Removing Rhs of wire Net_117[457] = \PulseTrigger:control_out_0\[809]
Removing Rhs of wire Net_117[457] = \PulseTrigger:control_0\[832]
Removing Lhs of wire \UltraSonic:PWMUDB:runmode_enable\\S\[458] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:final_enable\[459] = \UltraSonic:PWMUDB:runmode_enable\[455]
Removing Lhs of wire \UltraSonic:PWMUDB:ltch_kill_reg\\R\[463] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:ltch_kill_reg\\S\[464] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:min_kill_reg\\R\[465] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:min_kill_reg\\S\[466] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:final_kill\[469] = one[4]
Removing Lhs of wire \UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_1\[473] = \UltraSonic:PWMUDB:MODULE_2:g2:a0:s_1\[760]
Removing Lhs of wire \UltraSonic:PWMUDB:add_vi_vv_MODGEN_2_0\[475] = \UltraSonic:PWMUDB:MODULE_2:g2:a0:s_0\[761]
Removing Lhs of wire \UltraSonic:PWMUDB:dith_count_1\\R\[476] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:dith_count_1\\S\[477] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:dith_count_0\\R\[478] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:dith_count_0\\S\[479] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:status_6\[482] = zero[7]
Removing Rhs of wire \UltraSonic:PWMUDB:status_5\[483] = \UltraSonic:PWMUDB:final_kill_reg\[497]
Removing Lhs of wire \UltraSonic:PWMUDB:status_4\[484] = zero[7]
Removing Rhs of wire \UltraSonic:PWMUDB:status_3\[485] = \UltraSonic:PWMUDB:fifo_full\[504]
Removing Rhs of wire \UltraSonic:PWMUDB:status_1\[487] = \UltraSonic:PWMUDB:cmp2_status_reg\[496]
Removing Rhs of wire \UltraSonic:PWMUDB:status_0\[488] = \UltraSonic:PWMUDB:cmp1_status_reg\[495]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp2_status\[493] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp2\[494] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp1_status_reg\\R\[498] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp1_status_reg\\S\[499] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp2_status_reg\\R\[500] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp2_status_reg\\S\[501] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:final_kill_reg\\R\[502] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:final_kill_reg\\S\[503] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:cs_addr_2\[505] = \UltraSonic:PWMUDB:tc_i\[461]
Removing Lhs of wire \UltraSonic:PWMUDB:cs_addr_1\[506] = \UltraSonic:PWMUDB:runmode_enable\[455]
Removing Lhs of wire \UltraSonic:PWMUDB:cs_addr_0\[507] = Net_117[457]
Removing Lhs of wire \UltraSonic:PWMUDB:compare1\[588] = \UltraSonic:PWMUDB:cmp1_less\[559]
Removing Lhs of wire \UltraSonic:PWMUDB:pwm1_i\[593] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:pwm2_i\[595] = zero[7]
Removing Rhs of wire \UltraSonic:Net_96\[598] = \UltraSonic:PWMUDB:pwm_i_reg\[590]
Removing Lhs of wire \UltraSonic:PWMUDB:pwm_temp\[601] = \UltraSonic:PWMUDB:cmp1\[491]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_23\[642] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_22\[643] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_21\[644] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_20\[645] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_19\[646] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_18\[647] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_17\[648] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_16\[649] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_15\[650] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_14\[651] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_13\[652] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_12\[653] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_11\[654] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_10\[655] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_9\[656] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_8\[657] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_7\[658] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_6\[659] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_5\[660] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_4\[661] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_3\[662] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_2\[663] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_1\[664] = \UltraSonic:PWMUDB:MODIN2_1\[665]
Removing Lhs of wire \UltraSonic:PWMUDB:MODIN2_1\[665] = \UltraSonic:PWMUDB:dith_count_1\[472]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:a_0\[666] = \UltraSonic:PWMUDB:MODIN2_0\[667]
Removing Lhs of wire \UltraSonic:PWMUDB:MODIN2_0\[667] = \UltraSonic:PWMUDB:dith_count_0\[474]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[799] = one[4]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[800] = one[4]
Removing Rhs of wire Net_128[801] = \UltraSonic:Net_96\[598]
Removing Lhs of wire \PulseTrigger:clk\[807] = zero[7]
Removing Lhs of wire \PulseTrigger:rst\[808] = zero[7]
Removing Lhs of wire tmpOE__UltraSonicOut_net_0[834] = one[4]
Removing Lhs of wire \simulatedForce:PWMUDB:min_kill_reg\\D\[839] = one[4]
Removing Lhs of wire \simulatedForce:PWMUDB:prevCapture\\D\[840] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:trig_last\\D\[841] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:ltch_kill_reg\\D\[844] = one[4]
Removing Lhs of wire \simulatedForce:PWMUDB:prevCompare1\\D\[847] = \simulatedForce:PWMUDB:cmp1\[68]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp1_status_reg\\D\[848] = \simulatedForce:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \simulatedForce:PWMUDB:cmp2_status_reg\\D\[849] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:pwm_i_reg\\D\[851] = \simulatedForce:PWMUDB:pwm_i\[168]
Removing Lhs of wire \simulatedForce:PWMUDB:pwm1_i_reg\\D\[852] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:pwm2_i_reg\\D\[853] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:tc_i_reg\\D\[854] = \simulatedForce:PWMUDB:status_2\[63]
Removing Lhs of wire \UltraSonic:PWMUDB:min_kill_reg\\D\[855] = one[4]
Removing Lhs of wire \UltraSonic:PWMUDB:prevCapture\\D\[856] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:trig_last\\D\[857] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:ltch_kill_reg\\D\[860] = one[4]
Removing Lhs of wire \UltraSonic:PWMUDB:prevCompare1\\D\[863] = \UltraSonic:PWMUDB:cmp1\[491]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp1_status_reg\\D\[864] = \UltraSonic:PWMUDB:cmp1_status\[492]
Removing Lhs of wire \UltraSonic:PWMUDB:cmp2_status_reg\\D\[865] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:pwm_i_reg\\D\[867] = \UltraSonic:PWMUDB:pwm_i\[591]
Removing Lhs of wire \UltraSonic:PWMUDB:pwm1_i_reg\\D\[868] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:pwm2_i_reg\\D\[869] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:tc_i_reg\\D\[870] = \UltraSonic:PWMUDB:status_2\[486]

------------------------------------------------------
Aliased 0 equations, 184 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:cmp1\' (cost = 0):
\simulatedForce:PWMUDB:cmp1\ <= (\simulatedForce:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\simulatedForce:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \simulatedForce:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\simulatedForce:PWMUDB:dith_count_1\ and \simulatedForce:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:cmp1\' (cost = 0):
\UltraSonic:PWMUDB:cmp1\ <= (\UltraSonic:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UltraSonic:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \UltraSonic:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\UltraSonic:PWMUDB:dith_count_1\ and \UltraSonic:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \simulatedForce:PWMUDB:dith_count_0\ and \simulatedForce:PWMUDB:dith_count_1\)
	OR (not \simulatedForce:PWMUDB:dith_count_1\ and \simulatedForce:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \UltraSonic:PWMUDB:dith_count_0\ and \UltraSonic:PWMUDB:dith_count_1\)
	OR (not \UltraSonic:PWMUDB:dith_count_1\ and \UltraSonic:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 50 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \simulatedForce:PWMUDB:final_capture\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UltraSonic:PWMUDB:final_capture\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \simulatedForce:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UltraSonic:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \simulatedForce:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[347] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[357] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[367] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:final_capture\[509] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[770] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[780] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[790] = zero[7]
Removing Lhs of wire \simulatedForce:PWMUDB:runmode_enable\\D\[842] = \simulatedForce:PWMUDB:control_7\[8]
Removing Lhs of wire \simulatedForce:PWMUDB:final_kill_reg\\D\[850] = zero[7]
Removing Lhs of wire \UltraSonic:PWMUDB:runmode_enable\\D\[858] = \UltraSonic:PWMUDB:control_7\[431]
Removing Lhs of wire \UltraSonic:PWMUDB:final_kill_reg\\D\[866] = zero[7]

------------------------------------------------------
Aliased 0 equations, 12 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj" -dcpsoc3 SimulatedOutput.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.661ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Monday, 13 April 2020 17:00:54
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\George Anwar\Documents\UC Berkeley\ME135 Spring 2020\PSOC Creator\ME135_235\SimulatedOutput.cydsn\SimulatedOutput.cyprj -d CY8C5888LTI-LP097 SimulatedOutput.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \simulatedForce:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \UltraSonic:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \simulatedForce:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \simulatedForce:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \simulatedForce:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \simulatedForce:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \simulatedForce:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \simulatedForce:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UltraSonic:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \UltraSonic:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UltraSonic:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \UltraSonic:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \UltraSonic:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UltraSonic:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_135
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \simulatedForce:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UltraSonic:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ModelVout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ModelVout(0)__PA ,
            analog_term => Net_47 ,
            pad => ModelVout(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pin_input => Net_34 ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UltraSonicOut(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UltraSonicOut(0)__PA ,
            pin_input => Net_128 ,
            pad => UltraSonicOut(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\simulatedForce:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:runmode_enable\ * 
              \simulatedForce:PWMUDB:tc_i\
        );
        Output = \simulatedForce:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UltraSonic:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:runmode_enable\ * \UltraSonic:PWMUDB:tc_i\
        );
        Output = \UltraSonic:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\simulatedForce:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:control_7\
        );
        Output = \simulatedForce:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\simulatedForce:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:cmp1_less\
        );
        Output = \simulatedForce:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\simulatedForce:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\simulatedForce:PWMUDB:prevCompare1\ * 
              \simulatedForce:PWMUDB:cmp1_less\
        );
        Output = \simulatedForce:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_34, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:runmode_enable\ * 
              \simulatedForce:PWMUDB:cmp1_less\
        );
        Output = Net_34 (fanout=2)

    MacroCell: Name=\UltraSonic:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Reset  = (Net_117)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:control_7\
        );
        Output = \UltraSonic:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\UltraSonic:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:cmp1_less\
        );
        Output = \UltraSonic:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\UltraSonic:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Reset  = (Net_117)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UltraSonic:PWMUDB:prevCompare1\ * 
              \UltraSonic:PWMUDB:cmp1_less\
        );
        Output = \UltraSonic:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_128, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:runmode_enable\ * 
              \UltraSonic:PWMUDB:cmp1_less\
        );
        Output = Net_128 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\simulatedForce:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \simulatedForce:PWMUDB:tc_i\ ,
            cs_addr_1 => \simulatedForce:PWMUDB:runmode_enable\ ,
            chain_out => \simulatedForce:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \simulatedForce:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\simulatedForce:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \simulatedForce:PWMUDB:tc_i\ ,
            cs_addr_1 => \simulatedForce:PWMUDB:runmode_enable\ ,
            cl0_comb => \simulatedForce:PWMUDB:cmp1_less\ ,
            z0_comb => \simulatedForce:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \simulatedForce:PWMUDB:status_3\ ,
            chain_in => \simulatedForce:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \simulatedForce:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UltraSonic:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \UltraSonic:PWMUDB:tc_i\ ,
            cs_addr_1 => \UltraSonic:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_117 ,
            chain_out => \UltraSonic:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \UltraSonic:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\UltraSonic:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_135 ,
            cs_addr_2 => \UltraSonic:PWMUDB:tc_i\ ,
            cs_addr_1 => \UltraSonic:PWMUDB:runmode_enable\ ,
            cs_addr_0 => Net_117 ,
            cl0_comb => \UltraSonic:PWMUDB:cmp1_less\ ,
            z0_comb => \UltraSonic:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \UltraSonic:PWMUDB:status_3\ ,
            chain_in => \UltraSonic:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \UltraSonic:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\ForceInput:sts:sts_reg\
        PORT MAP (
            status_0 => Net_34 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\simulatedForce:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_135 ,
            status_3 => \simulatedForce:PWMUDB:status_3\ ,
            status_2 => \simulatedForce:PWMUDB:status_2\ ,
            status_0 => \simulatedForce:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UltraSonic:PWMUDB:genblk8:stsreg\
        PORT MAP (
            reset => Net_117 ,
            clock => Net_135 ,
            status_3 => \UltraSonic:PWMUDB:status_3\ ,
            status_2 => \UltraSonic:PWMUDB:status_2\ ,
            status_0 => \UltraSonic:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\simulatedForce:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_135 ,
            control_7 => \simulatedForce:PWMUDB:control_7\ ,
            control_6 => \simulatedForce:PWMUDB:control_6\ ,
            control_5 => \simulatedForce:PWMUDB:control_5\ ,
            control_4 => \simulatedForce:PWMUDB:control_4\ ,
            control_3 => \simulatedForce:PWMUDB:control_3\ ,
            control_2 => \simulatedForce:PWMUDB:control_2\ ,
            control_1 => \simulatedForce:PWMUDB:control_1\ ,
            control_0 => \simulatedForce:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\UltraSonic:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_135 ,
            control_7 => \UltraSonic:PWMUDB:control_7\ ,
            control_6 => \UltraSonic:PWMUDB:control_6\ ,
            control_5 => \UltraSonic:PWMUDB:control_5\ ,
            control_4 => \UltraSonic:PWMUDB:control_4\ ,
            control_3 => \UltraSonic:PWMUDB:control_3\ ,
            control_2 => \UltraSonic:PWMUDB:control_2\ ,
            control_1 => \UltraSonic:PWMUDB:control_1\ ,
            control_0 => \UltraSonic:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PulseTrigger:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PulseTrigger:control_7\ ,
            control_6 => \PulseTrigger:control_6\ ,
            control_5 => \PulseTrigger:control_5\ ,
            control_4 => \PulseTrigger:control_4\ ,
            control_3 => \PulseTrigger:control_3\ ,
            control_2 => \PulseTrigger:control_2\ ,
            control_1 => \PulseTrigger:control_1\ ,
            control_0 => Net_117 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =SampleInterrupt
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :    6 :   42 :   48 : 12.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   11 :  181 :  192 :  5.73 %
  Unique P-terms              :   10 :  374 :  384 :  2.60 %
  Total P-terms               :   10 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    3 :   21 :   24 : 12.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.196ms
Tech Mapping phase: Elapsed time ==> 0s.261ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : ModelVout(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : UltraSonicOut(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \ModelOutput:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 43% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : ModelVout(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : UltraSonicOut(0) (fixed)
VIDAC[3]@[FFB(VIDAC,3)] : \ModelOutput:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.332ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_47 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_p15_1
    p15_1
  }
  Net: \ModelOutput:Net_77\ {
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_47
  agr5_x_vidac_3_vout                              -> Net_47
  agr5                                             -> Net_47
  agr5_x_p15_1                                     -> Net_47
  p15_1                                            -> Net_47
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :   43 :   48 :  10.42%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.20
                   Pterms :            2.00
               Macrocells :            2.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       2.50 :       2.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UltraSonic:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \UltraSonic:PWMUDB:tc_i\ ,
        cs_addr_1 => \UltraSonic:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_117 ,
        chain_out => \UltraSonic:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \UltraSonic:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PulseTrigger:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PulseTrigger:control_7\ ,
        control_6 => \PulseTrigger:control_6\ ,
        control_5 => \PulseTrigger:control_5\ ,
        control_4 => \PulseTrigger:control_4\ ,
        control_3 => \PulseTrigger:control_3\ ,
        control_2 => \PulseTrigger:control_2\ ,
        control_1 => \PulseTrigger:control_1\ ,
        control_0 => Net_117 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\simulatedForce:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:control_7\
        );
        Output = \simulatedForce:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\simulatedForce:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:runmode_enable\ * 
              \simulatedForce:PWMUDB:tc_i\
        );
        Output = \simulatedForce:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_34, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:runmode_enable\ * 
              \simulatedForce:PWMUDB:cmp1_less\
        );
        Output = Net_34 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\simulatedForce:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \simulatedForce:PWMUDB:cmp1_less\
        );
        Output = \simulatedForce:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\simulatedForce:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\simulatedForce:PWMUDB:prevCompare1\ * 
              \simulatedForce:PWMUDB:cmp1_less\
        );
        Output = \simulatedForce:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\simulatedForce:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \simulatedForce:PWMUDB:tc_i\ ,
        cs_addr_1 => \simulatedForce:PWMUDB:runmode_enable\ ,
        cl0_comb => \simulatedForce:PWMUDB:cmp1_less\ ,
        z0_comb => \simulatedForce:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \simulatedForce:PWMUDB:status_3\ ,
        chain_in => \simulatedForce:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \simulatedForce:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\simulatedForce:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_135 ,
        status_3 => \simulatedForce:PWMUDB:status_3\ ,
        status_2 => \simulatedForce:PWMUDB:status_2\ ,
        status_0 => \simulatedForce:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\simulatedForce:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_135 ,
        control_7 => \simulatedForce:PWMUDB:control_7\ ,
        control_6 => \simulatedForce:PWMUDB:control_6\ ,
        control_5 => \simulatedForce:PWMUDB:control_5\ ,
        control_4 => \simulatedForce:PWMUDB:control_4\ ,
        control_3 => \simulatedForce:PWMUDB:control_3\ ,
        control_2 => \simulatedForce:PWMUDB:control_2\ ,
        control_1 => \simulatedForce:PWMUDB:control_1\ ,
        control_0 => \simulatedForce:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_128, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:runmode_enable\ * 
              \UltraSonic:PWMUDB:cmp1_less\
        );
        Output = Net_128 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UltraSonic:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:cmp1_less\
        );
        Output = \UltraSonic:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UltraSonic:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Reset  = (Net_117)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UltraSonic:PWMUDB:prevCompare1\ * 
              \UltraSonic:PWMUDB:cmp1_less\
        );
        Output = \UltraSonic:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UltraSonic:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:runmode_enable\ * \UltraSonic:PWMUDB:tc_i\
        );
        Output = \UltraSonic:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UltraSonic:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_135) => Global
            Reset  = (Net_117)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UltraSonic:PWMUDB:control_7\
        );
        Output = \UltraSonic:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UltraSonic:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \UltraSonic:PWMUDB:tc_i\ ,
        cs_addr_1 => \UltraSonic:PWMUDB:runmode_enable\ ,
        cs_addr_0 => Net_117 ,
        cl0_comb => \UltraSonic:PWMUDB:cmp1_less\ ,
        z0_comb => \UltraSonic:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \UltraSonic:PWMUDB:status_3\ ,
        chain_in => \UltraSonic:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \UltraSonic:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UltraSonic:PWMUDB:genblk8:stsreg\
    PORT MAP (
        reset => Net_117 ,
        clock => Net_135 ,
        status_3 => \UltraSonic:PWMUDB:status_3\ ,
        status_2 => \UltraSonic:PWMUDB:status_2\ ,
        status_0 => \UltraSonic:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\UltraSonic:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_135 ,
        control_7 => \UltraSonic:PWMUDB:control_7\ ,
        control_6 => \UltraSonic:PWMUDB:control_6\ ,
        control_5 => \UltraSonic:PWMUDB:control_5\ ,
        control_4 => \UltraSonic:PWMUDB:control_4\ ,
        control_3 => \UltraSonic:PWMUDB:control_3\ ,
        control_2 => \UltraSonic:PWMUDB:control_2\ ,
        control_1 => \UltraSonic:PWMUDB:control_1\ ,
        control_0 => \UltraSonic:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
datapathcell: Name =\simulatedForce:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_135 ,
        cs_addr_2 => \simulatedForce:PWMUDB:tc_i\ ,
        cs_addr_1 => \simulatedForce:PWMUDB:runmode_enable\ ,
        chain_out => \simulatedForce:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \simulatedForce:PWMUDB:sP16:pwmdp:u1\

statuscell: Name =\ForceInput:sts:sts_reg\
    PORT MAP (
        status_0 => Net_34 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =SampleInterrupt
        PORT MAP (
            interrupt => Net_57 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = UltraSonicOut(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UltraSonicOut(0)__PA ,
        pin_input => Net_128 ,
        pad => UltraSonicOut(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pin_input => Net_34 ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=1]: 
Pin : Name = ModelVout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ModelVout(0)__PA ,
        analog_term => Net_47 ,
        pad => ModelVout(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_135 ,
            dclk_0 => Net_135_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\SampleTime:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \SampleTime:Net_51\ ,
            cmp => \SampleTime:Net_261\ ,
            irq => Net_57 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\ModelOutput:viDAC8\
        PORT MAP (
            vout => Net_47 ,
            iout => \ModelOutput:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------
   2 |   0 |     * |      NONE |         CMOS_OUT | UltraSonicOut(0) | In(Net_128)
     |   1 |     * |      NONE |         CMOS_OUT |           LED(0) | In(Net_34)
-----+-----+-------+-----------+------------------+------------------+---------------
  15 |   1 |     * |      NONE |      HI_Z_ANALOG |     ModelVout(0) | Analog(Net_47)
-------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.070ms
Digital Placement phase: Elapsed time ==> 1s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SimulatedOutput_r.vh2" --pcf-path "SimulatedOutput.pco" --des-name "SimulatedOutput" --dsf-path "SimulatedOutput.dsf" --sdc-path "SimulatedOutput.sdc" --lib-path "SimulatedOutput_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.474ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.208ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SimulatedOutput_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.629ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.195ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.654ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.655ms
API generation phase: Elapsed time ==> 1s.714ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
