# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../7-segments.srcs/sources_1/new/SOURCE.vhd" \
"../../../../7-segments.srcs/sim_1/new/sync_upcounter_tb.vhd" \

# Do not sort compile order
nosort
