\hypertarget{struct_a_m_l_i___r_a_m_p_r_i___type}{}\section{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type Struct Reference}
\label{struct_a_m_l_i___r_a_m_p_r_i___type}\index{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_m_l_i___r_a_m_p_r_i___type_a24f318f0a5da0b14195f00b01cb44e69}{C\+P\+U0}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_m_l_i___r_a_m_p_r_i___type_a92854848d086cfe7e1239e0cb30316e4}{S\+P\+I\+S1}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_m_l_i___r_a_m_p_r_i___type_a74bd58f9a1141c954a9922fb2945d24b}{R\+A\+D\+I\+O}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_m_l_i___r_a_m_p_r_i___type_a85cfdf4e72c900e47d9cedfd40df6a81}{E\+C\+B}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_m_l_i___r_a_m_p_r_i___type_ad1919e101695c6e9e8de0ded7fa51ff4}{C\+C\+M}
\item 
\+\_\+\+\_\+\+I\+O uint32\+\_\+t \hyperlink{struct_a_m_l_i___r_a_m_p_r_i___type_a963e366b8166fcc60ba6cbd42ba6adb0}{A\+A\+R}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{struct_a_m_l_i___r_a_m_p_r_i___type_a963e366b8166fcc60ba6cbd42ba6adb0}{}\index{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}!A\+A\+R@{A\+A\+R}}
\index{A\+A\+R@{A\+A\+R}!A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}}
\subsubsection[{A\+A\+R}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type\+::\+A\+A\+R}\label{struct_a_m_l_i___r_a_m_p_r_i___type_a963e366b8166fcc60ba6cbd42ba6adb0}
Configurable priority configuration register for A\+A\+R. \hypertarget{struct_a_m_l_i___r_a_m_p_r_i___type_ad1919e101695c6e9e8de0ded7fa51ff4}{}\index{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}!C\+C\+M@{C\+C\+M}}
\index{C\+C\+M@{C\+C\+M}!A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}}
\subsubsection[{C\+C\+M}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type\+::\+C\+C\+M}\label{struct_a_m_l_i___r_a_m_p_r_i___type_ad1919e101695c6e9e8de0ded7fa51ff4}
Configurable priority configuration register for C\+C\+M. \hypertarget{struct_a_m_l_i___r_a_m_p_r_i___type_a24f318f0a5da0b14195f00b01cb44e69}{}\index{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}!C\+P\+U0@{C\+P\+U0}}
\index{C\+P\+U0@{C\+P\+U0}!A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}}
\subsubsection[{C\+P\+U0}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type\+::\+C\+P\+U0}\label{struct_a_m_l_i___r_a_m_p_r_i___type_a24f318f0a5da0b14195f00b01cb44e69}
Configurable priority configuration register for C\+P\+U0. \hypertarget{struct_a_m_l_i___r_a_m_p_r_i___type_a85cfdf4e72c900e47d9cedfd40df6a81}{}\index{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}!E\+C\+B@{E\+C\+B}}
\index{E\+C\+B@{E\+C\+B}!A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}}
\subsubsection[{E\+C\+B}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type\+::\+E\+C\+B}\label{struct_a_m_l_i___r_a_m_p_r_i___type_a85cfdf4e72c900e47d9cedfd40df6a81}
Configurable priority configuration register for E\+C\+B. \hypertarget{struct_a_m_l_i___r_a_m_p_r_i___type_a74bd58f9a1141c954a9922fb2945d24b}{}\index{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}!R\+A\+D\+I\+O@{R\+A\+D\+I\+O}}
\index{R\+A\+D\+I\+O@{R\+A\+D\+I\+O}!A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}}
\subsubsection[{R\+A\+D\+I\+O}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type\+::\+R\+A\+D\+I\+O}\label{struct_a_m_l_i___r_a_m_p_r_i___type_a74bd58f9a1141c954a9922fb2945d24b}
Configurable priority configuration register for R\+A\+D\+I\+O. \hypertarget{struct_a_m_l_i___r_a_m_p_r_i___type_a92854848d086cfe7e1239e0cb30316e4}{}\index{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}!S\+P\+I\+S1@{S\+P\+I\+S1}}
\index{S\+P\+I\+S1@{S\+P\+I\+S1}!A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type@{A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type}}
\subsubsection[{S\+P\+I\+S1}]{\setlength{\rightskip}{0pt plus 5cm}\+\_\+\+\_\+\+I\+O uint32\+\_\+t A\+M\+L\+I\+\_\+\+R\+A\+M\+P\+R\+I\+\_\+\+Type\+::\+S\+P\+I\+S1}\label{struct_a_m_l_i___r_a_m_p_r_i___type_a92854848d086cfe7e1239e0cb30316e4}
Configurable priority configuration register for S\+P\+I\+S1. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Eclipse\+\_\+workspace/hardware/\hyperlink{nrf51_8h}{nrf51.\+h}\end{DoxyCompactItemize}
