Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date             : Thu Feb 12 19:17:38 2026
| Host             : HP-Laptop-14s-er0xx running 64-bit major release  (build 9200)
| Command          : report_power -file fetch_power_routed.rpt -pb fetch_power_summary_routed.pb -rpx fetch_power_routed.rpx
| Design           : fetch
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 49.526 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 48.730                           |
| Device Static (W)        | 0.797                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     4.062 |     2100 |       --- |             --- |
|   LUT as Distributed RAM |     1.972 |     1408 |     19000 |            7.41 |
|   LUT as Logic           |     1.917 |      396 |     63400 |            0.62 |
|   F7/F8 Muxes            |     0.119 |      128 |     63400 |            0.20 |
|   Register               |     0.042 |      158 |    126800 |            0.12 |
|   BUFG                   |     0.012 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |        5 |       --- |             --- |
| Signals                  |    11.988 |     1485 |       --- |             --- |
| I/O                      |    32.680 |      104 |       210 |           49.52 |
| Static Power             |     0.797 |          |           |                 |
| Total                    |    49.526 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    16.892 |      16.330 |      0.563 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     1.280 |       1.187 |      0.093 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     9.175 |       9.171 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.000 |      0.018 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| fetch                       |    48.730 |
|   sram                      |     6.200 |
|     mem_reg_0_63_0_2        |     0.009 |
|     mem_reg_0_63_12_14      |     0.008 |
|     mem_reg_0_63_15_17      |     0.010 |
|     mem_reg_0_63_18_20      |     0.008 |
|     mem_reg_0_63_21_23      |     0.009 |
|     mem_reg_0_63_24_26      |     0.011 |
|     mem_reg_0_63_27_29      |     0.008 |
|     mem_reg_0_63_30_31      |     0.006 |
|     mem_reg_0_63_3_5        |     0.008 |
|     mem_reg_0_63_6_8        |     0.008 |
|     mem_reg_0_63_9_11       |     0.009 |
|     mem_reg_1024_1087_0_2   |     0.010 |
|     mem_reg_1024_1087_12_14 |     0.009 |
|     mem_reg_1024_1087_15_17 |     0.010 |
|     mem_reg_1024_1087_18_20 |     0.008 |
|     mem_reg_1024_1087_21_23 |     0.010 |
|     mem_reg_1024_1087_24_26 |     0.008 |
|     mem_reg_1024_1087_27_29 |     0.009 |
|     mem_reg_1024_1087_30_31 |     0.007 |
|     mem_reg_1024_1087_3_5   |     0.011 |
|     mem_reg_1024_1087_6_8   |     0.011 |
|     mem_reg_1024_1087_9_11  |     0.008 |
|     mem_reg_1088_1151_0_2   |     0.009 |
|     mem_reg_1088_1151_12_14 |     0.009 |
|     mem_reg_1088_1151_15_17 |     0.011 |
|     mem_reg_1088_1151_18_20 |     0.008 |
|     mem_reg_1088_1151_21_23 |     0.009 |
|     mem_reg_1088_1151_24_26 |     0.010 |
|     mem_reg_1088_1151_27_29 |     0.008 |
|     mem_reg_1088_1151_30_31 |     0.005 |
|     mem_reg_1088_1151_3_5   |     0.007 |
|     mem_reg_1088_1151_6_8   |     0.008 |
|     mem_reg_1088_1151_9_11  |     0.007 |
|     mem_reg_1152_1215_0_2   |     0.009 |
|     mem_reg_1152_1215_12_14 |     0.009 |
|     mem_reg_1152_1215_15_17 |     0.009 |
|     mem_reg_1152_1215_18_20 |     0.007 |
|     mem_reg_1152_1215_21_23 |     0.010 |
|     mem_reg_1152_1215_24_26 |     0.009 |
|     mem_reg_1152_1215_27_29 |     0.008 |
|     mem_reg_1152_1215_30_31 |     0.005 |
|     mem_reg_1152_1215_3_5   |     0.008 |
|     mem_reg_1152_1215_6_8   |     0.008 |
|     mem_reg_1152_1215_9_11  |     0.009 |
|     mem_reg_1216_1279_0_2   |     0.007 |
|     mem_reg_1216_1279_12_14 |     0.010 |
|     mem_reg_1216_1279_15_17 |     0.009 |
|     mem_reg_1216_1279_18_20 |     0.008 |
|     mem_reg_1216_1279_21_23 |     0.008 |
|     mem_reg_1216_1279_24_26 |     0.008 |
|     mem_reg_1216_1279_27_29 |     0.009 |
|     mem_reg_1216_1279_30_31 |     0.006 |
|     mem_reg_1216_1279_3_5   |     0.010 |
|     mem_reg_1216_1279_6_8   |     0.010 |
|     mem_reg_1216_1279_9_11  |     0.007 |
|     mem_reg_1280_1343_0_2   |     0.008 |
|     mem_reg_1280_1343_12_14 |     0.009 |
|     mem_reg_1280_1343_15_17 |     0.010 |
|     mem_reg_1280_1343_18_20 |     0.009 |
|     mem_reg_1280_1343_21_23 |     0.009 |
|     mem_reg_1280_1343_24_26 |     0.011 |
|     mem_reg_1280_1343_27_29 |     0.010 |
|     mem_reg_1280_1343_30_31 |     0.008 |
|     mem_reg_1280_1343_3_5   |     0.010 |
|     mem_reg_1280_1343_6_8   |     0.008 |
|     mem_reg_1280_1343_9_11  |     0.007 |
|     mem_reg_128_191_0_2     |     0.008 |
|     mem_reg_128_191_12_14   |     0.008 |
|     mem_reg_128_191_15_17   |     0.010 |
|     mem_reg_128_191_18_20   |     0.008 |
|     mem_reg_128_191_21_23   |     0.008 |
|     mem_reg_128_191_24_26   |     0.011 |
|     mem_reg_128_191_27_29   |     0.010 |
|     mem_reg_128_191_30_31   |     0.005 |
|     mem_reg_128_191_3_5     |     0.010 |
|     mem_reg_128_191_6_8     |     0.010 |
|     mem_reg_128_191_9_11    |     0.012 |
|     mem_reg_1344_1407_0_2   |     0.008 |
|     mem_reg_1344_1407_12_14 |     0.010 |
|     mem_reg_1344_1407_15_17 |     0.008 |
|     mem_reg_1344_1407_18_20 |     0.008 |
|     mem_reg_1344_1407_21_23 |     0.007 |
|     mem_reg_1344_1407_24_26 |     0.009 |
|     mem_reg_1344_1407_27_29 |     0.011 |
|     mem_reg_1344_1407_30_31 |     0.006 |
|     mem_reg_1344_1407_3_5   |     0.010 |
|     mem_reg_1344_1407_6_8   |     0.009 |
|     mem_reg_1344_1407_9_11  |     0.009 |
|     mem_reg_1408_1471_0_2   |     0.008 |
|     mem_reg_1408_1471_12_14 |     0.009 |
|     mem_reg_1408_1471_15_17 |     0.009 |
|     mem_reg_1408_1471_18_20 |     0.010 |
|     mem_reg_1408_1471_21_23 |     0.010 |
|     mem_reg_1408_1471_24_26 |     0.010 |
|     mem_reg_1408_1471_27_29 |     0.010 |
|     mem_reg_1408_1471_30_31 |     0.006 |
|     mem_reg_1408_1471_3_5   |     0.008 |
|     mem_reg_1408_1471_6_8   |     0.012 |
|     mem_reg_1408_1471_9_11  |     0.010 |
|     mem_reg_1472_1535_0_2   |     0.010 |
|     mem_reg_1472_1535_12_14 |     0.009 |
|     mem_reg_1472_1535_15_17 |     0.009 |
|     mem_reg_1472_1535_18_20 |     0.012 |
|     mem_reg_1472_1535_21_23 |     0.008 |
|     mem_reg_1472_1535_24_26 |     0.010 |
|     mem_reg_1472_1535_27_29 |     0.008 |
|     mem_reg_1472_1535_30_31 |     0.007 |
|     mem_reg_1472_1535_3_5   |     0.007 |
|     mem_reg_1472_1535_6_8   |     0.009 |
|     mem_reg_1472_1535_9_11  |     0.010 |
|     mem_reg_1536_1599_0_2   |     0.008 |
|     mem_reg_1536_1599_12_14 |     0.007 |
|     mem_reg_1536_1599_15_17 |     0.010 |
|     mem_reg_1536_1599_18_20 |     0.011 |
|     mem_reg_1536_1599_21_23 |     0.009 |
|     mem_reg_1536_1599_24_26 |     0.011 |
|     mem_reg_1536_1599_27_29 |     0.009 |
|     mem_reg_1536_1599_30_31 |     0.005 |
|     mem_reg_1536_1599_3_5   |     0.009 |
|     mem_reg_1536_1599_6_8   |     0.010 |
|     mem_reg_1536_1599_9_11  |     0.009 |
|     mem_reg_1600_1663_0_2   |     0.011 |
|     mem_reg_1600_1663_12_14 |     0.010 |
|     mem_reg_1600_1663_15_17 |     0.009 |
|     mem_reg_1600_1663_18_20 |     0.011 |
|     mem_reg_1600_1663_21_23 |     0.010 |
|     mem_reg_1600_1663_24_26 |     0.011 |
|     mem_reg_1600_1663_27_29 |     0.009 |
|     mem_reg_1600_1663_30_31 |     0.008 |
|     mem_reg_1600_1663_3_5   |     0.009 |
|     mem_reg_1600_1663_6_8   |     0.008 |
|     mem_reg_1600_1663_9_11  |     0.009 |
|     mem_reg_1664_1727_0_2   |     0.008 |
|     mem_reg_1664_1727_12_14 |     0.009 |
|     mem_reg_1664_1727_15_17 |     0.008 |
|     mem_reg_1664_1727_18_20 |     0.008 |
|     mem_reg_1664_1727_21_23 |     0.008 |
|     mem_reg_1664_1727_24_26 |     0.010 |
|     mem_reg_1664_1727_27_29 |     0.009 |
|     mem_reg_1664_1727_30_31 |     0.008 |
|     mem_reg_1664_1727_3_5   |     0.011 |
|     mem_reg_1664_1727_6_8   |     0.008 |
|     mem_reg_1664_1727_9_11  |     0.009 |
|     mem_reg_1728_1791_0_2   |     0.009 |
|     mem_reg_1728_1791_12_14 |     0.009 |
|     mem_reg_1728_1791_15_17 |     0.009 |
|     mem_reg_1728_1791_18_20 |     0.009 |
|     mem_reg_1728_1791_21_23 |     0.010 |
|     mem_reg_1728_1791_24_26 |     0.008 |
|     mem_reg_1728_1791_27_29 |     0.007 |
|     mem_reg_1728_1791_30_31 |     0.006 |
|     mem_reg_1728_1791_3_5   |     0.008 |
|     mem_reg_1728_1791_6_8   |     0.008 |
|     mem_reg_1728_1791_9_11  |     0.009 |
|     mem_reg_1792_1855_0_2   |     0.011 |
|     mem_reg_1792_1855_12_14 |     0.009 |
|     mem_reg_1792_1855_15_17 |     0.009 |
|     mem_reg_1792_1855_18_20 |     0.008 |
|     mem_reg_1792_1855_21_23 |     0.008 |
|     mem_reg_1792_1855_24_26 |     0.010 |
|     mem_reg_1792_1855_27_29 |     0.008 |
|     mem_reg_1792_1855_30_31 |     0.007 |
|     mem_reg_1792_1855_3_5   |     0.009 |
|     mem_reg_1792_1855_6_8   |     0.010 |
|     mem_reg_1792_1855_9_11  |     0.009 |
|     mem_reg_1856_1919_0_2   |     0.011 |
|     mem_reg_1856_1919_12_14 |     0.010 |
|     mem_reg_1856_1919_15_17 |     0.008 |
|     mem_reg_1856_1919_18_20 |     0.008 |
|     mem_reg_1856_1919_21_23 |     0.009 |
|     mem_reg_1856_1919_24_26 |     0.011 |
|     mem_reg_1856_1919_27_29 |     0.010 |
|     mem_reg_1856_1919_30_31 |     0.007 |
|     mem_reg_1856_1919_3_5   |     0.009 |
|     mem_reg_1856_1919_6_8   |     0.009 |
|     mem_reg_1856_1919_9_11  |     0.008 |
|     mem_reg_1920_1983_0_2   |     0.009 |
|     mem_reg_1920_1983_12_14 |     0.011 |
|     mem_reg_1920_1983_15_17 |     0.010 |
|     mem_reg_1920_1983_18_20 |     0.010 |
|     mem_reg_1920_1983_21_23 |     0.009 |
|     mem_reg_1920_1983_24_26 |     0.011 |
|     mem_reg_1920_1983_27_29 |     0.008 |
|     mem_reg_1920_1983_30_31 |     0.006 |
|     mem_reg_1920_1983_3_5   |     0.008 |
|     mem_reg_1920_1983_6_8   |     0.010 |
|     mem_reg_1920_1983_9_11  |     0.010 |
|     mem_reg_192_255_0_2     |     0.010 |
|     mem_reg_192_255_12_14   |     0.009 |
|     mem_reg_192_255_15_17   |     0.009 |
|     mem_reg_192_255_18_20   |     0.007 |
|     mem_reg_192_255_21_23   |     0.010 |
|     mem_reg_192_255_24_26   |     0.012 |
|     mem_reg_192_255_27_29   |     0.009 |
|     mem_reg_192_255_30_31   |     0.008 |
|     mem_reg_192_255_3_5     |     0.010 |
|     mem_reg_192_255_6_8     |     0.009 |
|     mem_reg_192_255_9_11    |     0.010 |
|     mem_reg_1984_2047_0_2   |     0.008 |
|     mem_reg_1984_2047_12_14 |     0.011 |
|     mem_reg_1984_2047_15_17 |     0.009 |
|     mem_reg_1984_2047_18_20 |     0.008 |
|     mem_reg_1984_2047_21_23 |     0.012 |
|     mem_reg_1984_2047_24_26 |     0.011 |
|     mem_reg_1984_2047_27_29 |     0.008 |
|     mem_reg_1984_2047_30_31 |     0.008 |
|     mem_reg_1984_2047_3_5   |     0.009 |
|     mem_reg_1984_2047_6_8   |     0.010 |
|     mem_reg_1984_2047_9_11  |     0.008 |
|     mem_reg_256_319_0_2     |     0.009 |
|     mem_reg_256_319_12_14   |     0.010 |
|     mem_reg_256_319_15_17   |     0.009 |
|     mem_reg_256_319_18_20   |     0.007 |
|     mem_reg_256_319_21_23   |     0.011 |
|     mem_reg_256_319_24_26   |     0.007 |
|     mem_reg_256_319_27_29   |     0.007 |
|     mem_reg_256_319_30_31   |     0.005 |
|     mem_reg_256_319_3_5     |     0.012 |
|     mem_reg_256_319_6_8     |     0.012 |
|     mem_reg_256_319_9_11    |     0.010 |
|     mem_reg_320_383_0_2     |     0.010 |
|     mem_reg_320_383_12_14   |     0.007 |
|     mem_reg_320_383_15_17   |     0.010 |
|     mem_reg_320_383_18_20   |     0.008 |
|     mem_reg_320_383_21_23   |     0.008 |
|     mem_reg_320_383_24_26   |     0.010 |
|     mem_reg_320_383_27_29   |     0.011 |
|     mem_reg_320_383_30_31   |     0.006 |
|     mem_reg_320_383_3_5     |     0.007 |
|     mem_reg_320_383_6_8     |     0.008 |
|     mem_reg_320_383_9_11    |     0.008 |
|     mem_reg_384_447_0_2     |     0.010 |
|     mem_reg_384_447_12_14   |     0.007 |
|     mem_reg_384_447_15_17   |     0.010 |
|     mem_reg_384_447_18_20   |     0.010 |
|     mem_reg_384_447_21_23   |     0.008 |
|     mem_reg_384_447_24_26   |     0.008 |
|     mem_reg_384_447_27_29   |     0.009 |
|     mem_reg_384_447_30_31   |     0.005 |
|     mem_reg_384_447_3_5     |     0.007 |
|     mem_reg_384_447_6_8     |     0.008 |
|     mem_reg_384_447_9_11    |     0.010 |
|     mem_reg_448_511_0_2     |     0.011 |
|     mem_reg_448_511_12_14   |     0.009 |
|     mem_reg_448_511_15_17   |     0.013 |
|     mem_reg_448_511_18_20   |     0.011 |
|     mem_reg_448_511_21_23   |     0.012 |
|     mem_reg_448_511_24_26   |     0.008 |
|     mem_reg_448_511_27_29   |     0.010 |
|     mem_reg_448_511_30_31   |     0.006 |
|     mem_reg_448_511_3_5     |     0.009 |
|     mem_reg_448_511_6_8     |     0.009 |
|     mem_reg_448_511_9_11    |     0.009 |
|     mem_reg_512_575_0_2     |     0.007 |
|     mem_reg_512_575_12_14   |     0.011 |
|     mem_reg_512_575_15_17   |     0.008 |
|     mem_reg_512_575_18_20   |     0.008 |
|     mem_reg_512_575_21_23   |     0.009 |
|     mem_reg_512_575_24_26   |     0.010 |
|     mem_reg_512_575_27_29   |     0.010 |
|     mem_reg_512_575_30_31   |     0.006 |
|     mem_reg_512_575_3_5     |     0.008 |
|     mem_reg_512_575_6_8     |     0.010 |
|     mem_reg_512_575_9_11    |     0.009 |
|     mem_reg_576_639_0_2     |     0.007 |
|     mem_reg_576_639_12_14   |     0.012 |
|     mem_reg_576_639_15_17   |     0.007 |
|     mem_reg_576_639_18_20   |     0.010 |
|     mem_reg_576_639_21_23   |     0.010 |
|     mem_reg_576_639_24_26   |     0.009 |
|     mem_reg_576_639_27_29   |     0.009 |
|     mem_reg_576_639_30_31   |     0.005 |
|     mem_reg_576_639_3_5     |     0.009 |
|     mem_reg_576_639_6_8     |     0.008 |
|     mem_reg_576_639_9_11    |     0.011 |
|     mem_reg_640_703_0_2     |     0.009 |
|     mem_reg_640_703_12_14   |     0.009 |
|     mem_reg_640_703_15_17   |     0.010 |
|     mem_reg_640_703_18_20   |     0.007 |
|     mem_reg_640_703_21_23   |     0.009 |
|     mem_reg_640_703_24_26   |     0.009 |
|     mem_reg_640_703_27_29   |     0.007 |
|     mem_reg_640_703_30_31   |     0.007 |
|     mem_reg_640_703_3_5     |     0.008 |
|     mem_reg_640_703_6_8     |     0.009 |
|     mem_reg_640_703_9_11    |     0.012 |
|     mem_reg_64_127_0_2      |     0.010 |
|     mem_reg_64_127_12_14    |     0.008 |
|     mem_reg_64_127_15_17    |     0.014 |
|     mem_reg_64_127_18_20    |     0.010 |
|     mem_reg_64_127_21_23    |     0.010 |
|     mem_reg_64_127_24_26    |     0.012 |
|     mem_reg_64_127_27_29    |     0.011 |
|     mem_reg_64_127_30_31    |     0.006 |
|     mem_reg_64_127_3_5      |     0.008 |
|     mem_reg_64_127_6_8      |     0.010 |
|     mem_reg_64_127_9_11     |     0.011 |
|     mem_reg_704_767_0_2     |     0.009 |
|     mem_reg_704_767_12_14   |     0.009 |
|     mem_reg_704_767_15_17   |     0.008 |
|     mem_reg_704_767_18_20   |     0.008 |
|     mem_reg_704_767_21_23   |     0.009 |
|     mem_reg_704_767_24_26   |     0.009 |
|     mem_reg_704_767_27_29   |     0.008 |
|     mem_reg_704_767_30_31   |     0.007 |
|     mem_reg_704_767_3_5     |     0.008 |
|     mem_reg_704_767_6_8     |     0.011 |
|     mem_reg_704_767_9_11    |     0.008 |
|     mem_reg_768_831_0_2     |     0.010 |
|     mem_reg_768_831_12_14   |     0.011 |
|     mem_reg_768_831_15_17   |     0.008 |
|     mem_reg_768_831_18_20   |     0.008 |
|     mem_reg_768_831_21_23   |     0.008 |
|     mem_reg_768_831_24_26   |     0.010 |
|     mem_reg_768_831_27_29   |     0.009 |
|     mem_reg_768_831_30_31   |     0.005 |
|     mem_reg_768_831_3_5     |     0.009 |
|     mem_reg_768_831_6_8     |     0.008 |
|     mem_reg_768_831_9_11    |     0.012 |
|     mem_reg_832_895_0_2     |     0.008 |
|     mem_reg_832_895_12_14   |     0.008 |
|     mem_reg_832_895_15_17   |     0.010 |
|     mem_reg_832_895_18_20   |     0.009 |
|     mem_reg_832_895_21_23   |     0.011 |
|     mem_reg_832_895_24_26   |     0.010 |
|     mem_reg_832_895_27_29   |     0.009 |
|     mem_reg_832_895_30_31   |     0.007 |
|     mem_reg_832_895_3_5     |     0.007 |
|     mem_reg_832_895_6_8     |     0.009 |
|     mem_reg_832_895_9_11    |     0.008 |
|     mem_reg_896_959_0_2     |     0.010 |
|     mem_reg_896_959_12_14   |     0.009 |
|     mem_reg_896_959_15_17   |     0.009 |
|     mem_reg_896_959_18_20   |     0.010 |
|     mem_reg_896_959_21_23   |     0.009 |
|     mem_reg_896_959_24_26   |     0.011 |
|     mem_reg_896_959_27_29   |     0.007 |
|     mem_reg_896_959_30_31   |     0.006 |
|     mem_reg_896_959_3_5     |     0.009 |
|     mem_reg_896_959_6_8     |     0.009 |
|     mem_reg_896_959_9_11    |     0.007 |
|     mem_reg_960_1023_0_2    |     0.009 |
|     mem_reg_960_1023_12_14  |     0.010 |
|     mem_reg_960_1023_15_17  |     0.008 |
|     mem_reg_960_1023_18_20  |     0.008 |
|     mem_reg_960_1023_21_23  |     0.008 |
|     mem_reg_960_1023_24_26  |     0.008 |
|     mem_reg_960_1023_27_29  |     0.009 |
|     mem_reg_960_1023_30_31  |     0.008 |
|     mem_reg_960_1023_3_5    |     0.009 |
|     mem_reg_960_1023_6_8    |     0.010 |
|     mem_reg_960_1023_9_11   |     0.009 |
|   uut_1                     |     9.246 |
|     ccm_uut                 |     2.860 |
|     pc_uut                  |     6.387 |
+-----------------------------+-----------+


