{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1581033761875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1581033761877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  6 19:02:41 2020 " "Processing started: Thu Feb  6 19:02:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1581033761877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1581033761877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2-part1 -c lab2-part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2-part1 -c lab2-part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1581033761877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1581033762133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSegmentControl.sv 1 1 " "Found 1 design units, including 1 entities, in source file SevenSegmentControl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentControl " "Found entity 1: SevenSegmentControl" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581033762215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581033762215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipInterface " "Found entity 1: ChipInterface" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581033762218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581033762218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BCDtoSevenSegment.sv 4 4 " "Found 4 design units, including 4 entities, in source file BCDtoSevenSegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/BCDtoSevenSegment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581033762221 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtester " "Found entity 2: BCDtester" {  } { { "BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/BCDtoSevenSegment.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581033762221 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegtester " "Found entity 3: SevenSegtester" {  } { { "BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/BCDtoSevenSegment.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581033762221 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegmentDigit " "Found entity 4: SevenSegmentDigit" {  } { { "BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/BCDtoSevenSegment.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1581033762221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1581033762221 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(10) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(10): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(11) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(11): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(12) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(12): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(13) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(13): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(14) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(14): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(15) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(15): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(16) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(16): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SevenSegmentControl.sv(17) " "Verilog HDL Instantiation warning at SevenSegmentControl.sv(17): instance has no name" {  } { { "SevenSegmentControl.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1 1581033762222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ChipInterface " "Elaborating entity \"ChipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1581033762295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentControl SevenSegmentControl:ssc " "Elaborating entity \"SevenSegmentControl\" for hierarchy \"SevenSegmentControl:ssc\"" {  } { { "chipInterface.sv" "ssc" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581033762318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDigit SevenSegmentControl:ssc\|SevenSegmentDigit:comb_3 " "Elaborating entity \"SevenSegmentDigit\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:comb_3\"" {  } { { "SevenSegmentControl.sv" "comb_3" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/SevenSegmentControl.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581033762329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSevenSegment SevenSegmentControl:ssc\|SevenSegmentDigit:comb_3\|BCDtoSevenSegment:b2ss " "Elaborating entity \"BCDtoSevenSegment\" for hierarchy \"SevenSegmentControl:ssc\|SevenSegmentDigit:comb_3\|BCDtoSevenSegment:b2ss\"" {  } { { "BCDtoSevenSegment.sv" "b2ss" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/BCDtoSevenSegment.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1581033762338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 BCDtoSevenSegment.sv(50) " "Verilog HDL assignment warning at BCDtoSevenSegment.sv(50): truncated value with size 32 to match size of target (7)" {  } { { "BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/BCDtoSevenSegment.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1581033762340 "|ChipInterface|SevenSegmentControl:ssc|SevenSegmentDigit:comb_3|BCDtoSevenSegment:b2ss"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1581033762703 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[7\] GND " "Pin \"HEX7\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[7\] GND " "Pin \"HEX6\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1581033762785 "|ChipInterface|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1581033762785 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1581033762843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1581033763150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1581033763150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1581033763205 "|ChipInterface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "chipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/sunghol/Private/lab2/18240-Lab-2/chipInterface.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1581033763205 "|ChipInterface|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1581033763205 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1581033763205 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1581033763205 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1581033763205 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1581033763205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1581033763231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  6 19:02:43 2020 " "Processing ended: Thu Feb  6 19:02:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1581033763231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1581033763231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1581033763231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1581033763231 ""}
