# Copyright 2023 Dolphin Design
# SPDX-License-Identifier: Apache-2.0 WITH SHL-2.1

# Header
name: cv32e40pv2_interrupt_debug_short
description: regression for CV32E40Pv2, focused on debug and interrupt tests, short test so a higher number of tests will be executed

# List of builds
# cfg is set to pulp by default but can be overriden by arg command to any cfg.
builds:
  clean_fw:
    cmd: make clean-bsp clean_test_programs
    dir: cv32e40p/sim/uvmt
  clean_corev-dv:
    cmd: make clean_riscv-dv clone_riscv-dv
    dir: cv32e40p/sim/uvmt
  uvmt_cv32e40p:
    cmd: make comp comp_corev-dv
    dir: cv32e40p/sim/uvmt
    cfg: pulp

# List of tests
tests:
  corev_rand_pulp_instr_random_debug_test:
    testname: corev_rand_pulp_instr_test
    description: pulp instr test with random debug halt req
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_test CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_debug_req

  corev_rand_pulp_instr_ebreak_debug_test:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with ebreak debug
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_ebreak

  corev_rand_pulp_instr_single_step_debug_test:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with single-step debug
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_single_step_en

  corev_rand_pulp_instr_debug_trigger_test:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with debug trigger
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_trigger_basic

  corev_rand_pulp_instr_debug_trigger_with_ebreak:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with debug trigger and ebreak
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_trigger_basic,debug_ebreak

  corev_rand_pulp_instr_debug_trigger_with_single_step:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with debug trigger and single step
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_trigger_basic,debug_single_step_en

  corev_rand_pulp_instr_debug_trigger_with_random_debug_req:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with debug trigger and random debug req
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_test CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_trigger_basic,gen_rand_debug_req

  corev_rand_pulp_instr_debug_ebreak_with_random_debug_req:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with debug ebreak and random debug req
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_test CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_ebreak,gen_rand_debug_req

  corev_rand_pulp_instr_debug_single_step_with_random_debug_req:
    testname: corev_rand_pulp_instr_debug
    description: pulp rand test with debug ebreak and random debug req
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_test CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: debug_single_step_en,gen_rand_debug_req

  corev_rand_pulp_instr_interrupt_test:
    testname: corev_rand_pulp_instr_test
    description: pulp instr test with random interrupts
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_test CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_int

  corev_rand_pulp_instr_interrupt_debug_test:
    testname: corev_rand_pulp_instr_test
    description: pulp instr test with random interrupts and debug halt req
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_test CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_int,gen_rand_debug_req

  corev_rand_pulp_instr_debug_test_with_int_and_debug_trigger:
    testname: corev_rand_pulp_instr_debug
    description: pulp instr random test with random interrupt and debug trigger
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_int,debug_trigger_basic

  corev_rand_pulp_instr_debug_test_with_int_and_debug_single_step:
    testname: corev_rand_pulp_instr_debug
    description: pulp instr random test with random interrupt and debug trigger
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_int,debug_single_step_en

  corev_rand_pulp_instr_debug_test_with_int_and_debug_ebreak:
    testname: corev_rand_pulp_instr_debug
    description: pulp instr random test with random interrupt and debug ebreak
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_int,debug_ebreak

  corev_rand_pulp_instr_debug_test_with_int_debug_trigger_and_ebreak:
    testname: corev_rand_pulp_instr_debug
    description: pulp instr random test with random interrupt, debug trigger and debug ebreak
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_int,debug_trigger_basic,debug_ebreak

  corev_rand_pulp_instr_debug_test_with_int_debug_trigger_and_single_step:
    testname: corev_rand_pulp_instr_debug
    description: pulp instr random test with random interrupt, debug trigger and single step
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_instr_debug CFG_PLUSARGS="+UVM_TIMEOUT=10000000"
    test_cfg: gen_rand_int,debug_trigger_basic,debug_single_step_en

  corev_rand_pulp_hwloop_debug:
    build: uvmt_cv32e40p
    description: hwloop debug random test
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=25000000"

  corev_rand_pulp_hwloop_test_with_random_debug:
    testname: corev_rand_pulp_hwloop_debug
    description: hwloop random debug req test
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_test CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: gen_rand_debug_req

  corev_rand_pulp_hwloop_debug_ebreak:
    testname: corev_rand_pulp_hwloop_debug
    description: hwloop ebreak debug random test
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: debug_ebreak

  corev_rand_pulp_hwloop_debug_trigger:
    testname: corev_rand_pulp_hwloop_debug
    description: hwloop debug random test with debug trigger on instr addr match
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: debug_trigger_basic

  corev_rand_pulp_hwloop_debug_trigger_with_ebreak:
    testname: corev_rand_pulp_hwloop_debug
    description: hwloop debug random test with debug trigger and ebreak
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: debug_trigger_basic,debug_ebreak

  corev_rand_pulp_hwloop_debug_with_interrupt:
    testname: corev_rand_pulp_hwloop_debug
    description: hwloop debug with interrupt random test
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: gen_rand_int

  corev_rand_pulp_hwloop_debug_with_int_debug_trigger:
    testname: corev_rand_pulp_hwloop_debug
    description: hwloop debug with interrupt and debug trigger random test
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: gen_rand_int,debug_trigger_basic

  corev_rand_pulp_hwloop_debug_with_int_debug_ebreak:
    testname: corev_rand_pulp_hwloop_debug
    description: hwloop debug with interrupt and debug ebreak random test
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_debug CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: gen_rand_int,debug_ebreak

  corev_rand_pulp_hwloop_interrupt_test:
    testname: corev_rand_pulp_hwloop_test
    description: hwloop test with random interrupts
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_test CFG_PLUSARGS="+UVM_TIMEOUT=25000000"
    test_cfg: gen_rand_int

  corev_rand_pulp_hwloop_exception_debug_trigger:
    testname: corev_rand_pulp_hwloop_exception
    description: hwloop exception test with debug trigger
    build: uvmt_cv32e40p
    dir: cv32e40p/sim/uvmt
    cmd: make gen_corev-dv test TEST=corev_rand_pulp_hwloop_exception CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    test_cfg: debug_trigger_basic,gen_limit_debug_req

  debug_test:
    build: uvmt_cv32e40p
    description: debug_test (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  debug_test_boot_set:
    build: uvmt_cv32e40p
    description: debug_test_boot_set (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_boot_set CFG_PLUSARGS="+UVM_TIMEOUT=20000000" SEED=1 VSIM_USER_FLAGS=+fixed_instr_gnt_stall=10
    num: 1

  debug_test_known_miscompares:
    build: uvmt_cv32e40p
    description: debug_test_known_miscompares (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_known_miscompares CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  debug_test_reset:
    build: uvmt_cv32e40p
    description: debug_test_reset (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=debug_test_reset CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  interrupt_test:
    build: uvmt_cv32e40p
    description: interrupt_test (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_test CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  interrupt_bootstrap:
    build: uvmt_cv32e40p
    description: interrupt_bootstrap (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=interrupt_bootstrap CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1

  riscv_ebreak_test_0:
    build: uvmt_cv32e40p
    description: riscv_ebreak_test_0 (adapted from v1)
    dir: cv32e40p/sim/uvmt
    cmd: make test COREV=YES TEST=riscv_ebreak_test_0 CFG_PLUSARGS="+UVM_TIMEOUT=20000000"
    num: 1
