###############################################################
#  Generated by:      Cadence Tempus 19.11-s129_1
#  OS:                Linux x86_64(Host ID es-tahiti.ele.tue.nl)
#  Generated on:      Sat Jun 22 01:37:02 2024
#  Design:            mMIPS_system
#  Command:           report_timing -max_paths $eso_maxPaths -nworst $eso_nworst -max_slack $eso_maxSlack -$el > detailed.rpt
###############################################################
Path 1: MET Setup Check with Pin mMIPS_hi_out_reg[31]/CK 
Endpoint:   mMIPS_hi_out_reg[31]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  7.890
= Slack Time                    2.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.045  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.196  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    2.297  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    2.511  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    2.671  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    2.813  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    2.999  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.127  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.230  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    3.296  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    3.375  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    3.449  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    3.548  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    3.649  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    3.749  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    3.851  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    3.956  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.062  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.164  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.265  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    4.365  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    4.469  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    4.573  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    4.674  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    4.776  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    4.878  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    4.978  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.078  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.179  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    5.281  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    5.382  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    5.483  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    5.584  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    5.684  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    5.784  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    5.885  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    5.987  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.089  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.190  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    6.290  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    6.392  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    6.495  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    6.599  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    6.701  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    6.804  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    6.913  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.021  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.128  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.234  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    7.342  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    7.449  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    7.552  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    7.654  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    7.755  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    7.858  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    7.962  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.067  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.175  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    8.279  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    8.382  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    8.483  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    8.585  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    8.686  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    8.788  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    8.888  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.100  6.951    8.989  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.100  7.051    9.088  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.104  7.155    9.192  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.105  7.260    9.297  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.102  7.361    9.398  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.100  7.461    9.499  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> CO ^  ADDFX1    0.101  7.563    9.600  
      mMIPS_alu_mul_126_31_cdnadd_63  CI ^ -> S ^   ADDFX1    0.138  7.701    9.738  
      g106947                         AN ^ -> Y ^   NOR2BX1   0.080  7.781    9.818  
      g106328                         B ^ -> Y ^    MX2X1     0.109  7.890    9.927  
      mMIPS_hi_out_reg[31]            D ^           DFFRHQX1  0.000  7.890    9.927  
      --------------------------------------------------------------------------------
Path 2: MET Setup Check with Pin mMIPS_hi_out_reg[30]/CK 
Endpoint:   mMIPS_hi_out_reg[30]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  7.764
= Slack Time                    2.163
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.170  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.321  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    2.422  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    2.636  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    2.796  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    2.939  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.124  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.252  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.355  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    3.422  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    3.501  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    3.574  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    3.673  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    3.774  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    3.875  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    3.976  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.081  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.187  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.289  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.390  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    4.491  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    4.594  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    4.698  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    4.799  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    4.902  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.003  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.103  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.203  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.305  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    5.406  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    5.508  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    5.609  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    5.709  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    5.809  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    5.909  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.010  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.112  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.214  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.315  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    6.416  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    6.517  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    6.620  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    6.724  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    6.827  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    6.929  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.038  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.146  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.253  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.359  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    7.467  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    7.575  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    7.677  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    7.779  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    7.880  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    7.983  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.087  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.193  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.300  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    8.404  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    8.507  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    8.608  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    8.710  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    8.812  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    8.913  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    9.014  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.100  6.951    9.114  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.100  7.051    9.214  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.104  7.155    9.317  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.105  7.260    9.422  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.102  7.361    9.524  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> CO ^  ADDFX1    0.100  7.461    9.624  
      mMIPS_alu_mul_126_31_cdnadd_62  CI ^ -> S ^   ADDFX1    0.137  7.599    9.761  
      g106943                         AN ^ -> Y ^   NOR2BX1   0.064  7.662    9.825  
      g106329                         B ^ -> Y ^    MX2X1     0.102  7.764    9.927  
      mMIPS_hi_out_reg[30]            D ^           DFFRHQX1  0.000  7.764    9.927  
      --------------------------------------------------------------------------------
Path 3: MET Setup Check with Pin mMIPS_hi_out_reg[29]/CK 
Endpoint:   mMIPS_hi_out_reg[29]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  7.666
= Slack Time                    2.261
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.268  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.420  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    2.520  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    2.735  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    2.894  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.037  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.223  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.351  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.453  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    3.520  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    3.599  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    3.672  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    3.772  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    3.872  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    3.973  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.075  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.180  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.285  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.387  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.488  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    4.589  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    4.693  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    4.796  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    4.897  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.000  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.101  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.201  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.301  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.403  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    5.504  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    5.606  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    5.707  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    5.807  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    5.907  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.008  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.109  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.210  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.312  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.413  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    6.514  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    6.616  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    6.718  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    6.823  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    6.925  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.027  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.136  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.244  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.351  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.458  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    7.565  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    7.673  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    7.775  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    7.877  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    7.979  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.081  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.186  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.291  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.398  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    8.502  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    8.605  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    8.707  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    8.808  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    8.910  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    9.011  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    9.112  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.100  6.951    9.212  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.100  7.051    9.312  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.104  7.155    9.416  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.105  7.260    9.520  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> CO ^  ADDFX1    0.102  7.361    9.622  
      mMIPS_alu_mul_126_31_cdnadd_61  CI ^ -> S ^   ADDFX1    0.139  7.500    9.761  
      g106948                         AN ^ -> Y ^   NOR2BX1   0.065  7.565    9.826  
      g106317                         B ^ -> Y ^    MX2X1     0.102  7.666    9.927  
      mMIPS_hi_out_reg[29]            D ^           DFFRHQX1  0.000  7.666    9.927  
      --------------------------------------------------------------------------------
Path 4: MET Setup Check with Pin mMIPS_hi_out_reg[28]/CK 
Endpoint:   mMIPS_hi_out_reg[28]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  7.568
= Slack Time                    2.359
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.367  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.518  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    2.619  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    2.833  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    2.993  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.135  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.321  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.449  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.552  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    3.618  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    3.697  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    3.771  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    3.870  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    3.971  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.071  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.173  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.278  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.384  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.486  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.587  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    4.687  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    4.791  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    4.895  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    4.996  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.098  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.200  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.300  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.400  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.501  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    5.603  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    5.704  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    5.805  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    5.906  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.006  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.106  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.207  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.309  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.411  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.512  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    6.612  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    6.714  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    6.817  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    6.921  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.023  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.126  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.235  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.343  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.450  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.556  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    7.664  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    7.771  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    7.874  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    7.976  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.077  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.180  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.284  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.389  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.497  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    8.601  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    8.704  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    8.805  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    8.907  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    9.008  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    9.110  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    9.210  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.100  6.951    9.311  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.100  7.051    9.410  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.104  7.155    9.514  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> CO ^  ADDFX1    0.105  7.260    9.619  
      mMIPS_alu_mul_126_31_cdnadd_60  CI ^ -> S ^   ADDFX1    0.137  7.397    9.756  
      g106882                         AN ^ -> Y ^   NOR2BX1   0.067  7.463    9.823  
      g106331                         B ^ -> Y ^    MX2X1     0.104  7.568    9.927  
      mMIPS_hi_out_reg[28]            D ^           DFFRHQX1  0.000  7.568    9.927  
      --------------------------------------------------------------------------------
Path 5: MET Setup Check with Pin mMIPS_hi_out_reg[27]/CK 
Endpoint:   mMIPS_hi_out_reg[27]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  7.444
= Slack Time                    2.484
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.491  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.642  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    2.743  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    2.957  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.117  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.259  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.445  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.573  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.676  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    3.742  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    3.821  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    3.895  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    3.994  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.095  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.196  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.297  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.402  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.508  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.610  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.711  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    4.811  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    4.915  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.019  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.120  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.223  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.324  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.424  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.524  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.625  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    5.727  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    5.828  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    5.929  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.030  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.130  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.230  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.331  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.433  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.535  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.636  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    6.736  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    6.838  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    6.941  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.045  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.147  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.250  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.359  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.467  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.574  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.680  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    7.788  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    7.895  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    7.998  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.100  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.201  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.304  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.408  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.513  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.621  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    8.725  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    8.828  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    8.929  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    9.031  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    9.132  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    9.234  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    9.334  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.100  6.951    9.435  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.100  7.051    9.534  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> CO ^  ADDFX1    0.104  7.155    9.638  
      mMIPS_alu_mul_126_31_cdnadd_59  CI ^ -> S ^   ADDFX1    0.138  7.293    9.776  
      g106893                         AN ^ -> Y ^   NOR2BX1   0.055  7.348    9.831  
      g106301                         B ^ -> Y ^    MX2X1     0.096  7.444    9.927  
      mMIPS_hi_out_reg[27]            D ^           DFFRHQX1  0.000  7.444    9.927  
      --------------------------------------------------------------------------------
Path 6: MET Setup Check with Pin mMIPS_hi_out_reg[26]/CK 
Endpoint:   mMIPS_hi_out_reg[26]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.926
- Arrival Time                  7.349
= Slack Time                    2.577
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.584  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.736  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    2.837  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.051  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.210  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.353  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.539  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.667  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.769  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    3.836  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    3.915  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    3.989  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.088  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.188  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.289  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.391  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.496  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.601  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.704  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.805  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    4.905  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.009  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.113  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.214  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.316  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.418  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.517  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.617  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.719  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    5.821  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    5.922  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.023  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.123  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.223  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.324  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.425  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.527  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.629  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.729  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    6.830  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    6.932  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.035  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.139  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.241  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.343  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.452  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.560  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.667  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.774  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    7.882  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    7.989  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.091  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.194  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.295  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.397  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.502  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.607  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.714  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    8.818  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    8.921  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    9.023  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    9.124  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    9.226  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    9.327  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    9.428  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.100  6.951    9.528  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> CO ^  ADDFX1    0.100  7.051    9.628  
      mMIPS_alu_mul_126_31_cdnadd_58  CI ^ -> S ^   ADDFX1    0.134  7.185    9.762  
      g106941                         AN ^ -> Y ^   NOR2BX1   0.063  7.248    9.825  
      g106302                         B ^ -> Y ^    MX2X1     0.101  7.349    9.926  
      mMIPS_hi_out_reg[26]            D ^           DFFRHQX1  0.000  7.349    9.926  
      --------------------------------------------------------------------------------
Path 7: MET Setup Check with Pin mMIPS_hi_out_reg[25]/CK 
Endpoint:   mMIPS_hi_out_reg[25]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  7.244
= Slack Time                    2.683
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.690  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.841  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    2.942  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.156  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.316  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.459  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.644  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.772  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.875  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    3.942  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.021  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.094  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.193  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.294  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.395  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.496  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.601  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.707  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.809  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.910  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.010  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.114  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.218  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.319  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.422  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.523  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.623  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.723  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.825  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    5.926  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.027  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.128  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.229  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.329  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.429  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.530  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.632  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.734  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.835  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    6.936  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.037  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.140  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.244  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.347  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.449  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.558  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.666  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.773  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.879  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    7.987  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.095  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.197  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.299  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.400  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.503  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.607  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.712  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.820  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    8.924  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    9.027  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    9.128  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    9.230  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    9.332  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    9.433  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    9.534  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> CO ^  ADDFX1    0.100  6.951    9.634  
      mMIPS_alu_mul_126_31_cdnadd_57  CI ^ -> S ^   ADDFX1    0.135  7.086    9.769  
      g106939                         AN ^ -> Y ^   NOR2BX1   0.059  7.145    9.828  
      g106316                         B ^ -> Y ^    MX2X1     0.099  7.244    9.927  
      mMIPS_hi_out_reg[25]            D ^           DFFRHQX1  0.000  7.244    9.927  
      --------------------------------------------------------------------------------
Path 8: MET Setup Check with Pin mMIPS_hi_out_reg[24]/CK 
Endpoint:   mMIPS_hi_out_reg[24]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.926
- Arrival Time                  7.155
= Slack Time                    2.772
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.779  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    2.930  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.031  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.245  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.405  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.547  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.733  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.861  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    3.964  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.030  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.109  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.183  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.282  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.383  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.484  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.585  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.690  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.796  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    4.898  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    4.999  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.099  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.203  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.307  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.408  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.511  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.612  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.712  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.812  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    5.913  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.015  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.116  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.217  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.318  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.418  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.518  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.619  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.721  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.823  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    6.924  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.024  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.126  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.229  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.333  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.435  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.538  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.647  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.755  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.862  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    7.968  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.076  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.183  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.286  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.388  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.489  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.592  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.696  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.801  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    8.909  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    9.013  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    9.116  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    9.217  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    9.319  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    9.420  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    9.522  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> CO ^  ADDFX1    0.101  6.851    9.622  
      mMIPS_alu_mul_126_31_cdnadd_56  CI ^ -> S ^   ADDFX1    0.138  6.989    9.761  
      g106892                         AN ^ -> Y ^   NOR2BX1   0.066  7.055    9.826  
      g106319                         B ^ -> Y ^    MX2X1     0.100  7.155    9.926  
      mMIPS_hi_out_reg[24]            D ^           DFFRHQX1  0.000  7.155    9.926  
      --------------------------------------------------------------------------------
Path 9: MET Setup Check with Pin mMIPS_hi_out_reg[23]/CK 
Endpoint:   mMIPS_hi_out_reg[23]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.926
- Arrival Time                  7.049
= Slack Time                    2.877
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.885  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.036  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.137  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.351  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.511  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.653  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.839  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    3.967  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.070  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.136  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.215  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.289  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.388  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.489  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.589  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.691  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.796  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.902  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.004  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.105  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.205  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.309  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.413  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.514  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.616  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.718  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.818  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    5.918  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.019  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.121  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.222  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.323  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.423  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.524  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.624  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.725  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.827  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    6.929  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.029  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.130  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.232  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.335  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.439  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.541  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.644  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.753  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.860  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    7.968  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.074  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.182  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.289  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.392  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.494  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.595  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.698  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.802  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    8.907  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    9.015  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    9.119  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    9.222  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    9.323  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    9.424  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    9.526  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> CO ^  ADDFX1    0.101  6.750    9.627  
      mMIPS_alu_mul_126_31_cdnadd_55  CI ^ -> S ^   ADDFX1    0.138  6.888    9.765  
      g106891                         AN ^ -> Y ^   NOR2BX1   0.061  6.949    9.826  
      g106332                         B ^ -> Y ^    MX2X1     0.100  7.049    9.926  
      mMIPS_hi_out_reg[23]            D ^           DFFRHQX1  0.000  7.049    9.926  
      --------------------------------------------------------------------------------
Path 10: MET Setup Check with Pin mMIPS_hi_out_reg[22]/CK 
Endpoint:   mMIPS_hi_out_reg[22]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.926
- Arrival Time                  6.952
= Slack Time                    2.974
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    2.981  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.132  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.233  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.448  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.607  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.750  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    3.935  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.063  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.166  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.233  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.312  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.385  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.485  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.585  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.686  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.787  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.893  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    4.998  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.100  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.201  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.302  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.406  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.509  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.610  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.713  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.814  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    5.914  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.014  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.116  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.217  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.319  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.420  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.520  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.620  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.721  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.821  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    6.923  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.025  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.126  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.227  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.329  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.431  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.536  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.638  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.740  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.849  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    7.957  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.064  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.170  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.278  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.386  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.488  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.590  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.691  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.794  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.898  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    9.004  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    9.111  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    9.215  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    9.318  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    9.420  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    9.521  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> CO ^  ADDFX1    0.102  6.649    9.623  
      mMIPS_alu_mul_126_31_cdnadd_54  CI ^ -> S ^   ADDFX1    0.140  6.789    9.763  
      g106881                         AN ^ -> Y ^   NOR2BX1   0.062  6.852    9.825  
      g106330                         B ^ -> Y ^    MX2X1     0.101  6.952    9.926  
      mMIPS_hi_out_reg[22]            D ^           DFFRHQX1  0.000  6.952    9.926  
      --------------------------------------------------------------------------------
Path 11: MET Setup Check with Pin mMIPS_hi_out_reg[21]/CK 
Endpoint:   mMIPS_hi_out_reg[21]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.926
- Arrival Time                  6.859
= Slack Time                    3.067
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    3.074  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.226  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.326  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.541  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.700  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.843  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    4.029  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.157  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.259  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.326  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.405  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.478  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.578  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.678  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.779  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.881  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    4.986  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    5.091  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.194  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.294  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.395  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.499  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.603  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.704  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.806  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    5.907  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    6.007  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.107  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.209  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.311  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.412  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.513  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.613  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.713  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.814  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    6.915  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    7.016  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.118  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.219  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.320  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.422  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.525  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.629  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.731  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.833  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    7.942  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    8.050  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.157  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.264  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.372  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.479  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.581  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.683  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.785  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    8.887  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    8.992  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    9.097  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    9.204  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    9.308  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    9.411  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    9.513  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> CO ^  ADDFX1    0.101  6.547    9.614  
      mMIPS_alu_mul_126_31_cdnadd_53  CI ^ -> S ^   ADDFX1    0.141  6.688    9.755  
      g106877                         AN ^ -> Y ^   NOR2BX1   0.067  6.755    9.822  
      g106304                         B ^ -> Y ^    MX2X1     0.103  6.859    9.926  
      mMIPS_hi_out_reg[21]            D ^           DFFRHQX1  0.000  6.859    9.926  
      --------------------------------------------------------------------------------
Path 12: MET Setup Check with Pin mMIPS_hi_out_reg[20]/CK 
Endpoint:   mMIPS_hi_out_reg[20]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  6.743
= Slack Time                    3.184
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    3.191  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.342  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.443  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.657  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.817  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    3.960  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    4.145  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.273  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.376  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.443  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.522  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.595  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.694  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.795  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.896  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    4.997  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    5.102  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    5.208  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.310  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.411  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.511  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.615  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.719  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.820  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    5.923  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    6.024  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    6.124  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.224  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.326  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.427  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.528  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.629  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.730  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.830  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    6.930  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    7.031  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    7.133  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.235  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.336  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.437  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.538  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.641  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.745  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.848  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    7.950  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    8.059  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    8.167  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.274  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.380  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.488  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.596  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.698  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.800  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.901  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    9.004  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    9.108  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    9.213  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    9.321  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    9.425  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    9.528  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> CO ^  ADDFX1    0.102  6.446    9.629  
      mMIPS_alu_mul_126_31_cdnadd_52  CI ^ -> S ^   ADDFX1    0.143  6.588    9.772  
      g106898                         AN ^ -> Y ^   NOR2BX1   0.058  6.647    9.830  
      g106322                         B ^ -> Y ^    MX2X1     0.096  6.743    9.927  
      mMIPS_hi_out_reg[20]            D ^           DFFRHQX1  0.000  6.743    9.927  
      --------------------------------------------------------------------------------
Path 13: MET Setup Check with Pin mMIPS_hi_out_reg[19]/CK 
Endpoint:   mMIPS_hi_out_reg[19]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  6.662
= Slack Time                    3.264
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    3.272  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.423  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.524  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.738  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    3.898  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    4.040  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    4.226  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.354  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.457  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.523  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.602  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.676  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.775  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.876  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    4.977  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    5.078  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    5.183  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    5.289  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.391  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.492  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.592  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.696  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.800  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    5.901  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    6.004  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    6.105  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    6.205  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.305  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.406  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.508  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.609  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.710  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.811  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    6.911  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    7.011  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    7.112  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    7.214  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.316  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.417  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.517  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.619  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.722  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.826  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    7.928  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    8.031  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    8.140  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    8.248  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.355  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.461  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.569  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.676  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.779  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.881  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    8.982  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    9.085  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    9.189  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    9.294  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    9.402  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    9.506  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> CO ^  ADDFX1    0.103  6.344    9.609  
      mMIPS_alu_mul_126_31_cdnadd_51  CI ^ -> S ^   ADDFX1    0.150  6.494    9.759  
      g106942                         AN ^ -> Y ^   NOR2BX1   0.068  6.562    9.827  
      g106315                         B ^ -> Y ^    MX2X1     0.100  6.662    9.927  
      mMIPS_hi_out_reg[19]            D ^           DFFRHQX1  0.000  6.662    9.927  
      --------------------------------------------------------------------------------
Path 14: MET Setup Check with Pin mMIPS_hi_out_reg[18]/CK 
Endpoint:   mMIPS_hi_out_reg[18]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  6.546
= Slack Time                    3.381
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    3.388  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.540  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.641  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.855  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    4.014  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    4.157  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    4.343  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.471  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.573  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.640  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.719  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.793  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.892  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    4.992  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    5.093  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    5.195  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    5.300  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    5.405  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.508  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.609  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.709  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.813  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    5.917  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    6.018  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    6.120  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    6.222  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    6.321  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.421  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.523  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.625  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.726  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.827  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    6.927  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    7.027  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    7.128  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    7.229  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    7.331  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.433  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.533  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.634  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.736  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.839  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    7.943  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    8.045  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    8.147  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    8.256  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    8.364  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.471  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.578  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.686  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.793  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.895  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    8.998  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    9.099  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    9.201  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    9.306  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    9.411  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    9.518  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> CO ^  ADDFX1    0.104  6.241    9.622  
      mMIPS_alu_mul_126_31_cdnadd_50  CI ^ -> S ^   ADDFX1    0.147  6.388    9.769  
      g106897                         AN ^ -> Y ^   NOR2BX1   0.062  6.450    9.831  
      g106324                         B ^ -> Y ^    MX2X1     0.096  6.546    9.927  
      mMIPS_hi_out_reg[18]            D ^           DFFRHQX1  0.000  6.546    9.927  
      --------------------------------------------------------------------------------
Path 15: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.754
- Arrival Time                  6.349
= Slack Time                    3.405
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.415  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.638  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.860  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.940  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.006  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.096  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.169  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.227  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.305  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.424  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.540  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.643  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.750  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.854  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    4.955  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.059  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.162  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.265  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.369  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.472  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.574  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.675  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.777  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.880  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    5.982  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.084  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.187  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.295  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.397  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.503  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.611  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.717  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.823  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    6.977  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.077  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.190  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.285  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.400  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.504  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.634  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.759  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.883  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.006  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.131  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.253  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.379  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.505  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.630  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.765  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    8.987  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.111  
      g63839__7344                       C ^ -> Y v    NAND3BXL     0.112  5.819    9.224  
      g37246                             A v -> Y ^    INVX2        0.155  5.974    9.379  
      g63828__5953                       A ^ -> Y ^    AND2X1       0.148  6.122    9.527  
      g63795__8757                       B1 ^ -> Y v   AOI22X1      0.053  6.175    9.580  
      g63790__6877                       B0 v -> Y ^   OAI2BB1X1    0.077  6.252    9.657  
      imem/FE_OFC273_rom_A_7             A ^ -> Y ^    BUFX2        0.096  6.348    9.753  
      imem/u_mem                         A[7] ^        MEM1_256X32  0.001  6.349    9.754  
      --------------------------------------------------------------------------------------
Path 16: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.249
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.753
- Arrival Time                  6.347
= Slack Time                    3.407
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.417  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.640  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.862  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.942  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.008  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.098  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.171  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.229  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.307  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.426  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.542  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.645  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.752  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.856  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    4.957  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.061  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.164  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.267  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.371  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.474  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.576  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.677  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.779  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.882  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    5.984  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.086  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.189  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.297  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.399  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.505  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.613  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.719  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.825  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    6.979  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.079  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.192  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.287  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.402  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.506  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.636  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.761  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.885  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.008  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.133  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.255  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.381  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.507  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.632  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.767  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    8.989  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.113  
      g63839__7344                       C ^ -> Y v    NAND3BXL     0.112  5.819    9.226  
      g37246                             A v -> Y ^    INVX2        0.155  5.974    9.381  
      g63828__5953                       A ^ -> Y ^    AND2X1       0.148  6.122    9.529  
      g63802__6083                       B1 ^ -> Y v   AOI22X1      0.053  6.175    9.582  
      g63794__7118                       B0 v -> Y ^   OAI2BB1X1    0.074  6.249    9.656  
      imem/FE_OFC277_rom_A_1             A ^ -> Y ^    BUFX2        0.097  6.346    9.752  
      imem/u_mem                         A[1] ^        MEM1_256X32  0.001  6.347    9.753  
      --------------------------------------------------------------------------------------
Path 17: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[0]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.251
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.752
- Arrival Time                  6.334
= Slack Time                    3.418
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.428  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.651  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.873  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.953  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.019  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.109  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.182  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.240  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.318  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.437  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.553  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.656  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.763  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.867  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    4.968  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.072  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.175  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.278  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.382  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.485  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.587  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.688  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.790  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.893  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    5.995  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.097  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.200  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.308  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.410  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.516  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.624  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.730  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.836  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    6.990  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.090  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.203  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.298  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.413  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.517  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.647  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.772  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.896  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.019  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.144  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.266  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.392  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.518  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.643  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.778  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    9.000  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.124  
      g63839__7344                       C ^ -> Y v    NAND3BXL     0.112  5.819    9.237  
      g37246                             A v -> Y ^    INVX2        0.155  5.974    9.392  
      g63819__2683                       B1 ^ -> Y v   AOI22X1      0.115  6.090    9.507  
      g63798__5703                       C0 v -> Y ^   OAI221X1     0.066  6.156    9.574  
      g63787__9682                       A ^ -> Y ^    AND2X2       0.177  6.333    9.751  
      imem/u_mem                         A[0] ^        MEM1_256X32  0.001  6.334    9.752  
      --------------------------------------------------------------------------------------
Path 18: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.753
- Arrival Time                  6.325
= Slack Time                    3.427
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.438  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.661  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.883  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.962  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.029  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.119  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.192  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.250  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.327  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.447  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.563  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.666  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.773  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.876  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    4.977  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.081  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.184  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.287  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.392  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.494  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.596  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.697  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.799  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.902  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    6.004  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.106  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.209  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.317  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.419  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.526  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.634  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.740  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.845  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    7.000  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.099  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.213  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.308  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.423  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.526  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.657  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.781  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.906  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.029  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.153  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.275  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.402  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.527  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.653  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.788  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    9.009  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.134  
      g63839__7344                       C ^ -> Y v    NAND3BXL     0.112  5.819    9.246  
      g37246                             A v -> Y ^    INVX2        0.155  5.974    9.401  
      g63828__5953                       A ^ -> Y ^    AND2X1       0.148  6.122    9.549  
      g63799__7114                       B1 ^ -> Y v   AOI22X1      0.056  6.178    9.605  
      g63791__2900                       B0 v -> Y ^   OAI2BB1X1    0.054  6.232    9.659  
      imem/FE_OFC276_rom_A_2             A ^ -> Y ^    BUFX2        0.092  6.324    9.751  
      imem/u_mem                         A[2] ^        MEM1_256X32  0.001  6.325    9.753  
      --------------------------------------------------------------------------------------
Path 19: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.753
- Arrival Time                  6.323
= Slack Time                    3.429
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.440  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.663  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.885  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.964  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.031  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.121  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.194  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.252  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.329  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.449  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.565  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.668  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.775  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.878  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    4.979  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.084  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.186  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.290  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.394  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.496  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.599  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.700  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.802  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.904  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    6.006  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.108  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.211  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.319  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.422  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.528  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.636  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.742  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.847  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    7.002  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.101  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.215  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.310  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.425  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.528  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.659  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.783  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.908  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.031  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.156  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.277  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.404  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.529  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.655  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.790  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    9.012  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.136  
      g63839__7344                       C ^ -> Y v    NAND3BXL     0.112  5.819    9.248  
      g37246                             A v -> Y ^    INVX2        0.155  5.974    9.404  
      g63828__5953                       A ^ -> Y ^    AND2X1       0.148  6.122    9.551  
      g63800__5266                       B1 ^ -> Y v   AOI22X1      0.057  6.179    9.609  
      g63792__2391                       B0 v -> Y ^   OAI2BB1X1    0.053  6.232    9.662  
      imem/FE_OFC275_rom_A_3             A ^ -> Y ^    BUFX2        0.090  6.322    9.752  
      imem/u_mem                         A[3] ^        MEM1_256X32  0.001  6.323    9.753  
      --------------------------------------------------------------------------------------
Path 20: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.753
- Arrival Time                  6.321
= Slack Time                    3.432
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.443  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.666  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.887  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.967  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.034  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.123  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.197  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.255  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.332  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.451  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.567  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.671  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.777  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.881  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    4.982  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.086  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.189  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.292  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.396  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.499  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.601  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.702  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.804  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.907  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    6.009  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.111  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.214  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.322  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.424  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.530  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.638  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.744  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.850  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    7.004  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.104  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.218  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.313  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.428  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.531  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.662  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.786  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.910  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.033  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.158  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.280  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.407  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.532  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.657  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.792  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    9.014  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.138  
      g63839__7344                       C ^ -> Y v    NAND3BXL     0.112  5.819    9.251  
      g37246                             A v -> Y ^    INVX2        0.155  5.974    9.406  
      g63828__5953                       A ^ -> Y ^    AND2X1       0.148  6.122    9.554  
      g63801__2250                       B1 ^ -> Y v   AOI22X1      0.051  6.173    9.605  
      g63793__7675                       B0 v -> Y ^   OAI2BB1X1    0.053  6.225    9.657  
      imem/FE_OFC274_rom_A_4             A ^ -> Y ^    BUFX2        0.094  6.320    9.752  
      imem/u_mem                         A[4] ^        MEM1_256X32  0.001  6.321    9.753  
      --------------------------------------------------------------------------------------
Path 21: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[1]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.737
- Arrival Time                  6.297
= Slack Time                    3.440
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.451  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.674  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    3.896  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    3.975  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.042  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.131  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.205  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.263  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.340  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.459  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.575  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.679  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.786  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    4.889  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    4.990  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.094  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.197  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.300  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.404  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.507  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.609  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.710  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.812  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    5.915  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.017  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.119  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.222  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.330  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.432  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.538  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.647  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.752  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    6.858  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    6.961  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.065  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.175  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.280  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.383  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.486  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.588  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.693  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.769  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.818  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    7.926  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.019  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.119  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.243  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.407  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.595  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.692  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.812  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    8.888  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    8.959  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.023  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.142  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.347  
      g63813__8780                   A1 ^ -> Y v   AOI222X1     0.177  6.084    9.524  
      FE_OFC413_n_4066               A v -> Y v    BUFX2        0.126  6.210    9.650  
      g63805                         A v -> Y ^    INVX1        0.087  6.297    9.737  
      dmem/u_mem                     A[1] ^        MEM1_256X32  0.001  6.297    9.737  
      ----------------------------------------------------------------------------------
Path 22: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[6]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.253
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.750
- Arrival Time                  6.307
= Slack Time                    3.442
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.453  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.676  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.898  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.977  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.044  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.134  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.207  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.265  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.342  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.462  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.578  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.681  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.788  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.891  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    4.992  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.096  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.199  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.302  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.407  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.509  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.611  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.712  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.814  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.917  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    6.019  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.121  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.224  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.332  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.434  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.541  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.649  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.755  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.860  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    7.015  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.114  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.228  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.323  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.438  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.541  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.672  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.796  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.921  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.044  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.168  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.290  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.417  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.542  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.668  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.803  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    9.024  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.149  
      g63835__2703                       B ^ -> Y v    NAND2X1      0.134  5.841    9.283  
      FE_DBTC2_mMIPS_n_1057              A v -> Y ^    INVX3        0.121  5.962    9.404  
      g63815__3772                       A1 ^ -> Y v   AOI22X1      0.121  6.083    9.525  
      g63797__5953                       A v -> Y ^    NAND2X1      0.065  6.148    9.590  
      g63789__1309                       A ^ -> Y ^    AND2X1       0.159  6.307    9.749  
      imem/u_mem                         A[6] ^        MEM1_256X32  0.001  6.307    9.750  
      --------------------------------------------------------------------------------------
Path 23: MET Setup Check with Pin imem/u_mem/CK 
Endpoint:   imem/u_mem/A[5]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.252
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.751
- Arrival Time                  6.292
= Slack Time                    3.459
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      --------------------------------------------------------------------------------------
      Instance                           Arc           Cell         Delay  Arrival  Required  
                                                                           Time     Time  
      --------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -            -      0.011    3.469  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.692  
      g64636__6877                       A ^ -> Y ^    AND4X1       0.222  0.455    3.914  
      g107565                            B ^ -> Y ^    AND2X1       0.079  0.535    3.993  
      g107564                            A ^ -> Y v    MXI2XL       0.067  0.602    4.060  
      g64440__1857                       C v -> Y ^    NOR3X1       0.090  0.691    4.150  
      g64423__2900                       A ^ -> Y ^    OR2X1        0.073  0.765    4.223  
      g64403__6083                       A1 ^ -> Y v   AOI22X1      0.058  0.823    4.281  
      g64396__5953                       A v -> Y v    AND2X1       0.077  0.900    4.359  
      g64378__8780                       B v -> Y v    AND2X4       0.119  1.019    4.478  
      g64345__6877                       B v -> Y ^    XNOR2X1      0.116  1.135    4.594  
      g64226__2391                       CI ^ -> CO ^  ADDFX1       0.103  1.239    4.697  
      g64218__3772                       CI ^ -> CO ^  ADDFX1       0.107  1.345    4.804  
      g64206__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.449    4.908  
      g64136__2683                       CI ^ -> CO ^  ADDFX1       0.101  1.550    5.009  
      g64121__2250                       CI ^ -> CO ^  ADDFX1       0.104  1.654    5.113  
      g64104__3772                       CI ^ -> CO ^  ADDFX1       0.103  1.757    5.216  
      g64086__7118                       CI ^ -> CO ^  ADDFX1       0.103  1.860    5.319  
      g64069__7344                       CI ^ -> CO ^  ADDFX1       0.104  1.964    5.423  
      g64053__1309                       CI ^ -> CO ^  ADDFX1       0.103  2.067    5.526  
      g64040__5795                       CI ^ -> CO ^  ADDFX1       0.102  2.169    5.628  
      g64026__6877                       CI ^ -> CO ^  ADDFX1       0.101  2.270    5.729  
      g64012__7344                       CI ^ -> CO ^  ADDFX1       0.102  2.372    5.831  
      g64000__7675                       CI ^ -> CO ^  ADDFX1       0.103  2.475    5.934  
      g63989__8780                       CI ^ -> CO ^  ADDFX1       0.102  2.577    6.036  
      g63980__2250                       CI ^ -> CO ^  ADDFX1       0.102  2.679    6.137  
      g63975__1786                       CI ^ -> CO ^  ADDFX1       0.103  2.782    6.240  
      g63971__2391                       CI ^ -> CO ^  ADDFX1       0.108  2.890    6.348  
      g63966__9682                       CI ^ -> CO ^  ADDFX1       0.102  2.992    6.451  
      g63961__8780                       CI ^ -> CO ^  ADDFX1       0.106  3.098    6.557  
      g63956__7344                       CI ^ -> CO ^  ADDFX1       0.108  3.206    6.665  
      g63951__5266                       CI ^ -> CO ^  ADDFX1       0.106  3.312    6.771  
      g63946__8757                       CI ^ -> CO ^  ADDFX1       0.106  3.418    6.877  
      g63940__1309                       CI ^ -> S v   ADDFX1       0.154  3.572    7.031  
      g63937__4547                       B1 v -> Y ^   AOI222X1     0.100  3.672    7.131  
      g63932__9906                       C0 ^ -> Y v   OAI211X1     0.114  3.786    7.244  
      g63931__1857                       C0 v -> Y ^   AOI221X1     0.095  3.881    7.339  
      g63928__7344                       C ^ -> Y v    NAND3X1      0.115  3.996    7.454  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2        0.103  4.099    7.558  
      g63926__2703                       D v -> Y v    OR4X1        0.131  4.230    7.688  
      g63921__5703                       D v -> Y v    OR4X1        0.124  4.354    7.812  
      g63913__6877                       D v -> Y v    OR4X1        0.124  4.478    7.937  
      g63904__9906                       D v -> Y v    OR4X1        0.123  4.601    8.060  
      g63895__5266                       D v -> Y v    OR4X1        0.125  4.726    8.185  
      g63885__6877                       D v -> Y v    OR4X1        0.122  4.848    8.307  
      g63878__4296                       D v -> Y v    OR4X1        0.127  4.975    8.433  
      g63866__7114                       D v -> Y v    OR4X1        0.125  5.100    8.559  
      g63855__1309                       D v -> Y v    OR4X1        0.125  5.225    8.684  
      g63850__3772                       D v -> Y v    OR4X1        0.135  5.360    8.819  
      g63844__1857                       S0 v -> Y v   MXI2X2       0.222  5.582    9.041  
      g63842                             A v -> Y ^    INVX1        0.124  5.706    9.165  
      g63835__2703                       B ^ -> Y v    NAND2X1      0.134  5.841    9.299  
      FE_DBTC2_mMIPS_n_1057              A v -> Y ^    INVX3        0.121  5.962    9.421  
      g63817__4547                       A1 ^ -> Y v   AOI22X1      0.122  6.084    9.542  
      g63796__1786                       A v -> Y ^    NAND2X1      0.067  6.150    9.609  
      g63788__2683                       A ^ -> Y ^    AND2X1       0.141  6.291    9.750  
      imem/u_mem                         A[5] ^        MEM1_256X32  0.001  6.292    9.751  
      --------------------------------------------------------------------------------------
Path 24: MET Setup Check with Pin mMIPS_hi_out_reg[17]/CK 
Endpoint:   mMIPS_hi_out_reg[17]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.926
- Arrival Time                  6.460
= Slack Time                    3.466
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    3.473  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.625  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.726  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    3.940  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    4.099  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    4.242  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    4.428  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.556  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.658  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.725  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.804  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.878  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    4.977  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    5.077  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    5.178  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    5.280  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    5.385  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    5.490  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.593  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.694  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.794  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    5.898  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    6.002  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    6.103  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    6.205  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    6.307  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    6.406  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.506  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.608  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.710  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.811  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    6.912  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    7.012  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    7.112  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    7.213  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    7.314  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    7.416  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.518  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.618  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.719  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.821  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    7.924  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    8.028  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    8.130  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    8.232  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    8.341  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    8.449  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.556  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.663  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.771  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.878  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    8.980  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    9.083  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    9.184  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    9.286  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    9.391  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    9.496  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> CO ^  ADDFX1    0.107  6.137    9.603  
      mMIPS_alu_mul_126_31_cdnadd_49  CI ^ -> S ^   ADDFX1    0.161  6.298    9.764  
      g106884                         AN ^ -> Y ^   NOR2BX1   0.064  6.362    9.828  
      g106314                         B ^ -> Y ^    MX2X1     0.098  6.460    9.926  
      mMIPS_hi_out_reg[17]            D ^           DFFRHQX1  0.000  6.460    9.926  
      --------------------------------------------------------------------------------
Path 25: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[3]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.738
- Arrival Time                  6.247
= Slack Time                    3.491
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.502  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.725  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    3.947  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.026  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.093  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.182  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.256  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.314  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.391  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.510  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.626  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.730  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.837  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    4.940  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.041  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.145  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.248  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.351  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.455  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.558  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.660  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.761  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.863  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    5.966  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.068  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.170  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.273  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.381  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.483  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.589  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.698  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.803  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    6.909  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.012  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.116  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.226  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.331  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.434  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.537  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.639  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.744  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.820  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.869  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    7.977  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.070  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.170  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.294  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.458  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.646  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.743  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.863  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    8.939  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.010  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.074  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.193  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.398  
      g63830__7114                   A1 ^ -> Y v   AOI22X1      0.150  6.057    9.549  
      g63810__5019                   B0 v -> Y ^   OAI2BB1X1    0.086  6.144    9.635  
      dmem/FE_OFC390_ram_A_3         A ^ -> Y ^    BUFX2        0.102  6.246    9.737  
      dmem/u_mem                     A[3] ^        MEM1_256X32  0.001  6.247    9.738  
      ----------------------------------------------------------------------------------
Path 26: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[6]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.738
- Arrival Time                  6.243
= Slack Time                    3.495
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.506  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.729  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    3.951  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.030  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.097  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.186  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.260  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.318  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.395  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.514  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.630  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.734  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.841  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    4.944  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.045  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.149  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.252  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.355  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.459  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.562  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.664  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.765  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.867  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    5.970  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.072  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.174  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.277  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.385  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.487  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.593  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.702  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.807  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    6.913  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.016  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.120  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.230  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.335  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.438  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.541  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.643  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.748  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.824  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.873  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    7.981  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.074  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.174  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.298  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.462  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.650  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.747  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.867  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    8.943  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.014  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.078  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.197  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.402  
      g63807__5795                   C1 ^ -> Y v   AOI222X1     0.116  6.023    9.518  
      FE_OFC414_n_4068               A v -> Y v    BUFX2        0.126  6.149    9.644  
      g63803                         A v -> Y ^    INVX1        0.093  6.243    9.738  
      dmem/u_mem                     A[6] ^        MEM1_256X32  0.000  6.243    9.738  
      ----------------------------------------------------------------------------------
Path 27: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[2]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.738
- Arrival Time                  6.233
= Slack Time                    3.505
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.515  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.738  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    3.960  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.039  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.106  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.196  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.269  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.327  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.405  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.524  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.640  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.743  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.850  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    4.954  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.055  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.159  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.262  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.365  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.469  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.572  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.674  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.775  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.877  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    5.980  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.082  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.183  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.286  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.394  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.497  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.603  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.711  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.817  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    6.923  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.026  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.130  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.240  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.345  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.447  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.551  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.653  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.757  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.834  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.883  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    7.990  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.084  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.184  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.308  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.471  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.659  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.757  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.876  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    8.953  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.023  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.088  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.207  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.412  
      g63829__5703                   A1 ^ -> Y v   AOI22X1      0.147  6.054    9.559  
      g63811__1857                   B0 v -> Y ^   OAI2BB1X1    0.077  6.131    9.636  
      dmem/FE_OFC391_ram_A_2         A ^ -> Y ^    BUFX2        0.101  6.232    9.737  
      dmem/u_mem                     A[2] ^        MEM1_256X32  0.001  6.233    9.738  
      ----------------------------------------------------------------------------------
Path 28: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[4]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.251
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.737
- Arrival Time                  6.231
= Slack Time                    3.506
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.517  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.740  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    3.961  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.041  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.108  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.197  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.271  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.329  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.406  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.525  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.641  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.745  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.851  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    4.955  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.056  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.160  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.263  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.366  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.470  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.573  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.675  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.776  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.878  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    5.981  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.083  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.185  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.288  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.396  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.498  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.604  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.712  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.818  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    6.924  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.027  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.131  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.241  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.346  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.448  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.552  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.654  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.758  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.835  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.884  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    7.992  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.085  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.185  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.309  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.473  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.661  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.758  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.877  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    8.954  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.024  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.089  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.208  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.413  
      g63831__5266                   A1 ^ -> Y v   AOI22X1      0.146  6.053    9.559  
      g63809__1840                   B0 v -> Y ^   OAI2BB1X1    0.057  6.110    9.616  
      dmem/FE_OFC272_ram_A_4         A ^ -> Y ^    BUFX2        0.119  6.229    9.735  
      dmem/u_mem                     A[4] ^        MEM1_256X32  0.002  6.231    9.737  
      ----------------------------------------------------------------------------------
Path 29: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[0]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.737
- Arrival Time                  6.209
= Slack Time                    3.529
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.539  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.762  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    3.984  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.063  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.130  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.220  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.293  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.351  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.429  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.548  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.664  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.767  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.874  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    4.978  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.079  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.183  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.285  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.389  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.493  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.596  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.698  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.799  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.901  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    6.004  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.105  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.207  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.310  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.418  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.521  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.627  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.735  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.841  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    6.947  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.050  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.154  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.264  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.369  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.471  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.575  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.677  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.781  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.858  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.907  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    8.014  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.108  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.208  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.331  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.495  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.683  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.781  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.900  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    8.977  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.047  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.112  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.231  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.436  
      g63832__2250                   A1 ^ -> Y v   AOI22X1      0.145  6.052    9.581  
      g63806__2703                   B0 v -> Y ^   OAI2BB1X1    0.056  6.108    9.636  
      dmem/FE_OFC392_ram_A_0         A ^ -> Y ^    BUFX2        0.100  6.207    9.736  
      dmem/u_mem                     A[0] ^        MEM1_256X32  0.001  6.209    9.737  
      ----------------------------------------------------------------------------------
Path 30: MET Setup Check with Pin mMIPS_pc_out_reg[2]/CK 
Endpoint:   mMIPS_pc_out_reg[2]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.034
- Setup                         0.057
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.398
= Slack Time                    3.551
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.561  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.784  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.006  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.086  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.152  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.242  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.315  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.373  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.451  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.570  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.686  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.789  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    4.896  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.000  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.101  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.205  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.308  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.411  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.515  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.618  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.720  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.821  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    5.923  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.026  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.128  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.230  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.333  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.441  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.543  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.649  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.757  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.863  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    6.969  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.123  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.223  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.336  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.431  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.546  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.650  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.780  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    7.905  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.029  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.152  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.277  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.399  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.525  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.651  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.776  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    8.911  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.133  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.257  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.370  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.525  
      g63819__2683                       B1 ^ -> Y v   AOI22X1   0.115  6.090    9.640  
      g63798__5703                       C0 v -> Y ^   OAI221X1  0.066  6.156    9.707  
      g106819                            B ^ -> Y ^    MX2X1     0.140  6.296    9.847  
      FE_PHC2017_n_225                   A ^ -> Y ^    DLY1X1    0.102  6.398    9.949  
      mMIPS_pc_out_reg[2]                D ^           DFFRX1    0.000  6.398    9.949  
      -----------------------------------------------------------------------------------
Path 31: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[7]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.251
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.736
- Arrival Time                  6.162
= Slack Time                    3.574
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.585  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.808  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    4.030  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.109  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.176  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.266  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.339  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.397  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.474  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.594  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.710  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.813  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.920  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    5.023  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.124  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.228  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.331  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.435  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.539  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.641  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.744  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.845  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.946  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    6.049  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.151  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.253  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.356  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.464  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.567  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.673  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.781  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.887  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    6.992  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.095  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.200  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.310  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.414  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.517  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.620  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.723  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.827  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.903  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.953  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    8.060  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.153  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.253  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.377  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.541  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.729  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.826  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.946  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    9.022  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.093  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.157  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.277  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.481  
      g63812__9906                   C1 ^ -> Y v   AOI222X1     0.142  6.049    9.623  
      g63804                         A v -> Y ^    INVX2        0.112  6.160    9.735  
      dmem/u_mem                     A[7] ^        MEM1_256X32  0.002  6.162    9.736  
      ----------------------------------------------------------------------------------
Path 32: MET Setup Check with Pin mMIPS_hi_out_reg[16]/CK 
Endpoint:   mMIPS_hi_out_reg[16]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.927
- Arrival Time                  6.342
= Slack Time                    3.584
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    3.592  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.743  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.844  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    4.058  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    4.218  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    4.360  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    4.546  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.674  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.777  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.843  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    4.922  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    4.996  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    5.095  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    5.196  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    5.296  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    5.398  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    5.503  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    5.609  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.711  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.812  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    5.912  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    6.016  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    6.120  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    6.221  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    6.323  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    6.425  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    6.525  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.625  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.726  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.828  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    6.929  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    7.030  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    7.131  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    7.231  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    7.331  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    7.432  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    7.534  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.636  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.737  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.837  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    7.939  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    8.042  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    8.146  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    8.248  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    8.351  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    8.460  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    8.568  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.675  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.781  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.889  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    8.996  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    9.099  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    9.201  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    9.302  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    9.405  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    9.509  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> CO ^  ADDFX1    0.105  6.030    9.614  
      mMIPS_alu_mul_126_31_cdnadd_48  CI ^ -> S ^   ADDFX1    0.152  6.181    9.766  
      g106940                         AN ^ -> Y ^   NOR2BX1   0.064  6.245    9.830  
      g106323                         B ^ -> Y ^    MX2X1     0.097  6.342    9.927  
      mMIPS_hi_out_reg[16]            D ^           DFFRHQX1  0.000  6.342    9.927  
      --------------------------------------------------------------------------------
Path 33: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/A[5]                 (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.250
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.738
- Arrival Time                  6.138
= Slack Time                    3.600
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.610  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.834  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    4.055  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.135  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.201  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.291  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.364  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.422  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.500  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.619  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.735  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.838  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    4.945  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    5.049  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.150  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.254  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.357  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.460  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.564  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.667  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.769  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.870  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    5.972  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    6.075  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.177  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.279  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.382  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.490  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.592  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.698  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.806  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.912  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    7.018  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.121  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.225  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.335  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.440  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.542  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.646  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.748  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.852  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    7.929  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    7.978  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    8.085  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.179  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.279  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.403  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.566  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.755  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.852  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    8.971  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    9.048  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.118  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.183  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.302  
      g63843__5019                   B v -> Y ^    NOR2X1       0.205  5.907    9.507  
      g63808__7344                   A1N ^ -> Y ^  OAI2BB1X1    0.132  6.039    9.639  
      dmem/FE_OFC271_ram_A_5         A ^ -> Y ^    BUFX2        0.097  6.136    9.736  
      dmem/u_mem                     A[5] ^        MEM1_256X32  0.002  6.138    9.738  
      ----------------------------------------------------------------------------------
Path 34: MET Setup Check with Pin mMIPS_pc_out_reg[5]/CK 
Endpoint:   mMIPS_pc_out_reg[5]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.034
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.953
- Arrival Time                  6.302
= Slack Time                    3.651
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ------------------------------------------------------------------------------------
      Instance                           Arc           Cell       Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -          -      0.011    3.662  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1   0.223  0.234    3.885  
      g64636__6877                       A ^ -> Y ^    AND4X1     0.222  0.455    4.107  
      g107565                            B ^ -> Y ^    AND2X1     0.079  0.535    4.186  
      g107564                            A ^ -> Y v    MXI2XL     0.067  0.602    4.253  
      g64440__1857                       C v -> Y ^    NOR3X1     0.090  0.691    4.343  
      g64423__2900                       A ^ -> Y ^    OR2X1      0.073  0.765    4.416  
      g64403__6083                       A1 ^ -> Y v   AOI22X1    0.058  0.823    4.474  
      g64396__5953                       A v -> Y v    AND2X1     0.077  0.900    4.551  
      g64378__8780                       B v -> Y v    AND2X4     0.119  1.019    4.671  
      g64345__6877                       B v -> Y ^    XNOR2X1    0.116  1.135    4.787  
      g64226__2391                       CI ^ -> CO ^  ADDFX1     0.103  1.239    4.890  
      g64218__3772                       CI ^ -> CO ^  ADDFX1     0.107  1.345    4.997  
      g64206__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.449    5.100  
      g64136__2683                       CI ^ -> CO ^  ADDFX1     0.101  1.550    5.201  
      g64121__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.654    5.305  
      g64104__3772                       CI ^ -> CO ^  ADDFX1     0.103  1.757    5.408  
      g64086__7118                       CI ^ -> CO ^  ADDFX1     0.103  1.860    5.512  
      g64069__7344                       CI ^ -> CO ^  ADDFX1     0.104  1.964    5.616  
      g64053__1309                       CI ^ -> CO ^  ADDFX1     0.103  2.067    5.718  
      g64040__5795                       CI ^ -> CO ^  ADDFX1     0.102  2.169    5.821  
      g64026__6877                       CI ^ -> CO ^  ADDFX1     0.101  2.270    5.922  
      g64012__7344                       CI ^ -> CO ^  ADDFX1     0.102  2.372    6.023  
      g64000__7675                       CI ^ -> CO ^  ADDFX1     0.103  2.475    6.126  
      g63989__8780                       CI ^ -> CO ^  ADDFX1     0.102  2.577    6.228  
      g63980__2250                       CI ^ -> CO ^  ADDFX1     0.102  2.679    6.330  
      g63975__1786                       CI ^ -> CO ^  ADDFX1     0.103  2.782    6.433  
      g63971__2391                       CI ^ -> CO ^  ADDFX1     0.108  2.890    6.541  
      g63966__9682                       CI ^ -> CO ^  ADDFX1     0.102  2.992    6.644  
      g63961__8780                       CI ^ -> CO ^  ADDFX1     0.106  3.098    6.750  
      g63956__7344                       CI ^ -> CO ^  ADDFX1     0.108  3.206    6.858  
      g63951__5266                       CI ^ -> CO ^  ADDFX1     0.106  3.312    6.964  
      g63946__8757                       CI ^ -> CO ^  ADDFX1     0.106  3.418    7.069  
      g63940__1309                       CI ^ -> S v   ADDFX1     0.154  3.572    7.224  
      g63937__4547                       B1 v -> Y ^   AOI222X1   0.100  3.672    7.323  
      g63932__9906                       C0 ^ -> Y v   OAI211X1   0.114  3.786    7.437  
      g63931__1857                       C0 v -> Y ^   AOI221X1   0.095  3.881    7.532  
      g63928__7344                       C ^ -> Y v    NAND3X1    0.115  3.996    7.647  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2      0.103  4.099    7.750  
      g63926__2703                       D v -> Y v    OR4X1      0.131  4.230    7.881  
      g63921__5703                       D v -> Y v    OR4X1      0.124  4.354    8.005  
      g63913__6877                       D v -> Y v    OR4X1      0.124  4.478    8.130  
      g63904__9906                       D v -> Y v    OR4X1      0.123  4.601    8.253  
      g63895__5266                       D v -> Y v    OR4X1      0.125  4.726    8.377  
      g63885__6877                       D v -> Y v    OR4X1      0.122  4.848    8.499  
      g63878__4296                       D v -> Y v    OR4X1      0.127  4.975    8.626  
      g63866__7114                       D v -> Y v    OR4X1      0.125  5.100    8.751  
      g63855__1309                       D v -> Y v    OR4X1      0.125  5.225    8.877  
      g63850__3772                       D v -> Y v    OR4X1      0.135  5.360    9.012  
      g63844__1857                       S0 v -> Y v   MXI2X2     0.222  5.582    9.233  
      g63842                             A v -> Y ^    INVX1      0.124  5.706    9.358  
      g63835__2703                       B ^ -> Y v    NAND2X1    0.134  5.841    9.492  
      FE_DBTC2_mMIPS_n_1057              A v -> Y ^    INVX3      0.121  5.962    9.613  
      g63820__1309                       A1 ^ -> Y ^   AO22X1     0.172  6.133    9.785  
      g106553                            B0 ^ -> Y v   AOI21X1    0.039  6.172    9.824  
      g106293                            B0 v -> Y ^   OAI2BB1X1  0.039  6.211    9.862  
      g105319                            B ^ -> Y ^    MX2X1      0.091  6.302    9.953  
      mMIPS_pc_out_reg[5]                D ^           DFFRHQX1   0.000  6.302    9.953  
      ------------------------------------------------------------------------------------
Path 35: MET Setup Check with Pin mMIPS_pc_out_reg[9]/CK 
Endpoint:   mMIPS_pc_out_reg[9]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.034
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.953
- Arrival Time                  6.300
= Slack Time                    3.653
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ------------------------------------------------------------------------------------
      Instance                           Arc           Cell       Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -          -      0.011    3.663  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1   0.223  0.234    3.887  
      g64636__6877                       A ^ -> Y ^    AND4X1     0.222  0.455    4.108  
      g107565                            B ^ -> Y ^    AND2X1     0.079  0.535    4.188  
      g107564                            A ^ -> Y v    MXI2XL     0.067  0.602    4.254  
      g64440__1857                       C v -> Y ^    NOR3X1     0.090  0.691    4.344  
      g64423__2900                       A ^ -> Y ^    OR2X1      0.073  0.765    4.417  
      g64403__6083                       A1 ^ -> Y v   AOI22X1    0.058  0.823    4.475  
      g64396__5953                       A v -> Y v    AND2X1     0.077  0.900    4.553  
      g64378__8780                       B v -> Y v    AND2X4     0.119  1.019    4.672  
      g64345__6877                       B v -> Y ^    XNOR2X1    0.116  1.135    4.788  
      g64226__2391                       CI ^ -> CO ^  ADDFX1     0.103  1.239    4.891  
      g64218__3772                       CI ^ -> CO ^  ADDFX1     0.107  1.345    4.998  
      g64206__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.449    5.102  
      g64136__2683                       CI ^ -> CO ^  ADDFX1     0.101  1.550    5.203  
      g64121__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.654    5.307  
      g64104__3772                       CI ^ -> CO ^  ADDFX1     0.103  1.757    5.410  
      g64086__7118                       CI ^ -> CO ^  ADDFX1     0.103  1.860    5.513  
      g64069__7344                       CI ^ -> CO ^  ADDFX1     0.104  1.964    5.617  
      g64053__1309                       CI ^ -> CO ^  ADDFX1     0.103  2.067    5.720  
      g64040__5795                       CI ^ -> CO ^  ADDFX1     0.102  2.169    5.822  
      g64026__6877                       CI ^ -> CO ^  ADDFX1     0.101  2.270    5.923  
      g64012__7344                       CI ^ -> CO ^  ADDFX1     0.102  2.372    6.025  
      g64000__7675                       CI ^ -> CO ^  ADDFX1     0.103  2.475    6.128  
      g63989__8780                       CI ^ -> CO ^  ADDFX1     0.102  2.577    6.230  
      g63980__2250                       CI ^ -> CO ^  ADDFX1     0.102  2.679    6.332  
      g63975__1786                       CI ^ -> CO ^  ADDFX1     0.103  2.782    6.435  
      g63971__2391                       CI ^ -> CO ^  ADDFX1     0.108  2.890    6.543  
      g63966__9682                       CI ^ -> CO ^  ADDFX1     0.102  2.992    6.645  
      g63961__8780                       CI ^ -> CO ^  ADDFX1     0.106  3.098    6.751  
      g63956__7344                       CI ^ -> CO ^  ADDFX1     0.108  3.206    6.859  
      g63951__5266                       CI ^ -> CO ^  ADDFX1     0.106  3.312    6.965  
      g63946__8757                       CI ^ -> CO ^  ADDFX1     0.106  3.418    7.071  
      g63940__1309                       CI ^ -> S v   ADDFX1     0.154  3.572    7.225  
      g63937__4547                       B1 v -> Y ^   AOI222X1   0.100  3.672    7.325  
      g63932__9906                       C0 ^ -> Y v   OAI211X1   0.114  3.786    7.438  
      g63931__1857                       C0 v -> Y ^   AOI221X1   0.095  3.881    7.534  
      g63928__7344                       C ^ -> Y v    NAND3X1    0.115  3.996    7.648  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2      0.103  4.099    7.752  
      g63926__2703                       D v -> Y v    OR4X1      0.131  4.230    7.883  
      g63921__5703                       D v -> Y v    OR4X1      0.124  4.354    8.007  
      g63913__6877                       D v -> Y v    OR4X1      0.124  4.478    8.131  
      g63904__9906                       D v -> Y v    OR4X1      0.123  4.601    8.254  
      g63895__5266                       D v -> Y v    OR4X1      0.125  4.726    8.379  
      g63885__6877                       D v -> Y v    OR4X1      0.122  4.848    8.501  
      g63878__4296                       D v -> Y v    OR4X1      0.127  4.975    8.627  
      g63866__7114                       D v -> Y v    OR4X1      0.125  5.100    8.753  
      g63855__1309                       D v -> Y v    OR4X1      0.125  5.225    8.878  
      g63850__3772                       D v -> Y v    OR4X1      0.135  5.360    9.013  
      g63844__1857                       S0 v -> Y v   MXI2X2     0.222  5.582    9.235  
      g63842                             A v -> Y ^    INVX1      0.124  5.706    9.359  
      g63835__2703                       B ^ -> Y v    NAND2X1    0.134  5.841    9.493  
      FE_DBTC2_mMIPS_n_1057              A v -> Y ^    INVX3      0.121  5.962    9.615  
      g63823__2391                       A1 ^ -> Y ^   AO22X1     0.169  6.131    9.784  
      g106552                            B0 ^ -> Y v   AOI21X1    0.036  6.167    9.820  
      g106295                            B0 v -> Y ^   OAI2BB1X1  0.043  6.210    9.863  
      g105321                            B ^ -> Y ^    MX2X1      0.090  6.300    9.953  
      mMIPS_pc_out_reg[9]                D ^           DFFRHQX1   0.000  6.300    9.953  
      ------------------------------------------------------------------------------------
Path 36: MET Setup Check with Pin mMIPS_pc_out_reg[6]/CK 
Endpoint:   mMIPS_pc_out_reg[6]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.034
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.954
- Arrival Time                  6.299
= Slack Time                    3.655
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ------------------------------------------------------------------------------------
      Instance                           Arc           Cell       Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -          -      0.011    3.665  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1   0.223  0.234    3.888  
      g64636__6877                       A ^ -> Y ^    AND4X1     0.222  0.455    4.110  
      g107565                            B ^ -> Y ^    AND2X1     0.079  0.535    4.189  
      g107564                            A ^ -> Y v    MXI2XL     0.067  0.602    4.256  
      g64440__1857                       C v -> Y ^    NOR3X1     0.090  0.691    4.346  
      g64423__2900                       A ^ -> Y ^    OR2X1      0.073  0.765    4.419  
      g64403__6083                       A1 ^ -> Y v   AOI22X1    0.058  0.823    4.477  
      g64396__5953                       A v -> Y v    AND2X1     0.077  0.900    4.555  
      g64378__8780                       B v -> Y v    AND2X4     0.119  1.019    4.674  
      g64345__6877                       B v -> Y ^    XNOR2X1    0.116  1.135    4.790  
      g64226__2391                       CI ^ -> CO ^  ADDFX1     0.103  1.239    4.893  
      g64218__3772                       CI ^ -> CO ^  ADDFX1     0.107  1.345    5.000  
      g64206__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.449    5.104  
      g64136__2683                       CI ^ -> CO ^  ADDFX1     0.101  1.550    5.205  
      g64121__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.654    5.309  
      g64104__3772                       CI ^ -> CO ^  ADDFX1     0.103  1.757    5.412  
      g64086__7118                       CI ^ -> CO ^  ADDFX1     0.103  1.860    5.515  
      g64069__7344                       CI ^ -> CO ^  ADDFX1     0.104  1.964    5.619  
      g64053__1309                       CI ^ -> CO ^  ADDFX1     0.103  2.067    5.722  
      g64040__5795                       CI ^ -> CO ^  ADDFX1     0.102  2.169    5.824  
      g64026__6877                       CI ^ -> CO ^  ADDFX1     0.101  2.270    5.925  
      g64012__7344                       CI ^ -> CO ^  ADDFX1     0.102  2.372    6.027  
      g64000__7675                       CI ^ -> CO ^  ADDFX1     0.103  2.475    6.130  
      g63989__8780                       CI ^ -> CO ^  ADDFX1     0.102  2.577    6.232  
      g63980__2250                       CI ^ -> CO ^  ADDFX1     0.102  2.679    6.333  
      g63975__1786                       CI ^ -> CO ^  ADDFX1     0.103  2.782    6.436  
      g63971__2391                       CI ^ -> CO ^  ADDFX1     0.108  2.890    6.544  
      g63966__9682                       CI ^ -> CO ^  ADDFX1     0.102  2.992    6.647  
      g63961__8780                       CI ^ -> CO ^  ADDFX1     0.106  3.098    6.753  
      g63956__7344                       CI ^ -> CO ^  ADDFX1     0.108  3.206    6.861  
      g63951__5266                       CI ^ -> CO ^  ADDFX1     0.106  3.312    6.967  
      g63946__8757                       CI ^ -> CO ^  ADDFX1     0.106  3.418    7.073  
      g63940__1309                       CI ^ -> S v   ADDFX1     0.154  3.572    7.227  
      g63937__4547                       B1 v -> Y ^   AOI222X1   0.100  3.672    7.327  
      g63932__9906                       C0 ^ -> Y v   OAI211X1   0.114  3.786    7.440  
      g63931__1857                       C0 v -> Y ^   AOI221X1   0.095  3.881    7.535  
      g63928__7344                       C ^ -> Y v    NAND3X1    0.115  3.996    7.650  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2      0.103  4.099    7.754  
      g63926__2703                       D v -> Y v    OR4X1      0.131  4.230    7.884  
      g63921__5703                       D v -> Y v    OR4X1      0.124  4.354    8.008  
      g63913__6877                       D v -> Y v    OR4X1      0.124  4.478    8.133  
      g63904__9906                       D v -> Y v    OR4X1      0.123  4.601    8.256  
      g63895__5266                       D v -> Y v    OR4X1      0.125  4.726    8.381  
      g63885__6877                       D v -> Y v    OR4X1      0.122  4.848    8.503  
      g63878__4296                       D v -> Y v    OR4X1      0.127  4.975    8.629  
      g63866__7114                       D v -> Y v    OR4X1      0.125  5.100    8.755  
      g63855__1309                       D v -> Y v    OR4X1      0.125  5.225    8.880  
      g63850__3772                       D v -> Y v    OR4X1      0.135  5.360    9.015  
      g63844__1857                       S0 v -> Y v   MXI2X2     0.222  5.582    9.237  
      g63842                             A v -> Y ^    INVX1      0.124  5.706    9.361  
      g63835__2703                       B ^ -> Y v    NAND2X1    0.134  5.841    9.495  
      FE_DBTC2_mMIPS_n_1057              A v -> Y ^    INVX3      0.121  5.962    9.617  
      g63824__7675                       A1 ^ -> Y ^   AO22X1     0.170  6.132    9.786  
      g106551                            B0 ^ -> Y v   AOI21X1    0.035  6.167    9.822  
      g106294                            B0 v -> Y ^   OAI2BB1X1  0.043  6.210    9.864  
      g105320                            B ^ -> Y ^    MX2X1      0.089  6.299    9.954  
      mMIPS_pc_out_reg[6]                D ^           DFFRHQX1   0.000  6.299    9.954  
      ------------------------------------------------------------------------------------
Path 37: MET Setup Check with Pin mMIPS_pc_out_reg[18]/CK 
Endpoint:   mMIPS_pc_out_reg[18]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.950
- Arrival Time                  6.286
= Slack Time                    3.664
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.674  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.898  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.119  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.199  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.265  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.355  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.428  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.486  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.564  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.683  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.799  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.902  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.009  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.113  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.214  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.318  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.421  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.524  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.628  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.731  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.833  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.934  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.036  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.139  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.241  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.343  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.446  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.554  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.656  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.762  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.870  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.976  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.082  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.236  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.336  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.449  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.545  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.659  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.763  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.894  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.018  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.142  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.265  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.390  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.512  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.638  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.764  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.889  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.024  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.246  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.370  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.483  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.638  
      g106593                            A1 ^ -> Y v   AOI22X1   0.160  6.135    9.798  
      g106246                            B v -> Y ^    NAND2X1   0.061  6.195    9.859  
      g105354                            B ^ -> Y ^    MX2X1     0.091  6.286    9.950  
      mMIPS_pc_out_reg[18]               D ^           DFFRHQX1  0.000  6.286    9.950  
      -----------------------------------------------------------------------------------
Path 38: MET Setup Check with Pin mMIPS_pc_out_reg[4]/CK 
Endpoint:   mMIPS_pc_out_reg[4]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.034
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.954
- Arrival Time                  6.286
= Slack Time                    3.667
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ------------------------------------------------------------------------------------
      Instance                           Arc           Cell       Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -          -      0.011    3.678  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1   0.223  0.234    3.901  
      g64636__6877                       A ^ -> Y ^    AND4X1     0.222  0.455    4.123  
      g107565                            B ^ -> Y ^    AND2X1     0.079  0.535    4.202  
      g107564                            A ^ -> Y v    MXI2XL     0.067  0.602    4.269  
      g64440__1857                       C v -> Y ^    NOR3X1     0.090  0.691    4.359  
      g64423__2900                       A ^ -> Y ^    OR2X1      0.073  0.765    4.432  
      g64403__6083                       A1 ^ -> Y v   AOI22X1    0.058  0.823    4.490  
      g64396__5953                       A v -> Y v    AND2X1     0.077  0.900    4.567  
      g64378__8780                       B v -> Y v    AND2X4     0.119  1.019    4.687  
      g64345__6877                       B v -> Y ^    XNOR2X1    0.116  1.135    4.803  
      g64226__2391                       CI ^ -> CO ^  ADDFX1     0.103  1.239    4.906  
      g64218__3772                       CI ^ -> CO ^  ADDFX1     0.107  1.345    5.013  
      g64206__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.449    5.116  
      g64136__2683                       CI ^ -> CO ^  ADDFX1     0.101  1.550    5.217  
      g64121__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.654    5.321  
      g64104__3772                       CI ^ -> CO ^  ADDFX1     0.103  1.757    5.424  
      g64086__7118                       CI ^ -> CO ^  ADDFX1     0.103  1.860    5.528  
      g64069__7344                       CI ^ -> CO ^  ADDFX1     0.104  1.964    5.632  
      g64053__1309                       CI ^ -> CO ^  ADDFX1     0.103  2.067    5.734  
      g64040__5795                       CI ^ -> CO ^  ADDFX1     0.102  2.169    5.837  
      g64026__6877                       CI ^ -> CO ^  ADDFX1     0.101  2.270    5.938  
      g64012__7344                       CI ^ -> CO ^  ADDFX1     0.102  2.372    6.039  
      g64000__7675                       CI ^ -> CO ^  ADDFX1     0.103  2.475    6.142  
      g63989__8780                       CI ^ -> CO ^  ADDFX1     0.102  2.577    6.244  
      g63980__2250                       CI ^ -> CO ^  ADDFX1     0.102  2.679    6.346  
      g63975__1786                       CI ^ -> CO ^  ADDFX1     0.103  2.782    6.449  
      g63971__2391                       CI ^ -> CO ^  ADDFX1     0.108  2.890    6.557  
      g63966__9682                       CI ^ -> CO ^  ADDFX1     0.102  2.992    6.660  
      g63961__8780                       CI ^ -> CO ^  ADDFX1     0.106  3.098    6.766  
      g63956__7344                       CI ^ -> CO ^  ADDFX1     0.108  3.206    6.874  
      g63951__5266                       CI ^ -> CO ^  ADDFX1     0.106  3.312    6.980  
      g63946__8757                       CI ^ -> CO ^  ADDFX1     0.106  3.418    7.085  
      g63940__1309                       CI ^ -> S v   ADDFX1     0.154  3.572    7.240  
      g63937__4547                       B1 v -> Y ^   AOI222X1   0.100  3.672    7.339  
      g63932__9906                       C0 ^ -> Y v   OAI211X1   0.114  3.786    7.453  
      g63931__1857                       C0 v -> Y ^   AOI221X1   0.095  3.881    7.548  
      g63928__7344                       C ^ -> Y v    NAND3X1    0.115  3.996    7.663  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2      0.103  4.099    7.766  
      g63926__2703                       D v -> Y v    OR4X1      0.131  4.230    7.897  
      g63921__5703                       D v -> Y v    OR4X1      0.124  4.354    8.021  
      g63913__6877                       D v -> Y v    OR4X1      0.124  4.478    8.146  
      g63904__9906                       D v -> Y v    OR4X1      0.123  4.601    8.269  
      g63895__5266                       D v -> Y v    OR4X1      0.125  4.726    8.393  
      g63885__6877                       D v -> Y v    OR4X1      0.122  4.848    8.515  
      g63878__4296                       D v -> Y v    OR4X1      0.127  4.975    8.642  
      g63866__7114                       D v -> Y v    OR4X1      0.125  5.100    8.767  
      g63855__1309                       D v -> Y v    OR4X1      0.125  5.225    8.893  
      g63850__3772                       D v -> Y v    OR4X1      0.135  5.360    9.028  
      g63844__1857                       S0 v -> Y v   MXI2X2     0.222  5.582    9.249  
      g63842                             A v -> Y ^    INVX1      0.124  5.706    9.374  
      g63835__2703                       B ^ -> Y v    NAND2X1    0.134  5.841    9.508  
      FE_DBTC2_mMIPS_n_1057              A v -> Y ^    INVX3      0.121  5.962    9.629  
      g63822__2900                       A1 ^ -> Y ^   AO22X1     0.162  6.124    9.791  
      g106550                            B0 ^ -> Y v   AOI21X1    0.030  6.154    9.821  
      g106292                            B0 v -> Y ^   OAI2BB1X1  0.042  6.196    9.863  
      g105318                            B ^ -> Y ^    MX2X1      0.090  6.286    9.954  
      mMIPS_pc_out_reg[4]                D ^           DFFRHQX1   0.000  6.286    9.954  
      ------------------------------------------------------------------------------------
Path 39: MET Setup Check with Pin mMIPS_pc_out_reg[3]/CK 
Endpoint:   mMIPS_pc_out_reg[3]/D           (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.034
- Setup                         0.051
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.954
- Arrival Time                  6.282
= Slack Time                    3.672
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ------------------------------------------------------------------------------------
      Instance                           Arc           Cell       Delay  Arrival  Required  
                                                                         Time     Time  
      ------------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -          -      0.011    3.682  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1   0.223  0.234    3.905  
      g64636__6877                       A ^ -> Y ^    AND4X1     0.222  0.455    4.127  
      g107565                            B ^ -> Y ^    AND2X1     0.079  0.535    4.206  
      g107564                            A ^ -> Y v    MXI2XL     0.067  0.602    4.273  
      g64440__1857                       C v -> Y ^    NOR3X1     0.090  0.691    4.363  
      g64423__2900                       A ^ -> Y ^    OR2X1      0.073  0.765    4.436  
      g64403__6083                       A1 ^ -> Y v   AOI22X1    0.058  0.823    4.494  
      g64396__5953                       A v -> Y v    AND2X1     0.077  0.900    4.572  
      g64378__8780                       B v -> Y v    AND2X4     0.119  1.019    4.691  
      g64345__6877                       B v -> Y ^    XNOR2X1    0.116  1.135    4.807  
      g64226__2391                       CI ^ -> CO ^  ADDFX1     0.103  1.239    4.910  
      g64218__3772                       CI ^ -> CO ^  ADDFX1     0.107  1.345    5.017  
      g64206__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.449    5.121  
      g64136__2683                       CI ^ -> CO ^  ADDFX1     0.101  1.550    5.222  
      g64121__2250                       CI ^ -> CO ^  ADDFX1     0.104  1.654    5.326  
      g64104__3772                       CI ^ -> CO ^  ADDFX1     0.103  1.757    5.428  
      g64086__7118                       CI ^ -> CO ^  ADDFX1     0.103  1.860    5.532  
      g64069__7344                       CI ^ -> CO ^  ADDFX1     0.104  1.964    5.636  
      g64053__1309                       CI ^ -> CO ^  ADDFX1     0.103  2.067    5.739  
      g64040__5795                       CI ^ -> CO ^  ADDFX1     0.102  2.169    5.841  
      g64026__6877                       CI ^ -> CO ^  ADDFX1     0.101  2.270    5.942  
      g64012__7344                       CI ^ -> CO ^  ADDFX1     0.102  2.372    6.044  
      g64000__7675                       CI ^ -> CO ^  ADDFX1     0.103  2.475    6.147  
      g63989__8780                       CI ^ -> CO ^  ADDFX1     0.102  2.577    6.248  
      g63980__2250                       CI ^ -> CO ^  ADDFX1     0.102  2.679    6.350  
      g63975__1786                       CI ^ -> CO ^  ADDFX1     0.103  2.782    6.453  
      g63971__2391                       CI ^ -> CO ^  ADDFX1     0.108  2.890    6.561  
      g63966__9682                       CI ^ -> CO ^  ADDFX1     0.102  2.992    6.664  
      g63961__8780                       CI ^ -> CO ^  ADDFX1     0.106  3.098    6.770  
      g63956__7344                       CI ^ -> CO ^  ADDFX1     0.108  3.206    6.878  
      g63951__5266                       CI ^ -> CO ^  ADDFX1     0.106  3.312    6.984  
      g63946__8757                       CI ^ -> CO ^  ADDFX1     0.106  3.418    7.090  
      g63940__1309                       CI ^ -> S v   ADDFX1     0.154  3.572    7.244  
      g63937__4547                       B1 v -> Y ^   AOI222X1   0.100  3.672    7.344  
      g63932__9906                       C0 ^ -> Y v   OAI211X1   0.114  3.786    7.457  
      g63931__1857                       C0 v -> Y ^   AOI221X1   0.095  3.881    7.552  
      g63928__7344                       C ^ -> Y v    NAND3X1    0.115  3.996    7.667  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2      0.103  4.099    7.771  
      g63926__2703                       D v -> Y v    OR4X1      0.131  4.230    7.901  
      g63921__5703                       D v -> Y v    OR4X1      0.124  4.354    8.025  
      g63913__6877                       D v -> Y v    OR4X1      0.124  4.478    8.150  
      g63904__9906                       D v -> Y v    OR4X1      0.123  4.601    8.273  
      g63895__5266                       D v -> Y v    OR4X1      0.125  4.726    8.398  
      g63885__6877                       D v -> Y v    OR4X1      0.122  4.848    8.519  
      g63878__4296                       D v -> Y v    OR4X1      0.127  4.975    8.646  
      g63866__7114                       D v -> Y v    OR4X1      0.125  5.100    8.772  
      g63855__1309                       D v -> Y v    OR4X1      0.125  5.225    8.897  
      g63850__3772                       D v -> Y v    OR4X1      0.135  5.360    9.032  
      g63844__1857                       S0 v -> Y v   MXI2X2     0.222  5.582    9.254  
      g63842                             A v -> Y ^    INVX1      0.124  5.706    9.378  
      g63835__2703                       B ^ -> Y v    NAND2X1    0.134  5.841    9.512  
      FE_DBTC2_mMIPS_n_1057              A v -> Y ^    INVX3      0.121  5.962    9.633  
      g63821__6877                       A1 ^ -> Y ^   AO22X1     0.161  6.122    9.794  
      g106554                            B0 ^ -> Y v   AOI21X1    0.029  6.151    9.823  
      g106291                            B0 v -> Y ^   OAI2BB1X1  0.042  6.193    9.864  
      g105317                            B ^ -> Y ^    MX2X1      0.090  6.282    9.954  
      mMIPS_pc_out_reg[3]                D ^           DFFRHQX1   0.000  6.282    9.954  
      ------------------------------------------------------------------------------------
Path 40: MET Setup Check with Pin mMIPS_hi_out_reg[15]/CK 
Endpoint:   mMIPS_hi_out_reg[15]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_data_reg2_out_reg[2]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.014
= Required Time                 9.926
- Arrival Time                  6.253
= Slack Time                    3.674
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.007
     = Beginpoint Arrival Time       0.007
      --------------------------------------------------------------------------------
      Instance                        Arc           Cell      Delay  Arrival  Required  
                                                                     Time     Time  
      --------------------------------------------------------------------------------
      mMIPS_id_data_reg2_out_reg[2]   CK ^          -         -      0.007    3.681  
      mMIPS_id_data_reg2_out_reg[2]   CK ^ -> Q ^   DFFRHQX1  0.151  0.159    3.832  
      FE_OFC69_dev_dout_2             A ^ -> Y ^    BUFX3     0.101  0.259    3.933  
      g37747__8780                    A ^ -> Y ^    CLKMX2X4  0.214  0.474    4.148  
      mMIPS_alu_mul_126_31_g13184     A ^ -> Y v    INVX1     0.160  0.633    4.307  
      mMIPS_alu_mul_126_31_g13113     B v -> Y ^    XNOR2X1   0.143  0.776    4.450  
      mMIPS_alu_mul_126_31_g13059     B ^ -> Y ^    AND2X2    0.186  0.962    4.635  
      mMIPS_alu_mul_126_31_g12936     A0 ^ -> Y v   OAI21X1   0.128  1.090    4.763  
      mMIPS_alu_mul_126_31_g12684     B v -> Y ^    XNOR2X1   0.103  1.192    4.866  
      mMIPS_alu_mul_126_31_g12647     B ^ -> CO ^   ADDHX1    0.067  1.259    4.933  
      mMIPS_alu_mul_126_31_g12615     A ^ -> CO ^   ADDHX1    0.079  1.338    5.012  
      mMIPS_alu_mul_126_31_g12574     B ^ -> CO ^   ADDHX1    0.074  1.411    5.085  
      mMIPS_alu_mul_126_31_cdnadd_3   CI ^ -> CO ^  ADDFX1    0.099  1.511    5.185  
      mMIPS_alu_mul_126_31_cdnadd_4   CI ^ -> CO ^  ADDFX1    0.101  1.611    5.285  
      mMIPS_alu_mul_126_31_cdnadd_5   CI ^ -> CO ^  ADDFX1    0.101  1.712    5.386  
      mMIPS_alu_mul_126_31_cdnadd_6   CI ^ -> CO ^  ADDFX1    0.102  1.814    5.487  
      mMIPS_alu_mul_126_31_cdnadd_7   CI ^ -> CO ^  ADDFX1    0.105  1.919    5.593  
      mMIPS_alu_mul_126_31_cdnadd_8   CI ^ -> CO ^  ADDFX1    0.106  2.024    5.698  
      mMIPS_alu_mul_126_31_cdnadd_9   CI ^ -> CO ^  ADDFX1    0.102  2.127    5.800  
      mMIPS_alu_mul_126_31_cdnadd_10  CI ^ -> CO ^  ADDFX1    0.101  2.227    5.901  
      mMIPS_alu_mul_126_31_cdnadd_11  CI ^ -> CO ^  ADDFX1    0.100  2.328    6.002  
      mMIPS_alu_mul_126_31_cdnadd_12  CI ^ -> CO ^  ADDFX1    0.104  2.432    6.106  
      mMIPS_alu_mul_126_31_cdnadd_13  CI ^ -> CO ^  ADDFX1    0.104  2.536    6.209  
      mMIPS_alu_mul_126_31_cdnadd_14  CI ^ -> CO ^  ADDFX1    0.101  2.637    6.310  
      mMIPS_alu_mul_126_31_cdnadd_15  CI ^ -> CO ^  ADDFX1    0.102  2.739    6.413  
      mMIPS_alu_mul_126_31_cdnadd_16  CI ^ -> CO ^  ADDFX1    0.101  2.840    6.514  
      mMIPS_alu_mul_126_31_cdnadd_17  CI ^ -> CO ^  ADDFX1    0.100  2.940    6.614  
      mMIPS_alu_mul_126_31_cdnadd_18  CI ^ -> CO ^  ADDFX1    0.100  3.040    6.714  
      mMIPS_alu_mul_126_31_cdnadd_19  CI ^ -> CO ^  ADDFX1    0.102  3.142    6.816  
      mMIPS_alu_mul_126_31_cdnadd_20  CI ^ -> CO ^  ADDFX1    0.102  3.244    6.917  
      mMIPS_alu_mul_126_31_cdnadd_21  CI ^ -> CO ^  ADDFX1    0.101  3.345    7.019  
      mMIPS_alu_mul_126_31_cdnadd_22  CI ^ -> CO ^  ADDFX1    0.101  3.446    7.120  
      mMIPS_alu_mul_126_31_cdnadd_23  CI ^ -> CO ^  ADDFX1    0.100  3.546    7.220  
      mMIPS_alu_mul_126_31_cdnadd_24  CI ^ -> CO ^  ADDFX1    0.100  3.646    7.320  
      mMIPS_alu_mul_126_31_cdnadd_25  CI ^ -> CO ^  ADDFX1    0.100  3.747    7.421  
      mMIPS_alu_mul_126_31_cdnadd_26  CI ^ -> CO ^  ADDFX1    0.101  3.848    7.521  
      mMIPS_alu_mul_126_31_cdnadd_27  CI ^ -> CO ^  ADDFX1    0.102  3.949    7.623  
      mMIPS_alu_mul_126_31_cdnadd_28  CI ^ -> CO ^  ADDFX1    0.102  4.051    7.725  
      mMIPS_alu_mul_126_31_cdnadd_29  CI ^ -> CO ^  ADDFX1    0.101  4.152    7.826  
      mMIPS_alu_mul_126_31_cdnadd_30  CI ^ -> CO ^  ADDFX1    0.101  4.253    7.927  
      mMIPS_alu_mul_126_31_cdnadd_31  CI ^ -> CO ^  ADDFX1    0.102  4.355    8.029  
      mMIPS_alu_mul_126_31_cdnadd_32  CI ^ -> CO ^  ADDFX1    0.103  4.458    8.131  
      mMIPS_alu_mul_126_31_cdnadd_33  CI ^ -> CO ^  ADDFX1    0.104  4.562    8.236  
      mMIPS_alu_mul_126_31_cdnadd_34  CI ^ -> CO ^  ADDFX1    0.102  4.664    8.338  
      mMIPS_alu_mul_126_31_cdnadd_35  CI ^ -> CO ^  ADDFX1    0.102  4.766    8.440  
      mMIPS_alu_mul_126_31_cdnadd_36  CI ^ -> CO ^  ADDFX1    0.109  4.875    8.549  
      mMIPS_alu_mul_126_31_cdnadd_37  CI ^ -> CO ^  ADDFX1    0.108  4.983    8.657  
      mMIPS_alu_mul_126_31_cdnadd_38  CI ^ -> CO ^  ADDFX1    0.107  5.090    8.764  
      mMIPS_alu_mul_126_31_cdnadd_39  CI ^ -> CO ^  ADDFX1    0.106  5.197    8.870  
      mMIPS_alu_mul_126_31_cdnadd_40  CI ^ -> CO ^  ADDFX1    0.108  5.305    8.978  
      mMIPS_alu_mul_126_31_cdnadd_41  CI ^ -> CO ^  ADDFX1    0.107  5.412    9.086  
      mMIPS_alu_mul_126_31_cdnadd_42  CI ^ -> CO ^  ADDFX1    0.102  5.514    9.188  
      mMIPS_alu_mul_126_31_cdnadd_43  CI ^ -> CO ^  ADDFX1    0.102  5.616    9.290  
      mMIPS_alu_mul_126_31_cdnadd_44  CI ^ -> CO ^  ADDFX1    0.101  5.718    9.391  
      mMIPS_alu_mul_126_31_cdnadd_45  CI ^ -> CO ^  ADDFX1    0.103  5.820    9.494  
      mMIPS_alu_mul_126_31_cdnadd_46  CI ^ -> CO ^  ADDFX1    0.104  5.925    9.598  
      mMIPS_alu_mul_126_31_cdnadd_47  CI ^ -> S ^   ADDFX1    0.163  6.088    9.762  
      g106878                         AN ^ -> Y ^   NOR2BX1   0.067  6.156    9.829  
      g106326                         B ^ -> Y ^    MX2X1     0.097  6.253    9.926  
      mMIPS_hi_out_reg[15]            D ^           DFFRHQX1  0.000  6.253    9.926  
      --------------------------------------------------------------------------------
Path 41: MET Setup Check with Pin mMIPS_pc_out_reg[26]/CK 
Endpoint:   mMIPS_pc_out_reg[26]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.270
= Slack Time                    3.680
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.690  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.913  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.135  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.214  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.281  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.371  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.444  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.502  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.580  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.699  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.815  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.918  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.025  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.129  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.230  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.334  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.436  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.540  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.644  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.747  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.849  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.950  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.052  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.155  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.256  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.358  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.461  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.569  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.672  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.778  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.886  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.992  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.098  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.252  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.352  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.465  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.560  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.675  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.779  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.909  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.033  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.158  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.281  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.406  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.527  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.654  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.780  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.905  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.040  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.262  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.386  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.498  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.654  
      g106555                            A1 ^ -> Y v   AOI22X1   0.148  6.123    9.802  
      g106252                            B v -> Y ^    NAND2X1   0.056  6.179    9.858  
      g105362                            B ^ -> Y ^    MX2X1     0.091  6.270    9.949  
      mMIPS_pc_out_reg[26]               D ^           DFFRHQX1  0.000  6.270    9.949  
      -----------------------------------------------------------------------------------
Path 42: MET Setup Check with Pin mMIPS_pc_out_reg[20]/CK 
Endpoint:   mMIPS_pc_out_reg[20]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.269
= Slack Time                    3.681
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.691  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.914  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.136  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.215  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.282  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.372  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.445  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.503  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.581  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.700  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.816  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.919  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.026  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.130  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.231  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.335  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.438  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.541  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.645  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.748  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.850  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.951  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.053  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.156  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.258  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.359  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.462  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.570  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.673  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.779  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.887  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.993  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.099  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.253  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.353  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.466  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.561  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.676  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.780  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.910  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.034  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.159  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.282  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.407  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.529  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.655  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.781  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.906  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.041  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.263  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.387  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.499  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.655  
      g106570                            A1 ^ -> Y v   AOI22X1   0.148  6.122    9.803  
      g106248                            B v -> Y ^    NAND2X1   0.056  6.178    9.858  
      g105356                            B ^ -> Y ^    MX2X1     0.091  6.269    9.949  
      mMIPS_pc_out_reg[20]               D ^           DFFRHQX1  0.000  6.269    9.949  
      -----------------------------------------------------------------------------------
Path 43: MET Setup Check with Pin mMIPS_pc_out_reg[19]/CK 
Endpoint:   mMIPS_pc_out_reg[19]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.268
= Slack Time                    3.681
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.692  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.915  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.136  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.216  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.283  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.372  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.446  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.504  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.581  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.700  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.816  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.920  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.026  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.130  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.231  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.335  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.438  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.541  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.645  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.748  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.850  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.951  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.053  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.156  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.258  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.360  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.463  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.571  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.673  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.779  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.887  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.993  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.099  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.253  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.353  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.467  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.562  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.677  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.780  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.911  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.035  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.159  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.282  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.407  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.529  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.656  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.781  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.906  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.041  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.263  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.387  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.500  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.655  
      g106595                            A1 ^ -> Y v   AOI22X1   0.147  6.121    9.802  
      g106247                            B v -> Y ^    NAND2X1   0.055  6.176    9.857  
      g105355                            B ^ -> Y ^    MX2X1     0.092  6.268    9.949  
      mMIPS_pc_out_reg[19]               D ^           DFFRHQX1  0.000  6.268    9.949  
      -----------------------------------------------------------------------------------
Path 44: MET Setup Check with Pin mMIPS_pc_out_reg[21]/CK 
Endpoint:   mMIPS_pc_out_reg[21]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.265
= Slack Time                    3.685
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.695  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.918  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.140  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.219  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.286  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.376  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.449  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.507  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.584  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.704  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.820  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.923  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.030  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.133  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.234  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.339  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.441  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.545  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.649  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.751  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.854  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.955  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.057  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.159  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.261  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.363  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.466  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.574  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.677  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.783  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.891  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.997  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.102  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.257  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.356  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.470  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.565  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.680  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.783  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.914  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.038  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.163  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.286  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.411  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.532  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.659  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.784  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.910  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.045  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.267  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.391  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.503  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.659  
      g106565                            A1 ^ -> Y v   AOI22X1   0.145  6.120    9.804  
      g106259                            B v -> Y ^    NAND2X1   0.054  6.174    9.858  
      g105357                            B ^ -> Y ^    MX2X1     0.091  6.265    9.949  
      mMIPS_pc_out_reg[21]               D ^           DFFRHQX1  0.000  6.265    9.949  
      -----------------------------------------------------------------------------------
Path 45: MET Setup Check with Pin dmem/u_mem/CK 
Endpoint:   dmem/u_mem/CE                   (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.036
- Setup                         0.498
+ Phase Shift                  10.000
+ CPPR Adjustment               0.023
= Required Time                 9.489
- Arrival Time                  5.803
= Slack Time                    3.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      ----------------------------------------------------------------------------------
      Instance                       Arc           Cell         Delay  Arrival  Required  
                                                                       Time     Time  
      ----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]  CK ^          -            -      0.011    3.697  
      mMIPS_id_immediate_out_reg[4]  CK ^ -> Q ^   DFFRHQX1     0.223  0.234    3.920  
      g64636__6877                   A ^ -> Y ^    AND4X1       0.222  0.455    4.142  
      g107565                        B ^ -> Y ^    AND2X1       0.079  0.535    4.221  
      g107564                        A ^ -> Y v    MXI2XL       0.067  0.602    4.288  
      g64440__1857                   C v -> Y ^    NOR3X1       0.090  0.691    4.378  
      g64423__2900                   A ^ -> Y ^    OR2X1        0.073  0.765    4.451  
      g64403__6083                   A1 ^ -> Y v   AOI22X1      0.058  0.823    4.509  
      g64396__5953                   A v -> Y v    AND2X1       0.077  0.900    4.587  
      g64378__8780                   B v -> Y v    AND2X4       0.119  1.019    4.706  
      g64345__6877                   B v -> Y ^    XNOR2X1      0.116  1.135    4.822  
      g64226__2391                   CI ^ -> CO ^  ADDFX1       0.103  1.239    4.925  
      g64218__3772                   CI ^ -> CO ^  ADDFX1       0.107  1.345    5.032  
      g64206__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.449    5.136  
      g64136__2683                   CI ^ -> CO ^  ADDFX1       0.101  1.550    5.237  
      g64121__2250                   CI ^ -> CO ^  ADDFX1       0.104  1.654    5.341  
      g64104__3772                   CI ^ -> CO ^  ADDFX1       0.103  1.757    5.443  
      g64086__7118                   CI ^ -> CO ^  ADDFX1       0.103  1.860    5.547  
      g64069__7344                   CI ^ -> CO ^  ADDFX1       0.104  1.964    5.651  
      g64053__1309                   CI ^ -> CO ^  ADDFX1       0.103  2.067    5.754  
      g64040__5795                   CI ^ -> CO ^  ADDFX1       0.102  2.169    5.856  
      g64026__6877                   CI ^ -> CO ^  ADDFX1       0.101  2.270    5.957  
      g64012__7344                   CI ^ -> CO ^  ADDFX1       0.102  2.372    6.059  
      g64000__7675                   CI ^ -> CO ^  ADDFX1       0.103  2.475    6.162  
      g63989__8780                   CI ^ -> CO ^  ADDFX1       0.102  2.577    6.263  
      g63980__2250                   CI ^ -> CO ^  ADDFX1       0.102  2.679    6.365  
      g63975__1786                   CI ^ -> CO ^  ADDFX1       0.103  2.782    6.468  
      g63971__2391                   CI ^ -> CO ^  ADDFX1       0.108  2.890    6.576  
      g63966__9682                   CI ^ -> CO ^  ADDFX1       0.102  2.992    6.679  
      g63961__8780                   CI ^ -> CO ^  ADDFX1       0.106  3.098    6.785  
      g63956__7344                   CI ^ -> CO ^  ADDFX1       0.108  3.206    6.893  
      g63951__5266                   CI ^ -> CO ^  ADDFX1       0.106  3.312    6.999  
      g63946__8757                   CI ^ -> CO ^  ADDFX1       0.106  3.418    7.105  
      g63940__1309                   CI ^ -> CO ^  ADDFX1       0.103  3.521    7.208  
      g63935__3772                   CI ^ -> CO ^  ADDFX1       0.104  3.625    7.312  
      g63930__5019                   CI ^ -> CO ^  ADDFX1       0.110  3.735    7.422  
      g63924__2250                   CI ^ -> CO ^  ADDFX1       0.105  3.840    7.527  
      g63918__8757                   CI ^ -> CO ^  ADDFX1       0.102  3.942    7.629  
      g63911__2683                   CI ^ -> CO ^  ADDFX1       0.104  4.046    7.733  
      g63902__5019                   CI ^ -> CO ^  ADDFX1       0.102  4.148    7.835  
      g63893__5703                   CI ^ -> CO ^  ADDFX1       0.104  4.252    7.939  
      g63890__8757                   B ^ -> Y v    XNOR2X1      0.077  4.329    8.016  
      g63882__9682                   A1 v -> Y ^   AOI22X1      0.049  4.378    8.065  
      g63875__1857                   C0 ^ -> Y v   OAI211X1     0.107  4.486    8.172  
      g63873__1840                   C0 v -> Y ^   AOI221X1     0.093  4.579    8.266  
      g63869__6083                   B ^ -> Y v    NAND2X1      0.100  4.679    8.366  
      g63867__5266                   A1 v -> Y v   AO22X1       0.124  4.803    8.489  
      g63865__5703                   B v -> Y v    OR2X6        0.164  4.967    8.653  
      g63860__7118                   B v -> Y v    OR2X1        0.188  5.155    8.841  
      g63857__2900                   B0 v -> Y ^   OAI2BB1X1    0.097  5.252    8.939  
      g63853__9682                   B ^ -> Y ^    MX2X1        0.119  5.371    9.058  
      g63851__1474                   AN ^ -> Y ^   NOR2BX1      0.076  5.448    9.135  
      g63849__4296                   B ^ -> Y v    NAND2BX1     0.070  5.518    9.205  
      g63848__8780                   B v -> Y ^    NOR2BX1      0.064  5.583    9.270  
      g63847                         A ^ -> Y v    INVX1        0.119  5.702    9.389  
      g63825__7118                   B v -> Y ^    NAND2BX1     0.101  5.803    9.489  
      dmem/u_mem                     CE ^          MEM1_256X32  0.000  5.803    9.489  
      ----------------------------------------------------------------------------------
Path 46: MET Setup Check with Pin mMIPS_pc_out_reg[23]/CK 
Endpoint:   mMIPS_pc_out_reg[23]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.950
- Arrival Time                  6.263
= Slack Time                    3.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.697  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.921  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.142  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.222  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.288  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.378  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.451  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.509  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.587  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.706  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.822  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.925  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.032  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.136  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.237  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.341  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.444  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.547  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.651  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.754  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.856  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.957  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.059  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.162  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.264  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.366  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.469  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.577  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.679  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.785  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.893  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.999  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.105  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.259  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.359  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.472  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.568  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.682  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.786  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.917  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.041  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.165  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.288  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.413  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.535  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.661  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.787  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.912  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.047  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.269  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.393  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.506  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.661  
      g106561                            A1 ^ -> Y v   AOI22X1   0.145  6.119    9.806  
      g106250                            B v -> Y ^    NAND2X1   0.053  6.172    9.859  
      g105359                            B ^ -> Y ^    MX2X1     0.090  6.263    9.950  
      mMIPS_pc_out_reg[23]               D ^           DFFRHQX1  0.000  6.263    9.950  
      -----------------------------------------------------------------------------------
Path 47: MET Setup Check with Pin mMIPS_pc_out_reg[24]/CK 
Endpoint:   mMIPS_pc_out_reg[24]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.262
= Slack Time                    3.687
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.697  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.921  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.142  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.222  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.288  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.378  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.451  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.509  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.587  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.706  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.822  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.925  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.032  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.136  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.237  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.341  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.444  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.547  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.651  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.754  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.856  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.957  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.059  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.162  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.264  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.366  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.469  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.577  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.679  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.785  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.893  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    6.999  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.105  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.259  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.359  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.472  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.568  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.682  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.786  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.917  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.041  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.165  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.288  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.413  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.535  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.661  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.787  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.912  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.047  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.269  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.393  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.506  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.661  
      g106560                            A1 ^ -> Y v   AOI22X1   0.144  6.118    9.805  
      g106251                            B v -> Y ^    NAND2X1   0.053  6.171    9.858  
      g105360                            B ^ -> Y ^    MX2X1     0.091  6.262    9.949  
      mMIPS_pc_out_reg[24]               D ^           DFFRHQX1  0.000  6.262    9.949  
      -----------------------------------------------------------------------------------
Path 48: MET Setup Check with Pin mMIPS_pc_out_reg[15]/CK 
Endpoint:   mMIPS_pc_out_reg[15]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.053
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.949
- Arrival Time                  6.261
= Slack Time                    3.689
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.699  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.922  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.144  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.223  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.290  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.380  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.453  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.511  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.589  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.708  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.824  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.927  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.034  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.138  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.239  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.343  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.446  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.549  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.653  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.756  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.858  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.959  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.061  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.164  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.266  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.367  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.470  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.578  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.681  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.787  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.895  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    7.001  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.107  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.261  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.361  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.474  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.569  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.684  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.788  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.918  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.042  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.167  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.290  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.415  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.537  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.663  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.789  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.914  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.049  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.271  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.395  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.507  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.663  
      g106589                            A1 ^ -> Y v   AOI22X1   0.143  6.117    9.806  
      g106244                            B v -> Y ^    NAND2X1   0.052  6.169    9.858  
      g105351                            B ^ -> Y ^    MX2X1     0.092  6.261    9.949  
      mMIPS_pc_out_reg[15]               D ^           DFFRHQX1  0.000  6.261    9.949  
      -----------------------------------------------------------------------------------
Path 49: MET Setup Check with Pin mMIPS_pc_out_reg[22]/CK 
Endpoint:   mMIPS_pc_out_reg[22]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.037
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.950
- Arrival Time                  6.259
= Slack Time                    3.690
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.701  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.924  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.146  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.225  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.292  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.382  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.455  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.513  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.590  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.710  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.826  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.929  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.036  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.139  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.240  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.344  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.447  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.550  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.655  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.757  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.859  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.960  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.062  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.165  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.267  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.369  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.472  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.580  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.682  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.789  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.897  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    7.003  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.108  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.263  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.362  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.476  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.571  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.686  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.789  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.920  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.044  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.169  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.292  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.416  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.538  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.665  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.790  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.916  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.051  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.272  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.397  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.509  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.664  
      g106564                            A1 ^ -> Y v   AOI22X1   0.143  6.117    9.807  
      g106249                            B v -> Y ^    NAND2X1   0.052  6.169    9.859  
      g105358                            B ^ -> Y ^    MX2X1     0.090  6.259    9.950  
      mMIPS_pc_out_reg[22]               D ^           DFFRHQX1  0.000  6.259    9.950  
      -----------------------------------------------------------------------------------
Path 50: MET Setup Check with Pin mMIPS_pc_out_reg[10]/CK 
Endpoint:   mMIPS_pc_out_reg[10]/D          (^) checked with  leading edge of 'CLK'
Beginpoint: mMIPS_id_immediate_out_reg[4]/Q (^) triggered by  leading edge of 'CLK'
Path Groups: {CLK}
Analysis View: wc_view
Other End Arrival Time         -0.035
- Setup                         0.052
+ Phase Shift                  10.000
+ CPPR Adjustment               0.039
= Required Time                 9.953
- Arrival Time                  6.261
= Slack Time                    3.691
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.011
     = Beginpoint Arrival Time       0.011
      -----------------------------------------------------------------------------------
      Instance                           Arc           Cell      Delay  Arrival  Required  
                                                                        Time     Time  
      -----------------------------------------------------------------------------------
      mMIPS_id_immediate_out_reg[4]      CK ^          -         -      0.011    3.702  
      mMIPS_id_immediate_out_reg[4]      CK ^ -> Q ^   DFFRHQX1  0.223  0.234    3.925  
      g64636__6877                       A ^ -> Y ^    AND4X1    0.222  0.455    4.147  
      g107565                            B ^ -> Y ^    AND2X1    0.079  0.535    4.226  
      g107564                            A ^ -> Y v    MXI2XL    0.067  0.602    4.293  
      g64440__1857                       C v -> Y ^    NOR3X1    0.090  0.691    4.383  
      g64423__2900                       A ^ -> Y ^    OR2X1     0.073  0.765    4.456  
      g64403__6083                       A1 ^ -> Y v   AOI22X1   0.058  0.823    4.514  
      g64396__5953                       A v -> Y v    AND2X1    0.077  0.900    4.591  
      g64378__8780                       B v -> Y v    AND2X4    0.119  1.019    4.711  
      g64345__6877                       B v -> Y ^    XNOR2X1   0.116  1.135    4.827  
      g64226__2391                       CI ^ -> CO ^  ADDFX1    0.103  1.239    4.930  
      g64218__3772                       CI ^ -> CO ^  ADDFX1    0.107  1.345    5.037  
      g64206__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.449    5.140  
      g64136__2683                       CI ^ -> CO ^  ADDFX1    0.101  1.550    5.241  
      g64121__2250                       CI ^ -> CO ^  ADDFX1    0.104  1.654    5.345  
      g64104__3772                       CI ^ -> CO ^  ADDFX1    0.103  1.757    5.448  
      g64086__7118                       CI ^ -> CO ^  ADDFX1    0.103  1.860    5.551  
      g64069__7344                       CI ^ -> CO ^  ADDFX1    0.104  1.964    5.656  
      g64053__1309                       CI ^ -> CO ^  ADDFX1    0.103  2.067    5.758  
      g64040__5795                       CI ^ -> CO ^  ADDFX1    0.102  2.169    5.860  
      g64026__6877                       CI ^ -> CO ^  ADDFX1    0.101  2.270    5.961  
      g64012__7344                       CI ^ -> CO ^  ADDFX1    0.102  2.372    6.063  
      g64000__7675                       CI ^ -> CO ^  ADDFX1    0.103  2.475    6.166  
      g63989__8780                       CI ^ -> CO ^  ADDFX1    0.102  2.577    6.268  
      g63980__2250                       CI ^ -> CO ^  ADDFX1    0.102  2.679    6.370  
      g63975__1786                       CI ^ -> CO ^  ADDFX1    0.103  2.782    6.473  
      g63971__2391                       CI ^ -> CO ^  ADDFX1    0.108  2.890    6.581  
      g63966__9682                       CI ^ -> CO ^  ADDFX1    0.102  2.992    6.683  
      g63961__8780                       CI ^ -> CO ^  ADDFX1    0.106  3.098    6.790  
      g63956__7344                       CI ^ -> CO ^  ADDFX1    0.108  3.206    6.898  
      g63951__5266                       CI ^ -> CO ^  ADDFX1    0.106  3.312    7.004  
      g63946__8757                       CI ^ -> CO ^  ADDFX1    0.106  3.418    7.109  
      g63940__1309                       CI ^ -> S v   ADDFX1    0.154  3.572    7.264  
      g63937__4547                       B1 v -> Y ^   AOI222X1  0.100  3.672    7.363  
      g63932__9906                       C0 ^ -> Y v   OAI211X1  0.114  3.786    7.477  
      g63931__1857                       C0 v -> Y ^   AOI221X1  0.095  3.881    7.572  
      g63928__7344                       C ^ -> Y v    NAND3X1   0.115  3.996    7.687  
      FE_OFC280_mMIPS_bus_alu_result_23  A v -> Y v    BUFX2     0.103  4.099    7.790  
      g63926__2703                       D v -> Y v    OR4X1     0.131  4.230    7.921  
      g63921__5703                       D v -> Y v    OR4X1     0.124  4.354    8.045  
      g63913__6877                       D v -> Y v    OR4X1     0.124  4.478    8.170  
      g63904__9906                       D v -> Y v    OR4X1     0.123  4.601    8.293  
      g63895__5266                       D v -> Y v    OR4X1     0.125  4.726    8.417  
      g63885__6877                       D v -> Y v    OR4X1     0.122  4.848    8.539  
      g63878__4296                       D v -> Y v    OR4X1     0.127  4.975    8.666  
      g63866__7114                       D v -> Y v    OR4X1     0.125  5.100    8.791  
      g63855__1309                       D v -> Y v    OR4X1     0.125  5.225    8.917  
      g63850__3772                       D v -> Y v    OR4X1     0.135  5.360    9.052  
      g63844__1857                       S0 v -> Y v   MXI2X2    0.222  5.582    9.273  
      g63842                             A v -> Y ^    INVX1     0.124  5.706    9.398  
      g63839__7344                       C ^ -> Y v    NAND3BXL  0.112  5.819    9.510  
      g37246                             A v -> Y ^    INVX2     0.155  5.974    9.665  
      g106521                            A1 ^ -> Y v   AOI22X1   0.144  6.118    9.809  
      g106264                            B v -> Y ^    NAND2X1   0.053  6.171    9.862  
      g105346                            B ^ -> Y ^    MX2X1     0.090  6.261    9.953  
      mMIPS_pc_out_reg[10]               D ^           DFFRHQX1  0.000  6.261    9.953  
      -----------------------------------------------------------------------------------

