# compile vhdl design source files
vhdl xil_defaultlib  \
"cfg_tb_design_1_wrapper_func_synth.vhd" \
"../../../../../question1.srcs/sim_1/new/simu.vhd" \

# Do not sort compile order
nosort
