INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab --initfile /tools/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --timescale 1ps/1ps --debug typical --relax --mt 8 -L axi_clock_converter_v2_1_14 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_15 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_2_1 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm -sv_lib dpi --snapshot tb xil_defaultlib.tb xil_defaultlib.glbl xil_defaultlib.test_null 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_awid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:356]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_bid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:378]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_arid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:384]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 6 for port 'pc_axi_rid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:398]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:457]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:543]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'pc_axi_wid' [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:629]
WARNING: [VRFC 10-3597] non-void function 'is_ddr_ready' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/include/sh_dpi_tasks.svh:656]
WARNING: [VRFC 10-3597] non-void function 'write_cfg_info_to_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:376]
WARNING: [VRFC 10-3597] non-void function 'write_bdr_ld_data_to_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:387]
WARNING: [VRFC 10-3597] non-void function 'device_bdr_ld' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:393]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:402]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:403]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:404]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:405]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:406]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:407]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:408]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:409]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:410]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:411]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:412]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:413]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:414]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:415]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:416]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:417]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:418]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:419]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:423]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:424]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:425]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:426]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:427]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:428]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:429]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:430]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:431]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:432]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:433]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:434]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:435]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:436]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:437]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:438]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:439]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:440]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:444]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:445]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:446]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:447]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:448]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:449]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:450]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:451]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:452]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:453]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:454]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:455]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:456]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:457]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:458]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:459]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:460]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:461]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:465]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:466]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:467]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:468]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:469]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:470]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:471]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:472]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:473]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:474]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:475]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:476]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:477]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:478]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:479]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:480]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:481]
WARNING: [VRFC 10-3597] non-void function 'initialize_memory_with_file' called as a task without void casting [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/fpga/fpga_ddr.svh:482]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2530]
WARNING: [VRFC 10-696] first argument of $fatal is invalid, expecting 0, 1 or 2 [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv:2688]
WARNING: [VRFC 10-3283] element index 7 into 'dq_temp' is out of bounds [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1571]
WARNING: [VRFC 10-3283] element index 7 into 'dq_temp' is out of bounds [/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/ddr4_model/ddr4_model.sv:1573]
WARNING: [VRFC 10-3705] select index 2 into 'rrst_reg' is out of bounds [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_1/simulation/fifo_generator_vlog_beh.v:4885]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2530, File /home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 2688, File /home/nikhil/git_clones/AWS/aws-fpga/hdk/common/verif/models/sh_bfm/sh_bfm.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "/home/nikhil/git_clones/AWS/aws-fpga/hdk/common/shell_v04261818/design/ip/ddr4_core/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1753 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.tb_type_defines_pkg
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.ddr4_rcd_model(tCK=952)
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=4)
Compiling module xil_defaultlib.ddr4_rank(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_dimm(MC_DQ_WIDTH=72,MC_DQS_...
Compiling module xil_defaultlib.ddr4_rdimm_wrapper(MC_DQ_WIDTH=7...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_rep...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_axi...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_syn...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_cor...
Compiling module xil_defaultlib.axi_protocol_checker_v1_1_12_top...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_sync_stag...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_a...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.axi_clock_converter_v2_1_14_axi_...
Compiling module xil_defaultlib.axi_clock_converter_0
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME4_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.ddr4_v2_2_3_infrastructure(CLKIN...
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE4_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFDS
Compiling module unisims_ver.IOBUFE3_default
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=12,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(T...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_core_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_core_phy
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_group(ABITS=17,AL...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_rank(tFAW=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_act_timer(tFAW=16...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_a
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_wtr
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_rd_wr(tRTW=11)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_c_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_p
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_ap(ABITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_arb_mux_p(ABITS=1...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ctl(ABITS=17,CKEB...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_cmd_mux_c
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ref(LR_WIDTH=1,S_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_periodic
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_dec_fix(TCQ=0...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_buf(TCQ=0.1)
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_merge_enc(TCQ...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_fi_xor(TCQ=0....
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc_gen_default
Compiling module xil_defaultlib.ddr4_v2_2_3_mc_ecc(TCQ=0.1,ADDR_...
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_cmd(TCQ=100.0,ADD...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_wr_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui_rd_data(TCQ=100.0...
Compiling module xil_defaultlib.ddr4_v2_2_3_ui(TCQ=100.0,ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_debug_microblaze...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx_data(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_cplx(DBYTES=9,AB...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_mc_odt(ODTWR=16'...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_addr_decode(MEMO...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_config_rom(MEM0=...
Compiling module xil_defaultlib.ddr4_v2_2_3_chipscope_xsdb_slave...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=9,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_3_bram_tdp(INIT=2304'b...
Compiling module xil_defaultlib.ddr4_v2_2_3_cfg_mem_mod(SIZE=368...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_xsdb_bram(DBYTES...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal(ABITS=17,CKEBITS...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_rd_en(RL=32'b010...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_read(DBYTES=9,RL...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_write(DBYTES=9,D...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_pi(DBYTES=9,DBYT...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_top(ABITS=17,COL...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110000001111010...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100010000111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1000011101111000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100010001000100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001111100...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001011110...
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,MAX...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=20,MA...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=32,TC...
Compiling module xil_defaultlib.ddr4_v2_2_3_cal_sync(WIDTH=1,TCQ...
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axic_register_slice(...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_register_slice(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_command_fifo(C_FAMIL...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_w_upsizer(C_S_AXI_DA...
Compiling module xil_defaultlib.ddr4_v2_2_3_a_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_r_upsizer(C_AXI_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_upsizer(C_AXI_ID...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wr_cmd_fsm
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_aw_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_w_channel(C_DATA...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=16,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_b_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_incr_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_wrap_cmd(C_AXI_A...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_translator(C...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_fsm(C_MC_RD_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ar_channel(C_ID_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=513...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_fifo(C_WIDTH=19,...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_r_channel(C_ID_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_cmd_arbiter(C_MC...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi(C_S_AXI_ID_WIDTH...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_write(C_NUM...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_addr_decode...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_read(C_NUM_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_INIT=...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_MASK=...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg(C_REG_W...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_reg_bank(C_...
Compiling module xil_defaultlib.ddr4_v2_2_3_axi_ctrl_top(C_S_AXI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default
Compiling module xil_defaultlib.ddr4_core
Compiling module xil_defaultlib.axil_bfm
Compiling module xil_defaultlib.sh_bfm
Compiling module xil_defaultlib.axi_bus_t
Compiling module xil_defaultlib.cfg_bus_t
Compiling module xil_defaultlib.scrb_bus_t
Compiling module xil_defaultlib.lib_pipe(WIDTH=1,STAGES=4)
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_m00_regslice...
Compiling module xil_defaultlib.m00_couplers_imp_1QBJ6U2
Compiling module xil_defaultlib.cl_axi_interconnect_m01_regslice...
Compiling module xil_defaultlib.m01_couplers_imp_10IMR9A
Compiling module xil_defaultlib.cl_axi_interconnect_m02_regslice...
Compiling module xil_defaultlib.m02_couplers_imp_APDUS2
Compiling module xil_defaultlib.cl_axi_interconnect_m03_regslice...
Compiling module xil_defaultlib.m03_couplers_imp_JAYOMU
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.cl_axi_interconnect_s00_regslice...
Compiling module xil_defaultlib.s00_couplers_imp_QICM5G
Compiling module xil_defaultlib.cl_axi_interconnect_s01_regslice...
Compiling module xil_defaultlib.s01_couplers_imp_GSTXQ8
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_arbiter_res...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_splitter
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_route...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_decode...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_ndeep_srl(...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_wdata_mux(C...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_14_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_decerr_slav...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_crossbar(C_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_16_axi_crossba...
Compiling module xil_defaultlib.cl_axi_interconnect_xbar_0
Compiling module xil_defaultlib.cl_axi_interconnect_axi_intercon...
Compiling module xil_defaultlib.cl_axi_interconnect
Compiling module xil_defaultlib.lib_pipe(WIDTH=66,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=33,STAGES=4)
Compiling module xil_defaultlib.lib_pipe(WIDTH=69,STAGES=4)
Compiling module xil_defaultlib.mem_scrb(ID_WIDTH=6,USER_WIDTH=1...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=3276...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=32...
Compiling module xil_defaultlib.bram_2rw(WIDTH=128,ADDR_WIDTH=8,...
Compiling module xil_defaultlib.flop_fifo(WIDTH=92,DEPTH=4)
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=3077...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=30...
Compiling module xil_defaultlib.bram_2rw(WIDTH=601,ADDR_WIDTH=9,...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=2662...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=26...
Compiling module xil_defaultlib.bram_2rw(WIDTH=520,ADDR_WIDTH=9,...
Compiling module xpm.xpm_memory_base(WRITE_DATA_WIDTH...
Compiling module xpm.xpm_memory_tdpram(WRITE_DATA_WID...
Compiling module xil_defaultlib.bram_2rw(WIDTH=64,ADDR_WIDTH=5,D...
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=1638...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=16...
Compiling module xil_defaultlib.bram_2rw(WIDTH=512,ADDR_WIDTH=5,...
Compiling module xil_defaultlib.cl_tst_default
Compiling module xil_defaultlib.cl_tst_scrb(SCRB_MAX_ADDR=64'b01...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_srl_r...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.src_register_slice
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.dest_register_slice
Compiling module xil_defaultlib.cl_dma_pcis_slv(NO_SCRB_INST=0)
Compiling module xil_defaultlib.cl_dram_dma_axi_mstr
Compiling module xil_defaultlib.cl_pcim_mstr
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module xil_defaultlib.axi_register_slice_v2_1_15_axi_r...
Compiling module xil_defaultlib.axi_register_slice_light
Compiling module xil_defaultlib.cl_ocl_slv
Compiling module xil_defaultlib.lib_pipe(WIDTH=42,STAGES=8)
Compiling module xil_defaultlib.lib_pipe(WIDTH=41,STAGES=8)
Compiling module xil_defaultlib.ddr4_core_phy_2
Compiling module xil_defaultlib.ddr4_v2_2_3_mc(ABITS=17,CKEBITS=...
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.FDS_2
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.FDE_2
Compiling module xil_defaultlib.microblaze_mcs_2
Compiling module xil_defaultlib.ddr4_core_microblaze_mcs_2
Compiling module xil_defaultlib.ddr4_core_ddr4_cal_riu_2
Compiling module xil_defaultlib.ddr4_core_ddr4_mem_intfc(ADDR_WI...
Compiling module xil_defaultlib.ddr4_core_ddr4_default_2
Compiling module xil_defaultlib.ddr4_core_2
Compiling module xil_defaultlib.sh_ddr_default
Compiling module xil_defaultlib.lib_pipe(WIDTH=32,STAGES=4)
Compiling module xil_defaultlib.cl_int_tst
Compiling module xil_defaultlib.cl_int_slv
Compiling module xpm.xpm_memory_base(MEMORY_SIZE=8192...
Compiling module xpm.xpm_memory_tdpram(MEMORY_SIZE=81...
Compiling module xil_defaultlib.bram_2rw(ADDR_WIDTH=8,DEPTH=256)
Compiling module xil_defaultlib.axil_slave
Compiling module xil_defaultlib.cl_sda_slv
Compiling module xil_defaultlib.cl_dram_dma
Compiling module xil_defaultlib.fpga
Compiling module xil_defaultlib.card_default
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.test_null
Built simulation snapshot tb
