

================================================================
== Vivado HLS Report for 'Mat2Array'
================================================================
* Date:           Sat Jun 20 16:50:18 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Vivado_Sobel_v3
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.489 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131| 1.310 us | 1.310 us |  131|  131|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_pixel     |      130|      130|        13|          -|          -|    10|    no    |
        | + loop_pixel.1  |       10|       10|         2|          1|          1|    10|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str87, i32 0, i32 0, [1 x i8]* @p_str88, [1 x i8]* @p_str89, [1 x i8]* @p_str90, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str91, [1 x i8]* @p_str92)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([100 x i8]* %fb, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([100 x i8]* %fb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.24ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.24>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i4 [ 0, %._crit_edge ], [ %row_V, %loop_pixel_end ]"   --->   Operation 10 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.07ns)   --->   "%icmp_ln240 = icmp eq i4 %t_V, -6" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 11 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 0)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.45ns)   --->   "%row_V = add i4 %t_V, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 13 'add' 'row_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %2, label %loop_pixel_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str10) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str10)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 16 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %t_V, i3 0)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln1352_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %t_V, i1 false)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 18 'bitconcatenate' 'shl_ln1352_1' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.24ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 19 'br' <Predicate = (!icmp_ln240)> <Delay = 1.24>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%t_V_1 = phi i4 [ 0, %loop_pixel_begin ], [ %col_V, %hls_label_5_begin ]"   --->   Operation 21 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.07ns)   --->   "%icmp_ln241 = icmp eq i4 %t_V_1, -6" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 22 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.07> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 0)"   --->   Operation 23 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.45ns)   --->   "%col_V = add i4 %t_V_1, 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 24 'add' 'col_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln241, label %loop_pixel_end, label %hls_label_5_begin" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i4 %t_V_1 to i5" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 26 'zext' 'zext_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.52ns)   --->   "%add_ln253_1 = add i5 %shl_ln1352_1, %zext_ln253_1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 27 'add' 'add_ln253_1' <Predicate = (!icmp_ln241)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.48>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 28 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:243]   --->   Operation 29 'specpipeline' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:672->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 30 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:676->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 31 'specprotocol' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.07ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_V)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 32 'read' 'tmp' <Predicate = (!icmp_ln241)> <Delay = 3.07> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.07> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_3)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:681->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245]   --->   Operation 33 'specregionend' 'empty_43' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i5 %add_ln253_1 to i7" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 34 'zext' 'zext_ln253_2' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.68ns)   --->   "%add_ln253 = add i7 %zext_ln253_2, %shl_ln" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 35 'add' 'add_ln253' <Predicate = (!icmp_ln241)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i7 %add_ln253 to i64" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 36 'zext' 'zext_ln253' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%fb_addr = getelementptr [100 x i8]* %fb, i64 0, i64 %zext_ln253" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 37 'getelementptr' 'fb_addr' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (2.41ns)   --->   "store i8 %tmp, i8* %fb_addr, align 1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253]   --->   Operation 38 'store' <Predicate = (!icmp_ln241)> <Delay = 2.41> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp_2)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:254]   --->   Operation 39 'specregionend' 'empty_44' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %1" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241]   --->   Operation 40 'br' <Predicate = (!icmp_ln241)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str10, i32 %tmp_1)" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:255]   --->   Operation 41 'specregionend' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.25ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row.V') with incoming values : ('row.V', F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240) [8]  (1.25 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln240', F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:240) [9]  (1.07 ns)
	blocking operation 0.712 ns on control path)

 <State 3>: 1.78ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln241', F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:241) [21]  (1.07 ns)
	blocking operation 0.712 ns on control path)

 <State 4>: 5.49ns
The critical path consists of the following:
	fifo read on port 'img_data_stream_V' (F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245) [30]  (3.07 ns)
	'store' operation ('store_ln253', F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:253) of variable 'tmp', F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:679->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_core.h:711->F:/Vivado/Vivado/2019.2/common/technology/autopilot/hls/hls_video_io.h:245 on array 'fb' [38]  (2.42 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
