Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 30 10:19:44 2025
| Host         : DESKTOP-JSM332P running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1633 |
| Unused register locations in slices containing registers |  4198 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           51 |
|      2 |           19 |
|      3 |           20 |
|      4 |          129 |
|      5 |           69 |
|      6 |           53 |
|      7 |           31 |
|      8 |          284 |
|      9 |           32 |
|     10 |           77 |
|     11 |           52 |
|     12 |           62 |
|     13 |           34 |
|     14 |           26 |
|     15 |           12 |
|    16+ |          682 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3810 |         1181 |
| No           | No                    | Yes                    |              36 |           14 |
| No           | Yes                   | No                     |            4695 |         1722 |
| Yes          | No                    | No                     |           15575 |         3948 |
| Yes          | No                    | Yes                    |              45 |           18 |
| Yes          | Yes                   | No                     |           12793 |         3316 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                Clock Signal                                                |                                                                                                                                   Enable Signal                                                                                                                                  |                                                                                                                           Set/Reset Signal                                                                                                                          | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[31]_i_1_n_0                                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                        | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           |                                                                                                                                                                                                                                                                                  | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk                            |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk             |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk             |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                       | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                |                1 |              1 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                        | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                        | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                             | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                    | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                          |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_valid_reg_1                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset19_out                                                                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                                             | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              1 |
| ~design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                                                  |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                     | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                               |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_start_div                                                                                                                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                                                           |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                        | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                                                |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                        | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[0]_i_1_n_0                                                                                                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                        | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_n_0                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                      | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                             |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/rgb2dvi/U0/LockLostReset/aRst_int                                                                                                                                                                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                              |                1 |              2 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                        | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_ADDSUB_I/mem_left_shift_4                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i         |                1 |              3 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                              |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                       |                                                                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                2 |              3 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                            |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                      |                2 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                      | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                  |                1 |              4 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/mdm_0/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                           | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state[3]_i_1_n_0                                                                                                                                                                | design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                     | design_1_i/car_iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                           |                1 |              4 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/MDM_Core_I1/p_3_out                                                                                                                                                                                                                                          | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_100m/U0/bus_struct_reset[0]                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/mOutPtr[3]_i_1_n_2                                                                                                                                              | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                      | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[19][0]                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                    | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                      | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                    | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[56][0]                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                         | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                       | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                      | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_awready0                                                                                                                                                                                                 | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/axi_arready0                                                                                                                                                                                                 | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                 | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                                                             |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                       | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/internal_full_n_reg[0]                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/sel                                                                                                                  | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/E[0]                                                                                                                                                                                                                | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                       |                                                                                                                                                                                                                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/mOutPtr[3]_i_1__0_n_2                                                                                                                                          | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                    | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[11][0]                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[3][0]                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_PipeRun_i_reg_0[0]                                                                                                                                                                               | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[35][0]                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[59][0]                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[51][0]                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                             | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[27][0]                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[43][0]                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                           | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                         | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                               | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/internal_full_n_reg[0]                                                                                                                                                                                   | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[3].w_issuing_cnt_reg[24][0]                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_master_slots[4].w_issuing_cnt_reg[32][0]                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[1][0]                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/E[0]                                                                                                                                                                                                     | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/internal_full_n_reg[0]                                                                                                                                                                                   | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                           | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                                | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                        | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/E[0]                                                                                                                                                                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/internal_empty_n_reg                                                                                                    | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/mi_cntr_reg_n_0_[1]                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.state[1]_i_1_n_0                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                    | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                             | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                      | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                                           | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/E[0]                                                                                                                                                                                                     | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/tmp_31_reg_12420                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/row_assign_9_0_t_reg_12570                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                                         | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                                           | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                                  | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/start_for_xFSupprocq_U/mOutPtr[3]_i_1__1_n_2                                                                                                                                       | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                               | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                    | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                1 |              4 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[11][0]                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              4 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/ar_active_reg                                                                                                                                  | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                         |                1 |              4 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           |                                                                                                                                                                                                                                                                                  | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                        | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/Canny_accel_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                | design_1_i/image_processing/Canny_accel_0/inst/Canny_accel_AXILiteS_s_axi_U/rdata[7]_i_1_n_2                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                       | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/proc_sys_reset_100m/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/Canny_accel_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                                 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                               | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                   | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                   |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/GEN_STS_GRTR_THAN_8.ovrflo_err_reg_0[0]                                                                                                                                   | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_2_out                                                                                                                                                               |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                           | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                    |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_div_delay_reg[2]_1[0]                                                                                                                                                | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                                                 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                 | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/NMS_5_i_reg_15030                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                               |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                                                                          | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/luma_1_V_fu_166[4]_i_1_n_0                                                                                                                                                                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                          |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                     | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                      | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                                  |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                                 | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                    |                                                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                              | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_4                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                                          | design_1_i/car_iop_arduino/xadc_wiz_0/inst/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/tmp_34_reg_14340                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_CS_fsm_state2                                                                                                                                   |                                                                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                               | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/proc_sys_reset_100m/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                 | design_1_i/proc_sys_reset_100m/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/buf_2_V_U/xFAverageGaussianbkb_ram_U/internal_empty_n_reg                                                                                                  | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/ap_block_pp0_stage0_subdone3_in                                                                                                                                   | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/angle_1_V_U/xFSuppression3x3_hbi_ram_U/internal_empty_n_reg                                                                                                    | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_1_i/image_processing/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/ap_block_pp0_stage0_subdone3_in                                                                                                                             | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                                 | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/S_thres_byval_c_U/ap_sync_reg_Block_codeRepl17_pro_U0_ap_start_reg[0]                                                                                                                                                              | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/waddr                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/mem_float_operation_2                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                       |                                                                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                 |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg_0                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/row_assign_9_0_t_reg_14540                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg2_reset                                                                                                  |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | design_1_i/car_iop_arduino/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                3 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                      |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                    |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/E[0]                                                                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                             | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                       |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                 |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                               | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                               | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_NS_fsm[9]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                               |                                                                                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usGenCounter[6]_i_1_n_0                                                                                                                                          |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/color_detect_udivbkb_U30/color_detect_udivbkb_div_U/color_detect_udivbkb_div_u_0/E[0]                                                                                                                                  | design_1_i/image_processing/color_detect/inst/CvtColor_U0/color_detect_udivbkb_U30/color_detect_udivbkb_div_U/color_detect_udivbkb_div_u_0/loop[0].remd_tmp[1][7]_i_1_n_2                                                                                           |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/color_detect_udivbkb_U30/color_detect_udivbkb_div_U/color_detect_udivbkb_div_u_0/E[0]                                                                                                                                  | design_1_i/image_processing/color_detect/inst/CvtColor_U0/color_detect_udivbkb_U29/color_detect_udivbkb_div_U/color_detect_udivbkb_div_u_0/loop[0].remd_tmp[1][7]_i_1__0_n_2                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                              | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                   | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/ap_CS_fsm_state7                                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/buf_2_V_U/xFAverageGaussianbkb_ram_U/or_cond_i_reg_1129_reg[0]                                                                                     | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                      | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[185]_i_1_n_0                                                                                                                             |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                     |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                                 | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_1_n_0                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_0                                                                                                                        | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_0                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                              | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/p_Val2_s_reg_3620                                                                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/p_Val2_s_reg_362                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/Mat2AXIvideo_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                          | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                  |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                 | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                     | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[28]_1[0]                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                  |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                 |                                                                                                                                                                                                                                                                     |                7 |              8 |
|  design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |              8 |
| ~design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0                                                           | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                            | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                             | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/reg_1870                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/src_buf2_V_0_i_i_reg_3990                                                                                                                                  | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/src_buf2_V_0_i_i_reg_399                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                         | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                         | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                         | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[1]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[3]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[2]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[0]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                    | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                    | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                              | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[2]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[0]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[3]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/E[1]                                                                                                                                                                                      | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                                 | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                    | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                    | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                                              | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                                       | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                                        | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_1[2]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_1[3]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3][1]                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3][3]                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_0[0]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_0[1]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3][2]                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_0[2]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3][0]                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_1[1]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_0[3]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_wstrb[3]_1[0]                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/E[3]                                                                                                                                                                          | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/E[1]                                                                                                                                                                          | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/E[2]                                                                                                                                                                          | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/E[0]                                                                                                                                                                          | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                          | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                        | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                      | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                        | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                               | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                        | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                         | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                          | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[6]                                                                                                                                                                                                    | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[14]                                                                                                                                                                                                   | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[30]                                                                                                                                                                                                   | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/p_1_in[22]                                                                                                                                                                                                   | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                 | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                        | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                         | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[7]                                                                                                                                                                 | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                                                                | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                                                                | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                                                                | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                      | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                    | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                    | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_lowthreshold_c_U/U_fifo_w8_d5_A_ram/shiftReg_ce                                                                                                                                  |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/in_strm_V_data_V_0_load_B                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/in_strm_V_data_V_0_load_A                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/tmp_data_V_reg_1890                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/Canny_accel_AXILiteS_s_axi_U/int_low_threshold[7]_i_1_n_2                                                                                                                                                                         | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/Canny_accel_AXILiteS_s_axi_U/int_high_threshold[7]_i_1_n_2                                                                                                                                                                        | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/p_highthreshold_c_U/U_fifo_w8_d5_A_ram/shiftReg_ce                                                                                                                                 |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/internal_empty_n_reg                                                                                                                                      | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/grp_Filter2D_fu_40_p_src_data_stream_V_read                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/p_Val2_3_reg_16440                                                                                                                                                                                   | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/p_Val2_3_reg_1644[7]_i_1_n_2                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_CS_fsm_state10                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_phi_reg_pp1_iter6_storemerge_reg_4620                                                                                                           |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/buf_cop_2_V_1_reg_1171_3                                                                                                                           |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/buf_cop_1_V_reg_11590                                                                                                                              |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/buf_cop_0_V_1_reg_11640                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/grp_xFSobel3x3_fu_54_p_src_mat_V_V_read                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/storemerge_reg_462[7]_i_1_n_2                                                                                                                      |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/internal_empty_n_reg                                                                                                                                      | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/grp_Filter2D_fu_40_p_src_data_stream_V_read                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/strm_in_V_data_V_0_load_A                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/tmp_data_V_reg_2230                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/strm_in_V_data_V_0_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/strm_out_V_data_V_1_load_A                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/strm_out_V_data_V_1_load_B                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/strm_out_V_data_V_1_load_B                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/strm_out_V_data_V_1_load_A                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/strm_in_V_data_V_0_load_A                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/strm_in_V_data_V_0_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/tmp_data_V_reg_2230                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                        | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_alpha_V0                                                                                                                                                                                             | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_CS_fsm_state2                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_enable_reg_pp0_iter11                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/p_Val2_11_reg_1306[7]_i_2_n_2                                                                                                                                                                                          | design_1_i/image_processing/color_detect/inst/CvtColor_U0/p_Val2_11_reg_1306                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/p_Val2_11_reg_1306[7]_i_2_n_2                                                                                                                                                                                          | design_1_i/image_processing/color_detect/inst/CvtColor_U0/p_Val2_s_reg_1311                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/reg_1870                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_U/design_1_a0_demosaic_0_DebayerG_linebuf_bkb_ram_U/WEA[0]                                                                                                                          |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_a0_demosaic_0_DebayerG_linebuf_bkb_ram_U/WEA[0]                                                                                                                          |                                                                                                                                                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                             | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                                 | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                                     | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                             | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp_387_i_i_reg_3913_pp0_iter13_reg_reg[0]_0                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                           | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp_387_i_i_reg_3913_pp0_iter13_reg_reg[0]_10                                                                                                                                              |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_1                                                                                                                                                                                           | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp_387_i_i_reg_3913_pp0_iter13_reg_reg[0]_1                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                                                                    | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/exitcond7_i_reg_2302_pp0_iter4_reg_reg[0]_1                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_0                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/exitcond7_i_reg_2302_pp0_iter4_reg_reg[0]_0                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]    | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg_0[0]                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                       | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_alpha_V0                                                                                                                                                                                        | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_enable_reg_pp0_iter11                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_CS_fsm_state2                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                          | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                          |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                              | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                |                                                                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                              |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                5 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/ap_NS_fsm[4]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/p_27_out                                                                                                                                                          |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                          | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                      |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                     | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/FSM_onehot_state[8]_i_1_n_0                                                                                                                                                   | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/p_Val2_3_reg_3520                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/axi_last_V_2_i_i_reg_2391_out                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/axi_data_V_1_i_i_reg_205[7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                    | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/S_thres_byval_c_U/E[0]                                                                                                                                                                                                             | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                        |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                    |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                 |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                    | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/ap_NS_fsm1                                                                                                                                                 | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/p_0_in0                                                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_strm_V_V_U/internal_full_n_reg_0[0]                                                                                                                                                                                          | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_NS_fsm1                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/sum9_reg_13950                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFDuplicate_rows_U0/ap_CS_fsm_state2                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFDuplicate_rows_U0/ap_CS_fsm_state5                                                                                                                                               | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFDuplicate_rows_U0/t_V_reg_178                                                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/tmp_i_mid2_v_reg_188910                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/Mat2AXIvideo_U0/i_V_reg_1990                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/ap_CS_fsm_state12                                                                                                                                                 | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/t_V_reg_147                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/ap_CS_fsm_state2                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                                                                                                                | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/Mat2AXIvideo_U0/t_V_reg_122_0                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFMagnitudeKernel_U0/ap_CS_fsm_state6                                                                                                                                              | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFMagnitudeKernel_U0/i_reg_117                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/Q[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |                3 |             10 |
|  design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk             | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/pwm_counter                                                                                                                                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/pwm_counter[9]_i_1_n_0                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/not_i_i_reg_14320                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]        |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/ap_CS_fsm_state5                                                                                                                                                                                         | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/i_i_reg_139_0                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFMagnitudeKernel_U0/ap_CS_fsm_state2                                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/ap_CS_fsm_state6                                                                                                                                                                                         | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/i_reg_113_0                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_CS_fsm_state23                                                                                                                                  | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_NS_fsm1                                                                                                                            |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/i_1_reg_1800                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/ap_CS_fsm_state12                                                                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/i_i_reg_133_0                                                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/i_1_reg_1800                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/ap_CS_fsm_state2                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/ap_CS_fsm_state6                                                                                                                                                                                         | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/i_reg_113_0                                                                                                                                                                                 |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/eol_2_i_i_reg_289                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                           | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/sign_reg1                                                                                                                                                                                             | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_CS_fsm_state13                                                                                                                                  |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                   |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                    |                                                                                                                                                                                                                                                                     |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/ap_CS_fsm_state48                                                                                                                                                                                                      | design_1_i/image_processing/color_detect/inst/CvtColor_U0/i_i_reg_243                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk             | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/pwm_counter                                                                                                                                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/pwm_counter[9]_i_1_n_0                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                        | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                      |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/post_process_U0/i_reg_141[9]_i_1_n_2                                                                                                                                                                                              | design_1_i/image_processing/Canny_accel_0/inst/post_process_U0/i_reg_141                                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_CS_fsm_state1290                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                           | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                      | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/pwm_counter                                                                                                                                                                                           | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/pwm_counter[9]_i_1_n_0                                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                        | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/ap_CS_fsm_state2                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                                      | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/ap_CS_fsm_state5                                                                                                                                                                                         | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/i_i_reg_139_0                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                              |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                       | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                                           | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                           |                3 |             10 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                                                                            |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb_intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                            |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                        |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFDuplicate_rows_U0/t_V_1_reg_1890                                                                                                                                                 | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFDuplicate_rows_U0/t_V_1_reg_189                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_1/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFMagnitudeKernel_U0/j_reg_1280                                                                                                                                                    | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFMagnitudeKernel_U0/j_reg_128                                                                                                                                        |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/j_i_reg_1440                                                                                                                                                                                                        | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/j_i_reg_144                                                                                                                                                                                            |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_CS_fsm_state11                                                                                                                                  | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_NS_fsm132_out                                                                                                                      |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_CS_fsm_state1287                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_NS_fsm113_out                                                                                                                                                                                               | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_CS_fsm_state1286                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                               |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/j_i_mid2_reg_188850                                                                                                                                                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/j_i_mid2_reg_18885                                                                                                                                                                                |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/p_Val2_3_reg_3810                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/buf_0_V_U/xFAverageGaussianbkb_ram_U/E[0]                                                                                                                  | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/start_for_xFSupprocq_U/SR[0]                                                                                                                                          |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/p_Result_s_reg_16280                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/E[0]                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_112_i_i_reg_10150                                                                                                                                      |                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_i_reg_1510                                                                                                                                                                                                      | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_i_reg_151                                                                                                                                                                                          |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_reg_7720                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/j_i_reg_150[10]_i_2_n_2                                                                                                                                                                                  | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                    |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/rdata[15]_i_1_n_0                                                                                                                                                                         |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/t_V_10_reg_1580                                                                                                                                                   | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/t_V_10_reg_158                                                                                                                                       |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                   | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/j_reg_1240                                                                                                                                                                                               | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/ap_NS_fsm1                                                                                                                                                                                  |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/sign_reg1                                                                                                                                                                              | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/j_reg_1240                                                                                                                                                                                               | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/ap_NS_fsm1                                                                                                                                                                                  |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/j_i_reg_150[10]_i_2_n_2                                                                                                                                                                                  | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                    |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/sign_reg1                                                                                                                                                                              | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_i_reg_1293_reg0                                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/tmp_11_i_reg_13910                                                                                                                                             |                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/t_V_5_reg_4640                                                                                                                                                 | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/t_V_5_reg_464                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/col_V_1_reg_1377[10]_i_1_n_2                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/col_V_3_reg_11170                                                                                                                                  |                                                                                                                                                                                                                                                                     |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_state7                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/buf_0_V_U/xFSuppression3x3_jbC_ram_U/ap_enable_reg_pp0_iter0_reg                                                                                               | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/clear                                                                                                                                             |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_NS_fsm[2]                                                                                                                                       | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/i_op_assign_1_reg_300[12]_i_1_n_2                                                                                                     |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_NS_fsm[6]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                5 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                |                                                                                                                                                                                                                                                                     |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/t_V_8_reg_3780                                                                                                                                     | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/t_V_8_reg_378_2                                                                                                                       |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/j_i_reg_2540                                                                                                                                                                                                           | design_1_i/image_processing/color_detect/inst/CvtColor_U0/j_i_reg_254                                                                                                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/col_V_4_reg_10030                                                                                                                                          |                                                                                                                                                                                                                                                                     |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/t_V_reg_3100                                                                                                                                       | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/t_V_reg_310_1                                                                                                                         |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/t_V_2_reg_3630                                                                                                                                             | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/t_V_2_reg_363                                                                                                                                 |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_i_i_reg_943[10]_i_1_n_2                                                                                                                                |                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_CS_fsm_state8                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/Mat2AXIvideo_U0/t_V_1_reg_1330                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/Mat2AXIvideo_U0/t_V_1_reg_133                                                                                                                                                                                      |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/col_V_reg_10360                                                                                                                                    |                                                                                                                                                                                                                                                                     |                6 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                               |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_CS_fsm_state1291                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_CS_fsm_state1288                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                    | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                           |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/tmp_69_i_reg_189160                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                                | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |                2 |             12 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                                 | design_1_i/video_output/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                              | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                           |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                             |                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/p_6_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                4 |             12 |
|  vid_pclk_IBUF_BUFG                                                                                        |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/p_24_in                                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_s_reg_23150                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                              |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             12 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/usedw[0]_i_1_n_2                                                                                                                                               | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                         | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_2_n_0                                                                                                                        | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                           |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/ap_NS_fsm1                                                                                                                                                 | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/t_V_9_reg_3390_in[2]                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                          | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/val_curY_V_fu_130[11]_i_2_n_2                                                                                                                                                                                     | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/val_curY_V_fu_130[11]_i_1_n_2                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/val_curY_V_1_fu_134[11]_i_2_n_2                                                                                                                                                                                   | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/val_curY_V_1_fu_134[11]_i_1_n_2                                                                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_s_reg_20940                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/E[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen420_in                                                                        |                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_1_reg_38650                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                           | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0[0]                                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                         |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                           | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                        | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                     |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]      |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/brmerge_reg_15150                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/col_assign_2_t_reg_1528[1]_i_1_n_2                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                            |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/brmerge_reg_13130                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/col_assign_2_t_reg_1326[1]_i_1_n_2                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_a0_demosaic_0_DebayerG_linebuf_bkb_ram_U/tmp_104_i_i_reg_3861_reg[0]                                                                                                     | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/exitcond_i_i_i_reg_999[0]_i_1_n_2                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_state17                                                                                                                                              | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/p_i_11_reg_1632                                                                                                                                   |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/l00_buf_0_V_reg_5380                                                                                                                                           |                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                  |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/exitcond_i_i_reg_13730                                                                                                                                         |                                                                                                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/or_cond5_i_reg_8450                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/p_54_in                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                        | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                         | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_state17                                                                                                                                              | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/read_ind_V_1_reg_1637                                                                                                                             |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/buf_0_V_U/xFAverageGaussianbkb_ram_U/p_40_in                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                         | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]_1[0]                                                                                                             |                                                                                                                                                                                                                                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_state17                                                                                                                                              | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/p_1_i_12_reg_1642                                                                                                                                 |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FSYNC_MODE_S2MM_FLUSH_SOF.frame_sync_out_reg[0]                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen80_in                                                                         |                                                                                                                                                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen72_in                                                                         |                                                                                                                                                                                                                                                                     |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen57_in                                                                         |                                                                                                                                                                                                                                                                     |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen64_in                                                                         |                                                                                                                                                                                                                                                                     |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                 | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                             |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                     | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]          |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                     |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                     |                6 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                         |                4 |             14 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                             | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                       |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/rgb2gray_mac_muladEe_U19/rgb2gray_mac_muladEe_DSP48_2_U/ap_block_pp0_stage0_subdone3_in                                                                                                                             |                                                                                                                                                                                                                                                                     |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                     | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                             | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                  |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                      | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                 |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                        | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                            |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/microblaze_0_local_memory/dlmb_bram_if_cntlr/U0/lmb_mux_I/p_6_out                                                                                                                                                                                     | design_1_i/proc_sys_reset_100m/U0/bus_struct_reset[0]                                                                                                                                                                                                               |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/g_2_i_i_reg_42680                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/buf_2_V_U/xFAverageGaussianbkb_ram_U/internal_empty_n_reg                                                                                                  |                                                                                                                                                                                                                                                                     |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter5_b2_i_reg_7800                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/p_63_in                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/stream_in_24_data_V_0_sel13                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_0                                                                                                                                                                           | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/src_buf_0_1_reg_4380                                                                                                                               | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/src_buf_0_1_reg_438_0                                                                                                                 |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                         | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/internal_full_n_reg[0]                                                                                                                                     |                                                                                                                                                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/xFCannyEdgeDetector_U0_p_highthreshold_read                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_reg[0]_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_enable_reg_pp1_iter11                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                      |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/tmp_10_reg_3170                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/CvtColor_U0/shiftReg_ce                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                         | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                              | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_state5                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/DebayerRandBatG_U0_bayerPhase_read                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/exitcond_i_reg_1002_pp0_iter43_reg_reg[0]_2[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/exitcond_i_reg_1002_pp0_iter43_reg_reg[0]_3[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/int_H_thres[15]_i_1_n_2                                                                                                                                                                              | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/xFSuppression3x3_U0_low_threshold_read                                                                                                                         |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/int_S_thres[15]_i_1_n_2                                                                                                                                                                              | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                      | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/int_V_thres[15]_i_1_n_2                                                                                                                                                                              | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                              | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                    | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                    | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/internal_full_n_reg_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_fu_116[7]_i_1_n_2                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_2_fu_124[7]_i_1_n_2                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/reg_1830                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_a0_demosaic_0_DebayerG_linebuf_bkb_ram_U/bayerWindow_val_0_V_4_fu_3260                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/analog2digital_0/inst/A1_reg__1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/Q[1]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_bayerPhase_out_write                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/shiftReg_ce                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_en_rgd_V_0_i_reg_7430                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_315/ap_NS_fsm1                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_0                                                                                                                                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_309/ap_NS_fsm1                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf              |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/plainStream2hlsMat_g_U0/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/reg_1950                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/analog2digital_0/inst/B0_reg__1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/j_i_i_reg_2280                                                                                                                                                                                         | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/j_i_i_reg_228                                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/analog2digital_0/inst/A0_reg__1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/analog2digital_0/inst/B1_reg__1                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_enable_reg_pp1_iter11                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                                       | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/t_V_reg_173_0                                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/i_V_reg_2990                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/t_V_1_reg_1840                                                                                                                                                                                         | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[1].Gen_Instr_DFF/Using_FPGA.Native_1[0]                                                                                                                 | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_0                                                                                                                                                                      | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state10                                                                                                                                                                                      | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state4                                                                                                                                                                          |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/ap_CS_fsm_state7                                                                                                                                                                                              | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/y_reg_233_0                                                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                        | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                 |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/strm2mat_U0/shiftReg_ce_1                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/plainStream2hlsMat_g_U0/shiftReg_ce                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/p_63_in                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                         | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                            |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                   |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]    | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/strm2mat_U0/shiftReg_ce                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/strm2mat_U0/shiftReg_ce_0                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/reg_1830                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/reg_1950                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state18                                                                                                                                                                                       | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/y_i_i_reg_518                                                                                                                                                                              |                6 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state2                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                                                                                                  |                                                                                                                                                                                                                                                                     |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/Q[1]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state8                                                                                                                                                                                 | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/y_i_reg_359                                                                                                                                                                         |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/exitcond1_i_reg_11130                                                                                                                              |                                                                                                                                                                                                                                                                     |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/Q[1]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/stream_in_24_data_V_0_sel13                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                               |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                               |                9 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/x_reg_2440                                                                                                                                                                                                    | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                         |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/axi_intc/U0/INTC_CORE_I/p_0_in                                                                                                                                                                                                                           |                5 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                                                             |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/G_1_reg_10500                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                7 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state9                                                                                                                                                                               | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/y_i_reg_455                                                                                                                                                                       |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                          |                                                                                                                                                                                                                                                                     |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/CV_V_i_reg_25320                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/p_Result_s_reg_14100                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/ret_V_14_i_reg_25070                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/H_V_2_reg_12090                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_1/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/doublethres_U0/scl_val_1_reg_3250                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                             |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                       | design_1_i/car_iop_arduino/motor_driver_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                               |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                  |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                     |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/tmp_13_i_reg_10880                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                7 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp_102_i_i_reg_10710                                                                                                                                      |                                                                                                                                                                                                                                                                     |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/ap_CS_fsm_reg[2]                                                                                                        |                                                                                                                                                                                                                                                                     |                8 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_a0_demosaic_0_DebayerG_linebuf_bkb_ram_U/exitcond2_i_i_reg_38520                                                                                                         |                                                                                                                                                                                                                                                                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ap_NS_fsm[2]                                                                                                                                       | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/i_op_assign_1_reg_300[31]                                                                                                             |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                 | design_1_i/axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                       |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                        |                5 |             19 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0[0]                                                                                                                                       |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/tmp_13_reg_11980                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/p_1_in                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                7 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/p_41_in                                                                                                                                                                                                         | design_1_i/image_processing/Canny_accel_0/inst/pre_process211_U0/indvar_flatten_reg_153                                                                                                                                                                             |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/r_V_7_reg_11330                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/indvar_flatten_next_reg_188800                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/diff_reg_10930                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_counter[0]_i_1_n_0                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/r_V_5_reg_11530                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/doublethres_U0/indvar_flatten_reg_1910                                                                                                                                                                                             | design_1_i/image_processing/color_detect/inst/doublethres_U0/indvar_flatten_reg_191                                                                                                                                                                                 |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                     |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/p_110_demorgan_i_i68_s_reg_13000                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/intr/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                         |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_counter[0]_i_1_n_0                                                                                                                                                                   |                5 |             20 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                            |                6 |             20 |
|  design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/clk_1m | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter[19]_i_1_n_0                                                                                                                                                         | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/usCounter1                                                                                                                                                       |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/strm2mat_U0/strm_in_V_data_V_0_sel0                                                                                                                                                                                                | design_1_i/image_processing/color_detect/inst/strm2mat_U0/indvar_flatten_reg_145                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/clk_counter[0]_i_1_n_0                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                       |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/tmp4_reg_10860                                                                                                                                             |                                                                                                                                                                                                                                                                     |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.wb_fpu_result_i[10]_i_1_n_0                                                                                                                                           |                6 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/img_doublethres_data_U/U_fifo_w8_d2_A_ram/SRL_SIG_reg[1][1]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxPosLowX_2_fu_126                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                6 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxPosLowX_fu_114                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/gradx2_mat_V_V_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/internal_full_n_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady1_mat_V_V_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                   |                                                                                                                                                                                                                                                                     |                3 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/exitcond1_i_reg_2081[0]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/grady2_mat_V_V_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/gradx1_mat_V_V_U/U_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                   |                                                                                                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/g_x_V_reg_12130                                                                                                                                    |                                                                                                                                                                                                                                                                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tmp_36_reg_3760                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_reg[5]_1[0]                                                                                                                                          |                                                                                                                                                                                                                                                                     |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/post_process_U0/exitcond7_reg_2790                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                4 |             22 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             |                                                                                                                                                                                                                                                                                  | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/shift_n_reset1_out                                                                                                                                                                                                               |                5 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                         | design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             23 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                           | design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                               |                6 |             23 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                    | design_1_i/video_output/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                               |                6 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                       |                                                                                                                                                                                                                                                                     |               12 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/p_31_in                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/tmp_5_reg_4500                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/angle_buf_V_1_i_reg_5260                                                                                                                                       | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/angle_buf_V_1_i_reg_526                                                                                                                           |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/outpix_val_0_V_3_fu_1820                                                                                                                                                                                      | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/outpix_val_0_V_3_fu_182                                                                                                                                                                          |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/exitcond460_i_reg_1469_pp0_iter3_reg_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/stream_in_24_data_V_0_load_A                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/stream_in_24_data_V_0_load_B                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                       | design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                               |               10 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/outpix_val_0_V_3_fu_1820                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxPosLowY_fu_90                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d[1]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxPosLowY_2_fu_102                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/strm2mat_U0/strm_in_V_data_V_0_load_B                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/ZipperRemoval_U0_img_V_val_2_V_read                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/src_buf1_2_V_reg_10550                                                                                                                                     |                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/internal_full_n_reg[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_start_fpu_i_reg                                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/src_buf_0_1_reg_4380                                                                                                                               |                                                                                                                                                                                                                                                                     |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/exitcond460_i_reg_1267_pp0_iter3_reg_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                         | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                  |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/stream_in_24_data_V_0_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/stream_out_24_data_V_1_load_B                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/tmp_2_reg_4440                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/E[0]                                                                                                                                                                     | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_reset_Q                                                                                                                                                 |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/FPU_I/Use_FPU.FPU_DIV_I/mem_R[0]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                       |                                                                                                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                     | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                           |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                7 |             24 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                    | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_0[0]                                                                                                                                                                                            |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/strm2mat_U0/tmp_1_reg_2100                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/strm2mat_U0/strm_in_V_data_V_0_load_A                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/stream_in_24_data_V_0_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                   |               10 |             24 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/stream_out_24_data_V_1_load_B                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/stream_out_24_data_V_1_load_A                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                6 |             24 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/tmp_2_reg_4440                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/stream_out_24_data_V_1_load_A                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | design_1_i/ov5640_driver_wrapper/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                      |               10 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                      |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/tmp_14_i_reg_10450                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/axi_data_V_1_i_reg_213[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/tmp_29_i_reg_1138_reg0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                    | design_1_i/car_iop_arduino/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                            |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_start_router_config/inst_start_router_config_dp/stg1_reset                                                                                                               |                                                                                                                                                                                                                                                                     |                5 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                 | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                            |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               10 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                       |                                                                                                                                                                                                                                                                     |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                              | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                         |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                           | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                         |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                 |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req                                                                                                                                     |                                                                                                                                                                                                                                                                     |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_i_reg_151_pp0_iter1_reg0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                           |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/p_0_in                                                                                                                                       |                                                                                                                                                                                                                                                                     |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_hsdata_en                                                                                                                               |                                                                                                                                                                                                                                                                     |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_1                                                                                                               |                                                                                                                                                                                                                                                                     |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_0                                                                                                               |                                                                                                                                                                                                                                                                     |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/eol_2_i_reg_296                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                               |                9 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                               |               11 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_reg_0[0]                                                                                                                                           |               12 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFMagnitudeKernel_U0/push                                                                                                                                                          | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/rstCounter[0]_i_1_n_0                                                                                                                                                        |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/pop                                                                                                                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |               10 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/rstCounter[0]_i_1_n_0                                                                                                                                                        |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/tg67x_reg_4030                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/x_i_i_reg_5290                                                                                                                                                                                          | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/x_i_i_reg_529                                                                                                                                                                              |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/x_i_reg_4660                                                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/x_i_reg_466                                                                                                                                                                       |                8 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/reset                                                                                                                                                            |               11 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_b_0                                                                                                          |                                                                                                                                                                                                                                                                     |               14 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                     |                                                                                                                                                                                                                                                                     |                4 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_decoder[0].axisc_decoder_0/gen_static_routing.inst_decoder_pipeline/gen_AB_reg_slice.payload_a_1                                                                                                          |                                                                                                                                                                                                                                                                     |               13 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                     |                5 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                                        | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |                6 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/color_detect_udivbkb_U30/color_detect_udivbkb_div_U/color_detect_udivbkb_div_u_0/internal_full_n_reg                                                                                                                   | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |                7 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/arduino_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                                                                                                                                 |               10 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                 | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                              | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                        |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/post_process_U0/i_reg_1411                                                                                                                                                                                                        | design_1_i/image_processing/Canny_accel_0/inst/post_process_U0/i_reg_141                                                                                                                                                                                            |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                          |                5 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/arduino_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                 |               13 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                   | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/data[30]_i_1_n_0                                                                                                             |               10 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                                      |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                               |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                  | design_1_i/ov5640_driver_wrapper/axis_interconnect_back/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                               |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                            | design_1_i/image_processing/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                | design_1_i/image_processing/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/bayerPhase_c3_i_U/U_design_1_a0_demosaic_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                            |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/bayerPhase_c_i_U/U_design_1_a0_demosaic_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                           | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                          | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                              | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                            |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/stream_in_32_data_V_0_load_A                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/stream_in_32_data_V_0_load_B                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/inst/E[0]                                                                                                                                                                 | design_1_i/car_iop_arduino/motor_driver_0/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_0[0]                                                                                                                                              | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_1[0]                                                                                                                      | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_2[0]                                                                                                                      | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                   |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[4]_0[0]                                                                                                                      | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                      | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                    | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                   |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/state_reg[0]_0[0]                                                                                                                       | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/io_switch/inst/io_switch_v1_1_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                              | design_1_i/car_iop_arduino/io_switch/inst/axi_awready_i_1_n_0                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                         |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[2]_0[0]                                                                                                                       | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                    |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                                     | design_1_i/image_processing/axis_interconnect_back/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                                    |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[18]_0[0]                                                                                                                                           | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                          | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                             | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                               | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                           | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                 | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/E[0]                                                                                                                                                                                   | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                         | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                                                                      |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                     |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ap_CS_fsm_state2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ap_CS_fsm_state15                                                                                                                                                                                    | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/t_V_reg_241                                                                                                                                                                             |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/sof_1_i_fu_1000                                                                                                                                                                                                 | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/t_V_2_reg_224                                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/stream_out_32_data_V_1_load_A                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/t_V_1_reg_2520                                                                                                                                                                                       | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/t_V_1_reg_252                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                      |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/stream_out_32_data_V_1_load_B                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | design_1_i/car_iop_arduino/timer_subsystem/timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/delayed_last_1_reg_1990                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1721                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1135                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/s_axi_arvalid_0[0]                                                                                                                                                            | design_1_i/car_iop_arduino/AXI_ultrasonic_ranger_0/inst/AXI_ultrasonic_ranger_v1_0_S_AXI_inst/inst/SR[0]                                                                                                                                                            |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/inst/E[0]                                                                                                                                                                 | design_1_i/car_iop_arduino/motor_driver_1/axi_motor_ctrl_sel_0/inst/axi_motor_ctrl_sel_v1_0_S_AXI_inst/axi_awready_i_1_n_0                                                                                                                                          |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/src_buf_1_1_reg_4140                                                                                                                               | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/src_buf_1_1_reg_414_4                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/E[0]                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                             | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/p_0_in[1]                                                                                                                                                                                 | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/pulseCounter[0]_i_1_n_0                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ap_CS_fsm_state2                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                        | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata                                                                                                                                                                                               | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                      |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                           | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/E[0]                                                                                                                                                                                   | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/slv_reg_rden__0                                                                                                                                                                                        | design_1_i/car_iop_arduino/AXI_Encoder_1/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/SR[0]                                                                                                                                                                        |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                               | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                            |               32 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                                | design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                        |                6 |             32 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/stream_in_32_data_V_0_load_B                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               11 |             32 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/stream_in_32_data_V_0_load_A                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                   |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                       |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumY_reg_8170                                                                                                                                                                                               | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumY_reg_817[31]_i_1_n_2                                                                                                                                                                       |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumX_2_fu_106                                                                                                                                                                                               | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumX_2_fu_106[31]_i_1_n_2                                                                                                                                                                      |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumY_2_fu_82                                                                                                                                                                                                | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumY_2_fu_82[31]_i_1_n_2                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumX_reg_8290                                                                                                                                                                                               | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/maxValSumX_reg_829[31]_i_1_n_2                                                                                                                                                                       |                8 |             32 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                 | design_1_i/video_output/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag[0]_i_1_n_0                                                                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                               | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                       |                7 |             32 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                                                                |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[9]                                                                             | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_op_assign_1_fu_94[31]_i_2_n_2                                                                                                                                                                                   | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_op_assign_1_fu_94[31]_i_1_n_2                                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_op_assign_fu_118[31]_i_2_n_2                                                                                                                                                                                    | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/i_op_assign_fu_118[31]_i_1_n_2                                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                         |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_strm_V_V_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                 | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[11]_i_1_n_0                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                             |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/generateOutPre0_reg                                                                                                                                                           | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                               | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/Block_codeRepl17_pro_U0/ap_NS_fsm10_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/Block_codeRepl17_pro_U0/ap_NS_fsm11_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/Block_codeRepl17_pro_U0/ap_NS_fsm1                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/TCSR0_GENERATE[20].TCSR0_FF_I                                                                                                                                                 | design_1_i/car_iop_arduino/timer_subsystem/timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                          | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                8 |             32 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/int_mode0                                                                                                                                                                                                | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_control_inv                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata                                                                                                                                                                                                    | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                                               | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1721                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1135                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                    | design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/ar_hs                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1713                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                              |                                                                                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1717                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                      | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/delayed_last_1_reg_1990                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                             | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/stream_out_32_data_V_1_load_B                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/p_0_in[1]                                                                                                                                                                                 | design_1_i/car_iop_arduino/AXI_Encoder_0/inst/AXI_Encoder_v1_0_S_AXI_inst/encoder_inst/pulseCounter[0]_i_1_n_0                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/stream_out_32_data_V_1_load_A                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                                                                                                                | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                                                                                                                                                   |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_0[0]                                                                                                                 | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/E[0]                                                                                                                               | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/addr_r_reg[3]_1[0]                                                                                                                 | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.s_axi_ctrl_areset                                                                                                                                                              |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axis_interconnect_front/xbar/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_read/out0[0]                                                                                                                             |                                                                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/t_V_1_reg_2660                                                                                                                                                                                       | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/t_V_1_reg_266                                                                                                                                                                           |                8 |             32 |
|  vid_pclk_IBUF_BUFG                                                                                        |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                 |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ap_CS_fsm_state15                                                                                                                                                                                    | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/t_V_reg_255                                                                                                                                                                             |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_unpack/inst/last_9_2_reg_465[0]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/pixel_unpack/inst/last_9_2_reg_465[0]_i_1_n_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                 | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                             | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                  |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_1/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               13 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1717                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/motor_driver_0/axi_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                     |               16 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                        |                                                                                                                                                                                                                                                                     |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                        |                                                                                                                                                                                                                                                                     |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                                                                     | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle_reg[0]                                                                                                                                                                  |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                     | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                   |               18 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1713                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                7 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                |                                                                                                                                                                                                                                                                     |                9 |             34 |
|  vid_pclk_IBUF_BUFG                                                                                        | design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                | design_1_i/ov5640_driver_wrapper/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                |                                                                                                                                                                                                                                                                     |               10 |             34 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                        | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                        |               11 |             34 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                        |                8 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                     |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp_188_i_i_reg_41940                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/z_reg_370[0]_i_2_n_0                                                                                                                                                                             | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/x_i_reg_381                                                                                                                                                                         |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                                                                                                     |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                   | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2[0]                                                                                                                                                            |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/angle_1_V_U/xFSuppression3x3_hbi_ram_U/internal_empty_n_reg                                                                                                    |                                                                                                                                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                7 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_data_reg_out_en                                                                                                                                               | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_2[0]                                                                                                                                                            |               12 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                |                                                                                                                                                                                                                                                                     |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                6 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                                 |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                     |                8 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                     |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               11 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                              | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                |                6 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/p_lshr_i_reg_11880                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               12 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                       | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                            |                5 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                                                     |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/H_V_1_reg_11630                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                            |               12 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                       |                6 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/tmp_30_i_reg_11580                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/tmp25_reg_16080                                                                                                                                                                                      |                                                                                                                                                                                                                                                                     |               11 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |                7 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                6 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/H_V_3_reg_12190                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/ret_V_2_reg_11830                                                                                                                                  |                                                                                                                                                                                                                                                                     |               12 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                             |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |               17 |             38 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                                |               16 |             38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                          |                                                                                                                                                                                                                                                                     |                5 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                     |                5 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                9 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                7 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                     |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/src_buf1_0_V_reg_4250                                                                                                                                      | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/src_buf1_0_V_reg_425                                                                                                                          |                9 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                                                     |                5 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                           |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                    | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |               11 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                        | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                    |               15 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_phi_mux_indvar_flatten_phi_fu_18719_p41                                                                                                                                                                     | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/i_i_reg_18726                                                                                                                                                                                     |               12 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                         |               16 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                7 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |                6 |             41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/internal_empty_n_reg                                                                                                    |                                                                                                                                                                                                                                                                     |               11 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                      | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                              |                6 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                    |               18 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               16 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_sccb/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                               |               15 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                    | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                           |                7 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                     | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                            |               12 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                         | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                 |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/pixel_pack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                           |               19 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/pixel_unpack/inst/pixel_unpack_AXILiteS_s_axi_U/ap_rst_n_inv                                                                                                                                                                            |               18 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                              | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                        |                6 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/ap_CS_fsm_state7                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                                     |               10 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/res_strm_V_U/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSobel_U0/grp_xFSobel3x3_fu_54/buf_2_V_U/xFAverageGaussianbkb_ram_U/or_cond_i_reg_1129_reg[0]                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAverageGaussianMas_U0/ap_CS_fsm_state16                                                                                                                                          |                                                                                                                                                                                                                                                                     |               12 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                8 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |                9 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                     |               11 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               10 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               12 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[2]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                     |               13 |             46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[3]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                     |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                     |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                9 |             47 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             | design_1_i/mdm_0/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                6 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               11 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/ap_rst_n_inv                                                                                                                                                                                       |               18 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                              |                                                                                                                                                                                                                                                                     |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                                             |                                                                                                                                                                                                                                                                     |               10 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                     |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ce119_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |               12 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/src_kernel_win_0_va_4_fu_138[7]_i_1_n_2                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                    | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ce118_out                                                                                                                                                                                            |                                                                                                                                                                                                                                                                     |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                   | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/pixBuf_0_val_0_V_2_reg_21380                                                                                                                                                                     |                                                                                                                                                                                                                                                                     |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                                                     |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/ap_sync_reg_Block_codeRepl17_pro_U0_ap_start_reg_0[0]                                                                                                                                                |                                                                                                                                                                                                                                                                     |                6 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                                     |                9 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                       |                                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/ZipperRemoval_U0/shiftReg_ce                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/rgb2gray_0/inst/AXIvideo2Mat_U0/AXIvideo2Mat_U0_img_data_stream_2_V_write                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/pixBuf_0_val_0_V_1_reg_23590                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               13 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               10 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |                8 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_NS_fsm1                                                                                                                                                     | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_state5                                                                                                                                  |               12 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                7 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |                9 |             49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                  |                                                                                                                                                                                                                                                                     |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                      | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                         |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                   | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                   |                8 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                             |                                                                                                                                                                                                                                                                     |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/SobelX_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |               18 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/l00_buf_2_V_reg_14410                                                                                                                                          |                                                                                                                                                                                                                                                                     |               20 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/SobelY_accel_0/inst/hlsMat2plainStream_g_U0/ap_rst_n_inv                                                                                                                                                                                |               18 |             51 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |               12 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                            | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                            |                8 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                      |               13 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter4_reg                                                                                               |                                                                                                                                                                                                                                                                     |               12 |             53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFMagnitudeKernel_U0/tmp_22_reg_2380                                                                                                                                               |                                                                                                                                                                                                                                                                     |               15 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/AXI_PWM_Servo/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                                          |               23 |             54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                               |               24 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                      |                                                                                                                                                                                                                                                                     |               12 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_0/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |               22 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/motor_driver_1/AXI_PWM_Motor/inst/AXI_PWM_v1_0_S_AXI_inst/inst/s_axi_aresetn_0                                                                                                                                                           |               28 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                              |               16 |             55 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                |               16 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                 |               14 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                                                     |               11 |             55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/design_1_a0_demosaic_0_DebayerRatBorBatRkbM_ram_U/ce1                                                                                                                     |                                                                                                                                                                                                                                                                     |               20 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                   | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                9 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                      | design_1_i/image_processing/axi_dma_proc/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                              |                8 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/ap_CS_fsm_state16                                                                                                                                              |                                                                                                                                                                                                                                                                     |               23 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                         | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |               10 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                     | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                       |                9 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               18 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/axi_dma_proc/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                              |               20 |             63 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                    |                                                                                                                                                                                                                                                                     |               17 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_315/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               13 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/findMaxRegion_U0/shiftReg_ce                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                     |               15 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/tmp_41_reg_1282[0]_i_1_n_2                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/tmp_49_reg_1484[0]_i_1_n_2                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               18 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                                     |                9 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/ret_V_18_i_reg_24930                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               23 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/p_Result_10_reg_12300                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               18 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/internal_empty_n_reg                                                                                                                                      |                                                                                                                                                                                                                                                                     |               15 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               12 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                        |                                                                                                                                                                                                                                                                     |               20 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                               | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               19 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               13 |             67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/p_Result_10_reg_12300                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               20 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/internal_empty_n_reg                                                                                                                                      |                                                                                                                                                                                                                                                                     |               19 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               15 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_17_fu_2660                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               18 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |               21 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_6_fu_3540                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               20 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               11 |             73 |
|  vid_pclk_IBUF_BUFG                                                                                        |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               15 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               11 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               10 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               14 |             73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                         | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               15 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               15 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               10 |             75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               24 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               16 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               15 |             78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               15 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               17 |             79 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/l00_buf_0_V_reg_5380                                                                                                                                           | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFSuppression3x3_U0/l00_buf_0_V_reg_538                                                                                                                               |               19 |             80 |
|  design_1_i/mdm_0/U0/No_Dbg_Reg_Access.BUFG_DRCK/Ext_JTAG_DRCK                                             |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               24 |             81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                           | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                              |               16 |             82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/xFAngleKernel_U0/ap_block_pp0_stage0_subdone3_in                                                                                                                                   |                                                                                                                                                                                                                                                                     |               13 |             84 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               16 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                             |               17 |             85 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/tmp_142_i_i_reg_41190                                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               28 |             92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/ap_sync_reg_Block_codeRepl17_pro_U0_ap_start_reg_1[0]                                                                                                                                                |                                                                                                                                                                                                                                                                     |               28 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_18_fu_222[7]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               26 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/color_detect_AXILiteS_s_axi_U/int_ap_start_reg_0[0]                                                                                                                                                                                |                                                                                                                                                                                                                                                                     |               16 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1195                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               19 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1725                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               21 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/delayed_last_2_reg_3870                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                     |               19 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1729                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               17 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/pixel_pack/inst/ap_condition_1733                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                     |               18 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1729                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               23 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1733                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               22 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1195                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               26 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/delayed_last_2_reg_3870                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               24 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/pixel_pack/inst/ap_condition_1725                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               22 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |               13 |            104 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/addconv11_i_i_reg_40790                                                                                                                                                                                 |                                                                                                                                                                                                                                                                     |               40 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                               |                                                                                                                                                                                                                                                                     |               14 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/v_demosaic_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |               49 |            118 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_1_fu_2740                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               23 |            120 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelY_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ap_NS_fsm[2]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               35 |            123 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[16]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                     |               16 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/Canny_accel_0/inst/xFCannyEdgeDetector_U0/grp_xFCannyKernel_fu_80/magnitude_mat_V_V_U/ap_rst_n_0                                                                                                                                        |               58 |            129 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerRandBatG_U0/ret_V_50_i_reg_2291[8]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                     |               47 |            154 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/ret_V_70_i_i_reg_40360                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               48 |            156 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_0_V_1_fu_2340                                                                                                                                                                           |                                                                                                                                                                                                                                                                     |               45 |            160 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/color_detect_udivbkb_U30/color_detect_udivbkb_div_U/color_detect_udivbkb_div_u_0/internal_full_n_reg                                                                                                                   |                                                                                                                                                                                                                                                                     |               37 |            161 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/video_output/axi_vdma/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                   | design_1_i/video_output/axi_vdma/U0/I_RST_MODULE/p_0_in                                                                                                                                                                                                             |               34 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                  | design_1_i/ov5640_driver_wrapper/axi_vdma_cam/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |               33 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                           | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |               61 |            176 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/SobelX_accel_0/inst/Sobel_U0/grp_Filter2D_fu_40/ap_NS_fsm[2]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                     |               52 |            182 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |               86 |            213 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/Block_codeRepl17_pro_U0/Block_codeRepl17_pro_U0_res_ap_vld                                                                                                                                                                         | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |               38 |            224 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                 | design_1_i/car_iop_arduino/mb/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                       |               93 |            234 |
|  design_1_i/video_output/clk_wiz_0/inst/pclk                                                               |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |               73 |            245 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/ov5640_driver_wrapper/a0_demosaic/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/design_1_a0_demosaic_0_DebayerG_linebuf_bkb_ram_U/tmp_104_i_i_reg_3861_reg[0]                                                                                                     |                                                                                                                                                                                                                                                                     |               72 |            272 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            | design_1_i/image_processing/color_detect/inst/CvtColor_U0/color_detect_udivbkb_U30/color_detect_udivbkb_div_U/color_detect_udivbkb_div_u_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                                     |              259 |           1064 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  | design_1_i/image_processing/color_detect/inst/count_720u_1280u_U0/ap_rst_n_inv                                                                                                                                                                                      |              454 |           1385 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                            |                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                     |             1072 |           3443 |
+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


