verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/34f8/hdl" --include "../../../../PL_RW_DDR.gen/sources_1/bd/system/ipshared/d0f7" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.v" \
"../../../bd/system/ipshared/4d18/uiFDMA.v" \
"../../../bd/system/ip/system_uiFDMA_0_0/sim/system_uiFDMA_0_0.v" \
"../../../bd/system/ip/system_s00_regslice_0/sim/system_s00_regslice_0.v" \
"../../../bd/system/ip/system_s00_data_fifo_0/sim/system_s00_data_fifo_0.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \
"../../../bd/system/ip/system_auto_ds_0/sim/system_auto_ds_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
