Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Sep 10 20:09:46 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04 LTS
| Command      : report_methodology -file top_methodology_drc_routed.rpt -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 24
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 21         |
| TIMING-20 | Warning  | Non-clocked latch             | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on d_b relative to clock(s) CLK 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on l_b relative to clock(s) CLK 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on r_b relative to clock(s) CLK 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on reset_b relative to clock(s) CLK 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on switch[0] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on switch[1] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on switch[2] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on switch[3] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on switch[4] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on switch[5] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on switch[6] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on switch[7] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on u_b relative to clock(s) CLK 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) CLK 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) CLK 
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch fsm/mode_select_reg[0] cannot be properly analyzed as its control pin fsm/mode_select_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch fsm/mode_select_reg[1] cannot be properly analyzed as its control pin fsm/mode_select_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch fsm/reset_reg cannot be properly analyzed as its control pin fsm/reset_reg/G is not reached by a timing clock
Related violations: <none>


