

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
a45b0a7d36ff8b0bd9c5a76e4d0cd51a  /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Running md5sum using "md5sum /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out "
self exe links to: /home/ishan/COA/Lab4/gpu-rodinia/cuda/pathfinder/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x559fde9b5ba4, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=368
pyramidHeight: 20
gridSize: [10000]
border:[20]
blockSize: 256
blockGrid:[47]
targetBlock:[216]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18632c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e186328..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18630c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559fde9b5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0c0 (a.1.sm_52.ptx:61) @!%p3 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x110 (a.1.sm_52.ptx:75) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (a.1.sm_52.ptx:62) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d0 (a.1.sm_52.ptx:65) cvta.to.global.u64 %rd4, %rd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x120 (a.1.sm_52.ptx:77) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x208 (a.1.sm_52.ptx:109) @!%p12 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (a.1.sm_52.ptx:135) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x210 (a.1.sm_52.ptx:110) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x218 (a.1.sm_52.ptx:113) ld.shared.u32 %r70, [%r2];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c8 (a.1.sm_52.ptx:137) @%p15 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2d8 (a.1.sm_52.ptx:140) @%p16 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (a.1.sm_52.ptx:150) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x330 (a.1.sm_52.ptx:154) @%p17 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (a.1.sm_52.ptx:157) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x348 (a.1.sm_52.ptx:159) @%p18 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x390 (a.1.sm_52.ptx:171) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 27977
gpu_sim_insn = 12710760
gpu_ipc =     454.3289
gpu_tot_sim_cycle = 27977
gpu_tot_sim_insn = 12710760
gpu_tot_ipc =     454.3289
gpu_tot_issued_cta = 47
gpu_occupancy = 46.8686% 
gpu_tot_occupancy = 46.8686% 
max_total_param_size = 0
gpu_stall_dramfull = 158
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3193
partiton_level_parallism_total  =       0.3193
partiton_level_parallism_util =       1.3837
partiton_level_parallism_util_total  =       1.3837
L2_BW  =      27.8405 GB/Sec
L2_BW_total  =      27.8405 GB/Sec
gpu_total_sim_rate=668987

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 225037
	L1I_total_cache_misses = 2682
	L1I_total_cache_miss_rate = 0.0119
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1336, Miss = 748, Miss_rate = 0.560, Pending_hits = 579, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1123, Miss = 640, Miss_rate = 0.570, Pending_hits = 480, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 9
	L1D_cache_core[5]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 3
	L1D_cache_core[9]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1011, Miss = 570, Miss_rate = 0.564, Pending_hits = 441, Reservation_fails = 0
	L1D_total_cache_accesses = 15602
	L1D_total_cache_misses = 8798
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 6792
	L1D_total_cache_reservation_fails = 12
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 2632
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1824
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 222355
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2682
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14930
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 2632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 225037

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 12
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
ctas_completed 47, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 13941152
gpgpu_n_tot_w_icount = 435661
gpgpu_n_stall_shd_mem = 10829
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8126
gpgpu_n_mem_write_global = 672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229320
gpgpu_n_store_insn = 10000
gpgpu_n_shmem_insn = 1306720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 84224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7440
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:42763	W0_Idle:30900	W0_Scoreboard:176730	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:3219	W13:2484	W14:2484	W15:2484	W16:2484	W17:2484	W18:2484	W19:2484	W20:3035	W21:2484	W22:2484	W23:2484	W24:2484	W25:2484	W26:2484	W27:2484	W28:2484	W29:2484	W30:2484	W31:2484	W32:384695
single_issue_nums: WS0:218106	WS1:217555	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65008 {8:8126,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61632 {40:186,72:186,136:300,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1300160 {40:32504,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14064 {8:1758,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 519 
max_icnt2mem_latency = 195 
maxmrqlatency = 151 
max_icnt2sh_latency = 55 
averagemflatency = 248 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 8 
mrq_lat_table:6736 	4724 	4455 	4226 	3246 	1308 	1434 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	21938 	12351 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	8664 	133 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21110 	11753 	1241 	188 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       116       128       124       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       112       128       120       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       116       128       120       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8072      9338     10118     10147     10959     11010     12300     12456     13234     13302     14028     14069     14963     14979     16363     16405 
dram[1]:      7836      9342     10122     10157     10963     11028     12313     12454     13260     13300     14044     14069     14969     14979     16359     16418 
dram[2]:      7844      9337     10122     10102     10960     11519     12347     12385     13271     13313     14050     14075     14979     14979     16357     16425 
dram[3]:      7842      9335     10125     10093     10975     11500     12375     12384     13269     13341     14060     14104     14982     15002     16372     16425 
dram[4]:      9357      9335     10137     10107     11003     11499     12472     12424     13316     13281     14062     14079     15010     14988     16397     16438 
dram[5]:      9335      9334     10143     10124     11006     11407     12460     12318     13316     13235     14072     14079     15013     14990     16406     16388 
average row accesses per activate:
dram[0]: 31.166666 180.000000 72.000000 148.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[1]: 40.888889 180.000000 72.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[2]: 52.571430 180.000000 74.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[3]: 73.599998 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[4]: 180.000000 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
dram[5]: 180.000000 180.000000 148.000000 144.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 256.000000 
average row locality = 26286/151 = 174.079468
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        406       419       378       351       485       507       324       294       292       294       292       306       279       312       278       275
dram[1]:        511       363       413       340       510       507       292       272       278       298       280       299       280       294       281       292
dram[2]:        420       390       419       352       512       507       295       308       291       298       285       330       286       300       285       294
dram[3]:        416       407       398       360       519       508       294       301       290       289       324       371       283       328       306       306
dram[4]:        429       394       380       369       508       503       285       282       294       277       293       304       300       296       313       282
dram[5]:        412       362       368       378       506       498       302       296       287       282       283       337       284       311       291       284
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36929 n_nop=32461 n_act=47 n_pre=31 n_ref_event=94145149058640 n_req=4390 n_rd=4390 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2378
n_activity=13649 dram_eff=0.6433
bk0: 374a 35765i bk1: 360a 35954i bk2: 288a 36038i bk3: 296a 36129i bk4: 256a 36010i bk5: 256a 36052i bk6: 256a 36303i bk7: 256a 36288i bk8: 256a 36260i bk9: 256a 36271i bk10: 256a 36280i bk11: 256a 36199i bk12: 256a 36316i bk13: 256a 36263i bk14: 256a 36298i bk15: 256a 36328i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.992711
Row_Buffer_Locality_read = 0.992711
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.536302
Bank_Level_Parallism_Col = 0.671766
Bank_Level_Parallism_Ready = 1.133197
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.237754 
total_CMD = 36929 
util_bw = 8780 
Wasted_Col = 2076 
Wasted_Row = 240 
Idle = 25833 

BW Util Bottlenecks: 
RCDc_limit = 352 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1871 
rwq = 0 
CCDLc_limit_alone = 1871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36929 
n_nop = 32461 
Read = 4390 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 47 
n_pre = 31 
n_ref = 94145149058640 
n_req = 4390 
total_req = 4390 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 4390 
Row_Bus_Util =  0.002112 
CoL_Bus_Util = 0.118877 
Either_Row_CoL_Bus_Util = 0.120989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.132335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.13233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36929 n_nop=32481 n_act=44 n_pre=28 n_ref_event=0 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.237
n_activity=13792 dram_eff=0.6346
bk0: 368a 35871i bk1: 360a 36040i bk2: 288a 36055i bk3: 288a 36114i bk4: 256a 35970i bk5: 256a 36123i bk6: 256a 36308i bk7: 256a 36277i bk8: 256a 36327i bk9: 256a 36254i bk10: 256a 36325i bk11: 256a 36268i bk12: 256a 36349i bk13: 256a 36304i bk14: 256a 36335i bk15: 256a 36295i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993373
Row_Buffer_Locality_read = 0.993373
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.478430
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.132998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.236995 
total_CMD = 36929 
util_bw = 8752 
Wasted_Col = 2253 
Wasted_Row = 172 
Idle = 25752 

BW Util Bottlenecks: 
RCDc_limit = 286 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2114 
rwq = 0 
CCDLc_limit_alone = 2114 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36929 
n_nop = 32481 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 44 
n_pre = 28 
n_ref = 0 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 72 
issued_total_col = 4376 
Row_Bus_Util =  0.001950 
CoL_Bus_Util = 0.118498 
Either_Row_CoL_Bus_Util = 0.120447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.015327 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01533
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36929 n_nop=32476 n_act=43 n_pre=27 n_ref_event=0 n_req=4384 n_rd=4384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2374
n_activity=13894 dram_eff=0.6311
bk0: 368a 35867i bk1: 360a 36032i bk2: 296a 36026i bk3: 288a 36226i bk4: 256a 35992i bk5: 256a 36076i bk6: 256a 36252i bk7: 256a 36205i bk8: 256a 36306i bk9: 256a 36289i bk10: 256a 36336i bk11: 256a 36271i bk12: 256a 36336i bk13: 256a 36313i bk14: 256a 36320i bk15: 256a 36344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.993841
Row_Buffer_Locality_read = 0.993841
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.486650
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.124031
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.237429 
total_CMD = 36929 
util_bw = 8768 
Wasted_Col = 2227 
Wasted_Row = 186 
Idle = 25748 

BW Util Bottlenecks: 
RCDc_limit = 341 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2006 
rwq = 0 
CCDLc_limit_alone = 2006 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36929 
n_nop = 32476 
Read = 4384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 27 
n_ref = 0 
n_req = 4384 
total_req = 4384 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 4384 
Row_Bus_Util =  0.001896 
CoL_Bus_Util = 0.118714 
Either_Row_CoL_Bus_Util = 0.120583 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000225 
queue_avg = 2.161364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16136
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36929 n_nop=32484 n_act=39 n_pre=23 n_ref_event=0 n_req=4384 n_rd=4384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.2374
n_activity=13790 dram_eff=0.6358
bk0: 368a 35938i bk1: 360a 35953i bk2: 296a 36156i bk3: 288a 36221i bk4: 256a 36002i bk5: 256a 36031i bk6: 256a 36303i bk7: 256a 36264i bk8: 256a 36291i bk9: 256a 36288i bk10: 256a 36295i bk11: 256a 36240i bk12: 256a 36335i bk13: 256a 36246i bk14: 256a 36315i bk15: 256a 36302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.994754
Row_Buffer_Locality_read = 0.994754
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.490459
Bank_Level_Parallism_Col = 1.489170
Bank_Level_Parallism_Ready = 1.143900
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.454019 

BW Util details:
bwutil = 0.237429 
total_CMD = 36929 
util_bw = 8768 
Wasted_Col = 2215 
Wasted_Row = 192 
Idle = 25754 

BW Util Bottlenecks: 
RCDc_limit = 279 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2052 
rwq = 0 
CCDLc_limit_alone = 2052 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36929 
n_nop = 32484 
Read = 4384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 23 
n_ref = 0 
n_req = 4384 
total_req = 4384 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 4384 
Row_Bus_Util =  0.001679 
CoL_Bus_Util = 0.118714 
Either_Row_CoL_Bus_Util = 0.120366 
Issued_on_Two_Bus_Simul_Util = 0.000027 
issued_two_Eff = 0.000225 
queue_avg = 2.123589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12359
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36929 n_nop=32497 n_act=36 n_pre=20 n_ref_event=4565658604079112714 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.237
n_activity=13836 dram_eff=0.6326
bk0: 360a 36011i bk1: 360a 35952i bk2: 296a 36133i bk3: 288a 36106i bk4: 256a 35984i bk5: 256a 36048i bk6: 256a 36261i bk7: 256a 36306i bk8: 256a 36287i bk9: 256a 36348i bk10: 256a 36336i bk11: 256a 36257i bk12: 256a 36322i bk13: 256a 36290i bk14: 256a 36320i bk15: 256a 36273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995430
Row_Buffer_Locality_read = 0.995430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.480794
Bank_Level_Parallism_Col = 1.479053
Bank_Level_Parallism_Ready = 1.142042
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.421023 

BW Util details:
bwutil = 0.236995 
total_CMD = 36929 
util_bw = 8752 
Wasted_Col = 2286 
Wasted_Row = 154 
Idle = 25737 

BW Util Bottlenecks: 
RCDc_limit = 278 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2160 
rwq = 0 
CCDLc_limit_alone = 2160 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36929 
n_nop = 32497 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 4565658604079112714 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 4376 
Row_Bus_Util =  0.001516 
CoL_Bus_Util = 0.118498 
Either_Row_CoL_Bus_Util = 0.120014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.094289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.09429
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=36929 n_nop=32497 n_act=36 n_pre=20 n_ref_event=0 n_req=4376 n_rd=4376 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.237
n_activity=13532 dram_eff=0.6468
bk0: 360a 35973i bk1: 360a 35910i bk2: 296a 36131i bk3: 288a 36099i bk4: 256a 36026i bk5: 256a 36036i bk6: 256a 36308i bk7: 256a 36279i bk8: 256a 36314i bk9: 256a 36323i bk10: 256a 36265i bk11: 256a 36193i bk12: 256a 36283i bk13: 256a 36227i bk14: 256a 36351i bk15: 256a 36311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.995430
Row_Buffer_Locality_read = 0.995430
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.542211
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.140247
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.236995 
total_CMD = 36929 
util_bw = 8752 
Wasted_Col = 2018 
Wasted_Row = 115 
Idle = 26044 

BW Util Bottlenecks: 
RCDc_limit = 257 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1913 
rwq = 0 
CCDLc_limit_alone = 1913 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 36929 
n_nop = 32497 
Read = 4376 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 4376 
total_req = 4376 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 4376 
Row_Bus_Util =  0.001516 
CoL_Bus_Util = 0.118498 
Either_Row_CoL_Bus_Util = 0.120014 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 2.066993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06699

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3000, Miss = 2339, Miss_rate = 0.780, Pending_hits = 318, Reservation_fails = 343
L2_cache_bank[1]: Access = 2853, Miss = 2331, Miss_rate = 0.817, Pending_hits = 361, Reservation_fails = 0
L2_cache_bank[2]: Access = 2973, Miss = 2336, Miss_rate = 0.786, Pending_hits = 403, Reservation_fails = 225
L2_cache_bank[3]: Access = 2850, Miss = 2322, Miss_rate = 0.815, Pending_hits = 376, Reservation_fails = 0
L2_cache_bank[4]: Access = 2987, Miss = 2344, Miss_rate = 0.785, Pending_hits = 360, Reservation_fails = 158
L2_cache_bank[5]: Access = 2853, Miss = 2322, Miss_rate = 0.814, Pending_hits = 391, Reservation_fails = 0
L2_cache_bank[6]: Access = 2985, Miss = 2344, Miss_rate = 0.785, Pending_hits = 412, Reservation_fails = 142
L2_cache_bank[7]: Access = 2858, Miss = 2323, Miss_rate = 0.813, Pending_hits = 359, Reservation_fails = 0
L2_cache_bank[8]: Access = 2853, Miss = 2335, Miss_rate = 0.818, Pending_hits = 380, Reservation_fails = 0
L2_cache_bank[9]: Access = 2850, Miss = 2322, Miss_rate = 0.815, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[10]: Access = 2857, Miss = 2333, Miss_rate = 0.817, Pending_hits = 388, Reservation_fails = 0
L2_cache_bank[11]: Access = 2853, Miss = 2324, Miss_rate = 0.815, Pending_hits = 250, Reservation_fails = 0
L2_total_cache_accesses = 34772
L2_total_cache_misses = 27975
L2_total_cache_miss_rate = 0.8045
L2_total_cache_pending_hits = 4302
L2_total_cache_reservation_fails = 868
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19689
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 69
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1376
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 753
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32504
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1758
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 753
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=34772
icnt_total_pkts_simt_to_mem=10019
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.33561
	minimum = 5
	maximum = 53
Network latency average = 6.25558
	minimum = 5
	maximum = 53
Slowest packet = 39683
Flit latency average = 6.22194
	minimum = 5
	maximum = 53
Slowest flit = 40332
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0578584
	minimum = 0.0206956 (at node 2)
	maximum = 0.107231 (at node 15)
Accepted packet rate average = 0.0578584
	minimum = 0.0261643 (at node 16)
	maximum = 0.105301 (at node 0)
Injected flit rate average = 0.0592961
	minimum = 0.0230547 (at node 2)
	maximum = 0.107231 (at node 15)
Accepted flit rate average= 0.0592961
	minimum = 0.029274 (at node 24)
	maximum = 0.105301 (at node 0)
Injected packet length average = 1.02485
Accepted packet length average = 1.02485
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.33561 (1 samples)
	minimum = 5 (1 samples)
	maximum = 53 (1 samples)
Network latency average = 6.25558 (1 samples)
	minimum = 5 (1 samples)
	maximum = 53 (1 samples)
Flit latency average = 6.22194 (1 samples)
	minimum = 5 (1 samples)
	maximum = 53 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0578584 (1 samples)
	minimum = 0.0206956 (1 samples)
	maximum = 0.107231 (1 samples)
Accepted packet rate average = 0.0578584 (1 samples)
	minimum = 0.0261643 (1 samples)
	maximum = 0.105301 (1 samples)
Injected flit rate average = 0.0592961 (1 samples)
	minimum = 0.0230547 (1 samples)
	maximum = 0.107231 (1 samples)
Accepted flit rate average = 0.0592961 (1 samples)
	minimum = 0.029274 (1 samples)
	maximum = 0.105301 (1 samples)
Injected packet size average = 1.02485 (1 samples)
Accepted packet size average = 1.02485 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 668987 (inst/sec)
gpgpu_simulation_rate = 1472 (cycle/sec)
gpgpu_silicon_slowdown = 475543x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18632c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e186328..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18630c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559fde9b5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 27030
gpu_sim_insn = 12710760
gpu_ipc =     470.2464
gpu_tot_sim_cycle = 55007
gpu_tot_sim_insn = 25421520
gpu_tot_ipc =     462.1506
gpu_tot_issued_cta = 94
gpu_occupancy = 45.9211% 
gpu_tot_occupancy = 46.4110% 
max_total_param_size = 0
gpu_stall_dramfull = 158
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3255
partiton_level_parallism_total  =       0.3223
partiton_level_parallism_util =       1.3523
partiton_level_parallism_util_total  =       1.3679
L2_BW  =      28.3932 GB/Sec
L2_BW_total  =      28.1121 GB/Sec
gpu_total_sim_rate=687068

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 450074
	L1I_total_cache_misses = 2682
	L1I_total_cache_miss_rate = 0.0060
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2347, Miss = 1318, Miss_rate = 0.562, Pending_hits = 1020, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2134, Miss = 1210, Miss_rate = 0.567, Pending_hits = 921, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2347, Miss = 1318, Miss_rate = 0.562, Pending_hits = 1022, Reservation_fails = 0
	L1D_cache_core[3]: Access = 2134, Miss = 1210, Miss_rate = 0.567, Pending_hits = 919, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 9
	L1D_cache_core[5]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 4
	L1D_cache_core[6]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[7]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 3
	L1D_cache_core[9]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_cache_core[13]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 4
	L1D_cache_core[14]: Access = 2022, Miss = 1140, Miss_rate = 0.564, Pending_hits = 882, Reservation_fails = 0
	L1D_total_cache_accesses = 31204
	L1D_total_cache_misses = 17596
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 13584
	L1D_total_cache_reservation_fails = 20
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 5264
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0912
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 13584
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 19
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1344
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 447392
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2682
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29860
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 5264
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 450074

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 19
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 94, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 2332, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 27882304
gpgpu_n_tot_w_icount = 871322
gpgpu_n_stall_shd_mem = 18269
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16252
gpgpu_n_mem_write_global = 1344
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 458640
gpgpu_n_store_insn = 20000
gpgpu_n_shmem_insn = 2613440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 168448
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 14880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77567	W0_Idle:37593	W0_Scoreboard:340200	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:6438	W13:4968	W14:4968	W15:4968	W16:4968	W17:4968	W18:4968	W19:4968	W20:6070	W21:4968	W22:4968	W23:4968	W24:4968	W25:4968	W26:4968	W27:4968	W28:4968	W29:4968	W30:4968	W31:4968	W32:769390
single_issue_nums: WS0:436212	WS1:435110	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 130016 {8:16252,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 123264 {40:372,72:372,136:600,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600320 {40:65008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 28128 {8:3516,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 519 
max_icnt2mem_latency = 195 
maxmrqlatency = 165 
max_icnt2sh_latency = 55 
averagemflatency = 241 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 8 
mrq_lat_table:13502 	9063 	8566 	8110 	7793 	3107 	1705 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44558 	23993 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	17367 	228 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	43457 	22482 	2145 	470 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8072      9338     10118     10147     11025     11081     12300     12456     13234     13302     14028     14069     14963     14979     16363     16405 
dram[1]:      7836      9342     10122     10157     11010     11260     12313     12454     13260     13300     14044     14069     14969     14979     16359     16418 
dram[2]:      8307      9337     10122     10102     11018     11519     12347     12385     13271     13313     14050     14075     14979     14979     16357     16425 
dram[3]:      8319      9335     10125     10093     11021     11500     12375     12384     13269     13341     14060     14104     14982     15002     16372     16425 
dram[4]:      9357      9335     10137     10107     11003     11499     12472     12424     13316     13281     14062     14079     15010     14988     16397     16438 
dram[5]:      9335      9334     10143     10124     11098     11407     12460     12318     13316     13235     14072     14079     15013     14990     16406     16388 
average row accesses per activate:
dram[0]: 33.736843 57.090908 25.208334 26.391304 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 73.142860 170.666672 102.400002 
dram[1]: 40.000000 57.272728 24.040001 26.347826 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 102.400002 
dram[2]: 45.642857 57.090908 27.590910 28.809525 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[3]: 53.166668 57.272728 25.375000 23.346153 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 
dram[4]: 69.777779 70.000000 23.384615 25.250000 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 102.400002 170.666672 170.666672 170.666672 
dram[5]: 52.333332 57.272728 27.545454 26.304348 134.000000 134.000000 170.666672 170.666672 170.666672 170.666672 170.666672 170.666672 102.400002 170.666672 102.400002 170.666672 
average row locality = 52014/671 = 77.517136
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         8        12        44        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        12        12        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        12        12        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 625
min_bank_accesses = 0!
chip skew: 105/104 = 1.01
average mf latency per bank:
dram[0]:      29132     19151      4638      5001    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      20500     19178      4998      5062    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:      19126     19095      5148      5164    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:      19415     18960      5167      5095    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:      19349     19136      5074      5124    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:      18990     18523      5166      5074    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        406       419       378       351       485       507       324       305       300       326       292       306       289       312       284       303
dram[1]:        511       363       413       340       510       507       294       334       290       307       287       299       289       294       302       318
dram[2]:        420       390       419       352       512       507       313       323       317       310       288       330       295       304       290       299
dram[3]:        416       407       398       360       519       508       294       325       309       299       324       371       300       328       306       310
dram[4]:        429       394       380       413       508       503       297       328       294       297       293       304       310       341       355       311
dram[5]:        412       370       368       378       506       498       323       323       334       287       296       337       304       311       350       296
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72608 n_nop=63631 n_act=136 n_pre=120 n_ref_event=94145149058640 n_req=8673 n_rd=8621 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2403
n_activity=28257 dram_eff=0.6175
bk0: 637a 70511i bk1: 622a 70611i bk2: 583a 70200i bk3: 587a 70177i bk4: 536a 70903i bk5: 536a 70902i bk6: 512a 71306i bk7: 512a 71224i bk8: 512a 71279i bk9: 512a 71249i bk10: 512a 71360i bk11: 512a 71189i bk12: 512a 71390i bk13: 512a 71198i bk14: 512a 71421i bk15: 512a 71331i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986049
Row_Buffer_Locality_read = 0.988516
Row_Buffer_Locality_write = 0.576923
Bank_Level_Parallism = 1.518976
Bank_Level_Parallism_Col = 0.671766
Bank_Level_Parallism_Ready = 1.123683
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240332 
total_CMD = 72608 
util_bw = 17450 
Wasted_Col = 4867 
Wasted_Row = 815 
Idle = 49476 

BW Util Bottlenecks: 
RCDc_limit = 880 
RCDWRc_limit = 95 
WTRc_limit = 68 
RTWc_limit = 353 
CCDLc_limit = 4091 
rwq = 0 
CCDLc_limit_alone = 4033 
WTRc_limit_alone = 66 
RTWc_limit_alone = 297 

Commands details: 
total_CMD = 72608 
n_nop = 63631 
Read = 8621 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 136 
n_pre = 120 
n_ref = 94145149058640 
n_req = 8673 
total_req = 8725 

Dual Bus Interface Util: 
issued_total_row = 256 
issued_total_col = 8725 
Row_Bus_Util =  0.003526 
CoL_Bus_Util = 0.120166 
Either_Row_CoL_Bus_Util = 0.123637 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000446 
queue_avg = 1.860346 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86035
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72608 n_nop=63644 n_act=130 n_pre=114 n_ref_event=0 n_req=8669 n_rd=8616 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.2402
n_activity=28087 dram_eff=0.621
bk0: 634a 70495i bk1: 624a 70720i bk2: 580a 70204i bk3: 586a 70404i bk4: 536a 70784i bk5: 536a 70858i bk6: 512a 71232i bk7: 512a 71207i bk8: 512a 71329i bk9: 512a 71201i bk10: 512a 71356i bk11: 512a 71321i bk12: 512a 71404i bk13: 512a 71273i bk14: 512a 71434i bk15: 512a 71253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986734
Row_Buffer_Locality_read = 0.989090
Row_Buffer_Locality_write = 0.603774
Bank_Level_Parallism = 1.515271
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.127148
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240221 
total_CMD = 72608 
util_bw = 17442 
Wasted_Col = 4809 
Wasted_Row = 747 
Idle = 49610 

BW Util Bottlenecks: 
RCDc_limit = 767 
RCDWRc_limit = 91 
WTRc_limit = 36 
RTWc_limit = 310 
CCDLc_limit = 4169 
rwq = 0 
CCDLc_limit_alone = 4100 
WTRc_limit_alone = 30 
RTWc_limit_alone = 247 

Commands details: 
total_CMD = 72608 
n_nop = 63644 
Read = 8616 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 130 
n_pre = 114 
n_ref = 0 
n_req = 8669 
total_req = 8721 

Dual Bus Interface Util: 
issued_total_row = 244 
issued_total_col = 8721 
Row_Bus_Util =  0.003361 
CoL_Bus_Util = 0.120111 
Either_Row_CoL_Bus_Util = 0.123457 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000112 
queue_avg = 1.899185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89918
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72608 n_nop=63663 n_act=122 n_pre=106 n_ref_event=0 n_req=8671 n_rd=8619 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2403
n_activity=28376 dram_eff=0.6148
bk0: 633a 70651i bk1: 622a 70786i bk2: 587a 70349i bk3: 585a 70514i bk4: 536a 70855i bk5: 536a 70917i bk6: 512a 71194i bk7: 512a 71121i bk8: 512a 71322i bk9: 512a 71284i bk10: 512a 71383i bk11: 512a 71278i bk12: 512a 71321i bk13: 512a 71270i bk14: 512a 71439i bk15: 512a 71387i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987775
Row_Buffer_Locality_read = 0.990022
Row_Buffer_Locality_write = 0.615385
Bank_Level_Parallism = 1.492929
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.118199
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240277 
total_CMD = 72608 
util_bw = 17446 
Wasted_Col = 4851 
Wasted_Row = 733 
Idle = 49578 

BW Util Bottlenecks: 
RCDc_limit = 847 
RCDWRc_limit = 96 
WTRc_limit = 12 
RTWc_limit = 260 
CCDLc_limit = 4126 
rwq = 0 
CCDLc_limit_alone = 4048 
WTRc_limit_alone = 12 
RTWc_limit_alone = 182 

Commands details: 
total_CMD = 72608 
n_nop = 63663 
Read = 8619 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 122 
n_pre = 106 
n_ref = 0 
n_req = 8671 
total_req = 8723 

Dual Bus Interface Util: 
issued_total_row = 228 
issued_total_col = 8723 
Row_Bus_Util =  0.003140 
CoL_Bus_Util = 0.120138 
Either_Row_CoL_Bus_Util = 0.123196 
Issued_on_Two_Bus_Simul_Util = 0.000083 
issued_two_Eff = 0.000671 
queue_avg = 1.962125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96213
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72608 n_nop=63645 n_act=127 n_pre=111 n_ref_event=0 n_req=8676 n_rd=8624 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2404
n_activity=28820 dram_eff=0.6057
bk0: 632a 70800i bk1: 624a 70769i bk2: 589a 70388i bk3: 587a 70228i bk4: 536a 70883i bk5: 536a 70873i bk6: 512a 71306i bk7: 512a 71208i bk8: 512a 71299i bk9: 512a 71269i bk10: 512a 71321i bk11: 512a 71207i bk12: 512a 71286i bk13: 512a 71213i bk14: 512a 71414i bk15: 512a 71360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987206
Row_Buffer_Locality_read = 0.989912
Row_Buffer_Locality_write = 0.538462
Bank_Level_Parallism = 1.482742
Bank_Level_Parallism_Col = 1.471108
Bank_Level_Parallism_Ready = 1.131127
write_to_read_ratio_blp_rw_average = 0.030816
GrpLevelPara = 1.424067 

BW Util details:
bwutil = 0.240414 
total_CMD = 72608 
util_bw = 17456 
Wasted_Col = 5105 
Wasted_Row = 836 
Idle = 49211 

BW Util Bottlenecks: 
RCDc_limit = 847 
RCDWRc_limit = 111 
WTRc_limit = 54 
RTWc_limit = 331 
CCDLc_limit = 4307 
rwq = 0 
CCDLc_limit_alone = 4237 
WTRc_limit_alone = 49 
RTWc_limit_alone = 266 

Commands details: 
total_CMD = 72608 
n_nop = 63645 
Read = 8624 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 127 
n_pre = 111 
n_ref = 0 
n_req = 8676 
total_req = 8728 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 8728 
Row_Bus_Util =  0.003278 
CoL_Bus_Util = 0.120207 
Either_Row_CoL_Bus_Util = 0.123444 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000335 
queue_avg = 1.837112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83711
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72608 n_nop=63663 n_act=124 n_pre=108 n_ref_event=4565658604079112714 n_req=8664 n_rd=8612 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.2401
n_activity=28941 dram_eff=0.6023
bk0: 622a 70827i bk1: 624a 70766i bk2: 588a 70296i bk3: 586a 70207i bk4: 536a 70845i bk5: 536a 70878i bk6: 512a 71198i bk7: 512a 71251i bk8: 512a 71310i bk9: 512a 71348i bk10: 512a 71362i bk11: 512a 71265i bk12: 512a 71222i bk13: 512a 71183i bk14: 512a 71384i bk15: 512a 71395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987535
Row_Buffer_Locality_read = 0.990130
Row_Buffer_Locality_write = 0.557692
Bank_Level_Parallism = 1.487087
Bank_Level_Parallism_Col = 1.480650
Bank_Level_Parallism_Ready = 1.143790
write_to_read_ratio_blp_rw_average = 0.028422
GrpLevelPara = 1.424594 

BW Util details:
bwutil = 0.240084 
total_CMD = 72608 
util_bw = 17432 
Wasted_Col = 5070 
Wasted_Row = 871 
Idle = 49235 

BW Util Bottlenecks: 
RCDc_limit = 853 
RCDWRc_limit = 116 
WTRc_limit = 28 
RTWc_limit = 244 
CCDLc_limit = 4316 
rwq = 0 
CCDLc_limit_alone = 4263 
WTRc_limit_alone = 26 
RTWc_limit_alone = 193 

Commands details: 
total_CMD = 72608 
n_nop = 63663 
Read = 8612 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 124 
n_pre = 108 
n_ref = 4565658604079112714 
n_req = 8664 
total_req = 8716 

Dual Bus Interface Util: 
issued_total_row = 232 
issued_total_col = 8716 
Row_Bus_Util =  0.003195 
CoL_Bus_Util = 0.120042 
Either_Row_CoL_Bus_Util = 0.123196 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000335 
queue_avg = 1.821466 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82147
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72608 n_nop=63662 n_act=126 n_pre=110 n_ref_event=0 n_req=8661 n_rd=8609 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.24
n_activity=28384 dram_eff=0.6139
bk0: 622a 70624i bk1: 624a 70664i bk2: 586a 70469i bk3: 585a 70359i bk4: 536a 70863i bk5: 536a 70942i bk6: 512a 71210i bk7: 512a 71209i bk8: 512a 71266i bk9: 512a 71320i bk10: 512a 71308i bk11: 512a 71213i bk12: 512a 71271i bk13: 512a 71270i bk14: 512a 71355i bk15: 512a 71414i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987299
Row_Buffer_Locality_read = 0.989778
Row_Buffer_Locality_write = 0.576923
Bank_Level_Parallism = 1.510060
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.124155
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240001 
total_CMD = 72608 
util_bw = 17426 
Wasted_Col = 4791 
Wasted_Row = 766 
Idle = 49625 

BW Util Bottlenecks: 
RCDc_limit = 840 
RCDWRc_limit = 101 
WTRc_limit = 34 
RTWc_limit = 256 
CCDLc_limit = 4066 
rwq = 0 
CCDLc_limit_alone = 4026 
WTRc_limit_alone = 34 
RTWc_limit_alone = 216 

Commands details: 
total_CMD = 72608 
n_nop = 63662 
Read = 8609 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 126 
n_pre = 110 
n_ref = 0 
n_req = 8661 
total_req = 8713 

Dual Bus Interface Util: 
issued_total_row = 236 
issued_total_col = 8713 
Row_Bus_Util =  0.003250 
CoL_Bus_Util = 0.120001 
Either_Row_CoL_Bus_Util = 0.123210 
Issued_on_Two_Bus_Simul_Util = 0.000041 
issued_two_Eff = 0.000335 
queue_avg = 1.813271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81327

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5857, Miss = 4600, Miss_rate = 0.785, Pending_hits = 605, Reservation_fails = 343
L2_cache_bank[1]: Access = 5695, Miss = 4587, Miss_rate = 0.805, Pending_hits = 634, Reservation_fails = 1
L2_cache_bank[2]: Access = 5828, Miss = 4600, Miss_rate = 0.789, Pending_hits = 724, Reservation_fails = 225
L2_cache_bank[3]: Access = 5723, Miss = 4580, Miss_rate = 0.800, Pending_hits = 674, Reservation_fails = 0
L2_cache_bank[4]: Access = 5852, Miss = 4602, Miss_rate = 0.786, Pending_hits = 668, Reservation_fails = 158
L2_cache_bank[5]: Access = 5711, Miss = 4580, Miss_rate = 0.802, Pending_hits = 671, Reservation_fails = 0
L2_cache_bank[6]: Access = 5834, Miss = 4604, Miss_rate = 0.789, Pending_hits = 729, Reservation_fails = 142
L2_cache_bank[7]: Access = 5704, Miss = 4583, Miss_rate = 0.803, Pending_hits = 630, Reservation_fails = 0
L2_cache_bank[8]: Access = 5706, Miss = 4591, Miss_rate = 0.805, Pending_hits = 659, Reservation_fails = 1
L2_cache_bank[9]: Access = 5711, Miss = 4584, Miss_rate = 0.803, Pending_hits = 583, Reservation_fails = 1
L2_cache_bank[10]: Access = 5710, Miss = 4583, Miss_rate = 0.803, Pending_hits = 652, Reservation_fails = 1
L2_cache_bank[11]: Access = 5703, Miss = 4588, Miss_rate = 0.804, Pending_hits = 526, Reservation_fails = 0
L2_total_cache_accesses = 69034
L2_total_cache_misses = 55082
L2_total_cache_miss_rate = 0.7979
L2_total_cache_pending_hits = 7755
L2_total_cache_reservation_fails = 872
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7653
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12813
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 38854
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 135
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 626
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2755
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 753
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65008
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3516
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 4
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 753
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=69034
icnt_total_pkts_simt_to_mem=19903
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.19108
	minimum = 5
	maximum = 52
Network latency average = 6.11259
	minimum = 5
	maximum = 52
Slowest packet = 80283
Flit latency average = 6.0712
	minimum = 5
	maximum = 52
Slowest flit = 81689
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0590017
	minimum = 0.0210877 (at node 0)
	maximum = 0.106289 (at node 18)
Accepted packet rate average = 0.0590017
	minimum = 0.027044 (at node 17)
	maximum = 0.107732 (at node 2)
Injected flit rate average = 0.0604897
	minimum = 0.0235294 (at node 1)
	maximum = 0.106289 (at node 18)
Accepted flit rate average= 0.0604897
	minimum = 0.0302627 (at node 22)
	maximum = 0.107732 (at node 2)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.26335 (2 samples)
	minimum = 5 (2 samples)
	maximum = 52.5 (2 samples)
Network latency average = 6.18408 (2 samples)
	minimum = 5 (2 samples)
	maximum = 52.5 (2 samples)
Flit latency average = 6.14657 (2 samples)
	minimum = 5 (2 samples)
	maximum = 52.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.05843 (2 samples)
	minimum = 0.0208916 (2 samples)
	maximum = 0.10676 (2 samples)
Accepted packet rate average = 0.05843 (2 samples)
	minimum = 0.0266042 (2 samples)
	maximum = 0.106516 (2 samples)
Injected flit rate average = 0.0598929 (2 samples)
	minimum = 0.023292 (2 samples)
	maximum = 0.10676 (2 samples)
Accepted flit rate average = 0.0598929 (2 samples)
	minimum = 0.0297684 (2 samples)
	maximum = 0.106516 (2 samples)
Injected packet size average = 1.02504 (2 samples)
Accepted packet size average = 1.02504 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 687068 (inst/sec)
gpgpu_simulation_rate = 1486 (cycle/sec)
gpgpu_silicon_slowdown = 471063x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18632c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e186328..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18630c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559fde9b5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 27148
gpu_sim_insn = 12710760
gpu_ipc =     468.2025
gpu_tot_sim_cycle = 82155
gpu_tot_sim_insn = 38132280
gpu_tot_ipc =     464.1505
gpu_tot_issued_cta = 141
gpu_occupancy = 46.0400% 
gpu_tot_occupancy = 46.2906% 
max_total_param_size = 0
gpu_stall_dramfull = 158
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3241
partiton_level_parallism_total  =       0.3229
partiton_level_parallism_util =       1.3552
partiton_level_parallism_util_total  =       1.3637
L2_BW  =      28.2698 GB/Sec
L2_BW_total  =      28.1642 GB/Sec
gpu_total_sim_rate=657453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 675111
	L1I_total_cache_misses = 2682
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1460, Reservation_fails = 0
	L1D_cache_core[1]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1362, Reservation_fails = 0
	L1D_cache_core[2]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1463, Reservation_fails = 0
	L1D_cache_core[3]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1360, Reservation_fails = 0
	L1D_cache_core[4]: Access = 3358, Miss = 1888, Miss_rate = 0.562, Pending_hits = 1462, Reservation_fails = 9
	L1D_cache_core[5]: Access = 3145, Miss = 1780, Miss_rate = 0.566, Pending_hits = 1361, Reservation_fails = 4
	L1D_cache_core[6]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[7]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[8]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 3
	L1D_cache_core[9]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[10]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[11]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 5
	L1D_cache_core[12]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_cache_core[13]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 4
	L1D_cache_core[14]: Access = 3033, Miss = 1710, Miss_rate = 0.564, Pending_hits = 1323, Reservation_fails = 0
	L1D_total_cache_accesses = 46806
	L1D_total_cache_misses = 26394
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 20375
	L1D_total_cache_reservation_fails = 25
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 7896
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20375
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 24378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7416
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 672429
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2682
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 44790
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 7896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 675111

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 24
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1
ctas_completed 141, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 3498, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 41823456
gpgpu_n_tot_w_icount = 1306983
gpgpu_n_stall_shd_mem = 25709
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24378
gpgpu_n_mem_write_global = 2016
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 687960
gpgpu_n_store_insn = 30000
gpgpu_n_shmem_insn = 3920160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 252672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 22320
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:111616	W0_Idle:44325	W0_Scoreboard:501314	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:9657	W13:7452	W14:7452	W15:7452	W16:7452	W17:7452	W18:7452	W19:7452	W20:9105	W21:7452	W22:7452	W23:7452	W24:7452	W25:7452	W26:7452	W27:7452	W28:7452	W29:7452	W30:7452	W31:7452	W32:1154085
single_issue_nums: WS0:654318	WS1:652665	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 195024 {8:24378,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 184896 {40:558,72:558,136:900,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3900480 {40:97512,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 42192 {8:5274,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 519 
max_icnt2mem_latency = 195 
maxmrqlatency = 165 
max_icnt2sh_latency = 75 
averagemflatency = 239 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:20394 	13529 	12774 	12014 	12158 	4769 	1935 	168 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	67489 	35324 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	26075 	318 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	65482 	33538 	2973 	804 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	151 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8072      9338     10118     10147     11025     11081     12300     12456     13234     13302     14028     14069     14963     14979     16363     16405 
dram[1]:      7882      9342     10122     10157     11010     11260     12313     12454     13260     13300     14044     14069     14969     14979     16359     16418 
dram[2]:      8307      9337     10122     10102     11018     11519     12347     12385     13271     13313     14050     14075     14979     14979     16357     16425 
dram[3]:      8319      9335     10125     10093     11021     11500     12375     12384     13269     13341     14060     14104     14982     15002     16372     16425 
dram[4]:      9357      9335     10137     10107     11003     11499     12472     12424     13316     13281     14062     14079     15010     14988     16397     16438 
dram[5]:      9335      9334     10143     10124     11098     11407     12460     12318     13316     13235     14072     14079     15013     14990     16406     16388 
average row accesses per activate:
dram[0]: 21.377777 41.043480 30.750000 34.520000 104.000000 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 85.333336 109.714287 109.714287 
dram[1]: 27.371429 36.269230 31.740740 34.480000 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 109.714287 
dram[2]: 30.903225 37.799999 35.958332 37.434784 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[3]: 32.896553 35.037037 33.269230 30.821428 138.666672 137.333328 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 
dram[4]: 42.818180 37.799999 30.857143 30.785715 138.666672 103.000000 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 109.714287 153.600006 153.600006 85.333336 
dram[5]: 37.720001 32.724136 35.916668 31.888889 137.333328 103.000000 153.600006 153.600006 153.600006 153.600006 153.600006 153.600006 109.714287 153.600006 109.714287 109.714287 
average row locality = 77741/1055 = 73.688148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        61        64        44        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        62        40        40         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1248
min_bank_accesses = 0!
chip skew: 209/206 = 1.01
average mf latency per bank:
dram[0]:       5535      5276      6769      7319    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5516      5301      7218      7330    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5217      5209      7481      7454    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5339      5199      7480      7414    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5255      5192      7338      7407    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5196      5327      7522      7356    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        406       419       378       351       485       507       324       305       300       326       297       313       289       318       290       307
dram[1]:        511       370       413       340       510       507       296       334       336       323       299       310       291       325       302       318
dram[2]:        420       390       419       352       512       507       313       323       320       331       300       330       297       304       290       299
dram[3]:        416       407       398       360       519       508       294       325       309       337       324       371       325       328       306       310
dram[4]:        429       394       380       413       508       503       305       328       294       301       293       304       310       341       355       316
dram[5]:        412       370       368       378       506       498       323       330       334       314       313       337       307       311       350       305
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108443 n_nop=94979 n_act=208 n_pre=192 n_ref_event=94145149058640 n_req=12966 n_rd=12861 n_rd_L2_A=0 n_write=0 n_wr_bk=209 bw_util=0.241
n_activity=43033 dram_eff=0.6074
bk0: 931a 104656i bk1: 912a 105138i bk2: 839a 105229i bk3: 843a 105299i bk4: 832a 105826i bk5: 824a 106002i bk6: 768a 106456i bk7: 768a 106414i bk8: 768a 106452i bk9: 768a 106400i bk10: 768a 106462i bk11: 768a 106374i bk12: 768a 106606i bk13: 768a 106422i bk14: 768a 106617i bk15: 768a 106632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985115
Row_Buffer_Locality_read = 0.987948
Row_Buffer_Locality_write = 0.638095
Bank_Level_Parallism = 1.500946
Bank_Level_Parallism_Col = 0.671766
Bank_Level_Parallism_Ready = 1.113268
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241048 
total_CMD = 108443 
util_bw = 26140 
Wasted_Col = 7579 
Wasted_Row = 1338 
Idle = 73386 

BW Util Bottlenecks: 
RCDc_limit = 1324 
RCDWRc_limit = 170 
WTRc_limit = 171 
RTWc_limit = 590 
CCDLc_limit = 6324 
rwq = 0 
CCDLc_limit_alone = 6198 
WTRc_limit_alone = 165 
RTWc_limit_alone = 470 

Commands details: 
total_CMD = 108443 
n_nop = 94979 
Read = 12861 
Write = 0 
L2_Alloc = 0 
L2_WB = 209 
n_act = 208 
n_pre = 192 
n_ref = 94145149058640 
n_req = 12966 
total_req = 13070 

Dual Bus Interface Util: 
issued_total_row = 400 
issued_total_col = 13070 
Row_Bus_Util =  0.003689 
CoL_Bus_Util = 0.120524 
Either_Row_CoL_Bus_Util = 0.124157 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000446 
queue_avg = 1.733547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73355
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108443 n_nop=95017 n_act=192 n_pre=176 n_ref_event=0 n_req=12956 n_rd=12851 n_rd_L2_A=0 n_write=0 n_wr_bk=209 bw_util=0.2409
n_activity=42596 dram_eff=0.6132
bk0: 926a 104665i bk1: 911a 105019i bk2: 836a 105309i bk3: 842a 105587i bk4: 832a 105812i bk5: 824a 105955i bk6: 768a 106324i bk7: 768a 106376i bk8: 768a 106489i bk9: 768a 106233i bk10: 768a 106488i bk11: 768a 106452i bk12: 768a 106637i bk13: 768a 106467i bk14: 768a 106674i bk15: 768a 106504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986338
Row_Buffer_Locality_read = 0.988950
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.511818
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.122992
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240864 
total_CMD = 108443 
util_bw = 26120 
Wasted_Col = 7395 
Wasted_Row = 1220 
Idle = 73708 

BW Util Bottlenecks: 
RCDc_limit = 1165 
RCDWRc_limit = 150 
WTRc_limit = 85 
RTWc_limit = 605 
CCDLc_limit = 6325 
rwq = 0 
CCDLc_limit_alone = 6209 
WTRc_limit_alone = 77 
RTWc_limit_alone = 497 

Commands details: 
total_CMD = 108443 
n_nop = 95017 
Read = 12851 
Write = 0 
L2_Alloc = 0 
L2_WB = 209 
n_act = 192 
n_pre = 176 
n_ref = 0 
n_req = 12956 
total_req = 13060 

Dual Bus Interface Util: 
issued_total_row = 368 
issued_total_col = 13060 
Row_Bus_Util =  0.003393 
CoL_Bus_Util = 0.120432 
Either_Row_CoL_Bus_Util = 0.123807 
Issued_on_Two_Bus_Simul_Util = 0.000018 
issued_two_Eff = 0.000149 
queue_avg = 1.790517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79052
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108443 n_nop=95040 n_act=181 n_pre=165 n_ref_event=0 n_req=12963 n_rd=12859 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.241
n_activity=42744 dram_eff=0.6114
bk0: 926a 104914i bk1: 913a 105214i bk2: 843a 105527i bk3: 841a 105719i bk4: 832a 105927i bk5: 824a 106055i bk6: 768a 106338i bk7: 768a 106320i bk8: 768a 106412i bk9: 768a 106342i bk10: 768a 106540i bk11: 768a 106418i bk12: 768a 106494i bk13: 768a 106440i bk14: 768a 106697i bk15: 768a 106645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987271
Row_Buffer_Locality_read = 0.989735
Row_Buffer_Locality_write = 0.682692
Bank_Level_Parallism = 1.493098
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.110559
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240993 
total_CMD = 108443 
util_bw = 26134 
Wasted_Col = 7407 
Wasted_Row = 1043 
Idle = 73859 

BW Util Bottlenecks: 
RCDc_limit = 1172 
RCDWRc_limit = 163 
WTRc_limit = 81 
RTWc_limit = 512 
CCDLc_limit = 6281 
rwq = 0 
CCDLc_limit_alone = 6151 
WTRc_limit_alone = 81 
RTWc_limit_alone = 382 

Commands details: 
total_CMD = 108443 
n_nop = 95040 
Read = 12859 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 181 
n_pre = 165 
n_ref = 0 
n_req = 12963 
total_req = 13067 

Dual Bus Interface Util: 
issued_total_row = 346 
issued_total_col = 13067 
Row_Bus_Util =  0.003191 
CoL_Bus_Util = 0.120496 
Either_Row_CoL_Bus_Util = 0.123595 
Issued_on_Two_Bus_Simul_Util = 0.000092 
issued_two_Eff = 0.000746 
queue_avg = 1.783315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78331
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108443 n_nop=95020 n_act=188 n_pre=172 n_ref_event=0 n_req=12964 n_rd=12860 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.241
n_activity=43332 dram_eff=0.6032
bk0: 922a 105132i bk1: 914a 105187i bk2: 845a 105453i bk3: 843a 105330i bk4: 832a 105924i bk5: 824a 105948i bk6: 768a 106452i bk7: 768a 106351i bk8: 768a 106411i bk9: 768a 106380i bk10: 768a 106512i bk11: 768a 106385i bk12: 768a 106420i bk13: 768a 106441i bk14: 768a 106673i bk15: 768a 106647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986732
Row_Buffer_Locality_read = 0.989580
Row_Buffer_Locality_write = 0.634615
Bank_Level_Parallism = 1.482177
Bank_Level_Parallism_Col = 1.467726
Bank_Level_Parallism_Ready = 1.120288
write_to_read_ratio_blp_rw_average = 0.038194
GrpLevelPara = 1.411935 

BW Util details:
bwutil = 0.241011 
total_CMD = 108443 
util_bw = 26136 
Wasted_Col = 7729 
Wasted_Row = 1238 
Idle = 73340 

BW Util Bottlenecks: 
RCDc_limit = 1254 
RCDWRc_limit = 182 
WTRc_limit = 136 
RTWc_limit = 531 
CCDLc_limit = 6508 
rwq = 0 
CCDLc_limit_alone = 6387 
WTRc_limit_alone = 121 
RTWc_limit_alone = 425 

Commands details: 
total_CMD = 108443 
n_nop = 95020 
Read = 12860 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 188 
n_pre = 172 
n_ref = 0 
n_req = 12964 
total_req = 13068 

Dual Bus Interface Util: 
issued_total_row = 360 
issued_total_col = 13068 
Row_Bus_Util =  0.003320 
CoL_Bus_Util = 0.120506 
Either_Row_CoL_Bus_Util = 0.123779 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.000372 
queue_avg = 1.750330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75033
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108443 n_nop=95031 n_act=189 n_pre=173 n_ref_event=4565658604079112714 n_req=12949 n_rd=12845 n_rd_L2_A=0 n_write=0 n_wr_bk=208 bw_util=0.2407
n_activity=43582 dram_eff=0.599
bk0: 910a 105471i bk1: 913a 105027i bk2: 844a 105429i bk3: 842a 105356i bk4: 832a 105851i bk5: 824a 105867i bk6: 768a 106324i bk7: 768a 106447i bk8: 768a 106557i bk9: 768a 106497i bk10: 768a 106571i bk11: 768a 106513i bk12: 768a 106425i bk13: 768a 106292i bk14: 768a 106623i bk15: 768a 106574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986640
Row_Buffer_Locality_read = 0.989257
Row_Buffer_Locality_write = 0.663462
Bank_Level_Parallism = 1.472009
Bank_Level_Parallism_Col = 1.459040
Bank_Level_Parallism_Ready = 1.120591
write_to_read_ratio_blp_rw_average = 0.037774
GrpLevelPara = 1.403821 

BW Util details:
bwutil = 0.240735 
total_CMD = 108443 
util_bw = 26106 
Wasted_Col = 7829 
Wasted_Row = 1261 
Idle = 73247 

BW Util Bottlenecks: 
RCDc_limit = 1281 
RCDWRc_limit = 170 
WTRc_limit = 191 
RTWc_limit = 481 
CCDLc_limit = 6578 
rwq = 0 
CCDLc_limit_alone = 6448 
WTRc_limit_alone = 174 
RTWc_limit_alone = 368 

Commands details: 
total_CMD = 108443 
n_nop = 95031 
Read = 12845 
Write = 0 
L2_Alloc = 0 
L2_WB = 208 
n_act = 189 
n_pre = 173 
n_ref = 4565658604079112714 
n_req = 12949 
total_req = 13053 

Dual Bus Interface Util: 
issued_total_row = 362 
issued_total_col = 13053 
Row_Bus_Util =  0.003338 
CoL_Bus_Util = 0.120367 
Either_Row_CoL_Bus_Util = 0.123678 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.000224 
queue_avg = 1.721245 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=108443 n_nop=95038 n_act=191 n_pre=175 n_ref_event=0 n_req=12943 n_rd=12840 n_rd_L2_A=0 n_write=0 n_wr_bk=206 bw_util=0.2406
n_activity=42649 dram_eff=0.6118
bk0: 911a 104984i bk1: 918a 104848i bk2: 842a 105532i bk3: 841a 105399i bk4: 824a 105951i bk5: 824a 105991i bk6: 768a 106292i bk7: 768a 106297i bk8: 768a 106481i bk9: 768a 106469i bk10: 768a 106556i bk11: 768a 106400i bk12: 768a 106395i bk13: 768a 106393i bk14: 768a 106635i bk15: 768a 106600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986479
Row_Buffer_Locality_read = 0.989097
Row_Buffer_Locality_write = 0.660194
Bank_Level_Parallism = 1.510027
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.120386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.240606 
total_CMD = 108443 
util_bw = 26092 
Wasted_Col = 7463 
Wasted_Row = 1132 
Idle = 73756 

BW Util Bottlenecks: 
RCDc_limit = 1280 
RCDWRc_limit = 165 
WTRc_limit = 110 
RTWc_limit = 560 
CCDLc_limit = 6284 
rwq = 0 
CCDLc_limit_alone = 6166 
WTRc_limit_alone = 104 
RTWc_limit_alone = 448 

Commands details: 
total_CMD = 108443 
n_nop = 95038 
Read = 12840 
Write = 0 
L2_Alloc = 0 
L2_WB = 206 
n_act = 191 
n_pre = 175 
n_ref = 0 
n_req = 12943 
total_req = 13046 

Dual Bus Interface Util: 
issued_total_row = 366 
issued_total_col = 13046 
Row_Bus_Util =  0.003375 
CoL_Bus_Util = 0.120303 
Either_Row_CoL_Bus_Util = 0.123613 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.000522 
queue_avg = 1.741717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8723, Miss = 6870, Miss_rate = 0.788, Pending_hits = 906, Reservation_fails = 343
L2_cache_bank[1]: Access = 8552, Miss = 6841, Miss_rate = 0.800, Pending_hits = 953, Reservation_fails = 2
L2_cache_bank[2]: Access = 8693, Miss = 6868, Miss_rate = 0.790, Pending_hits = 1024, Reservation_fails = 225
L2_cache_bank[3]: Access = 8585, Miss = 6831, Miss_rate = 0.796, Pending_hits = 1006, Reservation_fails = 0
L2_cache_bank[4]: Access = 8699, Miss = 6869, Miss_rate = 0.790, Pending_hits = 994, Reservation_fails = 158
L2_cache_bank[5]: Access = 8564, Miss = 6835, Miss_rate = 0.798, Pending_hits = 988, Reservation_fails = 0
L2_cache_bank[6]: Access = 8699, Miss = 6870, Miss_rate = 0.790, Pending_hits = 1015, Reservation_fails = 143
L2_cache_bank[7]: Access = 8550, Miss = 6836, Miss_rate = 0.800, Pending_hits = 929, Reservation_fails = 0
L2_cache_bank[8]: Access = 8559, Miss = 6851, Miss_rate = 0.800, Pending_hits = 929, Reservation_fails = 6
L2_cache_bank[9]: Access = 8561, Miss = 6835, Miss_rate = 0.798, Pending_hits = 865, Reservation_fails = 1
L2_cache_bank[10]: Access = 8555, Miss = 6838, Miss_rate = 0.799, Pending_hits = 976, Reservation_fails = 5
L2_cache_bank[11]: Access = 8556, Miss = 6846, Miss_rate = 0.800, Pending_hits = 827, Reservation_fails = 0
L2_total_cache_accesses = 103296
L2_total_cache_misses = 82190
L2_total_cache_miss_rate = 0.7957
L2_total_cache_pending_hits = 11412
L2_total_cache_reservation_fails = 883
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9120
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19063
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 58019
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4135
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 753
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 97512
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 5274
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 15
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 753
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=103296
icnt_total_pkts_simt_to_mem=29787
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.29647
	minimum = 5
	maximum = 73
Network latency average = 6.21749
	minimum = 5
	maximum = 73
Slowest packet = 125845
Flit latency average = 6.18004
	minimum = 5
	maximum = 73
Slowest flit = 128666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0587452
	minimum = 0.020996 (at node 0)
	maximum = 0.105569 (at node 15)
Accepted packet rate average = 0.0587452
	minimum = 0.0268528 (at node 19)
	maximum = 0.107264 (at node 4)
Injected flit rate average = 0.0602268
	minimum = 0.0234271 (at node 0)
	maximum = 0.105569 (at node 15)
Accepted flit rate average= 0.0602268
	minimum = 0.0301311 (at node 22)
	maximum = 0.107264 (at node 4)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.27439 (3 samples)
	minimum = 5 (3 samples)
	maximum = 59.3333 (3 samples)
Network latency average = 6.19522 (3 samples)
	minimum = 5 (3 samples)
	maximum = 59.3333 (3 samples)
Flit latency average = 6.15773 (3 samples)
	minimum = 5 (3 samples)
	maximum = 59.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0585351 (3 samples)
	minimum = 0.0209264 (3 samples)
	maximum = 0.106363 (3 samples)
Accepted packet rate average = 0.0585351 (3 samples)
	minimum = 0.0266871 (3 samples)
	maximum = 0.106766 (3 samples)
Injected flit rate average = 0.0600042 (3 samples)
	minimum = 0.0233371 (3 samples)
	maximum = 0.106363 (3 samples)
Accepted flit rate average = 0.0600042 (3 samples)
	minimum = 0.0298893 (3 samples)
	maximum = 0.106766 (3 samples)
Injected packet size average = 1.0251 (3 samples)
Accepted packet size average = 1.0251 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 58 sec (58 sec)
gpgpu_simulation_rate = 657453 (inst/sec)
gpgpu_simulation_rate = 1416 (cycle/sec)
gpgpu_silicon_slowdown = 494350x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18632c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e186328..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18630c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559fde9b5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 27099
gpu_sim_insn = 12710760
gpu_ipc =     469.0490
gpu_tot_sim_cycle = 109254
gpu_tot_sim_insn = 50843040
gpu_tot_ipc =     465.3655
gpu_tot_issued_cta = 188
gpu_occupancy = 45.7836% 
gpu_tot_occupancy = 46.1657% 
max_total_param_size = 0
gpu_stall_dramfull = 158
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3247
partiton_level_parallism_total  =       0.3233
partiton_level_parallism_util =       1.3353
partiton_level_parallism_util_total  =       1.3565
L2_BW  =      28.3209 GB/Sec
L2_BW_total  =      28.2031 GB/Sec
gpu_total_sim_rate=651833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900148
	L1I_total_cache_misses = 2682
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1901, Reservation_fails = 0
	L1D_cache_core[1]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1803, Reservation_fails = 0
	L1D_cache_core[2]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1904, Reservation_fails = 0
	L1D_cache_core[3]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1801, Reservation_fails = 0
	L1D_cache_core[4]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1903, Reservation_fails = 9
	L1D_cache_core[5]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1802, Reservation_fails = 4
	L1D_cache_core[6]: Access = 4369, Miss = 2458, Miss_rate = 0.563, Pending_hits = 1903, Reservation_fails = 3
	L1D_cache_core[7]: Access = 4156, Miss = 2350, Miss_rate = 0.565, Pending_hits = 1798, Reservation_fails = 0
	L1D_cache_core[8]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 3
	L1D_cache_core[9]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 5
	L1D_cache_core[12]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 0
	L1D_cache_core[13]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 4
	L1D_cache_core[14]: Access = 4044, Miss = 2280, Miss_rate = 0.564, Pending_hits = 1764, Reservation_fails = 7
	L1D_total_cache_accesses = 62408
	L1D_total_cache_misses = 35192
	L1D_total_cache_miss_rate = 0.5639
	L1D_total_cache_pending_hits = 27163
	L1D_total_cache_reservation_fails = 35
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 10528
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 53
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27163
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 33
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 10048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897466
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2682
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 59720
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 10528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2688
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 900148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 33
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2
ctas_completed 188, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 4664, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 55764608
gpgpu_n_tot_w_icount = 1742644
gpgpu_n_stall_shd_mem = 33149
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32504
gpgpu_n_mem_write_global = 2688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 917280
gpgpu_n_store_insn = 40000
gpgpu_n_shmem_insn = 5226880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 336896
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 29760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:145706	W0_Idle:51050	W0_Scoreboard:667096	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:12876	W13:9936	W14:9936	W15:9936	W16:9936	W17:9936	W18:9936	W19:9936	W20:12140	W21:9936	W22:9936	W23:9936	W24:9936	W25:9936	W26:9936	W27:9936	W28:9936	W29:9936	W30:9936	W31:9936	W32:1538780
single_issue_nums: WS0:872424	WS1:870220	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 260032 {8:32504,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 246528 {40:744,72:744,136:1200,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 5200640 {40:130016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 56256 {8:7032,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 519 
max_icnt2mem_latency = 195 
maxmrqlatency = 173 
max_icnt2sh_latency = 75 
averagemflatency = 238 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:27616 	18147 	16986 	15792 	16258 	6180 	2281 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	90814 	46261 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	34784 	407 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	87868 	44664 	3603 	924 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	201 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8072      9338     10118     10147     11025     11081     12300     12456     13234     13302     14028     14069     14963     14979     16363     16405 
dram[1]:      7882      9342     10122     10157     11010     11260     12313     12454     13260     13300     14044     14069     14969     14979     16359     16418 
dram[2]:      8307      9337     10122     10102     11018     11519     12347     12385     13271     13313     14050     14075     14979     14979     16357     16425 
dram[3]:      8319      9335     10125     10093     11021     11500     12375     12384     13269     13341     14060     14104     14982     15002     16372     16425 
dram[4]:      9357      9335     10137     10107     11003     11499     12472     12424     13316     13281     14062     14079     15010     14988     16397     16438 
dram[5]:      9335      9334     10143     10124     11098     11407     12460     12318     13316     13235     14072     14079     15013     14990     16406     16388 
average row accesses per activate:
dram[0]: 23.634615 37.875000 23.877550 26.500000 112.000000 112.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 93.090912 113.777779 113.777779 
dram[1]: 26.739130 32.783783 25.260870 30.631578 140.000000 112.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 113.777779 
dram[2]: 30.725000 36.757576 27.116280 30.578947 140.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[3]: 29.142857 35.764706 26.000000 28.439024 112.000000 140.000000 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 
dram[4]: 31.842106 37.968750 24.333334 27.069767 112.000000 111.199997 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 113.777779 146.285721 113.777779 93.090912 
dram[5]: 30.275000 33.888889 25.304348 26.409090 112.000000 111.199997 146.285721 146.285721 146.285721 146.285721 146.285721 146.285721 113.777779 146.285721 113.777779 113.777779 
average row locality = 103470/1543 = 67.057678
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        69        76        88        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        76        76        82        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        76        76        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1875
min_bank_accesses = 0!
chip skew: 314/312 = 1.01
average mf latency per bank:
dram[0]:       6329      5765      4505      4892    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5969      5824      4812      4858    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5751      5734      4906      4948    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5823      5714      4960      4900    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5762      5737      4865      4920    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5718      5666      4973      4909    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        406       419       378       425       485       507       324       305       300       326       329       332       302       327       290       307
dram[1]:        511       370       413       340       510       507       304       334       336       323       373       355       316       360       302       318
dram[2]:        420       390       419       352       512       507       313       323       320       331       345       347       315       369       300       316
dram[3]:        416       407       398       375       519       508       318       325       309       337       324       371       325       328       317       310
dram[4]:        429       394       380       413       508       503       308       328       295       301       313       335       310       341       355       340
dram[5]:        412       370       368       395       506       498       323       330       334       314       313       337       307       311       350       343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144213 n_nop=126244 n_act=290 n_pre=274 n_ref_event=94145149058640 n_req=17257 n_rd=17100 n_rd_L2_A=0 n_write=0 n_wr_bk=313 bw_util=0.2415
n_activity=58286 dram_eff=0.5975
bk0: 1194a 139724i bk1: 1174a 140097i bk2: 1126a 139390i bk3: 1126a 139583i bk4: 1120a 140860i bk5: 1120a 140893i bk6: 1024a 141556i bk7: 1024a 141468i bk8: 1024a 141525i bk9: 1024a 141488i bk10: 1024a 141548i bk11: 1024a 141415i bk12: 1024a 141721i bk13: 1024a 141437i bk14: 1024a 141866i bk15: 1024a 141825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984064
Row_Buffer_Locality_read = 0.987368
Row_Buffer_Locality_write = 0.624204
Bank_Level_Parallism = 1.488584
Bank_Level_Parallism_Col = 0.671766
Bank_Level_Parallism_Ready = 1.110767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241490 
total_CMD = 144213 
util_bw = 34826 
Wasted_Col = 10486 
Wasted_Row = 1983 
Idle = 96918 

BW Util Bottlenecks: 
RCDc_limit = 1837 
RCDWRc_limit = 283 
WTRc_limit = 230 
RTWc_limit = 951 
CCDLc_limit = 8611 
rwq = 0 
CCDLc_limit_alone = 8416 
WTRc_limit_alone = 220 
RTWc_limit_alone = 766 

Commands details: 
total_CMD = 144213 
n_nop = 126244 
Read = 17100 
Write = 0 
L2_Alloc = 0 
L2_WB = 313 
n_act = 290 
n_pre = 274 
n_ref = 94145149058640 
n_req = 17257 
total_req = 17413 

Dual Bus Interface Util: 
issued_total_row = 564 
issued_total_col = 17413 
Row_Bus_Util =  0.003911 
CoL_Bus_Util = 0.120745 
Either_Row_CoL_Bus_Util = 0.124600 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000445 
queue_avg = 1.695222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69522
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144213 n_nop=126282 n_act=272 n_pre=256 n_ref_event=0 n_req=17249 n_rd=17091 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.2414
n_activity=57765 dram_eff=0.6026
bk0: 1192a 139564i bk1: 1175a 139927i bk2: 1120a 139393i bk3: 1124a 139879i bk4: 1120a 140833i bk5: 1120a 140835i bk6: 1024a 141435i bk7: 1024a 141473i bk8: 1024a 141629i bk9: 1024a 141320i bk10: 1024a 141436i bk11: 1024a 141468i bk12: 1024a 141716i bk13: 1024a 141513i bk14: 1024a 141838i bk15: 1024a 141687i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985101
Row_Buffer_Locality_read = 0.988239
Row_Buffer_Locality_write = 0.645570
Bank_Level_Parallism = 1.500011
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.123407
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241379 
total_CMD = 144213 
util_bw = 34810 
Wasted_Col = 10282 
Wasted_Row = 2029 
Idle = 97092 

BW Util Bottlenecks: 
RCDc_limit = 1702 
RCDWRc_limit = 273 
WTRc_limit = 108 
RTWc_limit = 960 
CCDLc_limit = 8578 
rwq = 0 
CCDLc_limit_alone = 8410 
WTRc_limit_alone = 100 
RTWc_limit_alone = 800 

Commands details: 
total_CMD = 144213 
n_nop = 126282 
Read = 17091 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 272 
n_pre = 256 
n_ref = 0 
n_req = 17249 
total_req = 17405 

Dual Bus Interface Util: 
issued_total_row = 528 
issued_total_col = 17405 
Row_Bus_Util =  0.003661 
CoL_Bus_Util = 0.120690 
Either_Row_CoL_Bus_Util = 0.124337 
Issued_on_Two_Bus_Simul_Util = 0.000014 
issued_two_Eff = 0.000112 
queue_avg = 1.726183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72618
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144213 n_nop=126321 n_act=256 n_pre=240 n_ref_event=0 n_req=17250 n_rd=17094 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2414
n_activity=57556 dram_eff=0.6048
bk0: 1191a 139901i bk1: 1175a 140189i bk2: 1126a 139711i bk3: 1122a 140140i bk4: 1120a 140899i bk5: 1120a 141007i bk6: 1024a 141381i bk7: 1024a 141391i bk8: 1024a 141511i bk9: 1024a 141385i bk10: 1024a 141596i bk11: 1024a 141339i bk12: 1024a 141602i bk13: 1024a 141456i bk14: 1024a 141831i bk15: 1024a 141753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986087
Row_Buffer_Locality_read = 0.989060
Row_Buffer_Locality_write = 0.660256
Bank_Level_Parallism = 1.500078
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.119217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241393 
total_CMD = 144213 
util_bw = 34812 
Wasted_Col = 9998 
Wasted_Row = 1657 
Idle = 97746 

BW Util Bottlenecks: 
RCDc_limit = 1617 
RCDWRc_limit = 277 
WTRc_limit = 106 
RTWc_limit = 713 
CCDLc_limit = 8417 
rwq = 0 
CCDLc_limit_alone = 8244 
WTRc_limit_alone = 104 
RTWc_limit_alone = 542 

Commands details: 
total_CMD = 144213 
n_nop = 126321 
Read = 17094 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 256 
n_pre = 240 
n_ref = 0 
n_req = 17250 
total_req = 17406 

Dual Bus Interface Util: 
issued_total_row = 496 
issued_total_col = 17406 
Row_Bus_Util =  0.003439 
CoL_Bus_Util = 0.120696 
Either_Row_CoL_Bus_Util = 0.124066 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.000559 
queue_avg = 1.723763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72376
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144213 n_nop=126291 n_act=266 n_pre=250 n_ref_event=0 n_req=17256 n_rd=17100 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2415
n_activity=58232 dram_eff=0.598
bk0: 1186a 139955i bk1: 1178a 140178i bk2: 1130a 139752i bk3: 1126a 139712i bk4: 1120a 140843i bk5: 1120a 140937i bk6: 1024a 141575i bk7: 1024a 141448i bk8: 1024a 141522i bk9: 1024a 141491i bk10: 1024a 141594i bk11: 1024a 141493i bk12: 1024a 141536i bk13: 1024a 141452i bk14: 1024a 141735i bk15: 1024a 141712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985512
Row_Buffer_Locality_read = 0.988713
Row_Buffer_Locality_write = 0.634615
Bank_Level_Parallism = 1.483210
Bank_Level_Parallism_Col = 1.467019
Bank_Level_Parallism_Ready = 1.117266
write_to_read_ratio_blp_rw_average = 0.041685
GrpLevelPara = 1.409692 

BW Util details:
bwutil = 0.241476 
total_CMD = 144213 
util_bw = 34824 
Wasted_Col = 10439 
Wasted_Row = 1852 
Idle = 97098 

BW Util Bottlenecks: 
RCDc_limit = 1729 
RCDWRc_limit = 275 
WTRc_limit = 212 
RTWc_limit = 771 
CCDLc_limit = 8690 
rwq = 0 
CCDLc_limit_alone = 8534 
WTRc_limit_alone = 186 
RTWc_limit_alone = 641 

Commands details: 
total_CMD = 144213 
n_nop = 126291 
Read = 17100 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 266 
n_pre = 250 
n_ref = 0 
n_req = 17256 
total_req = 17412 

Dual Bus Interface Util: 
issued_total_row = 516 
issued_total_col = 17412 
Row_Bus_Util =  0.003578 
CoL_Bus_Util = 0.120738 
Either_Row_CoL_Bus_Util = 0.124275 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000335 
queue_avg = 1.716426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71643
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144213 n_nop=126300 n_act=275 n_pre=259 n_ref_event=4565658604079112714 n_req=17229 n_rd=17073 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2411
n_activity=58661 dram_eff=0.5927
bk0: 1172a 140223i bk1: 1177a 140085i bk2: 1128a 139569i bk3: 1124a 139812i bk4: 1120a 140777i bk5: 1112a 140892i bk6: 1024a 141435i bk7: 1024a 141521i bk8: 1024a 141699i bk9: 1024a 141618i bk10: 1024a 141692i bk11: 1024a 141541i bk12: 1024a 141524i bk13: 1024a 141445i bk14: 1024a 141616i bk15: 1024a 141578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984967
Row_Buffer_Locality_read = 0.988168
Row_Buffer_Locality_write = 0.634615
Bank_Level_Parallism = 1.470110
Bank_Level_Parallism_Col = 1.455499
Bank_Level_Parallism_Ready = 1.120296
write_to_read_ratio_blp_rw_average = 0.042978
GrpLevelPara = 1.396808 

BW Util details:
bwutil = 0.241102 
total_CMD = 144213 
util_bw = 34770 
Wasted_Col = 10741 
Wasted_Row = 1920 
Idle = 96782 

BW Util Bottlenecks: 
RCDc_limit = 1826 
RCDWRc_limit = 289 
WTRc_limit = 261 
RTWc_limit = 778 
CCDLc_limit = 8836 
rwq = 0 
CCDLc_limit_alone = 8660 
WTRc_limit_alone = 239 
RTWc_limit_alone = 624 

Commands details: 
total_CMD = 144213 
n_nop = 126300 
Read = 17073 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 275 
n_pre = 259 
n_ref = 4565658604079112714 
n_req = 17229 
total_req = 17385 

Dual Bus Interface Util: 
issued_total_row = 534 
issued_total_col = 17385 
Row_Bus_Util =  0.003703 
CoL_Bus_Util = 0.120551 
Either_Row_CoL_Bus_Util = 0.124212 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.000335 
queue_avg = 1.660676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66068
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=144213 n_nop=126296 n_act=278 n_pre=262 n_ref_event=0 n_req=17229 n_rd=17073 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.2411
n_activity=58167 dram_eff=0.5978
bk0: 1173a 139755i bk1: 1182a 139862i bk2: 1124a 139773i bk3: 1122a 139646i bk4: 1120a 140807i bk5: 1112a 141072i bk6: 1024a 141412i bk7: 1024a 141417i bk8: 1024a 141627i bk9: 1024a 141604i bk10: 1024a 141627i bk11: 1024a 141444i bk12: 1024a 141509i bk13: 1024a 141504i bk14: 1024a 141778i bk15: 1024a 141750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984793
Row_Buffer_Locality_read = 0.988051
Row_Buffer_Locality_write = 0.628205
Bank_Level_Parallism = 1.491281
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.115575
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241102 
total_CMD = 144213 
util_bw = 34770 
Wasted_Col = 10402 
Wasted_Row = 1910 
Idle = 97131 

BW Util Bottlenecks: 
RCDc_limit = 1844 
RCDWRc_limit = 290 
WTRc_limit = 143 
RTWc_limit = 853 
CCDLc_limit = 8563 
rwq = 0 
CCDLc_limit_alone = 8397 
WTRc_limit_alone = 137 
RTWc_limit_alone = 693 

Commands details: 
total_CMD = 144213 
n_nop = 126296 
Read = 17073 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 278 
n_pre = 262 
n_ref = 0 
n_req = 17229 
total_req = 17385 

Dual Bus Interface Util: 
issued_total_row = 540 
issued_total_col = 17385 
Row_Bus_Util =  0.003744 
CoL_Bus_Util = 0.120551 
Either_Row_CoL_Bus_Util = 0.124240 
Issued_on_Two_Bus_Simul_Util = 0.000055 
issued_two_Eff = 0.000447 
queue_avg = 1.673816 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67382

========= L2 cache stats =========
L2_cache_bank[0]: Access = 11592, Miss = 9130, Miss_rate = 0.788, Pending_hits = 1257, Reservation_fails = 343
L2_cache_bank[1]: Access = 11406, Miss = 9103, Miss_rate = 0.798, Pending_hits = 1275, Reservation_fails = 2
L2_cache_bank[2]: Access = 11548, Miss = 9131, Miss_rate = 0.791, Pending_hits = 1289, Reservation_fails = 225
L2_cache_bank[3]: Access = 11438, Miss = 9092, Miss_rate = 0.795, Pending_hits = 1349, Reservation_fails = 0
L2_cache_bank[4]: Access = 11552, Miss = 9128, Miss_rate = 0.790, Pending_hits = 1248, Reservation_fails = 158
L2_cache_bank[5]: Access = 11422, Miss = 9094, Miss_rate = 0.796, Pending_hits = 1297, Reservation_fails = 0
L2_cache_bank[6]: Access = 11548, Miss = 9128, Miss_rate = 0.790, Pending_hits = 1263, Reservation_fails = 143
L2_cache_bank[7]: Access = 11396, Miss = 9098, Miss_rate = 0.798, Pending_hits = 1256, Reservation_fails = 0
L2_cache_bank[8]: Access = 11412, Miss = 9105, Miss_rate = 0.798, Pending_hits = 1231, Reservation_fails = 6
L2_cache_bank[9]: Access = 11410, Miss = 9088, Miss_rate = 0.796, Pending_hits = 1164, Reservation_fails = 2
L2_cache_bank[10]: Access = 11424, Miss = 9099, Miss_rate = 0.796, Pending_hits = 1273, Reservation_fails = 5
L2_cache_bank[11]: Access = 11410, Miss = 9101, Miss_rate = 0.798, Pending_hits = 1138, Reservation_fails = 1
L2_total_cache_accesses = 137558
L2_total_cache_misses = 109297
L2_total_cache_miss_rate = 0.7946
L2_total_cache_pending_hits = 15040
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12581
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14938
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25313
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77184
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 266
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1252
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5514
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 753
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 130016
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7032
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 753
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=137558
icnt_total_pkts_simt_to_mem=39671
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.00448
	minimum = 5
	maximum = 40
Network latency average = 5.9225
	minimum = 5
	maximum = 40
Slowest packet = 166451
Flit latency average = 5.88835
	minimum = 5
	maximum = 40
Slowest flit = 170030
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0588514
	minimum = 0.021034 (at node 0)
	maximum = 0.105871 (at node 15)
Accepted packet rate average = 0.0588514
	minimum = 0.0269752 (at node 17)
	maximum = 0.107458 (at node 6)
Injected flit rate average = 0.0603357
	minimum = 0.0234695 (at node 1)
	maximum = 0.105871 (at node 15)
Accepted flit rate average= 0.0603357
	minimum = 0.0301856 (at node 22)
	maximum = 0.107458 (at node 6)
Injected packet length average = 1.02522
Accepted packet length average = 1.02522
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.20691 (4 samples)
	minimum = 5 (4 samples)
	maximum = 54.5 (4 samples)
Network latency average = 6.12704 (4 samples)
	minimum = 5 (4 samples)
	maximum = 54.5 (4 samples)
Flit latency average = 6.09038 (4 samples)
	minimum = 5 (4 samples)
	maximum = 54.5 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0586142 (4 samples)
	minimum = 0.0209533 (4 samples)
	maximum = 0.10624 (4 samples)
Accepted packet rate average = 0.0586142 (4 samples)
	minimum = 0.0267591 (4 samples)
	maximum = 0.106939 (4 samples)
Injected flit rate average = 0.0600871 (4 samples)
	minimum = 0.0233702 (4 samples)
	maximum = 0.10624 (4 samples)
Accepted flit rate average = 0.0600871 (4 samples)
	minimum = 0.0299634 (4 samples)
	maximum = 0.106939 (4 samples)
Injected packet size average = 1.02513 (4 samples)
Accepted packet size average = 1.02513 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 18 sec (78 sec)
gpgpu_simulation_rate = 651833 (inst/sec)
gpgpu_simulation_rate = 1400 (cycle/sec)
gpgpu_silicon_slowdown = 500000x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18632c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186320..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186318..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff0e186310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e186328..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e18630c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff0e1863c8..

GPGPU-Sim PTX: cudaLaunch for 0x0x559fde9b5ba4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (47,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 25256
gpu_sim_insn = 12070574
gpu_ipc =     477.9290
gpu_tot_sim_cycle = 134510
gpu_tot_sim_insn = 62913614
gpu_tot_ipc =     467.7245
gpu_tot_issued_cta = 235
gpu_occupancy = 46.0668% 
gpu_tot_occupancy = 46.1471% 
max_total_param_size = 0
gpu_stall_dramfull = 158
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3295
partiton_level_parallism_total  =       0.3245
partiton_level_parallism_util =       1.3435
partiton_level_parallism_util_total  =       1.3540
L2_BW  =      28.7149 GB/Sec
L2_BW_total  =      28.2992 GB/Sec
gpu_total_sim_rate=635491

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1113346
	L1I_total_cache_misses = 2682
	L1I_total_cache_miss_rate = 0.0024
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 5335, Miss = 3004, Miss_rate = 0.563, Pending_hits = 2321, Reservation_fails = 0
	L1D_cache_core[1]: Access = 5124, Miss = 2898, Miss_rate = 0.566, Pending_hits = 2223, Reservation_fails = 0
	L1D_cache_core[2]: Access = 5337, Miss = 3006, Miss_rate = 0.563, Pending_hits = 2324, Reservation_fails = 0
	L1D_cache_core[3]: Access = 5060, Miss = 2897, Miss_rate = 0.573, Pending_hits = 2157, Reservation_fails = 10
	L1D_cache_core[4]: Access = 5273, Miss = 3005, Miss_rate = 0.570, Pending_hits = 2259, Reservation_fails = 9
	L1D_cache_core[5]: Access = 5060, Miss = 2897, Miss_rate = 0.573, Pending_hits = 2159, Reservation_fails = 4
	L1D_cache_core[6]: Access = 5337, Miss = 3006, Miss_rate = 0.563, Pending_hits = 2323, Reservation_fails = 3
	L1D_cache_core[7]: Access = 5124, Miss = 2898, Miss_rate = 0.566, Pending_hits = 2218, Reservation_fails = 0
	L1D_cache_core[8]: Access = 5272, Miss = 2966, Miss_rate = 0.563, Pending_hits = 2297, Reservation_fails = 3
	L1D_cache_core[9]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2184, Reservation_fails = 0
	L1D_cache_core[10]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2106, Reservation_fails = 0
	L1D_cache_core[11]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2107, Reservation_fails = 5
	L1D_cache_core[12]: Access = 4926, Miss = 2819, Miss_rate = 0.572, Pending_hits = 2107, Reservation_fails = 0
	L1D_cache_core[13]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2184, Reservation_fails = 4
	L1D_cache_core[14]: Access = 5011, Miss = 2827, Miss_rate = 0.564, Pending_hits = 2184, Reservation_fails = 7
	L1D_total_cache_accesses = 76733
	L1D_total_cache_misses = 43515
	L1D_total_cache_miss_rate = 0.5671
	L1D_total_cache_pending_hits = 33153
	L1D_total_cache_reservation_fails = 45
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 13160
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 40169
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12680
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1110664
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2682
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 73387
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 13160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3346
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1113346

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 43
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 2
ctas_completed 235, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 5774, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 1166, 
gpgpu_n_tot_thrd_icount = 68969216
gpgpu_n_tot_w_icount = 2155288
gpgpu_n_stall_shd_mem = 39767
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 40169
gpgpu_n_mem_write_global = 3346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1134380
gpgpu_n_store_insn = 50000
gpgpu_n_shmem_insn = 6460930
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 421120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 36378
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:178840	W0_Idle:57734	W0_Scoreboard:817458	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:13400	W13:12546	W14:12366	W15:12366	W16:12366	W17:12366	W18:12890	W19:12366	W20:14570	W21:12366	W22:12366	W23:12366	W24:12366	W25:12366	W26:12366	W27:12366	W28:12366	W29:12366	W30:12366	W31:12366	W32:1904026
single_issue_nums: WS0:1079008	WS1:1076280	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 321352 {8:40169,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 306704 {40:926,72:929,136:1491,}
traffic_breakdown_coretomem[INST_ACC_R] = 960 {8:120,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1200 {40:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6427040 {40:160676,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 69984 {8:8748,}
traffic_breakdown_memtocore[INST_ACC_R] = 19200 {40:480,}
maxmflatency = 519 
max_icnt2mem_latency = 195 
maxmrqlatency = 173 
max_icnt2sh_latency = 75 
averagemflatency = 237 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 8 
mrq_lat_table:34281 	22634 	21084 	19444 	20157 	7523 	2408 	210 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	112946 	56505 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	96 	33 	6 	42996 	518 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	108858 	54911 	4495 	1155 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	250 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[1]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[2]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[3]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[4]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
dram[5]:       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128       128 
maximum service time to same row:
dram[0]:      8072      9338     10118     10147     11031     11081     12300     12456     13234     13302     14028     14069     14963     14979     16363     16405 
dram[1]:      7882      9342     10122     10157     11010     11260     12313     12454     13260     13300     14044     14069     14969     14979     16359     16418 
dram[2]:      8307      9337     10122     10102     11018     11519     12347     12385     13271     13313     14050     14075     14979     14979     16357     16425 
dram[3]:      8319      9335     10125     10093     11021     11500     12375     12384     13269     13341     14060     14104     14982     15002     16372     16425 
dram[4]:      9357      9335     10137     10107     11003     11499     12472     12424     13316     13281     14062     14079     15010     14988     16397     16438 
dram[5]:      9335      9334     10143     10124     11098     11407     12460     12318     13316     13235     14072     14079     15013     14990     16406     16388 
average row accesses per activate:
dram[0]: 24.725807 39.736843 27.960785 30.913044 109.333336 108.666664 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 98.461540 116.363640 116.363640 
dram[1]: 27.357143 35.069767 29.541666 35.500000 131.199997 108.666664 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 116.363640 
dram[2]: 31.916666 38.769230 31.600000 35.450001 131.199997 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[3]: 31.708334 35.209301 30.340425 31.600000 108.666664 130.399994 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 
dram[4]: 35.023254 36.926830 28.480000 30.212767 108.666664 108.666664 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 116.363640 142.222229 116.363640 75.294121 
dram[5]: 32.782608 34.590908 29.583334 29.541666 108.666664 108.666664 142.222229 142.222229 142.222229 142.222229 142.222229 142.222229 116.363640 142.222229 116.363640 98.461540 
average row locality = 127741/1812 = 70.497238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        89        92        88        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        96        92        82        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        96        92        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        92        92        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        92        96        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        92        92        80        80         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2083
min_bank_accesses = 0!
chip skew: 350/344 = 1.02
average mf latency per bank:
dram[0]:       6016      5899      5535      6005    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       5823      5892      5900      6007    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       5644      5851      6005      6066    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       5907      5845      6114      6005    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       5879      5557      5994      6061    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       5807      5811      6109      6009    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        406       419       378       425       485       507       350       315       300       326       329       332       310       327       290       307
dram[1]:        511       370       413       340       510       507       313       334       336       323       373       355       316       360       329       318
dram[2]:        420       390       419       352       512       507       313       323       320       331       345       347       315       369       300       316
dram[3]:        416       407       398       375       519       508       318       329       314       337       324       371       325       328       317       310
dram[4]:        429       394       380       413       508       503       308       328       296       316       313       342       310       341       355       340
dram[5]:        412       370       368       395       506       498       330       346       334       314       313       337       307       321       350       343
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177550 n_nop=155430 n_act=334 n_pre=318 n_ref_event=94145149058640 n_req=21307 n_rd=21132 n_rd_L2_A=0 n_write=0 n_wr_bk=349 bw_util=0.242
n_activity=71524 dram_eff=0.6007
bk0: 1488a 171943i bk1: 1464a 172470i bk2: 1382a 172081i bk3: 1382a 172218i bk4: 1312a 173692i bk5: 1304a 173768i bk6: 1280a 174122i bk7: 1280a 174097i bk8: 1280a 174235i bk9: 1280a 174147i bk10: 1280a 174229i bk11: 1280a 174087i bk12: 1280a 174389i bk13: 1280a 174083i bk14: 1280a 174554i bk15: 1280a 174441i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985028
Row_Buffer_Locality_read = 0.987980
Row_Buffer_Locality_write = 0.628571
Bank_Level_Parallism = 1.490115
Bank_Level_Parallism_Col = 0.671766
Bank_Level_Parallism_Ready = 1.113385
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241971 
total_CMD = 177550 
util_bw = 42962 
Wasted_Col = 12691 
Wasted_Row = 2212 
Idle = 119685 

BW Util Bottlenecks: 
RCDc_limit = 2095 
RCDWRc_limit = 308 
WTRc_limit = 274 
RTWc_limit = 1106 
CCDLc_limit = 10552 
rwq = 0 
CCDLc_limit_alone = 10298 
WTRc_limit_alone = 260 
RTWc_limit_alone = 866 

Commands details: 
total_CMD = 177550 
n_nop = 155430 
Read = 21132 
Write = 0 
L2_Alloc = 0 
L2_WB = 349 
n_act = 334 
n_pre = 318 
n_ref = 94145149058640 
n_req = 21307 
total_req = 21481 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 21481 
Row_Bus_Util =  0.003672 
CoL_Bus_Util = 0.120986 
Either_Row_CoL_Bus_Util = 0.124585 
Issued_on_Two_Bus_Simul_Util = 0.000073 
issued_two_Eff = 0.000588 
queue_avg = 1.638553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63855
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177550 n_nop=155468 n_act=316 n_pre=300 n_ref_event=0 n_req=21294 n_rd=21118 n_rd_L2_A=0 n_write=0 n_wr_bk=350 bw_util=0.2418
n_activity=70815 dram_eff=0.6063
bk0: 1484a 171710i bk1: 1462a 172270i bk2: 1376a 172071i bk3: 1380a 172526i bk4: 1312a 173657i bk5: 1304a 173687i bk6: 1280a 174034i bk7: 1280a 174045i bk8: 1280a 174353i bk9: 1280a 173993i bk10: 1280a 174086i bk11: 1280a 174137i bk12: 1280a 174434i bk13: 1280a 174158i bk14: 1280a 174513i bk15: 1280a 174344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985865
Row_Buffer_Locality_read = 0.988683
Row_Buffer_Locality_write = 0.647727
Bank_Level_Parallism = 1.502203
Bank_Level_Parallism_Col = 1.004557
Bank_Level_Parallism_Ready = 1.123237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241825 
total_CMD = 177550 
util_bw = 42936 
Wasted_Col = 12407 
Wasted_Row = 2293 
Idle = 119914 

BW Util Bottlenecks: 
RCDc_limit = 1958 
RCDWRc_limit = 295 
WTRc_limit = 128 
RTWc_limit = 1139 
CCDLc_limit = 10507 
rwq = 0 
CCDLc_limit_alone = 10289 
WTRc_limit_alone = 117 
RTWc_limit_alone = 932 

Commands details: 
total_CMD = 177550 
n_nop = 155468 
Read = 21118 
Write = 0 
L2_Alloc = 0 
L2_WB = 350 
n_act = 316 
n_pre = 300 
n_ref = 0 
n_req = 21294 
total_req = 21468 

Dual Bus Interface Util: 
issued_total_row = 616 
issued_total_col = 21468 
Row_Bus_Util =  0.003469 
CoL_Bus_Util = 0.120912 
Either_Row_CoL_Bus_Util = 0.124371 
Issued_on_Two_Bus_Simul_Util = 0.000011 
issued_two_Eff = 0.000091 
queue_avg = 1.677663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67766
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177550 n_nop=155508 n_act=298 n_pre=282 n_ref_event=0 n_req=21300 n_rd=21126 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2419
n_activity=70643 dram_eff=0.608
bk0: 1484a 172227i bk1: 1466a 172644i bk2: 1382a 172417i bk3: 1378a 172808i bk4: 1312a 173742i bk5: 1304a 173848i bk6: 1280a 173963i bk7: 1280a 173981i bk8: 1280a 174192i bk9: 1280a 174025i bk10: 1280a 174252i bk11: 1280a 173965i bk12: 1280a 174263i bk13: 1280a 174050i bk14: 1280a 174503i bk15: 1280a 174455i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986761
Row_Buffer_Locality_read = 0.989397
Row_Buffer_Locality_write = 0.666667
Bank_Level_Parallism = 1.497008
Bank_Level_Parallism_Col = 1.004513
Bank_Level_Parallism_Ready = 1.117165
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241892 
total_CMD = 177550 
util_bw = 42948 
Wasted_Col = 12175 
Wasted_Row = 1934 
Idle = 120493 

BW Util Bottlenecks: 
RCDc_limit = 1918 
RCDWRc_limit = 293 
WTRc_limit = 147 
RTWc_limit = 860 
CCDLc_limit = 10339 
rwq = 0 
CCDLc_limit_alone = 10114 
WTRc_limit_alone = 136 
RTWc_limit_alone = 646 

Commands details: 
total_CMD = 177550 
n_nop = 155508 
Read = 21126 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 298 
n_pre = 282 
n_ref = 0 
n_req = 21300 
total_req = 21474 

Dual Bus Interface Util: 
issued_total_row = 580 
issued_total_col = 21474 
Row_Bus_Util =  0.003267 
CoL_Bus_Util = 0.120946 
Either_Row_CoL_Bus_Util = 0.124145 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.000544 
queue_avg = 1.682371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68237
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177550 n_nop=155487 n_act=311 n_pre=295 n_ref_event=0 n_req=21292 n_rd=21120 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.2418
n_activity=71641 dram_eff=0.5992
bk0: 1476a 172413i bk1: 1468a 172536i bk2: 1386a 172450i bk3: 1382a 172345i bk4: 1304a 173728i bk5: 1304a 173745i bk6: 1280a 174247i bk7: 1280a 174037i bk8: 1280a 174192i bk9: 1280a 174181i bk10: 1280a 174306i bk11: 1280a 174165i bk12: 1280a 174271i bk13: 1280a 174113i bk14: 1280a 174484i bk15: 1280a 174422i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986145
Row_Buffer_Locality_read = 0.988920
Row_Buffer_Locality_write = 0.645349
Bank_Level_Parallism = 1.470202
Bank_Level_Parallism_Col = 1.454805
Bank_Level_Parallism_Ready = 1.112648
write_to_read_ratio_blp_rw_average = 0.038006
GrpLevelPara = 1.401133 

BW Util details:
bwutil = 0.241780 
total_CMD = 177550 
util_bw = 42928 
Wasted_Col = 12791 
Wasted_Row = 2162 
Idle = 119669 

BW Util Bottlenecks: 
RCDc_limit = 2050 
RCDWRc_limit = 293 
WTRc_limit = 238 
RTWc_limit = 889 
CCDLc_limit = 10771 
rwq = 0 
CCDLc_limit_alone = 10567 
WTRc_limit_alone = 208 
RTWc_limit_alone = 715 

Commands details: 
total_CMD = 177550 
n_nop = 155487 
Read = 21120 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 311 
n_pre = 295 
n_ref = 0 
n_req = 21292 
total_req = 21464 

Dual Bus Interface Util: 
issued_total_row = 606 
issued_total_col = 21464 
Row_Bus_Util =  0.003413 
CoL_Bus_Util = 0.120890 
Either_Row_CoL_Bus_Util = 0.124264 
Issued_on_Two_Bus_Simul_Util = 0.000039 
issued_two_Eff = 0.000317 
queue_avg = 1.647378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64738
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177550 n_nop=155480 n_act=323 n_pre=307 n_ref_event=4565658604079112714 n_req=21272 n_rd=21098 n_rd_L2_A=0 n_write=0 n_wr_bk=348 bw_util=0.2416
n_activity=72212 dram_eff=0.594
bk0: 1460a 172712i bk1: 1466a 172360i bk2: 1384a 172301i bk3: 1380a 172463i bk4: 1304a 173645i bk5: 1304a 173737i bk6: 1280a 174139i bk7: 1280a 174177i bk8: 1280a 174394i bk9: 1280a 174290i bk10: 1280a 174389i bk11: 1280a 174251i bk12: 1280a 174271i bk13: 1280a 174079i bk14: 1280a 174335i bk15: 1280a 174126i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985568
Row_Buffer_Locality_read = 0.988388
Row_Buffer_Locality_write = 0.643678
Bank_Level_Parallism = 1.461220
Bank_Level_Parallism_Col = 1.445662
Bank_Level_Parallism_Ready = 1.113481
write_to_read_ratio_blp_rw_average = 0.040660
GrpLevelPara = 1.390307 

BW Util details:
bwutil = 0.241577 
total_CMD = 177550 
util_bw = 42892 
Wasted_Col = 13101 
Wasted_Row = 2207 
Idle = 119350 

BW Util Bottlenecks: 
RCDc_limit = 2151 
RCDWRc_limit = 318 
WTRc_limit = 270 
RTWc_limit = 955 
CCDLc_limit = 10894 
rwq = 0 
CCDLc_limit_alone = 10655 
WTRc_limit_alone = 248 
RTWc_limit_alone = 738 

Commands details: 
total_CMD = 177550 
n_nop = 155480 
Read = 21098 
Write = 0 
L2_Alloc = 0 
L2_WB = 348 
n_act = 323 
n_pre = 307 
n_ref = 4565658604079112714 
n_req = 21272 
total_req = 21446 

Dual Bus Interface Util: 
issued_total_row = 630 
issued_total_col = 21446 
Row_Bus_Util =  0.003548 
CoL_Bus_Util = 0.120789 
Either_Row_CoL_Bus_Util = 0.124303 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.000272 
queue_avg = 1.603261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60326
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=177550 n_nop=155478 n_act=324 n_pre=308 n_ref_event=0 n_req=21276 n_rd=21104 n_rd_L2_A=0 n_write=0 n_wr_bk=344 bw_util=0.2416
n_activity=71451 dram_eff=0.6004
bk0: 1462a 172215i bk1: 1476a 172146i bk2: 1380a 172468i bk3: 1378a 172310i bk4: 1304a 173675i bk5: 1304a 173860i bk6: 1280a 174038i bk7: 1280a 173990i bk8: 1280a 174338i bk9: 1280a 174293i bk10: 1280a 174304i bk11: 1280a 174080i bk12: 1280a 174257i bk13: 1280a 174063i bk14: 1280a 174472i bk15: 1280a 174415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985524
Row_Buffer_Locality_read = 0.988343
Row_Buffer_Locality_write = 0.639535
Bank_Level_Parallism = 1.488824
Bank_Level_Parallism_Col = 0.000000
Bank_Level_Parallism_Ready = 1.115315
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.241600 
total_CMD = 177550 
util_bw = 42896 
Wasted_Col = 12601 
Wasted_Row = 2152 
Idle = 119901 

BW Util Bottlenecks: 
RCDc_limit = 2117 
RCDWRc_limit = 311 
WTRc_limit = 156 
RTWc_limit = 1001 
CCDLc_limit = 10522 
rwq = 0 
CCDLc_limit_alone = 10300 
WTRc_limit_alone = 150 
RTWc_limit_alone = 785 

Commands details: 
total_CMD = 177550 
n_nop = 155478 
Read = 21104 
Write = 0 
L2_Alloc = 0 
L2_WB = 344 
n_act = 324 
n_pre = 308 
n_ref = 0 
n_req = 21276 
total_req = 21448 

Dual Bus Interface Util: 
issued_total_row = 632 
issued_total_col = 21448 
Row_Bus_Util =  0.003560 
CoL_Bus_Util = 0.120800 
Either_Row_CoL_Bus_Util = 0.124314 
Issued_on_Two_Bus_Simul_Util = 0.000045 
issued_two_Eff = 0.000362 
queue_avg = 1.612295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14261, Miss = 11289, Miss_rate = 0.792, Pending_hits = 1510, Reservation_fails = 343
L2_cache_bank[1]: Access = 14121, Miss = 11250, Miss_rate = 0.797, Pending_hits = 1583, Reservation_fails = 2
L2_cache_bank[2]: Access = 14261, Miss = 11282, Miss_rate = 0.791, Pending_hits = 1602, Reservation_fails = 225
L2_cache_bank[3]: Access = 14127, Miss = 11239, Miss_rate = 0.796, Pending_hits = 1606, Reservation_fails = 0
L2_cache_bank[4]: Access = 14242, Miss = 11287, Miss_rate = 0.793, Pending_hits = 1489, Reservation_fails = 158
L2_cache_bank[5]: Access = 14130, Miss = 11241, Miss_rate = 0.796, Pending_hits = 1551, Reservation_fails = 0
L2_cache_bank[6]: Access = 14243, Miss = 11277, Miss_rate = 0.792, Pending_hits = 1566, Reservation_fails = 143
L2_cache_bank[7]: Access = 14096, Miss = 11245, Miss_rate = 0.798, Pending_hits = 1522, Reservation_fails = 0
L2_cache_bank[8]: Access = 14128, Miss = 11254, Miss_rate = 0.797, Pending_hits = 1602, Reservation_fails = 6
L2_cache_bank[9]: Access = 14093, Miss = 11247, Miss_rate = 0.798, Pending_hits = 1429, Reservation_fails = 2
L2_cache_bank[10]: Access = 14117, Miss = 11252, Miss_rate = 0.797, Pending_hits = 1602, Reservation_fails = 5
L2_cache_bank[11]: Access = 14115, Miss = 11257, Miss_rate = 0.798, Pending_hits = 1408, Reservation_fails = 1
L2_total_cache_accesses = 169934
L2_total_cache_misses = 135120
L2_total_cache_miss_rate = 0.7951
L2_total_cache_pending_hits = 18470
L2_total_cache_reservation_fails = 885
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 18368
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 31251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 95413
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 326
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1565
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 6857
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 352
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 96
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 753
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 160676
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8748
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 480
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 17
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 753
L2_cache_data_port_util = 0.010
L2_cache_fill_port_util = 0.078

icnt_total_pkts_mem_to_simt=169934
icnt_total_pkts_simt_to_mem=49052
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.24895
	minimum = 5
	maximum = 68
Network latency average = 6.16765
	minimum = 5
	maximum = 68
Slowest packet = 207432
Flit latency average = 6.12898
	minimum = 5
	maximum = 68
Slowest flit = 212081
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0596837
	minimum = 0.0213415 (at node 10)
	maximum = 0.107539 (at node 23)
Accepted packet rate average = 0.0596837
	minimum = 0.0272806 (at node 24)
	maximum = 0.105717 (at node 8)
Injected flit rate average = 0.0612352
	minimum = 0.0237963 (at node 11)
	maximum = 0.107539 (at node 23)
Accepted flit rate average= 0.0612352
	minimum = 0.0306066 (at node 15)
	maximum = 0.105717 (at node 8)
Injected packet length average = 1.026
Accepted packet length average = 1.026
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 6.21532 (5 samples)
	minimum = 5 (5 samples)
	maximum = 57.2 (5 samples)
Network latency average = 6.13516 (5 samples)
	minimum = 5 (5 samples)
	maximum = 57.2 (5 samples)
Flit latency average = 6.0981 (5 samples)
	minimum = 5 (5 samples)
	maximum = 57.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0588281 (5 samples)
	minimum = 0.0210309 (5 samples)
	maximum = 0.1065 (5 samples)
Accepted packet rate average = 0.0588281 (5 samples)
	minimum = 0.0268634 (5 samples)
	maximum = 0.106694 (5 samples)
Injected flit rate average = 0.0603167 (5 samples)
	minimum = 0.0234554 (5 samples)
	maximum = 0.1065 (5 samples)
Accepted flit rate average = 0.0603167 (5 samples)
	minimum = 0.030092 (5 samples)
	maximum = 0.106694 (5 samples)
Injected packet size average = 1.0253 (5 samples)
Accepted packet size average = 1.0253 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 39 sec (99 sec)
gpgpu_simulation_rate = 635491 (inst/sec)
gpgpu_simulation_rate = 1358 (cycle/sec)
gpgpu_silicon_slowdown = 515463x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
