
module TrafficLightSignals_TB;
reg [1:0] signal;
reg RST;
reg CLK;
wire red, yellow, green;
TrafficLightSignals DUT (.signal(signal),.red(red),.yellow(yellow),.green(green),.RST(RST),.CLK(CLK));

parameter ClockPeriod = 10;
initial CLK =1; 
initial signal=2'b10;
always #(ClockPeriod/2) CLK = ~CLK;

initial begin
RST =1; #20;
RST=0; #10;
signal = 2'b10; #10;
signal = 2'b00; #10;
signal = 2'b01; #20;
signal = 2'b10; #100;

end
endmodule
