
pet_feeder.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000733c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00006d6c  08007448  08007448  00017448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e1b4  0800e1b4  000200f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800e1b4  0800e1b4  000200f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e1b4  0800e1b4  000200f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e1b4  0800e1b4  0001e1b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e1b8  0800e1b8  0001e1b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  0800e1bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000085c  200000f8  0800e2b4  000200f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000954  0800e2b4  00020954  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ade  00000000  00000000  00020121  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004087  00000000  00000000  00036bff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e8  00000000  00000000  0003ac88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001b9d9  00000000  00000000  0003c470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001d776  00000000  00000000  00057e49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00096d68  00000000  00000000  000755bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  0010c327  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001560  00000000  00000000  0010c378  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006c3c  00000000  00000000  0010d8d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000f8 	.word	0x200000f8
 8000128:	00000000 	.word	0x00000000
 800012c:	08007430 	.word	0x08007430

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000fc 	.word	0x200000fc
 8000148:	08007430 	.word	0x08007430

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_f2iz>:
 8000988:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800098c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000990:	d30f      	bcc.n	80009b2 <__aeabi_f2iz+0x2a>
 8000992:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000996:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800099a:	d90d      	bls.n	80009b8 <__aeabi_f2iz+0x30>
 800099c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80009a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009a4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009a8:	fa23 f002 	lsr.w	r0, r3, r2
 80009ac:	bf18      	it	ne
 80009ae:	4240      	negne	r0, r0
 80009b0:	4770      	bx	lr
 80009b2:	f04f 0000 	mov.w	r0, #0
 80009b6:	4770      	bx	lr
 80009b8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80009bc:	d101      	bne.n	80009c2 <__aeabi_f2iz+0x3a>
 80009be:	0242      	lsls	r2, r0, #9
 80009c0:	d105      	bne.n	80009ce <__aeabi_f2iz+0x46>
 80009c2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80009c6:	bf08      	it	eq
 80009c8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009cc:	4770      	bx	lr
 80009ce:	f04f 0000 	mov.w	r0, #0
 80009d2:	4770      	bx	lr

080009d4 <btn_debounce_init>:
#include "event_manager_fsm.h"

navigation_btn_t navigation_btn;

void btn_debounce_init(navigation_btn_t *btn)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b086      	sub	sp, #24
 80009d8:	af00      	add	r7, sp, #0
 80009da:	6078      	str	r0, [r7, #4]
    btn->down.gpio.port = DOWN_GPIO_Port;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	4a1e      	ldr	r2, [pc, #120]	; (8000a58 <btn_debounce_init+0x84>)
 80009e0:	611a      	str	r2, [r3, #16]
    btn->down.gpio.pin  = DOWN_Pin;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2220      	movs	r2, #32
 80009e6:	829a      	strh	r2, [r3, #20]
    btn->up.gpio.port = UP_GPIO_Port;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a1b      	ldr	r2, [pc, #108]	; (8000a58 <btn_debounce_init+0x84>)
 80009ec:	601a      	str	r2, [r3, #0]
    btn->up.gpio.pin = UP_Pin;
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	2210      	movs	r2, #16
 80009f2:	809a      	strh	r2, [r3, #4]
    btn->left.gpio.port = LEFT_GPIO_Port;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	4a19      	ldr	r2, [pc, #100]	; (8000a5c <btn_debounce_init+0x88>)
 80009f8:	621a      	str	r2, [r3, #32]
    btn->left.gpio.pin = LEFT_Pin;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	2220      	movs	r2, #32
 80009fe:	849a      	strh	r2, [r3, #36]	; 0x24
    btn->right.gpio.port = RIGHT_GPIO_Port;
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	4a16      	ldr	r2, [pc, #88]	; (8000a5c <btn_debounce_init+0x88>)
 8000a04:	631a      	str	r2, [r3, #48]	; 0x30
    btn->right.gpio.pin = RIGHT_Pin;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	2280      	movs	r2, #128	; 0x80
 8000a0a:	869a      	strh	r2, [r3, #52]	; 0x34
    btn->enter.gpio.port = ENTER_GPIO_Port;
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	4a14      	ldr	r2, [pc, #80]	; (8000a60 <btn_debounce_init+0x8c>)
 8000a10:	641a      	str	r2, [r3, #64]	; 0x40
    btn->enter.gpio.pin = ENTER_Pin;
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	2201      	movs	r2, #1
 8000a16:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    uint8_t btn_cnt = sizeof(navigation_btn_t)/sizeof(push_button_t);
 8000a1a:	2305      	movs	r3, #5
 8000a1c:	73fb      	strb	r3, [r7, #15]
    push_button_t *btn_ptr = &btn->up;
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	617b      	str	r3, [r7, #20]

    for (size_t i = 0; i < btn_cnt; i++)
 8000a22:	2300      	movs	r3, #0
 8000a24:	613b      	str	r3, [r7, #16]
 8000a26:	e00d      	b.n	8000a44 <btn_debounce_init+0x70>
    {
        time_event_stop(&btn_ptr->debounce);
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	3308      	adds	r3, #8
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f000 fd77 	bl	8001520 <time_event_stop>
        btn_ptr->pressed = false;
 8000a32:	697b      	ldr	r3, [r7, #20]
 8000a34:	2200      	movs	r2, #0
 8000a36:	731a      	strb	r2, [r3, #12]
        btn_ptr++;
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	3310      	adds	r3, #16
 8000a3c:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < btn_cnt; i++)
 8000a3e:	693b      	ldr	r3, [r7, #16]
 8000a40:	3301      	adds	r3, #1
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	7bfb      	ldrb	r3, [r7, #15]
 8000a46:	693a      	ldr	r2, [r7, #16]
 8000a48:	429a      	cmp	r2, r3
 8000a4a:	d3ed      	bcc.n	8000a28 <btn_debounce_init+0x54>
    }
}
 8000a4c:	bf00      	nop
 8000a4e:	bf00      	nop
 8000a50:	3718      	adds	r7, #24
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	40011000 	.word	0x40011000
 8000a5c:	40010800 	.word	0x40010800
 8000a60:	40010c00 	.word	0x40010c00

08000a64 <btn_key_enter_combination>:

static btn_ev_ext_t btn_key_enter_combination(navigation_btn_t *btn)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
    if (btn->down.pressed)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	7f1b      	ldrb	r3, [r3, #28]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d022      	beq.n	8000aba <btn_key_enter_combination+0x56>
    {
        if(HAL_GPIO_ReadPin(btn->enter.gpio.port, btn->enter.gpio.pin) == GPIO_PIN_RESET)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000a7e:	4619      	mov	r1, r3
 8000a80:	4610      	mov	r0, r2
 8000a82:	f004 fa5f 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d111      	bne.n	8000ab0 <btn_key_enter_combination+0x4c>
        {
            if(time_event_is_active(&btn->enter.debounce))
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3348      	adds	r3, #72	; 0x48
 8000a90:	4618      	mov	r0, r3
 8000a92:	f000 fd57 	bl	8001544 <time_event_is_active>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d004      	beq.n	8000aa6 <btn_key_enter_combination+0x42>
                time_event_stop(&btn->enter.debounce);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	3348      	adds	r3, #72	; 0x48
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	f000 fd3d 	bl	8001520 <time_event_stop>

            printf("btn down + enter pressed\r\n");
 8000aa6:	4843      	ldr	r0, [pc, #268]	; (8000bb4 <btn_key_enter_combination+0x150>)
 8000aa8:	f005 fee2 	bl	8006870 <puts>
            return EVT_EXT_BTN_DOWN_AND_ENTER_PRESSED;
 8000aac:	2307      	movs	r3, #7
 8000aae:	e07c      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
        else
        {
            printf("btn down pressed\r\n");
 8000ab0:	4841      	ldr	r0, [pc, #260]	; (8000bb8 <btn_key_enter_combination+0x154>)
 8000ab2:	f005 fedd 	bl	8006870 <puts>
            return EVT_EXT_BTN_DOWN_PRESSED;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	e077      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
    }

    if (btn->up.pressed)
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	7b1b      	ldrb	r3, [r3, #12]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d022      	beq.n	8000b08 <btn_key_enter_combination+0xa4>
    {
        if (HAL_GPIO_ReadPin(btn->enter.gpio.port, btn->enter.gpio.pin) == GPIO_PIN_RESET)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000acc:	4619      	mov	r1, r3
 8000ace:	4610      	mov	r0, r2
 8000ad0:	f004 fa38 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d111      	bne.n	8000afe <btn_key_enter_combination+0x9a>
        {
            if (time_event_is_active(&btn->enter.debounce))
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	3348      	adds	r3, #72	; 0x48
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f000 fd30 	bl	8001544 <time_event_is_active>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d004      	beq.n	8000af4 <btn_key_enter_combination+0x90>
                time_event_stop(&btn->enter.debounce);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	3348      	adds	r3, #72	; 0x48
 8000aee:	4618      	mov	r0, r3
 8000af0:	f000 fd16 	bl	8001520 <time_event_stop>

            printf("btn up + enter pressed\r\n");
 8000af4:	4831      	ldr	r0, [pc, #196]	; (8000bbc <btn_key_enter_combination+0x158>)
 8000af6:	f005 febb 	bl	8006870 <puts>
            return EVT_EXT_BTN_UP_AND_ENTER_PRESSED;
 8000afa:	2306      	movs	r3, #6
 8000afc:	e055      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
        else
        {
            printf("btn up pressed\r\n");
 8000afe:	4830      	ldr	r0, [pc, #192]	; (8000bc0 <btn_key_enter_combination+0x15c>)
 8000b00:	f005 feb6 	bl	8006870 <puts>
            return EVT_EXT_BTN_UP_PRESSED;
 8000b04:	2301      	movs	r3, #1
 8000b06:	e050      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
    }

    if (btn->left.pressed)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d022      	beq.n	8000b58 <btn_key_enter_combination+0xf4>
    {
        if(HAL_GPIO_ReadPin(btn->enter.gpio.port, btn->enter.gpio.pin) == GPIO_PIN_RESET)
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4610      	mov	r0, r2
 8000b20:	f004 fa10 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d111      	bne.n	8000b4e <btn_key_enter_combination+0xea>
        {
            if (time_event_is_active(&btn->enter.debounce))
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	3348      	adds	r3, #72	; 0x48
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f000 fd08 	bl	8001544 <time_event_is_active>
 8000b34:	4603      	mov	r3, r0
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d004      	beq.n	8000b44 <btn_key_enter_combination+0xe0>
                time_event_stop(&btn->enter.debounce);
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	3348      	adds	r3, #72	; 0x48
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f000 fcee 	bl	8001520 <time_event_stop>
            
            printf("btn left + enter pressed\r\n");
 8000b44:	481f      	ldr	r0, [pc, #124]	; (8000bc4 <btn_key_enter_combination+0x160>)
 8000b46:	f005 fe93 	bl	8006870 <puts>
            return EVT_EXT_BTN_LEFT_AND_ENTER_PRESSED;
 8000b4a:	2308      	movs	r3, #8
 8000b4c:	e02d      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
        else 
        {
            printf("btn left pressed\r\n");
 8000b4e:	481e      	ldr	r0, [pc, #120]	; (8000bc8 <btn_key_enter_combination+0x164>)
 8000b50:	f005 fe8e 	bl	8006870 <puts>
            return EVT_EXT_BTN_LEFT_PRESSED;
 8000b54:	2303      	movs	r3, #3
 8000b56:	e028      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
    }

    if (btn->right.pressed)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d022      	beq.n	8000ba8 <btn_key_enter_combination+0x144>
    {
        if(HAL_GPIO_ReadPin(btn->enter.gpio.port, btn->enter.gpio.pin) == GPIO_PIN_RESET)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	4610      	mov	r0, r2
 8000b70:	f004 f9e8 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d111      	bne.n	8000b9e <btn_key_enter_combination+0x13a>
        {
            if (time_event_is_active(&btn->enter.debounce))
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	3348      	adds	r3, #72	; 0x48
 8000b7e:	4618      	mov	r0, r3
 8000b80:	f000 fce0 	bl	8001544 <time_event_is_active>
 8000b84:	4603      	mov	r3, r0
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d004      	beq.n	8000b94 <btn_key_enter_combination+0x130>
                time_event_stop(&btn->enter.debounce);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	3348      	adds	r3, #72	; 0x48
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f000 fcc6 	bl	8001520 <time_event_stop>
            
            printf("btn right + enter pressed\r\n");
 8000b94:	480d      	ldr	r0, [pc, #52]	; (8000bcc <btn_key_enter_combination+0x168>)
 8000b96:	f005 fe6b 	bl	8006870 <puts>
            return EVT_EXT_BTN_RIGHT_AND_ENTER_PRESSED;
 8000b9a:	2309      	movs	r3, #9
 8000b9c:	e005      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
        else
        {
            printf("btn right pressed\r\n");
 8000b9e:	480c      	ldr	r0, [pc, #48]	; (8000bd0 <btn_key_enter_combination+0x16c>)
 8000ba0:	f005 fe66 	bl	8006870 <puts>
            return EVT_EXT_BTN_RIGHT_PRESSED;
 8000ba4:	2304      	movs	r3, #4
 8000ba6:	e000      	b.n	8000baa <btn_key_enter_combination+0x146>
        }
    }

    return EVT_EXT_BTN_INVALID;
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	08007448 	.word	0x08007448
 8000bb8:	08007464 	.word	0x08007464
 8000bbc:	08007478 	.word	0x08007478
 8000bc0:	08007490 	.word	0x08007490
 8000bc4:	080074a0 	.word	0x080074a0
 8000bc8:	080074bc 	.word	0x080074bc
 8000bcc:	080074d0 	.word	0x080074d0
 8000bd0:	080074ec 	.word	0x080074ec

08000bd4 <btn_enter_key_combination>:


static btn_ev_ext_t btn_enter_key_combination(navigation_btn_t *btn)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    if (btn->enter.pressed)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d078      	beq.n	8000cd8 <btn_enter_key_combination+0x104>
    {
        if (HAL_GPIO_ReadPin(btn->down.gpio.port, btn->down.gpio.pin) == GPIO_PIN_RESET)
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	691a      	ldr	r2, [r3, #16]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	8a9b      	ldrh	r3, [r3, #20]
 8000bee:	4619      	mov	r1, r3
 8000bf0:	4610      	mov	r0, r2
 8000bf2:	f004 f9a7 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	2b00      	cmp	r3, #0
 8000bfa:	d111      	bne.n	8000c20 <btn_enter_key_combination+0x4c>
        {
            if (time_event_is_active(&btn->down.debounce))
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	3318      	adds	r3, #24
 8000c00:	4618      	mov	r0, r3
 8000c02:	f000 fc9f 	bl	8001544 <time_event_is_active>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d004      	beq.n	8000c16 <btn_enter_key_combination+0x42>
                time_event_stop(&btn->down.debounce);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	3318      	adds	r3, #24
 8000c10:	4618      	mov	r0, r3
 8000c12:	f000 fc85 	bl	8001520 <time_event_stop>
            printf("btn enter + down pressed\r\n");
 8000c16:	4833      	ldr	r0, [pc, #204]	; (8000ce4 <btn_enter_key_combination+0x110>)
 8000c18:	f005 fe2a 	bl	8006870 <puts>
            return EVT_EXT_BTN_DOWN_AND_ENTER_PRESSED;
 8000c1c:	2307      	movs	r3, #7
 8000c1e:	e05c      	b.n	8000cda <btn_enter_key_combination+0x106>
        }

        else if (HAL_GPIO_ReadPin(btn->up.gpio.port, btn->up.gpio.pin) == GPIO_PIN_RESET)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681a      	ldr	r2, [r3, #0]
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	889b      	ldrh	r3, [r3, #4]
 8000c28:	4619      	mov	r1, r3
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	f004 f98a 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d111      	bne.n	8000c5a <btn_enter_key_combination+0x86>
        {
            if (time_event_is_active(&btn->up.debounce))
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	3308      	adds	r3, #8
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f000 fc82 	bl	8001544 <time_event_is_active>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d004      	beq.n	8000c50 <btn_enter_key_combination+0x7c>
                time_event_stop(&btn->up.debounce);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	3308      	adds	r3, #8
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f000 fc68 	bl	8001520 <time_event_stop>
            printf("btn enter + up pressed\r\n");
 8000c50:	4825      	ldr	r0, [pc, #148]	; (8000ce8 <btn_enter_key_combination+0x114>)
 8000c52:	f005 fe0d 	bl	8006870 <puts>
            return EVT_EXT_BTN_UP_AND_ENTER_PRESSED;
 8000c56:	2306      	movs	r3, #6
 8000c58:	e03f      	b.n	8000cda <btn_enter_key_combination+0x106>
        }

        else if (HAL_GPIO_ReadPin(btn->left.gpio.port, btn->left.gpio.pin) == GPIO_PIN_RESET)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	6a1a      	ldr	r2, [r3, #32]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000c62:	4619      	mov	r1, r3
 8000c64:	4610      	mov	r0, r2
 8000c66:	f004 f96d 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d111      	bne.n	8000c94 <btn_enter_key_combination+0xc0>
        {
            if (time_event_is_active(&btn->left.debounce))
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	3328      	adds	r3, #40	; 0x28
 8000c74:	4618      	mov	r0, r3
 8000c76:	f000 fc65 	bl	8001544 <time_event_is_active>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d004      	beq.n	8000c8a <btn_enter_key_combination+0xb6>
                time_event_stop(&btn->left.debounce);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	3328      	adds	r3, #40	; 0x28
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 fc4b 	bl	8001520 <time_event_stop>
            printf("btn enter + left pressed\r\n");
 8000c8a:	4818      	ldr	r0, [pc, #96]	; (8000cec <btn_enter_key_combination+0x118>)
 8000c8c:	f005 fdf0 	bl	8006870 <puts>
            return EVT_EXT_BTN_LEFT_AND_ENTER_PRESSED;
 8000c90:	2308      	movs	r3, #8
 8000c92:	e022      	b.n	8000cda <btn_enter_key_combination+0x106>
        }

        else if (HAL_GPIO_ReadPin(btn->right.gpio.port, btn->right.gpio.pin) == GPIO_PIN_RESET)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4610      	mov	r0, r2
 8000ca0:	f004 f950 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d111      	bne.n	8000cce <btn_enter_key_combination+0xfa>
        {
            if (time_event_is_active(&btn->right.debounce))
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	3338      	adds	r3, #56	; 0x38
 8000cae:	4618      	mov	r0, r3
 8000cb0:	f000 fc48 	bl	8001544 <time_event_is_active>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d004      	beq.n	8000cc4 <btn_enter_key_combination+0xf0>
                time_event_stop(&btn->right.debounce);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	3338      	adds	r3, #56	; 0x38
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	f000 fc2e 	bl	8001520 <time_event_stop>
            printf("btn enter + right pressed\r\n");
 8000cc4:	480a      	ldr	r0, [pc, #40]	; (8000cf0 <btn_enter_key_combination+0x11c>)
 8000cc6:	f005 fdd3 	bl	8006870 <puts>
            return EVT_EXT_BTN_RIGHT_AND_ENTER_PRESSED;
 8000cca:	2309      	movs	r3, #9
 8000ccc:	e005      	b.n	8000cda <btn_enter_key_combination+0x106>
        }
        else
        {
            printf("btn enter pressed\r\n");
 8000cce:	4809      	ldr	r0, [pc, #36]	; (8000cf4 <btn_enter_key_combination+0x120>)
 8000cd0:	f005 fdce 	bl	8006870 <puts>
            return EVT_EXT_BTN_ENTER_PRESSED;
 8000cd4:	2305      	movs	r3, #5
 8000cd6:	e000      	b.n	8000cda <btn_enter_key_combination+0x106>
        }
    }
    return EVT_EXT_BTN_INVALID;
 8000cd8:	2300      	movs	r3, #0
}
 8000cda:	4618      	mov	r0, r3
 8000cdc:	3708      	adds	r7, #8
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	08007500 	.word	0x08007500
 8000ce8:	0800751c 	.word	0x0800751c
 8000cec:	08007534 	.word	0x08007534
 8000cf0:	08007550 	.word	0x08007550
 8000cf4:	0800756c 	.word	0x0800756c

08000cf8 <btn_debounce_run>:


void btn_debounce_run(navigation_btn_t *btn)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b09c      	sub	sp, #112	; 0x70
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
    uint8_t btn_cnt = sizeof(navigation_btn_t)/sizeof(push_button_t);
 8000d00:	2305      	movs	r3, #5
 8000d02:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
    push_button_t *btn_ptr = &btn->up;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	66fb      	str	r3, [r7, #108]	; 0x6c

    for (size_t i = 0; i < btn_cnt; i++)
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	66bb      	str	r3, [r7, #104]	; 0x68
 8000d0e:	e025      	b.n	8000d5c <btn_debounce_run+0x64>
    {
        time_event_update(&btn_ptr->debounce);
 8000d10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d12:	3308      	adds	r3, #8
 8000d14:	4618      	mov	r0, r3
 8000d16:	f000 fc20 	bl	800155a <time_event_update>
        if(time_event_is_raised(&btn_ptr->debounce))
 8000d1a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d1c:	3308      	adds	r3, #8
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 fc3c 	bl	800159c <time_event_is_raised>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d012      	beq.n	8000d50 <btn_debounce_run+0x58>
        {
            if(HAL_GPIO_ReadPin(btn_ptr->gpio.port, btn_ptr->gpio.pin) == GPIO_PIN_RESET)
 8000d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d2c:	681a      	ldr	r2, [r3, #0]
 8000d2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d30:	889b      	ldrh	r3, [r3, #4]
 8000d32:	4619      	mov	r1, r3
 8000d34:	4610      	mov	r0, r2
 8000d36:	f004 f905 	bl	8004f44 <HAL_GPIO_ReadPin>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d102      	bne.n	8000d46 <btn_debounce_run+0x4e>
                btn_ptr->pressed = true;
 8000d40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d42:	2201      	movs	r2, #1
 8000d44:	731a      	strb	r2, [r3, #12]
            
            time_event_stop(&btn_ptr->debounce);
 8000d46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d48:	3308      	adds	r3, #8
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 fbe8 	bl	8001520 <time_event_stop>
        }
        btn_ptr++;
 8000d50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000d52:	3310      	adds	r3, #16
 8000d54:	66fb      	str	r3, [r7, #108]	; 0x6c
    for (size_t i = 0; i < btn_cnt; i++)
 8000d56:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000d58:	3301      	adds	r3, #1
 8000d5a:	66bb      	str	r3, [r7, #104]	; 0x68
 8000d5c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000d60:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000d62:	429a      	cmp	r2, r3
 8000d64:	d3d4      	bcc.n	8000d10 <btn_debounce_run+0x18>
    }

    /*Notify events*/
    event_t event;
    event.header.name = EVT_EXT_BTN_INVALID;
 8000d66:	2300      	movs	r3, #0
 8000d68:	733b      	strb	r3, [r7, #12]
    event.header.fsm_src = BTN_FSM;
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	737b      	strb	r3, [r7, #13]
    event.header.fsm_dst = UI_FSM;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	73bb      	strb	r3, [r7, #14]
    event.header.payload_len = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	73fb      	strb	r3, [r7, #15]

    event.header.name = btn_key_enter_combination(btn);
 8000d76:	6878      	ldr	r0, [r7, #4]
 8000d78:	f7ff fe74 	bl	8000a64 <btn_key_enter_combination>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	733b      	strb	r3, [r7, #12]
    if(event.header.name != EVT_EXT_BTN_INVALID)
 8000d80:	7b3b      	ldrb	r3, [r7, #12]
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d008      	beq.n	8000d98 <btn_debounce_run+0xa0>
        event_manager_write(event_manager_fsm_get(), &event);
 8000d86:	f000 fc4b 	bl	8001620 <event_manager_fsm_get>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	f107 030c 	add.w	r3, r7, #12
 8000d90:	4619      	mov	r1, r3
 8000d92:	4610      	mov	r0, r2
 8000d94:	f000 fd11 	bl	80017ba <event_manager_write>

    event.header.name = btn_enter_key_combination(btn);
 8000d98:	6878      	ldr	r0, [r7, #4]
 8000d9a:	f7ff ff1b 	bl	8000bd4 <btn_enter_key_combination>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	733b      	strb	r3, [r7, #12]
    if(event.header.name != EVT_EXT_BTN_INVALID)
 8000da2:	7b3b      	ldrb	r3, [r7, #12]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d008      	beq.n	8000dba <btn_debounce_run+0xc2>
        event_manager_write(event_manager_fsm_get(), &event);
 8000da8:	f000 fc3a 	bl	8001620 <event_manager_fsm_get>
 8000dac:	4602      	mov	r2, r0
 8000dae:	f107 030c 	add.w	r3, r7, #12
 8000db2:	4619      	mov	r1, r3
 8000db4:	4610      	mov	r0, r2
 8000db6:	f000 fd00 	bl	80017ba <event_manager_write>

    btn_ptr = &btn->up;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	66fb      	str	r3, [r7, #108]	; 0x6c
    for (size_t i = 0; i < btn_cnt; i++)
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	667b      	str	r3, [r7, #100]	; 0x64
 8000dc2:	e008      	b.n	8000dd6 <btn_debounce_run+0xde>
    {
        btn_ptr->pressed = false;
 8000dc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	731a      	strb	r2, [r3, #12]
        btn_ptr++;
 8000dca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000dcc:	3310      	adds	r3, #16
 8000dce:	66fb      	str	r3, [r7, #108]	; 0x6c
    for (size_t i = 0; i < btn_cnt; i++)
 8000dd0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000dd2:	3301      	adds	r3, #1
 8000dd4:	667b      	str	r3, [r7, #100]	; 0x64
 8000dd6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000dda:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d3f1      	bcc.n	8000dc4 <btn_debounce_run+0xcc>
    }
}
 8000de0:	bf00      	nop
 8000de2:	bf00      	nop
 8000de4:	3770      	adds	r7, #112	; 0x70
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <event_print_info>:
	} while (0)
#endif


static void event_print_info(event_t *evt)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
    evt_queue_dbg("FSM SRC : [0x%X]\r\n", evt->fsm_src);
    evt_queue_dbg("FSM DST : [0x%X]\r\n", evt->fsm_dst);
    evt_queue_dbg("FSM EVT : [0x%X]\r\n", evt->evt);
    evt_queue_dbg("FSM Payload Len : [%d]\r\n", evt->header.payload_len);

    if(evt->header.payload_len)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	78db      	ldrb	r3, [r3, #3]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d007      	beq.n	8000e0a <event_print_info+0x20>
        print_buffer('X', (uint8_t*)evt->payload.buff, evt->header.payload_len);
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	1d19      	adds	r1, r3, #4
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	78db      	ldrb	r3, [r3, #3]
 8000e02:	461a      	mov	r2, r3
 8000e04:	2058      	movs	r0, #88	; 0x58
 8000e06:	f000 f917 	bl	8001038 <print_buffer>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <event_queue_init>:

void event_queue_init(event_queue_t *queue, uint8_t *buff, uint8_t buff_len)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b084      	sub	sp, #16
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	60f8      	str	r0, [r7, #12]
 8000e1a:	60b9      	str	r1, [r7, #8]
 8000e1c:	4613      	mov	r3, r2
 8000e1e:	71fb      	strb	r3, [r7, #7]
    evt_queue_dbg("initializing queue\r\n");
    queue->rb = ring_buffer_init(buff, buff_len);
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	4619      	mov	r1, r3
 8000e24:	68b8      	ldr	r0, [r7, #8]
 8000e26:	f000 f9d9 	bl	80011dc <ring_buffer_init>
 8000e2a:	4602      	mov	r2, r0
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	601a      	str	r2, [r3, #0]
    queue->pending_cnt = 0;
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	2200      	movs	r2, #0
 8000e34:	711a      	strb	r2, [r3, #4]
}
 8000e36:	bf00      	nop
 8000e38:	3710      	adds	r7, #16
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}

08000e3e <event_queue_get_pending>:

uint8_t event_queue_get_pending(event_queue_t *queue)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b083      	sub	sp, #12
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
    evt_queue_dbg("pending evts [%d]\r\n", queue->pending_cnt);
    return queue->pending_cnt; 
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	791b      	ldrb	r3, [r3, #4]
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr

08000e54 <event_queue_write>:

uint8_t event_queue_write(event_queue_t *queue, event_t *evt)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b084      	sub	sp, #16
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
 8000e5c:	6039      	str	r1, [r7, #0]
    ring_buffer_st_t write_st = RING_BUFF_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	73fb      	strb	r3, [r7, #15]
    evt_queue_dbg("writing event \r\n");
    event_print_info(evt);
 8000e62:	6838      	ldr	r0, [r7, #0]
 8000e64:	f7ff ffc1 	bl	8000dea <event_print_info>

    write_st = ring_buffer_write(queue->rb, (uint8_t *)&evt->header, EVENT_HEADER_SIZE);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	6839      	ldr	r1, [r7, #0]
 8000e6e:	2204      	movs	r2, #4
 8000e70:	4618      	mov	r0, r3
 8000e72:	f000 fac9 	bl	8001408 <ring_buffer_write>
 8000e76:	4603      	mov	r3, r0
 8000e78:	73fb      	strb	r3, [r7, #15]
    if (evt->header.payload_len)
 8000e7a:	683b      	ldr	r3, [r7, #0]
 8000e7c:	78db      	ldrb	r3, [r3, #3]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d00a      	beq.n	8000e98 <event_queue_write+0x44>
        write_st = ring_buffer_write(queue->rb, (uint8_t *)evt->payload.buff, evt->header.payload_len);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6818      	ldr	r0, [r3, #0]
 8000e86:	683b      	ldr	r3, [r7, #0]
 8000e88:	1d19      	adds	r1, r3, #4
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	78db      	ldrb	r3, [r3, #3]
 8000e8e:	461a      	mov	r2, r3
 8000e90:	f000 faba 	bl	8001408 <ring_buffer_write>
 8000e94:	4603      	mov	r3, r0
 8000e96:	73fb      	strb	r3, [r7, #15]

    if (write_st == RING_BUFF_OK)
 8000e98:	7bfb      	ldrb	r3, [r7, #15]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d106      	bne.n	8000eac <event_queue_write+0x58>
        queue->pending_cnt++;
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	791b      	ldrb	r3, [r3, #4]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	b2da      	uxtb	r2, r3
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	711a      	strb	r2, [r3, #4]
 8000eaa:	e00c      	b.n	8000ec6 <event_queue_write+0x72>
    else
        printf_dbg_error("could not write on evt queue\r\n");
 8000eac:	4b08      	ldr	r3, [pc, #32]	; (8000ed0 <event_queue_write+0x7c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f005 fc57 	bl	8006764 <iprintf>
 8000eb6:	4807      	ldr	r0, [pc, #28]	; (8000ed4 <event_queue_write+0x80>)
 8000eb8:	f005 fcda 	bl	8006870 <puts>
 8000ebc:	4b04      	ldr	r3, [pc, #16]	; (8000ed0 <event_queue_write+0x7c>)
 8000ebe:	69db      	ldr	r3, [r3, #28]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f005 fc4f 	bl	8006764 <iprintf>

    return write_st;
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	20000020 	.word	0x20000020
 8000ed4:	08007580 	.word	0x08007580

08000ed8 <event_queue_read>:

uint8_t event_queue_read(event_queue_t *queue, event_t *evt)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
    ring_buffer_st_t read_st = RING_BUFF_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73fb      	strb	r3, [r7, #15]

    if (event_queue_get_pending(queue))
 8000ee6:	6878      	ldr	r0, [r7, #4]
 8000ee8:	f7ff ffa9 	bl	8000e3e <event_queue_get_pending>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d031      	beq.n	8000f56 <event_queue_read+0x7e>
    {
        evt_queue_dbg("reading event \r\n");
        read_st = ring_buffer_read(queue->rb, (uint8_t *)&evt->header, EVENT_HEADER_SIZE);
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	6839      	ldr	r1, [r7, #0]
 8000ef8:	2204      	movs	r2, #4
 8000efa:	4618      	mov	r0, r3
 8000efc:	f000 fac4 	bl	8001488 <ring_buffer_read>
 8000f00:	4603      	mov	r3, r0
 8000f02:	73fb      	strb	r3, [r7, #15]
        if (evt->header.payload_len)
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	78db      	ldrb	r3, [r3, #3]
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	d00a      	beq.n	8000f22 <event_queue_read+0x4a>
            read_st = ring_buffer_read(queue->rb, (uint8_t *)evt->payload.buff, evt->header.payload_len);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6818      	ldr	r0, [r3, #0]
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	1d19      	adds	r1, r3, #4
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	78db      	ldrb	r3, [r3, #3]
 8000f18:	461a      	mov	r2, r3
 8000f1a:	f000 fab5 	bl	8001488 <ring_buffer_read>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	73fb      	strb	r3, [r7, #15]

        if (read_st == RING_BUFF_OK)
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d109      	bne.n	8000f3c <event_queue_read+0x64>
        {
            queue->pending_cnt--;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	791b      	ldrb	r3, [r3, #4]
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	711a      	strb	r2, [r3, #4]
            event_print_info(evt);
 8000f34:	6838      	ldr	r0, [r7, #0]
 8000f36:	f7ff ff58 	bl	8000dea <event_print_info>
 8000f3a:	e00c      	b.n	8000f56 <event_queue_read+0x7e>
        }
        else
            printf_dbg_error("could not read evt in queue\r\n");
 8000f3c:	4b08      	ldr	r3, [pc, #32]	; (8000f60 <event_queue_read+0x88>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f005 fc0f 	bl	8006764 <iprintf>
 8000f46:	4807      	ldr	r0, [pc, #28]	; (8000f64 <event_queue_read+0x8c>)
 8000f48:	f005 fc92 	bl	8006870 <puts>
 8000f4c:	4b04      	ldr	r3, [pc, #16]	; (8000f60 <event_queue_read+0x88>)
 8000f4e:	69db      	ldr	r3, [r3, #28]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f005 fc07 	bl	8006764 <iprintf>
    }
    else
        evt_queue_dbg("error, no evt in queue \r\n");

    return read_st;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20000020 	.word	0x20000020
 8000f64:	080075a0 	.word	0x080075a0

08000f68 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b083      	sub	sp, #12
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f70:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f74:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000f78:	f003 0301 	and.w	r3, r3, #1
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d013      	beq.n	8000fa8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f80:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f84:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000f88:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d00b      	beq.n	8000fa8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f90:	e000      	b.n	8000f94 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f92:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f94:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0f9      	beq.n	8000f92 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f9e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fa2:	687a      	ldr	r2, [r7, #4]
 8000fa4:	b2d2      	uxtb	r2, r2
 8000fa6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000fa8:	687b      	ldr	r3, [r7, #4]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bc80      	pop	{r7}
 8000fb2:	4770      	bx	lr

08000fb4 <itm_enable>:

#include "itm_dbg.h"
#include "stdio.h"

void itm_enable(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000fb8:	4b09      	ldr	r3, [pc, #36]	; (8000fe0 <itm_enable+0x2c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a08      	ldr	r2, [pc, #32]	; (8000fe0 <itm_enable+0x2c>)
 8000fbe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fc2:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM->TER |= ( 1 << 0);
 8000fc4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000fc8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000fcc:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc80      	pop	{r7}
 8000fde:	4770      	bx	lr
 8000fe0:	e000edfc 	.word	0xe000edfc

08000fe4 <itm_write>:
	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
}

int itm_write(char *ptr, int len)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b084      	sub	sp, #16
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	int DataIdx;
	for(DataIdx = 0 ; DataIdx < len; DataIdx++)
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	e009      	b.n	8001008 <itm_write+0x24>
	{
		ITM_SendChar(*ptr++);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	1c5a      	adds	r2, r3, #1
 8000ff8:	607a      	str	r2, [r7, #4]
 8000ffa:	781b      	ldrb	r3, [r3, #0]
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f7ff ffb3 	bl	8000f68 <ITM_SendChar>
	for(DataIdx = 0 ; DataIdx < len; DataIdx++)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	3301      	adds	r3, #1
 8001006:	60fb      	str	r3, [r7, #12]
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	429a      	cmp	r2, r3
 800100e:	dbf1      	blt.n	8000ff4 <itm_write+0x10>
	}
	return len;
 8001010:	683b      	ldr	r3, [r7, #0]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3710      	adds	r7, #16
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <_write>:
    "\x1B[37m",
    "\x1B[0m"
};

int _write(int file, char *ptr, int len)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b084      	sub	sp, #16
 800101e:	af00      	add	r7, sp, #0
 8001020:	60f8      	str	r0, [r7, #12]
 8001022:	60b9      	str	r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
#if USE_PRINTF_ITM
    /*write transmit function associated to a peripheral where you want to remap printf */
    return itm_write(ptr, len);
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	68b8      	ldr	r0, [r7, #8]
 800102a:	f7ff ffdb 	bl	8000fe4 <itm_write>
 800102e:	4603      	mov	r3, r0
#else
    return 0;
#endif
}
 8001030:	4618      	mov	r0, r3
 8001032:	3710      	adds	r7, #16
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <print_buffer>:

void print_buffer(uint8_t format, uint8_t *buff, uint8_t len)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	6039      	str	r1, [r7, #0]
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	4613      	mov	r3, r2
 8001046:	71bb      	strb	r3, [r7, #6]
	printf("buffer : \r\n");
 8001048:	481a      	ldr	r0, [pc, #104]	; (80010b4 <print_buffer+0x7c>)
 800104a:	f005 fc11 	bl	8006870 <puts>
	for (size_t i = 0; i < len; i++)
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	e023      	b.n	800109c <print_buffer+0x64>
	{
		switch (format)
 8001054:	79fb      	ldrb	r3, [r7, #7]
 8001056:	2b43      	cmp	r3, #67	; 0x43
 8001058:	d002      	beq.n	8001060 <print_buffer+0x28>
 800105a:	2b58      	cmp	r3, #88	; 0x58
 800105c:	d009      	beq.n	8001072 <print_buffer+0x3a>
 800105e:	e011      	b.n	8001084 <print_buffer+0x4c>
		{
		    case 'C': printf( "[%c] ", buff[i])  ; break;
 8001060:	683a      	ldr	r2, [r7, #0]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4413      	add	r3, r2
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	4619      	mov	r1, r3
 800106a:	4813      	ldr	r0, [pc, #76]	; (80010b8 <print_buffer+0x80>)
 800106c:	f005 fb7a 	bl	8006764 <iprintf>
 8001070:	e011      	b.n	8001096 <print_buffer+0x5e>
		    case 'X': printf( "[0x%X] ", buff[i]); break;
 8001072:	683a      	ldr	r2, [r7, #0]
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4413      	add	r3, r2
 8001078:	781b      	ldrb	r3, [r3, #0]
 800107a:	4619      	mov	r1, r3
 800107c:	480f      	ldr	r0, [pc, #60]	; (80010bc <print_buffer+0x84>)
 800107e:	f005 fb71 	bl	8006764 <iprintf>
 8001082:	e008      	b.n	8001096 <print_buffer+0x5e>
		    default : printf( "[0x%X] ", buff[i]); break;
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	4413      	add	r3, r2
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4619      	mov	r1, r3
 800108e:	480b      	ldr	r0, [pc, #44]	; (80010bc <print_buffer+0x84>)
 8001090:	f005 fb68 	bl	8006764 <iprintf>
 8001094:	bf00      	nop
	for (size_t i = 0; i < len; i++)
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	3301      	adds	r3, #1
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	79bb      	ldrb	r3, [r7, #6]
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d3d7      	bcc.n	8001054 <print_buffer+0x1c>
		}
	}
	printf("\r\n");
 80010a4:	4806      	ldr	r0, [pc, #24]	; (80010c0 <print_buffer+0x88>)
 80010a6:	f005 fbe3 	bl	8006870 <puts>
}
 80010aa:	bf00      	nop
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	08007620 	.word	0x08007620
 80010b8:	0800762c 	.word	0x0800762c
 80010bc:	08007634 	.word	0x08007634
 80010c0:	0800763c 	.word	0x0800763c

080010c4 <head_ptr_advance>:
 * @brief Advance head pointer by 1 position
 * 
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 */
static void head_ptr_advance(ring_buffer_handle_t rb)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
    assert(rb);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d105      	bne.n	80010de <head_ptr_advance+0x1a>
 80010d2:	4b19      	ldr	r3, [pc, #100]	; (8001138 <head_ptr_advance+0x74>)
 80010d4:	4a19      	ldr	r2, [pc, #100]	; (800113c <head_ptr_advance+0x78>)
 80010d6:	2126      	movs	r1, #38	; 0x26
 80010d8:	4819      	ldr	r0, [pc, #100]	; (8001140 <head_ptr_advance+0x7c>)
 80010da:	f004 ff0f 	bl	8005efc <__assert_func>

    if (rb->full)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	7c1b      	ldrb	r3, [r3, #16]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d00b      	beq.n	80010fe <head_ptr_advance+0x3a>
    {
        rb->tail = (rb->tail + 1) % rb->length;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	3301      	adds	r3, #1
 80010ec:	687a      	ldr	r2, [r7, #4]
 80010ee:	68d2      	ldr	r2, [r2, #12]
 80010f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80010f4:	fb01 f202 	mul.w	r2, r1, r2
 80010f8:	1a9a      	subs	r2, r3, r2
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	609a      	str	r2, [r3, #8]
    }

    // We mark full because we will advance tail on the next time around
    rb->head = (rb->head + 1) % rb->length;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	3301      	adds	r3, #1
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	68d2      	ldr	r2, [r2, #12]
 8001108:	fbb3 f1f2 	udiv	r1, r3, r2
 800110c:	fb01 f202 	mul.w	r2, r1, r2
 8001110:	1a9a      	subs	r2, r3, r2
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	605a      	str	r2, [r3, #4]
    rb->full = (rb->head == rb->tail);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685a      	ldr	r2, [r3, #4]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	429a      	cmp	r2, r3
 8001120:	bf0c      	ite	eq
 8001122:	2301      	moveq	r3, #1
 8001124:	2300      	movne	r3, #0
 8001126:	b2db      	uxtb	r3, r3
 8001128:	461a      	mov	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	741a      	strb	r2, [r3, #16]
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	08007640 	.word	0x08007640
 800113c:	0800dfc0 	.word	0x0800dfc0
 8001140:	08007644 	.word	0x08007644

08001144 <tail_ptr_retreat>:
 * @brief Retreat tail pointer by 1 position
 * 
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 */
static void tail_ptr_retreat(ring_buffer_handle_t rb)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	b082      	sub	sp, #8
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
    assert(rb);
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2b00      	cmp	r3, #0
 8001150:	d105      	bne.n	800115e <tail_ptr_retreat+0x1a>
 8001152:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <tail_ptr_retreat+0x40>)
 8001154:	4a0c      	ldr	r2, [pc, #48]	; (8001188 <tail_ptr_retreat+0x44>)
 8001156:	2139      	movs	r1, #57	; 0x39
 8001158:	480c      	ldr	r0, [pc, #48]	; (800118c <tail_ptr_retreat+0x48>)
 800115a:	f004 fecf 	bl	8005efc <__assert_func>

    rb->full = 0;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	2200      	movs	r2, #0
 8001162:	741a      	strb	r2, [r3, #16]
    rb->tail = (rb->tail + 1) % rb->length;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	3301      	adds	r3, #1
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	68d2      	ldr	r2, [r2, #12]
 800116e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001172:	fb01 f202 	mul.w	r2, r1, r2
 8001176:	1a9a      	subs	r2, r3, r2
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	609a      	str	r2, [r3, #8]
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	08007640 	.word	0x08007640
 8001188:	0800dfd4 	.word	0x0800dfd4
 800118c:	08007644 	.word	0x08007644

08001190 <is_ring_buffer_empty>:
 * 
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @return uint8_t return 1 if ring buffer is empty, return 0 otherwise.
 */
uint8_t is_ring_buffer_empty(ring_buffer_handle_t rb)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
    assert(rb);
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d105      	bne.n	80011aa <is_ring_buffer_empty+0x1a>
 800119e:	4b0c      	ldr	r3, [pc, #48]	; (80011d0 <is_ring_buffer_empty+0x40>)
 80011a0:	4a0c      	ldr	r2, [pc, #48]	; (80011d4 <is_ring_buffer_empty+0x44>)
 80011a2:	214e      	movs	r1, #78	; 0x4e
 80011a4:	480c      	ldr	r0, [pc, #48]	; (80011d8 <is_ring_buffer_empty+0x48>)
 80011a6:	f004 fea9 	bl	8005efc <__assert_func>

    return (!rb->full && (rb->tail == rb->head));
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	7c1b      	ldrb	r3, [r3, #16]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d107      	bne.n	80011c2 <is_ring_buffer_empty+0x32>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	689a      	ldr	r2, [r3, #8]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d101      	bne.n	80011c2 <is_ring_buffer_empty+0x32>
 80011be:	2301      	movs	r3, #1
 80011c0:	e000      	b.n	80011c4 <is_ring_buffer_empty+0x34>
 80011c2:	2300      	movs	r3, #0
 80011c4:	b2db      	uxtb	r3, r3
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	08007640 	.word	0x08007640
 80011d4:	0800dfe8 	.word	0x0800dfe8
 80011d8:	08007644 	.word	0x08007644

080011dc <ring_buffer_init>:
 * @param buffer  pointer to a buffer reserved in memory by the user that is going to be register in ring buffer
 * @param size    size of the buffer to be register.
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the initialized ring buffer.
 */
ring_buffer_handle_t ring_buffer_init(uint8_t *buffer, size_t size)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
    assert(buffer && size);
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d002      	beq.n	80011f2 <ring_buffer_init+0x16>
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d105      	bne.n	80011fe <ring_buffer_init+0x22>
 80011f2:	4b17      	ldr	r3, [pc, #92]	; (8001250 <ring_buffer_init+0x74>)
 80011f4:	4a17      	ldr	r2, [pc, #92]	; (8001254 <ring_buffer_init+0x78>)
 80011f6:	2169      	movs	r1, #105	; 0x69
 80011f8:	4817      	ldr	r0, [pc, #92]	; (8001258 <ring_buffer_init+0x7c>)
 80011fa:	f004 fe7f 	bl	8005efc <__assert_func>

    ring_buffer_handle_t rb = malloc(sizeof(ring_buffer_t));
 80011fe:	2014      	movs	r0, #20
 8001200:	f004 fed6 	bl	8005fb0 <malloc>
 8001204:	4603      	mov	r3, r0
 8001206:	60fb      	str	r3, [r7, #12]
    assert(rb);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d105      	bne.n	800121a <ring_buffer_init+0x3e>
 800120e:	4b13      	ldr	r3, [pc, #76]	; (800125c <ring_buffer_init+0x80>)
 8001210:	4a10      	ldr	r2, [pc, #64]	; (8001254 <ring_buffer_init+0x78>)
 8001212:	216c      	movs	r1, #108	; 0x6c
 8001214:	4810      	ldr	r0, [pc, #64]	; (8001258 <ring_buffer_init+0x7c>)
 8001216:	f004 fe71 	bl	8005efc <__assert_func>

    rb->buffer = buffer;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	601a      	str	r2, [r3, #0]
    rb->length = size;
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	60da      	str	r2, [r3, #12]
    ring_buffer_reset(rb);
 8001226:	68f8      	ldr	r0, [r7, #12]
 8001228:	f000 f81c 	bl	8001264 <ring_buffer_reset>

    assert(is_ring_buffer_empty(rb));
 800122c:	68f8      	ldr	r0, [r7, #12]
 800122e:	f7ff ffaf 	bl	8001190 <is_ring_buffer_empty>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d105      	bne.n	8001244 <ring_buffer_init+0x68>
 8001238:	4b09      	ldr	r3, [pc, #36]	; (8001260 <ring_buffer_init+0x84>)
 800123a:	4a06      	ldr	r2, [pc, #24]	; (8001254 <ring_buffer_init+0x78>)
 800123c:	2172      	movs	r1, #114	; 0x72
 800123e:	4806      	ldr	r0, [pc, #24]	; (8001258 <ring_buffer_init+0x7c>)
 8001240:	f004 fe5c 	bl	8005efc <__assert_func>

    return rb;
 8001244:	68fb      	ldr	r3, [r7, #12]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3710      	adds	r7, #16
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	08007670 	.word	0x08007670
 8001254:	0800e000 	.word	0x0800e000
 8001258:	08007644 	.word	0x08007644
 800125c:	08007640 	.word	0x08007640
 8001260:	08007680 	.word	0x08007680

08001264 <ring_buffer_reset>:
 * @brief Reset ring buffer to default configuration
 * 
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 */
void ring_buffer_reset(ring_buffer_handle_t rb)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
    assert(rb);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d105      	bne.n	800127e <ring_buffer_reset+0x1a>
 8001272:	4b09      	ldr	r3, [pc, #36]	; (8001298 <ring_buffer_reset+0x34>)
 8001274:	4a09      	ldr	r2, [pc, #36]	; (800129c <ring_buffer_reset+0x38>)
 8001276:	2189      	movs	r1, #137	; 0x89
 8001278:	4809      	ldr	r0, [pc, #36]	; (80012a0 <ring_buffer_reset+0x3c>)
 800127a:	f004 fe3f 	bl	8005efc <__assert_func>
    rb->head = 0;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	605a      	str	r2, [r3, #4]
    rb->tail = 0;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2200      	movs	r2, #0
 8001288:	609a      	str	r2, [r3, #8]
    rb->full = 0;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2200      	movs	r2, #0
 800128e:	741a      	strb	r2, [r3, #16]
}
 8001290:	bf00      	nop
 8001292:	3708      	adds	r7, #8
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	08007640 	.word	0x08007640
 800129c:	0800e014 	.word	0x0800e014
 80012a0:	08007644 	.word	0x08007644

080012a4 <ring_buffer_get_data_len>:
 * 
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @return size_t return number of bytes in buffer.
 */
size_t ring_buffer_get_data_len(ring_buffer_handle_t rb)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
    assert(rb);
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d105      	bne.n	80012be <ring_buffer_get_data_len+0x1a>
 80012b2:	4b14      	ldr	r3, [pc, #80]	; (8001304 <ring_buffer_get_data_len+0x60>)
 80012b4:	4a14      	ldr	r2, [pc, #80]	; (8001308 <ring_buffer_get_data_len+0x64>)
 80012b6:	2197      	movs	r1, #151	; 0x97
 80012b8:	4814      	ldr	r0, [pc, #80]	; (800130c <ring_buffer_get_data_len+0x68>)
 80012ba:	f004 fe1f 	bl	8005efc <__assert_func>

    size_t size = rb->length;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	68db      	ldr	r3, [r3, #12]
 80012c2:	60fb      	str	r3, [r7, #12]

    if (!rb->full)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	7c1b      	ldrb	r3, [r3, #16]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d115      	bne.n	80012f8 <ring_buffer_get_data_len+0x54>
    {
        if (rb->head >= rb->tail)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685a      	ldr	r2, [r3, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d306      	bcc.n	80012e6 <ring_buffer_get_data_len+0x42>
        {
            size = (rb->head - rb->tail);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685a      	ldr	r2, [r3, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	e008      	b.n	80012f8 <ring_buffer_get_data_len+0x54>
        }
        else
        {
            size = (rb->length + rb->head - rb->tail);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	68da      	ldr	r2, [r3, #12]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	441a      	add	r2, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	60fb      	str	r3, [r7, #12]
        }
    }

    return size;
 80012f8:	68fb      	ldr	r3, [r7, #12]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	08007640 	.word	0x08007640
 8001308:	0800e028 	.word	0x0800e028
 800130c:	08007644 	.word	0x08007644

08001310 <ring_buffer_get_free_space>:
 * 
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @return size_t return the number of bytes available in ring buffer 
 */
size_t ring_buffer_get_free_space(ring_buffer_handle_t rb)
{
 8001310:	b590      	push	{r4, r7, lr}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
    assert(rb);
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d105      	bne.n	800132a <ring_buffer_get_free_space+0x1a>
 800131e:	4b08      	ldr	r3, [pc, #32]	; (8001340 <ring_buffer_get_free_space+0x30>)
 8001320:	4a08      	ldr	r2, [pc, #32]	; (8001344 <ring_buffer_get_free_space+0x34>)
 8001322:	21be      	movs	r1, #190	; 0xbe
 8001324:	4808      	ldr	r0, [pc, #32]	; (8001348 <ring_buffer_get_free_space+0x38>)
 8001326:	f004 fde9 	bl	8005efc <__assert_func>
    return (rb->length - ring_buffer_get_data_len(rb));
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	68dc      	ldr	r4, [r3, #12]
 800132e:	6878      	ldr	r0, [r7, #4]
 8001330:	f7ff ffb8 	bl	80012a4 <ring_buffer_get_data_len>
 8001334:	4603      	mov	r3, r0
 8001336:	1ae3      	subs	r3, r4, r3
}
 8001338:	4618      	mov	r0, r3
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bd90      	pop	{r4, r7, pc}
 8001340:	08007640 	.word	0x08007640
 8001344:	0800e044 	.word	0x0800e044
 8001348:	08007644 	.word	0x08007644

0800134c <ring_buffer_put>:
 * 
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @param data byte to be written in buffer.
 */
void ring_buffer_put(ring_buffer_handle_t rb, uint8_t data)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	70fb      	strb	r3, [r7, #3]
    assert(rb && rb->buffer);
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <ring_buffer_put+0x1a>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d105      	bne.n	8001372 <ring_buffer_put+0x26>
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <ring_buffer_put+0x44>)
 8001368:	4a0a      	ldr	r2, [pc, #40]	; (8001394 <ring_buffer_put+0x48>)
 800136a:	21ca      	movs	r1, #202	; 0xca
 800136c:	480a      	ldr	r0, [pc, #40]	; (8001398 <ring_buffer_put+0x4c>)
 800136e:	f004 fdc5 	bl	8005efc <__assert_func>

    rb->buffer[rb->head] = data;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681a      	ldr	r2, [r3, #0]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	4413      	add	r3, r2
 800137c:	78fa      	ldrb	r2, [r7, #3]
 800137e:	701a      	strb	r2, [r3, #0]

    head_ptr_advance(rb);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff fe9f 	bl	80010c4 <head_ptr_advance>
}
 8001386:	bf00      	nop
 8001388:	3708      	adds	r7, #8
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	0800769c 	.word	0x0800769c
 8001394:	0800e060 	.word	0x0800e060
 8001398:	08007644 	.word	0x08007644

0800139c <ring_buffer_get>:
 * @param rb variable of type ring_buffer_t* which contains the struct associated to the ring buffer
 * @param data   pointer to a variable to be fill whit the data in buffer.
 * @return uint8_t  return 0 if there is not data available to be read, return 1 otherwise.
 */
uint8_t ring_buffer_get(ring_buffer_handle_t rb, uint8_t *data)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
    assert(rb && data && rb->buffer);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d006      	beq.n	80013ba <ring_buffer_get+0x1e>
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <ring_buffer_get+0x1e>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d105      	bne.n	80013c6 <ring_buffer_get+0x2a>
 80013ba:	4b10      	ldr	r3, [pc, #64]	; (80013fc <ring_buffer_get+0x60>)
 80013bc:	4a10      	ldr	r2, [pc, #64]	; (8001400 <ring_buffer_get+0x64>)
 80013be:	21da      	movs	r1, #218	; 0xda
 80013c0:	4810      	ldr	r0, [pc, #64]	; (8001404 <ring_buffer_get+0x68>)
 80013c2:	f004 fd9b 	bl	8005efc <__assert_func>

    int r = 0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]

    if (!is_ring_buffer_empty(rb))
 80013ca:	6878      	ldr	r0, [r7, #4]
 80013cc:	f7ff fee0 	bl	8001190 <is_ring_buffer_empty>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d10c      	bne.n	80013f0 <ring_buffer_get+0x54>
    {
        *data = rb->buffer[rb->tail];
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	689b      	ldr	r3, [r3, #8]
 80013de:	4413      	add	r3, r2
 80013e0:	781a      	ldrb	r2, [r3, #0]
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	701a      	strb	r2, [r3, #0]
        tail_ptr_retreat(rb);
 80013e6:	6878      	ldr	r0, [r7, #4]
 80013e8:	f7ff feac 	bl	8001144 <tail_ptr_retreat>

        r = 1;
 80013ec:	2301      	movs	r3, #1
 80013ee:	60fb      	str	r3, [r7, #12]
    }

    return r;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	b2db      	uxtb	r3, r3
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3710      	adds	r7, #16
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	080076b0 	.word	0x080076b0
 8001400:	0800e070 	.word	0x0800e070
 8001404:	08007644 	.word	0x08007644

08001408 <ring_buffer_write>:
 * @param data   pointer to a buffer that contains the data to be written in buffer
 * @param data_len number of bytes of data to be written in buffer
 * @return ring_buffer_st_t  return status of buffer.
 */
ring_buffer_st_t ring_buffer_write(ring_buffer_handle_t rb, uint8_t *data, uint8_t data_len)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b086      	sub	sp, #24
 800140c:	af00      	add	r7, sp, #0
 800140e:	60f8      	str	r0, [r7, #12]
 8001410:	60b9      	str	r1, [r7, #8]
 8001412:	4613      	mov	r3, r2
 8001414:	71fb      	strb	r3, [r7, #7]
    assert(rb && rb->buffer);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d003      	beq.n	8001424 <ring_buffer_write+0x1c>
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d105      	bne.n	8001430 <ring_buffer_write+0x28>
 8001424:	4b15      	ldr	r3, [pc, #84]	; (800147c <ring_buffer_write+0x74>)
 8001426:	4a16      	ldr	r2, [pc, #88]	; (8001480 <ring_buffer_write+0x78>)
 8001428:	21f3      	movs	r1, #243	; 0xf3
 800142a:	4816      	ldr	r0, [pc, #88]	; (8001484 <ring_buffer_write+0x7c>)
 800142c:	f004 fd66 	bl	8005efc <__assert_func>

    if (rb->full)
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	7c1b      	ldrb	r3, [r3, #16]
 8001434:	2b00      	cmp	r3, #0
 8001436:	d001      	beq.n	800143c <ring_buffer_write+0x34>
    {
        return RING_BUFF_FULL;
 8001438:	2301      	movs	r3, #1
 800143a:	e01a      	b.n	8001472 <ring_buffer_write+0x6a>
    }

    if (ring_buffer_get_free_space(rb) < data_len)
 800143c:	68f8      	ldr	r0, [r7, #12]
 800143e:	f7ff ff67 	bl	8001310 <ring_buffer_get_free_space>
 8001442:	4602      	mov	r2, r0
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	429a      	cmp	r2, r3
 8001448:	d201      	bcs.n	800144e <ring_buffer_write+0x46>
    {
        return RING_BUFF_NOT_ENOUGH_SPACE;
 800144a:	2302      	movs	r3, #2
 800144c:	e011      	b.n	8001472 <ring_buffer_write+0x6a>
    }
    else
    {
        size_t data_counter = 0;
 800144e:	2300      	movs	r3, #0
 8001450:	617b      	str	r3, [r7, #20]

        while (data_counter < data_len)
 8001452:	e009      	b.n	8001468 <ring_buffer_write+0x60>
        {
            ring_buffer_put(rb, data[data_counter++]);
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	1c5a      	adds	r2, r3, #1
 8001458:	617a      	str	r2, [r7, #20]
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	4413      	add	r3, r2
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	4619      	mov	r1, r3
 8001462:	68f8      	ldr	r0, [r7, #12]
 8001464:	f7ff ff72 	bl	800134c <ring_buffer_put>
        while (data_counter < data_len)
 8001468:	79fb      	ldrb	r3, [r7, #7]
 800146a:	697a      	ldr	r2, [r7, #20]
 800146c:	429a      	cmp	r2, r3
 800146e:	d3f1      	bcc.n	8001454 <ring_buffer_write+0x4c>
        }

        return RING_BUFF_OK;
 8001470:	2300      	movs	r3, #0
    }
}
 8001472:	4618      	mov	r0, r3
 8001474:	3718      	adds	r7, #24
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	0800769c 	.word	0x0800769c
 8001480:	0800e080 	.word	0x0800e080
 8001484:	08007644 	.word	0x08007644

08001488 <ring_buffer_read>:
 * @param data pointer to a buffer to be filled.
 * @param data_len  number of bytes to be read in ring buffer.
 * @return uint8_t  return 1 if number of bytes requested to be read is correct, return 0 otherwise.
 */
uint8_t ring_buffer_read(ring_buffer_handle_t rb, uint8_t *data, size_t data_len)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	60f8      	str	r0, [r7, #12]
 8001490:	60b9      	str	r1, [r7, #8]
 8001492:	607a      	str	r2, [r7, #4]
    assert(rb && rb->buffer && data);
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d006      	beq.n	80014a8 <ring_buffer_read+0x20>
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d002      	beq.n	80014a8 <ring_buffer_read+0x20>
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d106      	bne.n	80014b6 <ring_buffer_read+0x2e>
 80014a8:	4b10      	ldr	r3, [pc, #64]	; (80014ec <ring_buffer_read+0x64>)
 80014aa:	4a11      	ldr	r2, [pc, #68]	; (80014f0 <ring_buffer_read+0x68>)
 80014ac:	f240 1115 	movw	r1, #277	; 0x115
 80014b0:	4810      	ldr	r0, [pc, #64]	; (80014f4 <ring_buffer_read+0x6c>)
 80014b2:	f004 fd23 	bl	8005efc <__assert_func>

    size_t data_counter = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	617b      	str	r3, [r7, #20]

    while (data_counter < data_len)
 80014ba:	e00d      	b.n	80014d8 <ring_buffer_read+0x50>
    {
        if (!ring_buffer_get(rb, &data[data_counter++]))
 80014bc:	697b      	ldr	r3, [r7, #20]
 80014be:	1c5a      	adds	r2, r3, #1
 80014c0:	617a      	str	r2, [r7, #20]
 80014c2:	68ba      	ldr	r2, [r7, #8]
 80014c4:	4413      	add	r3, r2
 80014c6:	4619      	mov	r1, r3
 80014c8:	68f8      	ldr	r0, [r7, #12]
 80014ca:	f7ff ff67 	bl	800139c <ring_buffer_get>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d101      	bne.n	80014d8 <ring_buffer_read+0x50>
        {
            return RING_BUFF_ERROR;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e004      	b.n	80014e2 <ring_buffer_read+0x5a>
    while (data_counter < data_len)
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d3ed      	bcc.n	80014bc <ring_buffer_read+0x34>
        }
    }

    return RING_BUFF_OK;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	080076cc 	.word	0x080076cc
 80014f0:	0800e094 	.word	0x0800e094
 80014f4:	08007644 	.word	0x08007644

080014f8 <time_event_start>:
#include <assert.h>

bool volatile pending_time_update = false;

void time_event_start(time_event_t *time_event, const uint16_t time_ms)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
    time_event->tick_cnt = time_ms;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	887a      	ldrh	r2, [r7, #2]
 8001508:	801a      	strh	r2, [r3, #0]
    time_event->active = true;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2201      	movs	r2, #1
 800150e:	709a      	strb	r2, [r3, #2]
    time_event->raised = false;
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	2200      	movs	r2, #0
 8001514:	70da      	strb	r2, [r3, #3]
}   
 8001516:	bf00      	nop
 8001518:	370c      	adds	r7, #12
 800151a:	46bd      	mov	sp, r7
 800151c:	bc80      	pop	{r7}
 800151e:	4770      	bx	lr

08001520 <time_event_stop>:

void time_event_stop(time_event_t *time_event)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
    time_event->active = false;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2200      	movs	r2, #0
 800152c:	709a      	strb	r2, [r3, #2]
    time_event->raised = false;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	70da      	strb	r2, [r3, #3]
    time_event->tick_cnt = 0;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2200      	movs	r2, #0
 8001538:	801a      	strh	r2, [r3, #0]
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	bc80      	pop	{r7}
 8001542:	4770      	bx	lr

08001544 <time_event_is_active>:

bool time_event_is_active(time_event_t *time_event)
{
 8001544:	b480      	push	{r7}
 8001546:	b083      	sub	sp, #12
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
    return time_event->active;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	789b      	ldrb	r3, [r3, #2]
}
 8001550:	4618      	mov	r0, r3
 8001552:	370c      	adds	r7, #12
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr

0800155a <time_event_update>:

bool time_event_update(time_event_t *time_event)
{
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
    if (time_event->active == true)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	789b      	ldrb	r3, [r3, #2]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d012      	beq.n	8001590 <time_event_update+0x36>
    {
        if (time_event->tick_cnt > 0)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	2b00      	cmp	r3, #0
 8001570:	d005      	beq.n	800157e <time_event_update+0x24>
            time_event->tick_cnt--;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	881b      	ldrh	r3, [r3, #0]
 8001576:	3b01      	subs	r3, #1
 8001578:	b29a      	uxth	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	801a      	strh	r2, [r3, #0]

        if(!time_event->tick_cnt)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	881b      	ldrh	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d102      	bne.n	800158c <time_event_update+0x32>
            time_event->raised = true;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2201      	movs	r2, #1
 800158a:	70da      	strb	r2, [r3, #3]
        
        return true;
 800158c:	2301      	movs	r3, #1
 800158e:	e000      	b.n	8001592 <time_event_update+0x38>
    }
    return false;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr

0800159c <time_event_is_raised>:

bool time_event_is_raised(time_event_t *time_event)
{
 800159c:	b480      	push	{r7}
 800159e:	b083      	sub	sp, #12
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
    return time_event->raised;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	78db      	ldrb	r3, [r3, #3]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr
	...

080015b4 <time_event_set_pending_update>:

void time_event_set_pending_update(bool status)
{
 80015b4:	b480      	push	{r7}
 80015b6:	b083      	sub	sp, #12
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
    pending_time_update = status;
 80015be:	4a04      	ldr	r2, [pc, #16]	; (80015d0 <time_event_set_pending_update+0x1c>)
 80015c0:	79fb      	ldrb	r3, [r7, #7]
 80015c2:	7013      	strb	r3, [r2, #0]
}
 80015c4:	bf00      	nop
 80015c6:	370c      	adds	r7, #12
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bc80      	pop	{r7}
 80015cc:	4770      	bx	lr
 80015ce:	bf00      	nop
 80015d0:	20000164 	.word	0x20000164

080015d4 <time_event_get_pending_update>:

bool time_event_get_pending_update(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
    return pending_time_update;
 80015d8:	4b03      	ldr	r3, [pc, #12]	; (80015e8 <time_event_get_pending_update+0x14>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	b2db      	uxtb	r3, r3
}
 80015de:	4618      	mov	r0, r3
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bc80      	pop	{r7}
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	20000164 	.word	0x20000164

080015ec <HAL_SYSTICK_Callback>:
/**
 * @brief Systick Callback Function 
 * @note  This callback is executed every 1 ms
 */
void HAL_SYSTICK_Callback(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
    /* update FSM time events*/
    time_event_set_pending_update(true);
 80015f0:	2001      	movs	r0, #1
 80015f2:	f7ff ffdf 	bl	80015b4 <time_event_set_pending_update>
}
 80015f6:	bf00      	nop
 80015f8:	bd80      	pop	{r7, pc}
	...

080015fc <time_events_poll_update>:
/**
 * @brief Call this function in main thread at infinite loop
 * 
 */
void time_events_poll_update(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	af00      	add	r7, sp, #0
    if(time_event_get_pending_update() == true)
 8001600:	f7ff ffe8 	bl	80015d4 <time_event_get_pending_update>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d005      	beq.n	8001616 <time_events_poll_update+0x1a>
    {
        /*Update Time Events of the state machines */
        //---------------------------------------------------//
        btn_debounce_run(&navigation_btn);
 800160a:	4804      	ldr	r0, [pc, #16]	; (800161c <time_events_poll_update+0x20>)
 800160c:	f7ff fb74 	bl	8000cf8 <btn_debounce_run>

        //---------------------------------------------------//
        time_event_set_pending_update(false); 
 8001610:	2000      	movs	r0, #0
 8001612:	f7ff ffcf 	bl	80015b4 <time_event_set_pending_update>
    }
}
 8001616:	bf00      	nop
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	20000114 	.word	0x20000114

08001620 <event_manager_fsm_get>:


//------------------ FSM generic Functions ---------------------------------------//

event_manager_handle_t event_manager_fsm_get(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
    return &event_manager_fsm;
 8001624:	4b02      	ldr	r3, [pc, #8]	; (8001630 <event_manager_fsm_get+0x10>)
}
 8001626:	4618      	mov	r0, r3
 8001628:	46bd      	mov	sp, r7
 800162a:	bc80      	pop	{r7}
 800162c:	4770      	bx	lr
 800162e:	bf00      	nop
 8001630:	20000230 	.word	0x20000230

08001634 <fsm_set_next_state>:

/**
 * @brief Set next state in FSM
 */
static void fsm_set_next_state(event_manager_handle_t handle, event_manager_state_t next_state)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	460b      	mov	r3, r1
 800163e:	70fb      	strb	r3, [r7, #3]
	handle->state = next_state;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	78fa      	ldrb	r2, [r7, #3]
 8001644:	701a      	strb	r2, [r3, #0]
	handle->event.internal = EVT_INT_INVALID;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	705a      	strb	r2, [r3, #1]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	bc80      	pop	{r7}
 8001654:	4770      	bx	lr

08001656 <event_manager_fsm_run>:

void event_manager_fsm_run(event_manager_handle_t handle)
{
 8001656:	b580      	push	{r7, lr}
 8001658:	b082      	sub	sp, #8
 800165a:	af00      	add	r7, sp, #0
 800165c:	6078      	str	r0, [r7, #4]
    switch (handle->state)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d002      	beq.n	800166c <event_manager_fsm_run+0x16>
 8001666:	2b02      	cmp	r3, #2
 8001668:	d004      	beq.n	8001674 <event_manager_fsm_run+0x1e>
    {
    case ST_WAIT_EVENT      : wait_event_on_react(handle); break;
    case ST_NOTIFY_EVENT    : notify_event_on_react(handle); break;    
    default: break;
 800166a:	e007      	b.n	800167c <event_manager_fsm_run+0x26>
    case ST_WAIT_EVENT      : wait_event_on_react(handle); break;
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f000 f84d 	bl	800170c <wait_event_on_react>
 8001672:	e003      	b.n	800167c <event_manager_fsm_run+0x26>
    case ST_NOTIFY_EVENT    : notify_event_on_react(handle); break;    
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f000 f891 	bl	800179c <notify_event_on_react>
 800167a:	bf00      	nop
    }
}
 800167c:	bf00      	nop
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}

08001684 <event_manager_fsm_init>:

void event_manager_fsm_init(event_manager_handle_t handle)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
    event_queue_init(&handle->iface.queue, queue_buffer, EVT_MANAGER_QUEUE_BUFF_LEN);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	3358      	adds	r3, #88	; 0x58
 8001690:	22c8      	movs	r2, #200	; 0xc8
 8001692:	4905      	ldr	r1, [pc, #20]	; (80016a8 <event_manager_fsm_init+0x24>)
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff fbbc 	bl	8000e12 <event_queue_init>
    enter_seq_wait_event(handle);
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f000 f806 	bl	80016ac <enter_seq_wait_event>
}
 80016a0:	bf00      	nop
 80016a2:	3708      	adds	r7, #8
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000168 	.word	0x20000168

080016ac <enter_seq_wait_event>:

//------------------ Static State Function Definition ---------------------------------------//

static void enter_seq_wait_event(event_manager_handle_t handle)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
    event_manager_dbg("enter seq \t[ wait event ]\r\n");
    fsm_set_next_state(handle, ST_WAIT_EVENT);
 80016b4:	2101      	movs	r1, #1
 80016b6:	6878      	ldr	r0, [r7, #4]
 80016b8:	f7ff ffbc 	bl	8001634 <fsm_set_next_state>
}
 80016bc:	bf00      	nop
 80016be:	3708      	adds	r7, #8
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}

080016c4 <exit_action_wait_event>:

static void exit_action_wait_event(event_manager_handle_t handle)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
    event_queue_read(&handle->iface.queue, &handle->iface.event);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f103 0258 	add.w	r2, r3, #88	; 0x58
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	3304      	adds	r3, #4
 80016d6:	4619      	mov	r1, r3
 80016d8:	4610      	mov	r0, r2
 80016da:	f7ff fbfd 	bl	8000ed8 <event_queue_read>
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}

080016e6 <during_action_wait_event>:

static void during_action_wait_event(event_manager_handle_t handle)
{
 80016e6:	b580      	push	{r7, lr}
 80016e8:	b082      	sub	sp, #8
 80016ea:	af00      	add	r7, sp, #0
 80016ec:	6078      	str	r0, [r7, #4]
    if(event_queue_get_pending(&handle->iface.queue))
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3358      	adds	r3, #88	; 0x58
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fba3 	bl	8000e3e <event_queue_get_pending>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d002      	beq.n	8001704 <during_action_wait_event+0x1e>
        handle->event.internal = EVT_INT_UNREAD_EVENT;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2201      	movs	r2, #1
 8001702:	705a      	strb	r2, [r3, #1]
}
 8001704:	bf00      	nop
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <wait_event_on_react>:

static void wait_event_on_react(event_manager_handle_t handle)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
    bool did_transition = true;
 8001714:	2301      	movs	r3, #1
 8001716:	73fb      	strb	r3, [r7, #15]
    if(handle->event.internal == EVT_INT_UNREAD_EVENT)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	785b      	ldrb	r3, [r3, #1]
 800171c:	2b01      	cmp	r3, #1
 800171e:	d106      	bne.n	800172e <wait_event_on_react+0x22>
    {
        exit_action_wait_event(handle);
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f7ff ffcf 	bl	80016c4 <exit_action_wait_event>
        enter_seq_notify_event(handle);
 8001726:	6878      	ldr	r0, [r7, #4]
 8001728:	f000 f810 	bl	800174c <enter_seq_notify_event>
 800172c:	e001      	b.n	8001732 <wait_event_on_react+0x26>
    }
    else
        did_transition = false;
 800172e:	2300      	movs	r3, #0
 8001730:	73fb      	strb	r3, [r7, #15]

    if(did_transition == false)
 8001732:	7bfb      	ldrb	r3, [r7, #15]
 8001734:	f083 0301 	eor.w	r3, r3, #1
 8001738:	b2db      	uxtb	r3, r3
 800173a:	2b00      	cmp	r3, #0
 800173c:	d002      	beq.n	8001744 <wait_event_on_react+0x38>
    {
        during_action_wait_event(handle);
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	f7ff ffd1 	bl	80016e6 <during_action_wait_event>
    }
}
 8001744:	bf00      	nop
 8001746:	3710      	adds	r7, #16
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <enter_seq_notify_event>:

static void enter_seq_notify_event(event_manager_handle_t handle)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
    event_manager_dbg("enter seq \t[ notify event ]\r\n");
    fsm_set_next_state(handle, ST_NOTIFY_EVENT);
 8001754:	2102      	movs	r1, #2
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7ff ff6c 	bl	8001634 <fsm_set_next_state>
    entry_action_notify_event(handle);
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	f000 f804 	bl	800176a <entry_action_notify_event>
}
 8001762:	bf00      	nop
 8001764:	3708      	adds	r7, #8
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <entry_action_notify_event>:

static void entry_action_notify_event(event_manager_handle_t handle)
{
 800176a:	b580      	push	{r7, lr}
 800176c:	b082      	sub	sp, #8
 800176e:	af00      	add	r7, sp, #0
 8001770:	6078      	str	r0, [r7, #4]
    event_manager_dbg("\t notify evt = [0x%X], from [0x%X] to [0x%X]\r\n",
                 handle->iface.event.header.event,
                 handle->iface.event.header.fsm_src,
                 handle->iface.event.header.fsm_dst);

    switch (handle->iface.event.header.fsm_dst)
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	799b      	ldrb	r3, [r3, #6]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d108      	bne.n	800178c <entry_action_notify_event+0x22>
    {
        case UI_FSM:
        {
            ui_fsm_set_ext_event(ui_fsm_get(), &handle->iface.event);
 800177a:	f000 fb23 	bl	8001dc4 <ui_fsm_get>
 800177e:	4602      	mov	r2, r0
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3304      	adds	r3, #4
 8001784:	4619      	mov	r1, r3
 8001786:	4610      	mov	r0, r2
 8001788:	f000 fb66 	bl	8001e58 <ui_fsm_set_ext_event>
        }
    
    default:
        break;
 800178c:	bf00      	nop
    }

    handle->event.internal = EVT_INT_NOTIFICATION_DONE;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2202      	movs	r2, #2
 8001792:	705a      	strb	r2, [r3, #1]
}
 8001794:	bf00      	nop
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <notify_event_on_react>:

static void notify_event_on_react(event_manager_handle_t handle)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b082      	sub	sp, #8
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
    if(handle->event.internal == EVT_INT_NOTIFICATION_DONE)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	785b      	ldrb	r3, [r3, #1]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d102      	bne.n	80017b2 <notify_event_on_react+0x16>
    {
        enter_seq_wait_event(handle);
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f7ff ff7d 	bl	80016ac <enter_seq_wait_event>
    }
}
 80017b2:	bf00      	nop
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <event_manager_write>:

//------------------ Event Manager Function Definition ---------------------------------------//

uint8_t event_manager_write(event_manager_handle_t handle, event_t *event)
{
 80017ba:	b580      	push	{r7, lr}
 80017bc:	b082      	sub	sp, #8
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
 80017c2:	6039      	str	r1, [r7, #0]
    return event_queue_write(&handle->iface.queue, event);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3358      	adds	r3, #88	; 0x58
 80017c8:	6839      	ldr	r1, [r7, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff fb42 	bl	8000e54 <event_queue_write>
 80017d0:	4603      	mov	r3, r0
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <ui_win_show>:
        {"Snack 3"  , 2, 33*6}
    };


void ui_win_show(ui_window_t *win, uint16_t color, bool show)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b082      	sub	sp, #8
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
 80017e2:	460b      	mov	r3, r1
 80017e4:	807b      	strh	r3, [r7, #2]
 80017e6:	4613      	mov	r3, r2
 80017e8:	707b      	strb	r3, [r7, #1]
    if (show == true)
 80017ea:	787b      	ldrb	r3, [r7, #1]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d011      	beq.n	8001814 <ui_win_show+0x3a>
    {
        BSP_LCD_SetTextColor(color);
 80017f0:	887b      	ldrh	r3, [r7, #2]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f001 fd38 	bl	8003268 <BSP_LCD_SetTextColor>
        BSP_LCD_DrawRect(win->x, win->y, win->w, win->h);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	8818      	ldrh	r0, [r3, #0]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	8859      	ldrh	r1, [r3, #2]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	889a      	ldrh	r2, [r3, #4]
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	88db      	ldrh	r3, [r3, #6]
 8001808:	f001 fec4 	bl	8003594 <BSP_LCD_DrawRect>
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
 800180c:	2000      	movs	r0, #0
 800180e:	f001 fd2b 	bl	8003268 <BSP_LCD_SetTextColor>
    {
        BSP_LCD_SetTextColor(LCD_DEFAULT_BACKCOLOR);
        BSP_LCD_DrawRect(win->x, win->y, win->w, win->h);
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
    }
}
 8001812:	e010      	b.n	8001836 <ui_win_show+0x5c>
        BSP_LCD_SetTextColor(LCD_DEFAULT_BACKCOLOR);
 8001814:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001818:	f001 fd26 	bl	8003268 <BSP_LCD_SetTextColor>
        BSP_LCD_DrawRect(win->x, win->y, win->w, win->h);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	8818      	ldrh	r0, [r3, #0]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	8859      	ldrh	r1, [r3, #2]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	889a      	ldrh	r2, [r3, #4]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	88db      	ldrh	r3, [r3, #6]
 800182c:	f001 feb2 	bl	8003594 <BSP_LCD_DrawRect>
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
 8001830:	2000      	movs	r0, #0
 8001832:	f001 fd19 	bl	8003268 <BSP_LCD_SetTextColor>
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
	...

08001840 <ui_date_time_init>:


/////////////////////////////////// Date Hour Related Functions /////////////////////////////////////////////

void ui_date_time_init(date_time_menu_t *menu)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
    menu->win.main.x = 17;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2211      	movs	r2, #17
 800184c:	801a      	strh	r2, [r3, #0]
    menu->win.main.y = 116;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2274      	movs	r2, #116	; 0x74
 8001852:	805a      	strh	r2, [r3, #2]
    menu->win.main.w = 442;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	f44f 72dd 	mov.w	r2, #442	; 0x1ba
 800185a:	809a      	strh	r2, [r3, #4]
    menu->win.main.h = 161;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	22a1      	movs	r2, #161	; 0xa1
 8001860:	80da      	strh	r2, [r3, #6]

    menu->time.hour.x = menu->win.main.x + 31;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	881b      	ldrh	r3, [r3, #0]
 8001866:	331f      	adds	r3, #31
 8001868:	b29a      	uxth	r2, r3
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	811a      	strh	r2, [r3, #8]
    menu->time.hour.y = menu->win.main.y + 29;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	885b      	ldrh	r3, [r3, #2]
 8001872:	331d      	adds	r3, #29
 8001874:	b29a      	uxth	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	815a      	strh	r2, [r3, #10]
    menu->time.min.x = menu->win.main.x + 191;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	881b      	ldrh	r3, [r3, #0]
 800187e:	33bf      	adds	r3, #191	; 0xbf
 8001880:	b29a      	uxth	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	819a      	strh	r2, [r3, #12]
    menu->time.min.y = menu->win.main.y + 29;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	885b      	ldrh	r3, [r3, #2]
 800188a:	331d      	adds	r3, #29
 800188c:	b29a      	uxth	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	81da      	strh	r2, [r3, #14]

    menu->date.day.x = menu->win.main.x + 347;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	881b      	ldrh	r3, [r3, #0]
 8001896:	f203 135b 	addw	r3, r3, #347	; 0x15b
 800189a:	b29a      	uxth	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	831a      	strh	r2, [r3, #24]
    menu->date.day.y = menu->win.main.y + 61;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	885b      	ldrh	r3, [r3, #2]
 80018a4:	333d      	adds	r3, #61	; 0x3d
 80018a6:	b29a      	uxth	r2, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	835a      	strh	r2, [r3, #26]
    menu->date.month.x = menu->win.main.x + 389;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	881b      	ldrh	r3, [r3, #0]
 80018b0:	f203 1385 	addw	r3, r3, #389	; 0x185
 80018b4:	b29a      	uxth	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	829a      	strh	r2, [r3, #20]
    menu->date.month.y = menu->win.main.y + 61;
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	885b      	ldrh	r3, [r3, #2]
 80018be:	333d      	adds	r3, #61	; 0x3d
 80018c0:	b29a      	uxth	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	82da      	strh	r2, [r3, #22]

    BSP_LCD_SetFont(&Font24);
 80018c6:	4818      	ldr	r0, [pc, #96]	; (8001928 <ui_date_time_init+0xe8>)
 80018c8:	f001 fcee 	bl	80032a8 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(menu->time.hour.x, menu->time.hour.y, "--:", LEFT_MODE);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	8918      	ldrh	r0, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	8959      	ldrh	r1, [r3, #10]
 80018d4:	2303      	movs	r3, #3
 80018d6:	4a15      	ldr	r2, [pc, #84]	; (800192c <ui_date_time_init+0xec>)
 80018d8:	f001 fd3c 	bl	8003354 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(menu->time.min.x, menu->time.min.y, "--", LEFT_MODE);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	8998      	ldrh	r0, [r3, #12]
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	89d9      	ldrh	r1, [r3, #14]
 80018e4:	2303      	movs	r3, #3
 80018e6:	4a12      	ldr	r2, [pc, #72]	; (8001930 <ui_date_time_init+0xf0>)
 80018e8:	f001 fd34 	bl	8003354 <BSP_LCD_DisplayStringAt>

    BSP_LCD_SetFont(&Font16);
 80018ec:	4811      	ldr	r0, [pc, #68]	; (8001934 <ui_date_time_init+0xf4>)
 80018ee:	f001 fcdb 	bl	80032a8 <BSP_LCD_SetFont>
    BSP_LCD_DisplayStringAt(menu->date.day.x, menu->date.day.y, "--/", LEFT_MODE);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	8b18      	ldrh	r0, [r3, #24]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	8b59      	ldrh	r1, [r3, #26]
 80018fa:	2303      	movs	r3, #3
 80018fc:	4a0e      	ldr	r2, [pc, #56]	; (8001938 <ui_date_time_init+0xf8>)
 80018fe:	f001 fd29 	bl	8003354 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(menu->date.month.x, menu->date.month.y, "--", LEFT_MODE);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	8a98      	ldrh	r0, [r3, #20]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	8ad9      	ldrh	r1, [r3, #22]
 800190a:	2303      	movs	r3, #3
 800190c:	4a08      	ldr	r2, [pc, #32]	; (8001930 <ui_date_time_init+0xf0>)
 800190e:	f001 fd21 	bl	8003354 <BSP_LCD_DisplayStringAt>

    ui_win_show(&menu->win, LCD_DEFAULT_TEXTCOLOR, true);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	2100      	movs	r1, #0
 8001918:	4618      	mov	r0, r3
 800191a:	f7ff ff5e 	bl	80017da <ui_win_show>
}
 800191e:	bf00      	nop
 8001920:	3708      	adds	r7, #8
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	20000010 	.word	0x20000010
 800192c:	0800775c 	.word	0x0800775c
 8001930:	08007760 	.word	0x08007760
 8001934:	20000000 	.word	0x20000000
 8001938:	08007764 	.word	0x08007764

0800193c <ui_date_time_set_config>:

void ui_date_time_set_config(date_time_menu_t *menu, date_time_config_t *conf)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
    uint8_t buff[5];
    uint16_t color = LCD_DEFAULT_TEXTCOLOR;
 8001946:	2300      	movs	r3, #0
 8001948:	81fb      	strh	r3, [r7, #14]

    if (conf->select == UI_ITEM_SELECT)
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	791b      	ldrb	r3, [r3, #4]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d101      	bne.n	8001956 <ui_date_time_set_config+0x1a>
        color = FEEDER_CONFIG_SELECTION_COLOR;
 8001952:	231f      	movs	r3, #31
 8001954:	81fb      	strh	r3, [r7, #14]

    BSP_LCD_SetTextColor(color);
 8001956:	89fb      	ldrh	r3, [r7, #14]
 8001958:	4618      	mov	r0, r3
 800195a:	f001 fc85 	bl	8003268 <BSP_LCD_SetTextColor>

    switch (conf->item)
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b03      	cmp	r3, #3
 8001964:	d862      	bhi.n	8001a2c <ui_date_time_set_config+0xf0>
 8001966:	a201      	add	r2, pc, #4	; (adr r2, 800196c <ui_date_time_set_config+0x30>)
 8001968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800196c:	0800197d 	.word	0x0800197d
 8001970:	080019a9 	.word	0x080019a9
 8001974:	080019d5 	.word	0x080019d5
 8001978:	08001a01 	.word	0x08001a01
    {
    case DATE_TIME_CNF_HOUR: {
            BSP_LCD_SetFont(&Font24);
 800197c:	4831      	ldr	r0, [pc, #196]	; (8001a44 <ui_date_time_set_config+0x108>)
 800197e:	f001 fc93 	bl	80032a8 <BSP_LCD_SetFont>
            sprintf(buff, "%.2d", conf->time.hour);
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	785b      	ldrb	r3, [r3, #1]
 8001986:	461a      	mov	r2, r3
 8001988:	f107 0308 	add.w	r3, r7, #8
 800198c:	492e      	ldr	r1, [pc, #184]	; (8001a48 <ui_date_time_set_config+0x10c>)
 800198e:	4618      	mov	r0, r3
 8001990:	f004 ff86 	bl	80068a0 <siprintf>
            BSP_LCD_DisplayStringAt(menu->time.hour.x,menu->time.hour.y,buff, LEFT_MODE);
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	8918      	ldrh	r0, [r3, #8]
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	8959      	ldrh	r1, [r3, #10]
 800199c:	f107 0208 	add.w	r2, r7, #8
 80019a0:	2303      	movs	r3, #3
 80019a2:	f001 fcd7 	bl	8003354 <BSP_LCD_DisplayStringAt>
    } break;
 80019a6:	e042      	b.n	8001a2e <ui_date_time_set_config+0xf2>

    case DATE_TIME_CNF_MIN: {
            BSP_LCD_SetFont(&Font24);
 80019a8:	4826      	ldr	r0, [pc, #152]	; (8001a44 <ui_date_time_set_config+0x108>)
 80019aa:	f001 fc7d 	bl	80032a8 <BSP_LCD_SetFont>
            sprintf(buff, "%.2d", conf->time.min);
 80019ae:	683b      	ldr	r3, [r7, #0]
 80019b0:	789b      	ldrb	r3, [r3, #2]
 80019b2:	461a      	mov	r2, r3
 80019b4:	f107 0308 	add.w	r3, r7, #8
 80019b8:	4923      	ldr	r1, [pc, #140]	; (8001a48 <ui_date_time_set_config+0x10c>)
 80019ba:	4618      	mov	r0, r3
 80019bc:	f004 ff70 	bl	80068a0 <siprintf>
            BSP_LCD_DisplayStringAt(menu->time.min.x,menu->time.min.y,buff, LEFT_MODE);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	8998      	ldrh	r0, [r3, #12]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	89d9      	ldrh	r1, [r3, #14]
 80019c8:	f107 0208 	add.w	r2, r7, #8
 80019cc:	2303      	movs	r3, #3
 80019ce:	f001 fcc1 	bl	8003354 <BSP_LCD_DisplayStringAt>
    } break;
 80019d2:	e02c      	b.n	8001a2e <ui_date_time_set_config+0xf2>
    case DATE_TIME_CNF_DAY: {
            BSP_LCD_SetFont(&Font16);
 80019d4:	481d      	ldr	r0, [pc, #116]	; (8001a4c <ui_date_time_set_config+0x110>)
 80019d6:	f001 fc67 	bl	80032a8 <BSP_LCD_SetFont>
            sprintf(buff, "%.2d", conf->date.day);
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	785b      	ldrb	r3, [r3, #1]
 80019de:	461a      	mov	r2, r3
 80019e0:	f107 0308 	add.w	r3, r7, #8
 80019e4:	4918      	ldr	r1, [pc, #96]	; (8001a48 <ui_date_time_set_config+0x10c>)
 80019e6:	4618      	mov	r0, r3
 80019e8:	f004 ff5a 	bl	80068a0 <siprintf>
            BSP_LCD_DisplayStringAt(menu->date.day.x,menu->date.day.y,buff, LEFT_MODE); 
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	8b18      	ldrh	r0, [r3, #24]
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	8b59      	ldrh	r1, [r3, #26]
 80019f4:	f107 0208 	add.w	r2, r7, #8
 80019f8:	2303      	movs	r3, #3
 80019fa:	f001 fcab 	bl	8003354 <BSP_LCD_DisplayStringAt>
    } break;
 80019fe:	e016      	b.n	8001a2e <ui_date_time_set_config+0xf2>
    case DATE_TIME_CNF_MONTH: {
            BSP_LCD_SetFont(&Font16);
 8001a00:	4812      	ldr	r0, [pc, #72]	; (8001a4c <ui_date_time_set_config+0x110>)
 8001a02:	f001 fc51 	bl	80032a8 <BSP_LCD_SetFont>
            sprintf(buff, "%.2d", conf->date.month);
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	789b      	ldrb	r3, [r3, #2]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	f107 0308 	add.w	r3, r7, #8
 8001a10:	490d      	ldr	r1, [pc, #52]	; (8001a48 <ui_date_time_set_config+0x10c>)
 8001a12:	4618      	mov	r0, r3
 8001a14:	f004 ff44 	bl	80068a0 <siprintf>
            BSP_LCD_DisplayStringAt(menu->date.month.x,menu->date.month.y,buff, LEFT_MODE); 
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	8a98      	ldrh	r0, [r3, #20]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	8ad9      	ldrh	r1, [r3, #22]
 8001a20:	f107 0208 	add.w	r2, r7, #8
 8001a24:	2303      	movs	r3, #3
 8001a26:	f001 fc95 	bl	8003354 <BSP_LCD_DisplayStringAt>
    } break;
 8001a2a:	e000      	b.n	8001a2e <ui_date_time_set_config+0xf2>
    default:
        break;
 8001a2c:	bf00      	nop
    }

    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001a2e:	4808      	ldr	r0, [pc, #32]	; (8001a50 <ui_date_time_set_config+0x114>)
 8001a30:	f001 fc3a 	bl	80032a8 <BSP_LCD_SetFont>
    BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
 8001a34:	2000      	movs	r0, #0
 8001a36:	f001 fc17 	bl	8003268 <BSP_LCD_SetTextColor>
}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	20000010 	.word	0x20000010
 8001a48:	08007768 	.word	0x08007768
 8001a4c:	20000000 	.word	0x20000000
 8001a50:	20000018 	.word	0x20000018

08001a54 <ui_drawers_clean>:


/////////////////////////////////// Drawers Related Functions /////////////////////////////////////////////

static void ui_drawers_clean(ui_drawers_t *drawers)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b084      	sub	sp, #16
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
    ui_win_show(&drawers->form.main_frame, LCD_DEFAULT_TEXTCOLOR, true);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	3308      	adds	r3, #8
 8001a60:	2201      	movs	r2, #1
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff feb8 	bl	80017da <ui_win_show>

    for (uint8_t i = 0; i < DRAWERn; i++)
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	73fb      	strb	r3, [r7, #15]
 8001a6e:	e031      	b.n	8001ad4 <ui_drawers_clean+0x80>
    {
        drawers->form.single_frame.x = drawers->form.main_frame.x + drawer_label[i].x;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	891a      	ldrh	r2, [r3, #8]
 8001a74:	7bfb      	ldrb	r3, [r7, #15]
 8001a76:	491b      	ldr	r1, [pc, #108]	; (8001ae4 <ui_drawers_clean+0x90>)
 8001a78:	00db      	lsls	r3, r3, #3
 8001a7a:	440b      	add	r3, r1
 8001a7c:	889b      	ldrh	r3, [r3, #4]
 8001a7e:	4413      	add	r3, r2
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	821a      	strh	r2, [r3, #16]
        drawers->form.single_frame.y = drawers->form.main_frame.y + drawer_label[i].y;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	895a      	ldrh	r2, [r3, #10]
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	4915      	ldr	r1, [pc, #84]	; (8001ae4 <ui_drawers_clean+0x90>)
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	440b      	add	r3, r1
 8001a92:	88db      	ldrh	r3, [r3, #6]
 8001a94:	4413      	add	r3, r2
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	825a      	strh	r2, [r3, #18]
        ui_win_show(&drawers->form.single_frame, LCD_DEFAULT_TEXTCOLOR, true);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3310      	adds	r3, #16
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fe98 	bl	80017da <ui_win_show>
        BSP_LCD_SetFont(&DRAWER_SELECTION_FONT);
 8001aaa:	480f      	ldr	r0, [pc, #60]	; (8001ae8 <ui_drawers_clean+0x94>)
 8001aac:	f001 fbfc 	bl	80032a8 <BSP_LCD_SetFont>
        BSP_LCD_DisplayStringAt(drawers->form.single_frame.x + 15, drawers->form.single_frame.y + 4, drawer_label[i].name, LEFT_MODE);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	8a1b      	ldrh	r3, [r3, #16]
 8001ab4:	330f      	adds	r3, #15
 8001ab6:	b298      	uxth	r0, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	8a5b      	ldrh	r3, [r3, #18]
 8001abc:	3304      	adds	r3, #4
 8001abe:	b299      	uxth	r1, r3
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	4a08      	ldr	r2, [pc, #32]	; (8001ae4 <ui_drawers_clean+0x90>)
 8001ac4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8001ac8:	2303      	movs	r3, #3
 8001aca:	f001 fc43 	bl	8003354 <BSP_LCD_DisplayStringAt>
    for (uint8_t i = 0; i < DRAWERn; i++)
 8001ace:	7bfb      	ldrb	r3, [r7, #15]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	73fb      	strb	r3, [r7, #15]
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	2b03      	cmp	r3, #3
 8001ad8:	d9ca      	bls.n	8001a70 <ui_drawers_clean+0x1c>
    }
}
 8001ada:	bf00      	nop
 8001adc:	bf00      	nop
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	0800e0a8 	.word	0x0800e0a8
 8001ae8:	20000008 	.word	0x20000008

08001aec <ui_drawers_init>:

void ui_drawers_init(ui_drawers_t *drawers)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
    drawers->win.main.x = 15;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	220f      	movs	r2, #15
 8001af8:	801a      	strh	r2, [r3, #0]
    drawers->win.main.y = 10;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	220a      	movs	r2, #10
 8001afe:	805a      	strh	r2, [r3, #2]
    drawers->win.main.h = 81;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2251      	movs	r2, #81	; 0x51
 8001b04:	80da      	strh	r2, [r3, #6]
    drawers->win.main.w = 132;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2284      	movs	r2, #132	; 0x84
 8001b0a:	809a      	strh	r2, [r3, #4]

    drawers->form.main_frame.x = drawers->win.main.x + 4;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	881b      	ldrh	r3, [r3, #0]
 8001b10:	3304      	adds	r3, #4
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	811a      	strh	r2, [r3, #8]
    drawers->form.main_frame.y = drawers->win.main.y + 4;
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	885b      	ldrh	r3, [r3, #2]
 8001b1c:	3304      	adds	r3, #4
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	815a      	strh	r2, [r3, #10]
    drawers->form.main_frame.h = drawers->win.main.h - 8;
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	88db      	ldrh	r3, [r3, #6]
 8001b28:	3b08      	subs	r3, #8
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	81da      	strh	r2, [r3, #14]
    drawers->form.main_frame.w = drawers->win.main.w - 8;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	889b      	ldrh	r3, [r3, #4]
 8001b34:	3b08      	subs	r3, #8
 8001b36:	b29a      	uxth	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	819a      	strh	r2, [r3, #12]

    drawers->form.single_frame.w = 50;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2232      	movs	r2, #50	; 0x32
 8001b40:	829a      	strh	r2, [r3, #20]
    drawers->form.single_frame.h = 25;
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2219      	movs	r2, #25
 8001b46:	82da      	strh	r2, [r3, #22]

    ui_drawers_clean(drawers);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f7ff ff83 	bl	8001a54 <ui_drawers_clean>
    // ui_win_show(&drawers->win.main, DRAWER_SELECTION_COLOR, true);
}
 8001b4e:	bf00      	nop
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
	...

08001b58 <ui_battery_init>:



/////////////////////////////////// Battery Related Functions /////////////////////////////////////////////
void ui_battery_init(ui_battery_t *batt)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
    batt->win.main.x = 366;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8001b66:	801a      	strh	r2, [r3, #0]
    batt->win.main.y = 10;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	220a      	movs	r2, #10
 8001b6c:	805a      	strh	r2, [r3, #2]
    batt->win.main.h = 81;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2251      	movs	r2, #81	; 0x51
 8001b72:	80da      	strh	r2, [r3, #6]
    batt->win.main.w = 96;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2260      	movs	r2, #96	; 0x60
 8001b78:	809a      	strh	r2, [r3, #4]

    batt->icon.icon_batt.ptr = &battery_icon;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	4a31      	ldr	r2, [pc, #196]	; (8001c44 <ui_battery_init+0xec>)
 8001b7e:	615a      	str	r2, [r3, #20]
    batt->icon.icon_batt.x = batt->win.main.x + 4;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	881b      	ldrh	r3, [r3, #0]
 8001b84:	3304      	adds	r3, #4
 8001b86:	b29a      	uxth	r2, r3
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	821a      	strh	r2, [r3, #16]
    batt->icon.icon_batt.y = batt->win.main.y + 16;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	885b      	ldrh	r3, [r3, #2]
 8001b90:	3310      	adds	r3, #16
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	825a      	strh	r2, [r3, #18]

    batt->icon.icon_error.ptr = &batt_error_icon;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a2b      	ldr	r2, [pc, #172]	; (8001c48 <ui_battery_init+0xf0>)
 8001b9c:	61da      	str	r2, [r3, #28]
    batt->icon.icon_error.x = batt->icon.icon_batt.x + 16;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	8a1b      	ldrh	r3, [r3, #16]
 8001ba2:	3310      	adds	r3, #16
 8001ba4:	b29a      	uxth	r2, r3
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	831a      	strh	r2, [r3, #24]
    batt->icon.icon_error.y = batt->icon.icon_batt.y + 16;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	8a5b      	ldrh	r3, [r3, #18]
 8001bae:	3310      	adds	r3, #16
 8001bb0:	b29a      	uxth	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	835a      	strh	r2, [r3, #26]

    batt->icon.icon_warn.ptr = &batt_warning_icon;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	4a24      	ldr	r2, [pc, #144]	; (8001c4c <ui_battery_init+0xf4>)
 8001bba:	625a      	str	r2, [r3, #36]	; 0x24
    batt->icon.icon_warn.x = batt->icon.icon_batt.x + 16;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	8a1b      	ldrh	r3, [r3, #16]
 8001bc0:	3310      	adds	r3, #16
 8001bc2:	b29a      	uxth	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	841a      	strh	r2, [r3, #32]
    batt->icon.icon_warn.y = batt->icon.icon_batt.y + 16;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	8a5b      	ldrh	r3, [r3, #18]
 8001bcc:	3310      	adds	r3, #16
 8001bce:	b29a      	uxth	r2, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	845a      	strh	r2, [r3, #34]	; 0x22

    batt->form.charge.x = batt->icon.icon_batt.x + 17;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	8a1b      	ldrh	r3, [r3, #16]
 8001bd8:	3311      	adds	r3, #17
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	811a      	strh	r2, [r3, #8]
    batt->form.charge.y = batt->icon.icon_batt.y + 8;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	8a5b      	ldrh	r3, [r3, #18]
 8001be4:	3308      	adds	r3, #8
 8001be6:	b29a      	uxth	r2, r3
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	815a      	strh	r2, [r3, #10]
    batt->form.charge.h = batt->icon.icon_batt.ptr->infoHeader.biHeight - 16;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	695b      	ldr	r3, [r3, #20]
 8001bf0:	f8d3 3016 	ldr.w	r3, [r3, #22]
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	3b10      	subs	r3, #16
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	81da      	strh	r2, [r3, #14]
    batt->form.charge.w = batt->icon.icon_batt.ptr->infoHeader.biWidth - 24;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	695b      	ldr	r3, [r3, #20]
 8001c02:	f8d3 3012 	ldr.w	r3, [r3, #18]
 8001c06:	b29b      	uxth	r3, r3
 8001c08:	3b18      	subs	r3, #24
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	819a      	strh	r2, [r3, #12]

    batt->text.charge.font = &Font20;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	4a0f      	ldr	r2, [pc, #60]	; (8001c50 <ui_battery_init+0xf8>)
 8001c14:	62da      	str	r2, [r3, #44]	; 0x2c
    batt->text.charge.x = batt->form.charge.x + 15;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	891b      	ldrh	r3, [r3, #8]
 8001c1a:	330f      	adds	r3, #15
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	851a      	strh	r2, [r3, #40]	; 0x28
    batt->text.charge.y = batt->form.charge.y + 10;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	895b      	ldrh	r3, [r3, #10]
 8001c26:	330a      	adds	r3, #10
 8001c28:	b29a      	uxth	r2, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	855a      	strh	r2, [r3, #42]	; 0x2a

    ui_win_show(&batt->win.main, LCD_DEFAULT_TEXTCOLOR, true);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2201      	movs	r2, #1
 8001c32:	2100      	movs	r1, #0
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fdd0 	bl	80017da <ui_win_show>

}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	0800bc30 	.word	0x0800bc30
 8001c48:	0800b078 	.word	0x0800b078
 8001c4c:	0800b8b0 	.word	0x0800b8b0
 8001c50:	20000008 	.word	0x20000008

08001c54 <ui_battery_show>:

void ui_battery_show(ui_battery_t *batt, bool show)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
 8001c5c:	460b      	mov	r3, r1
 8001c5e:	70fb      	strb	r3, [r7, #3]
    if(show == true)
 8001c60:	78fb      	ldrb	r3, [r7, #3]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d009      	beq.n	8001c7a <ui_battery_show+0x26>
    {
        BSP_LCD_DrawBitmap(batt->icon.icon_batt.x, batt->icon.icon_batt.y, (uint8_t*)batt->icon.icon_batt.ptr);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	8a18      	ldrh	r0, [r3, #16]
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	8a59      	ldrh	r1, [r3, #18]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	695b      	ldr	r3, [r3, #20]
 8001c72:	461a      	mov	r2, r3
 8001c74:	f001 fcc4 	bl	8003600 <BSP_LCD_DrawBitmap>
    {
        BSP_LCD_SetTextColor(LCD_DEFAULT_BACKCOLOR);
        BSP_LCD_FillRect(batt->win.main.x, batt->win.main.y, batt->win.main.w, batt->win.main.h);
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
    }
}
 8001c78:	e010      	b.n	8001c9c <ui_battery_show+0x48>
        BSP_LCD_SetTextColor(LCD_DEFAULT_BACKCOLOR);
 8001c7a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001c7e:	f001 faf3 	bl	8003268 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(batt->win.main.x, batt->win.main.y, batt->win.main.w, batt->win.main.h);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	8818      	ldrh	r0, [r3, #0]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	8859      	ldrh	r1, [r3, #2]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	889a      	ldrh	r2, [r3, #4]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	88db      	ldrh	r3, [r3, #6]
 8001c92:	f001 fd0f 	bl	80036b4 <BSP_LCD_FillRect>
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
 8001c96:	2000      	movs	r0, #0
 8001c98:	f001 fae6 	bl	8003268 <BSP_LCD_SetTextColor>
}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <ui_battery_charge>:
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
    }
}

void ui_battery_charge(ui_battery_t *batt, uint8_t batt_level, bool show)
{
 8001ca4:	b5b0      	push	{r4, r5, r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	70fb      	strb	r3, [r7, #3]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	70bb      	strb	r3, [r7, #2]
    if (show)
 8001cb4:	78bb      	ldrb	r3, [r7, #2]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d069      	beq.n	8001d8e <ui_battery_charge+0xea>
    {
        BSP_LCD_SetTextColor(LCD_DEFAULT_BACKCOLOR);
 8001cba:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001cbe:	f001 fad3 	bl	8003268 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(batt->form.charge.x, batt->form.charge.y, batt->form.charge.w, batt->form.charge.h);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	8918      	ldrh	r0, [r3, #8]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	8959      	ldrh	r1, [r3, #10]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	899a      	ldrh	r2, [r3, #12]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	89db      	ldrh	r3, [r3, #14]
 8001cd2:	f001 fcef 	bl	80036b4 <BSP_LCD_FillRect>
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	f001 fac6 	bl	8003268 <BSP_LCD_SetTextColor>

        float width = batt->form.charge.w*(batt_level/100.0);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	899b      	ldrh	r3, [r3, #12]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7fe fb85 	bl	80003f0 <__aeabi_i2d>
 8001ce6:	4604      	mov	r4, r0
 8001ce8:	460d      	mov	r5, r1
 8001cea:	78fb      	ldrb	r3, [r7, #3]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f7fe fb7f 	bl	80003f0 <__aeabi_i2d>
 8001cf2:	f04f 0200 	mov.w	r2, #0
 8001cf6:	4b30      	ldr	r3, [pc, #192]	; (8001db8 <ui_battery_charge+0x114>)
 8001cf8:	f7fe fd0e 	bl	8000718 <__aeabi_ddiv>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4620      	mov	r0, r4
 8001d02:	4629      	mov	r1, r5
 8001d04:	f7fe fbde 	bl	80004c4 <__aeabi_dmul>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	460b      	mov	r3, r1
 8001d0c:	4610      	mov	r0, r2
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f7fe fdea 	bl	80008e8 <__aeabi_d2f>
 8001d14:	4603      	mov	r3, r0
 8001d16:	617b      	str	r3, [r7, #20]

        BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001d18:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001d1c:	f001 faa4 	bl	8003268 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(batt->form.charge.x, batt->form.charge.y, (int)width, batt->form.charge.h);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	891c      	ldrh	r4, [r3, #8]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	895d      	ldrh	r5, [r3, #10]
 8001d28:	6978      	ldr	r0, [r7, #20]
 8001d2a:	f7fe fe2d 	bl	8000988 <__aeabi_f2iz>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	89db      	ldrh	r3, [r3, #14]
 8001d36:	4629      	mov	r1, r5
 8001d38:	4620      	mov	r0, r4
 8001d3a:	f001 fcbb 	bl	80036b4 <BSP_LCD_FillRect>
        BSP_LCD_SetBackColor(LCD_COLOR_GREEN);
 8001d3e:	f44f 60fc 	mov.w	r0, #2016	; 0x7e0
 8001d42:	f001 faa1 	bl	8003288 <BSP_LCD_SetBackColor>

        uint8_t buff[5] = {0};
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	743b      	strb	r3, [r7, #16]
        sprintf(buff, "%d%%", batt_level);
 8001d4e:	78fa      	ldrb	r2, [r7, #3]
 8001d50:	f107 030c 	add.w	r3, r7, #12
 8001d54:	4919      	ldr	r1, [pc, #100]	; (8001dbc <ui_battery_charge+0x118>)
 8001d56:	4618      	mov	r0, r3
 8001d58:	f004 fda2 	bl	80068a0 <siprintf>

        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
 8001d5c:	2000      	movs	r0, #0
 8001d5e:	f001 fa83 	bl	8003268 <BSP_LCD_SetTextColor>
        BSP_LCD_SetFont(batt->text.charge.font);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d66:	4618      	mov	r0, r3
 8001d68:	f001 fa9e 	bl	80032a8 <BSP_LCD_SetFont>
        BSP_LCD_DisplayStringAt(batt->text.charge.x, batt->text.charge.y, buff ,LEFT_MODE);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	8d59      	ldrh	r1, [r3, #42]	; 0x2a
 8001d74:	f107 020c 	add.w	r2, r7, #12
 8001d78:	2303      	movs	r3, #3
 8001d7a:	f001 faeb 	bl	8003354 <BSP_LCD_DisplayStringAt>
        BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8001d7e:	4810      	ldr	r0, [pc, #64]	; (8001dc0 <ui_battery_charge+0x11c>)
 8001d80:	f001 fa92 	bl	80032a8 <BSP_LCD_SetFont>
        BSP_LCD_SetBackColor(LCD_DEFAULT_BACKCOLOR);
 8001d84:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001d88:	f001 fa7e 	bl	8003288 <BSP_LCD_SetBackColor>
    {
        BSP_LCD_SetTextColor(LCD_DEFAULT_BACKCOLOR);
        BSP_LCD_FillRect(batt->form.charge.x, batt->form.charge.y, batt->form.charge.w, batt->form.charge.h);
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
    }
}
 8001d8c:	e010      	b.n	8001db0 <ui_battery_charge+0x10c>
        BSP_LCD_SetTextColor(LCD_DEFAULT_BACKCOLOR);
 8001d8e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001d92:	f001 fa69 	bl	8003268 <BSP_LCD_SetTextColor>
        BSP_LCD_FillRect(batt->form.charge.x, batt->form.charge.y, batt->form.charge.w, batt->form.charge.h);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	8918      	ldrh	r0, [r3, #8]
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	8959      	ldrh	r1, [r3, #10]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	899a      	ldrh	r2, [r3, #12]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	89db      	ldrh	r3, [r3, #14]
 8001da6:	f001 fc85 	bl	80036b4 <BSP_LCD_FillRect>
        BSP_LCD_SetTextColor(LCD_DEFAULT_TEXTCOLOR);
 8001daa:	2000      	movs	r0, #0
 8001dac:	f001 fa5c 	bl	8003268 <BSP_LCD_SetTextColor>
}
 8001db0:	bf00      	nop
 8001db2:	3718      	adds	r7, #24
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bdb0      	pop	{r4, r5, r7, pc}
 8001db8:	40590000 	.word	0x40590000
 8001dbc:	0800779c 	.word	0x0800779c
 8001dc0:	20000018 	.word	0x20000018

08001dc4 <ui_fsm_get>:


////////////////////////////// Public function declaration //////////////////////////////////////

ui_handle_t ui_fsm_get(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
    return &ui_fsm;
 8001dc8:	4b02      	ldr	r3, [pc, #8]	; (8001dd4 <ui_fsm_get+0x10>)
}
 8001dca:	4618      	mov	r0, r3
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bc80      	pop	{r7}
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	200002f4 	.word	0x200002f4

08001dd8 <ui_fsm_init>:

void ui_fsm_init(ui_handle_t handle)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
    // ui_battery_init(&ui_battery);
    // ui_drawers_init(&ui_drawers);
	main_menu_enter_seq(handle);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 f84b 	bl	8001e7c <main_menu_enter_seq>
}
 8001de6:	bf00      	nop
 8001de8:	3708      	adds	r7, #8
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
	...

08001df0 <ui_fsm_run>:

void ui_fsm_run(ui_handle_t handle)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
    switch (handle->state)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	781b      	ldrb	r3, [r3, #0]
 8001dfc:	3b01      	subs	r3, #1
 8001dfe:	2b04      	cmp	r3, #4
 8001e00:	d810      	bhi.n	8001e24 <ui_fsm_run+0x34>
 8001e02:	a201      	add	r2, pc, #4	; (adr r2, 8001e08 <ui_fsm_run+0x18>)
 8001e04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e08:	08001e1d 	.word	0x08001e1d
 8001e0c:	08001e25 	.word	0x08001e25
 8001e10:	08001e25 	.word	0x08001e25
 8001e14:	08001e25 	.word	0x08001e25
 8001e18:	08001e25 	.word	0x08001e25
    {
        case ST_UI_MAIN_MENU:  main_menu_on_react(handle); break;
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f000 f885 	bl	8001f2c <main_menu_on_react>
 8001e22:	e000      	b.n	8001e26 <ui_fsm_run+0x36>
        case ST_UI_DATE_TIME_CONFIG: break;
        case ST_UI_PET_CALL_CONFIG: break;
        case ST_UI_FEEDER_CONFIG: break;
        case ST_UI_OPEN_DRAWER: break;
    default:
        break;
 8001e24:	bf00      	nop
    }

}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop

08001e30 <fsm_set_next_state>:

static void fsm_set_next_state(ui_handle_t handle, ui_state_t next_st)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	460b      	mov	r3, r1
 8001e3a:	70fb      	strb	r3, [r7, #3]
    handle->state = next_st;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	78fa      	ldrb	r2, [r7, #3]
 8001e40:	701a      	strb	r2, [r3, #0]
    handle->event.btn = EVT_EXT_BTN_INVALID;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	709a      	strb	r2, [r3, #2]
    handle->event.internal = EVT_INT_UI_INVALID;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	70da      	strb	r2, [r3, #3]
}
 8001e4e:	bf00      	nop
 8001e50:	370c      	adds	r7, #12
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bc80      	pop	{r7}
 8001e56:	4770      	bx	lr

08001e58 <ui_fsm_set_ext_event>:
		time_event++;
	}
}

void ui_fsm_set_ext_event(ui_handle_t handle, event_t *event)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	b083      	sub	sp, #12
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
    if(event->header.fsm_src == BTN_FSM)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	785b      	ldrb	r3, [r3, #1]
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d103      	bne.n	8001e72 <ui_fsm_set_ext_event+0x1a>
    {
        ui_fsm_dbg("btn event detected\r\n");
        handle->event.btn = event->header.name;
 8001e6a:	683b      	ldr	r3, [r7, #0]
 8001e6c:	781a      	ldrb	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	709a      	strb	r2, [r3, #2]
    }
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bc80      	pop	{r7}
 8001e7a:	4770      	bx	lr

08001e7c <main_menu_enter_seq>:


/////////////////////////////////// Main Menu State  ///////////////////////////////////////////

static void main_menu_enter_seq(ui_handle_t handle)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
    ui_fsm_dbg("enter seq \t[ main menu ]");
    fsm_set_next_state(handle, ST_UI_MAIN_MENU);
 8001e84:	2101      	movs	r1, #1
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f7ff ffd2 	bl	8001e30 <fsm_set_next_state>
    entry_action_main_menu(handle);
 8001e8c:	6878      	ldr	r0, [r7, #4]
 8001e8e:	f000 f805 	bl	8001e9c <entry_action_main_menu>
}
 8001e92:	bf00      	nop
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
	...

08001e9c <entry_action_main_menu>:

static void entry_action_main_menu(ui_handle_t handle)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
    /*1. draw battery */
    /*1. put icons in the main screen with the updated values */
    /*2. put cursor in the first navigation item */
    /*3. start timer to update gui */
    ui_battery_init(&ui_battery);
 8001ea4:	481e      	ldr	r0, [pc, #120]	; (8001f20 <entry_action_main_menu+0x84>)
 8001ea6:	f7ff fe57 	bl	8001b58 <ui_battery_init>
    ui_battery_show(&ui_battery, true);
 8001eaa:	2101      	movs	r1, #1
 8001eac:	481c      	ldr	r0, [pc, #112]	; (8001f20 <entry_action_main_menu+0x84>)
 8001eae:	f7ff fed1 	bl	8001c54 <ui_battery_show>
    ui_battery_charge(&ui_battery, 99, true);
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	2163      	movs	r1, #99	; 0x63
 8001eb6:	481a      	ldr	r0, [pc, #104]	; (8001f20 <entry_action_main_menu+0x84>)
 8001eb8:	f7ff fef4 	bl	8001ca4 <ui_battery_charge>
    ui_drawers_init(&ui_drawers);
 8001ebc:	4819      	ldr	r0, [pc, #100]	; (8001f24 <entry_action_main_menu+0x88>)
 8001ebe:	f7ff fe15 	bl	8001aec <ui_drawers_init>
    // ui_feeder_menu_init(&ui_feeder_menu);
    ui_date_time_init(&ui_date_time_menu);
 8001ec2:	4819      	ldr	r0, [pc, #100]	; (8001f28 <entry_action_main_menu+0x8c>)
 8001ec4:	f7ff fcbc 	bl	8001840 <ui_date_time_init>
    HAL_Delay(2000);
 8001ec8:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001ecc:	f002 fb18 	bl	8004500 <HAL_Delay>
    ui_feeder_menu_set_config(&ui_feeder_menu, &config);
    HAL_Delay(1000);
#endif 

    date_time_config_t config;
    config.item = DATE_TIME_CNF_HOUR;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	723b      	strb	r3, [r7, #8]
    config.select = UI_ITEM_SELECT;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	733b      	strb	r3, [r7, #12]
    config.time.hour = 5;
 8001ed8:	2305      	movs	r3, #5
 8001eda:	727b      	strb	r3, [r7, #9]
    ui_date_time_set_config(&ui_date_time_menu, &config);
 8001edc:	f107 0308 	add.w	r3, r7, #8
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	4811      	ldr	r0, [pc, #68]	; (8001f28 <entry_action_main_menu+0x8c>)
 8001ee4:	f7ff fd2a 	bl	800193c <ui_date_time_set_config>
    HAL_Delay(1000);
 8001ee8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001eec:	f002 fb08 	bl	8004500 <HAL_Delay>

    config.select = UI_ITEM_DESELECT;
 8001ef0:	2301      	movs	r3, #1
 8001ef2:	733b      	strb	r3, [r7, #12]
    ui_date_time_set_config(&ui_date_time_menu, &config);
 8001ef4:	f107 0308 	add.w	r3, r7, #8
 8001ef8:	4619      	mov	r1, r3
 8001efa:	480b      	ldr	r0, [pc, #44]	; (8001f28 <entry_action_main_menu+0x8c>)
 8001efc:	f7ff fd1e 	bl	800193c <ui_date_time_set_config>
    HAL_Delay(1000);
 8001f00:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f04:	f002 fafc 	bl	8004500 <HAL_Delay>



    time_event_start(&handle->event.time.update_gui, UPDATE_GUI_MS);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3304      	adds	r3, #4
 8001f0c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001f10:	4618      	mov	r0, r3
 8001f12:	f7ff faf1 	bl	80014f8 <time_event_start>
}
 8001f16:	bf00      	nop
 8001f18:	3710      	adds	r7, #16
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
 8001f1e:	bf00      	nop
 8001f20:	20000290 	.word	0x20000290
 8001f24:	200002c0 	.word	0x200002c0
 8001f28:	200002d8 	.word	0x200002d8

08001f2c <main_menu_on_react>:

static void main_menu_on_react(ui_handle_t handle)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b082      	sub	sp, #8
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
    /*navigation key update item selection*/
    switch (handle->event.btn)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	789b      	ldrb	r3, [r3, #2]
 8001f38:	3b01      	subs	r3, #1
 8001f3a:	2b08      	cmp	r3, #8
 8001f3c:	d814      	bhi.n	8001f68 <main_menu_on_react+0x3c>
 8001f3e:	a201      	add	r2, pc, #4	; (adr r2, 8001f44 <main_menu_on_react+0x18>)
 8001f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f44:	08001f69 	.word	0x08001f69
 8001f48:	08001f69 	.word	0x08001f69
 8001f4c:	08001f69 	.word	0x08001f69
 8001f50:	08001f69 	.word	0x08001f69
 8001f54:	08001f69 	.word	0x08001f69
 8001f58:	08001f69 	.word	0x08001f69
 8001f5c:	08001f69 	.word	0x08001f69
 8001f60:	08001f69 	.word	0x08001f69
 8001f64:	08001f69 	.word	0x08001f69
        case EVT_EXT_BTN_UP_AND_ENTER_PRESSED:    break;
        case EVT_EXT_BTN_DOWN_AND_ENTER_PRESSED:  break;
        case EVT_EXT_BTN_LEFT_AND_ENTER_PRESSED:  break;
        case EVT_EXT_BTN_RIGHT_AND_ENTER_PRESSED: break;  
    default:
        break;
 8001f68:	bf00      	nop
    }

    if(time_event_is_raised(&handle->event.time.update_gui)== true)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	3304      	adds	r3, #4
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fb14 	bl	800159c <time_event_is_raised>
    {
        /*Update GUI*/
    }
}
 8001f74:	bf00      	nop
 8001f76:	3708      	adds	r7, #8
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}

08001f7c <HAL_GPIO_EXTI_Callback>:
#include "buttons.h"

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	4603      	mov	r3, r0
 8001f84:	80fb      	strh	r3, [r7, #6]
    switch (GPIO_Pin)
 8001f86:	88fb      	ldrh	r3, [r7, #6]
 8001f88:	2b80      	cmp	r3, #128	; 0x80
 8001f8a:	d02b      	beq.n	8001fe4 <HAL_GPIO_EXTI_Callback+0x68>
 8001f8c:	2b80      	cmp	r3, #128	; 0x80
 8001f8e:	dc2e      	bgt.n	8001fee <HAL_GPIO_EXTI_Callback+0x72>
 8001f90:	2b20      	cmp	r3, #32
 8001f92:	d010      	beq.n	8001fb6 <HAL_GPIO_EXTI_Callback+0x3a>
 8001f94:	2b20      	cmp	r3, #32
 8001f96:	dc2a      	bgt.n	8001fee <HAL_GPIO_EXTI_Callback+0x72>
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	d002      	beq.n	8001fa2 <HAL_GPIO_EXTI_Callback+0x26>
 8001f9c:	2b10      	cmp	r3, #16
 8001f9e:	d005      	beq.n	8001fac <HAL_GPIO_EXTI_Callback+0x30>
        case GPIO_PIN_7: {
            time_event_start(&navigation_btn.right.debounce, DEBOUNCE_TIME_MS);
         }break;
    
    default:
        break;
 8001fa0:	e025      	b.n	8001fee <HAL_GPIO_EXTI_Callback+0x72>
            time_event_start(&navigation_btn.enter.debounce, DEBOUNCE_TIME_MS);
 8001fa2:	2132      	movs	r1, #50	; 0x32
 8001fa4:	4815      	ldr	r0, [pc, #84]	; (8001ffc <HAL_GPIO_EXTI_Callback+0x80>)
 8001fa6:	f7ff faa7 	bl	80014f8 <time_event_start>
        }break;
 8001faa:	e023      	b.n	8001ff4 <HAL_GPIO_EXTI_Callback+0x78>
            time_event_start(&navigation_btn.up.debounce, DEBOUNCE_TIME_MS);
 8001fac:	2132      	movs	r1, #50	; 0x32
 8001fae:	4814      	ldr	r0, [pc, #80]	; (8002000 <HAL_GPIO_EXTI_Callback+0x84>)
 8001fb0:	f7ff faa2 	bl	80014f8 <time_event_start>
        }break;
 8001fb4:	e01e      	b.n	8001ff4 <HAL_GPIO_EXTI_Callback+0x78>
            if(HAL_GPIO_ReadPin(LEFT_GPIO_Port, LEFT_Pin) == GPIO_PIN_RESET)
 8001fb6:	2120      	movs	r1, #32
 8001fb8:	4812      	ldr	r0, [pc, #72]	; (8002004 <HAL_GPIO_EXTI_Callback+0x88>)
 8001fba:	f002 ffc3 	bl	8004f44 <HAL_GPIO_ReadPin>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d103      	bne.n	8001fcc <HAL_GPIO_EXTI_Callback+0x50>
                time_event_start(&navigation_btn.left.debounce, DEBOUNCE_TIME_MS);
 8001fc4:	2132      	movs	r1, #50	; 0x32
 8001fc6:	4810      	ldr	r0, [pc, #64]	; (8002008 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001fc8:	f7ff fa96 	bl	80014f8 <time_event_start>
            if (HAL_GPIO_ReadPin(DOWN_GPIO_Port, DOWN_Pin) == GPIO_PIN_RESET)
 8001fcc:	2120      	movs	r1, #32
 8001fce:	480f      	ldr	r0, [pc, #60]	; (800200c <HAL_GPIO_EXTI_Callback+0x90>)
 8001fd0:	f002 ffb8 	bl	8004f44 <HAL_GPIO_ReadPin>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d10b      	bne.n	8001ff2 <HAL_GPIO_EXTI_Callback+0x76>
                  time_event_start(&navigation_btn.down.debounce, DEBOUNCE_TIME_MS);
 8001fda:	2132      	movs	r1, #50	; 0x32
 8001fdc:	480c      	ldr	r0, [pc, #48]	; (8002010 <HAL_GPIO_EXTI_Callback+0x94>)
 8001fde:	f7ff fa8b 	bl	80014f8 <time_event_start>
         }break;
 8001fe2:	e006      	b.n	8001ff2 <HAL_GPIO_EXTI_Callback+0x76>
            time_event_start(&navigation_btn.right.debounce, DEBOUNCE_TIME_MS);
 8001fe4:	2132      	movs	r1, #50	; 0x32
 8001fe6:	480b      	ldr	r0, [pc, #44]	; (8002014 <HAL_GPIO_EXTI_Callback+0x98>)
 8001fe8:	f7ff fa86 	bl	80014f8 <time_event_start>
         }break;
 8001fec:	e002      	b.n	8001ff4 <HAL_GPIO_EXTI_Callback+0x78>
        break;
 8001fee:	bf00      	nop
 8001ff0:	e000      	b.n	8001ff4 <HAL_GPIO_EXTI_Callback+0x78>
         }break;
 8001ff2:	bf00      	nop
    }

}
 8001ff4:	bf00      	nop
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	2000015c 	.word	0x2000015c
 8002000:	2000011c 	.word	0x2000011c
 8002004:	40010800 	.word	0x40010800
 8002008:	2000013c 	.word	0x2000013c
 800200c:	40011000 	.word	0x40011000
 8002010:	2000012c 	.word	0x2000012c
 8002014:	2000014c 	.word	0x2000014c

08002018 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);   // enter -> B0
 800201c:	2001      	movs	r0, #1
 800201e:	f002 ffc1 	bl	8004fa4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002022:	bf00      	nop
 8002024:	bd80      	pop	{r7, pc}

08002026 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002026:	b580      	push	{r7, lr}
 8002028:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);   // up -> C4
 800202a:	2010      	movs	r0, #16
 800202c:	f002 ffba 	bl	8004fa4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002030:	bf00      	nop
 8002032:	bd80      	pop	{r7, pc}

08002034 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);   //Left (A5), Down (C5)
 8002038:	2020      	movs	r0, #32
 800203a:	f002 ffb3 	bl	8004fa4 <HAL_GPIO_EXTI_IRQHandler>
    HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);   //Right(A7)
 800203e:	2080      	movs	r0, #128	; 0x80
 8002040:	f002 ffb0 	bl	8004fa4 <HAL_GPIO_EXTI_IRQHandler>
}
 8002044:	bf00      	nop
 8002046:	bd80      	pop	{r7, pc}

08002048 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b094      	sub	sp, #80	; 0x50
 800204c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800204e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002052:	2228      	movs	r2, #40	; 0x28
 8002054:	2100      	movs	r1, #0
 8002056:	4618      	mov	r0, r3
 8002058:	f003 ffb2 	bl	8005fc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800205c:	f107 0314 	add.w	r3, r7, #20
 8002060:	2200      	movs	r2, #0
 8002062:	601a      	str	r2, [r3, #0]
 8002064:	605a      	str	r2, [r3, #4]
 8002066:	609a      	str	r2, [r3, #8]
 8002068:	60da      	str	r2, [r3, #12]
 800206a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800206c:	1d3b      	adds	r3, r7, #4
 800206e:	2200      	movs	r2, #0
 8002070:	601a      	str	r2, [r3, #0]
 8002072:	605a      	str	r2, [r3, #4]
 8002074:	609a      	str	r2, [r3, #8]
 8002076:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure. */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002078:	2302      	movs	r3, #2
 800207a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800207c:	2301      	movs	r3, #1
 800207e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002080:	2310      	movs	r3, #16
 8002082:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002084:	2302      	movs	r3, #2
 8002086:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002088:	2300      	movs	r3, #0
 800208a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 800208c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8002090:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002092:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002096:	4618      	mov	r0, r3
 8002098:	f003 f8e0 	bl	800525c <HAL_RCC_OscConfig>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80020a2:	f000 fa53 	bl	800254c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020a6:	230f      	movs	r3, #15
 80020a8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020aa:	2302      	movs	r3, #2
 80020ac:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020ae:	2300      	movs	r3, #0
 80020b0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80020b2:	2300      	movs	r3, #0
 80020b4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020b6:	2300      	movs	r3, #0
 80020b8:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80020ba:	f107 0314 	add.w	r3, r7, #20
 80020be:	2100      	movs	r1, #0
 80020c0:	4618      	mov	r0, r3
 80020c2:	f003 fb4d 	bl	8005760 <HAL_RCC_ClockConfig>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d001      	beq.n	80020d0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80020cc:	f000 fa3e 	bl	800254c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80020d0:	2302      	movs	r3, #2
 80020d2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 80020d4:	2300      	movs	r3, #0
 80020d6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020d8:	1d3b      	adds	r3, r7, #4
 80020da:	4618      	mov	r0, r3
 80020dc:	f003 fcc4 	bl	8005a68 <HAL_RCCEx_PeriphCLKConfig>
 80020e0:	4603      	mov	r3, r0
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d001      	beq.n	80020ea <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80020e6:	f000 fa31 	bl	800254c <Error_Handler>
  }
}
 80020ea:	bf00      	nop
 80020ec:	3750      	adds	r7, #80	; 0x50
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
	...

080020f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80020fa:	1d3b      	adds	r3, r7, #4
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]

  /** Common config*/
  hadc1.Instance = ADC1;
 8002104:	4b18      	ldr	r3, [pc, #96]	; (8002168 <MX_ADC1_Init+0x74>)
 8002106:	4a19      	ldr	r2, [pc, #100]	; (800216c <MX_ADC1_Init+0x78>)
 8002108:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800210a:	4b17      	ldr	r3, [pc, #92]	; (8002168 <MX_ADC1_Init+0x74>)
 800210c:	2200      	movs	r2, #0
 800210e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002110:	4b15      	ldr	r3, [pc, #84]	; (8002168 <MX_ADC1_Init+0x74>)
 8002112:	2200      	movs	r2, #0
 8002114:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002116:	4b14      	ldr	r3, [pc, #80]	; (8002168 <MX_ADC1_Init+0x74>)
 8002118:	2200      	movs	r2, #0
 800211a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800211c:	4b12      	ldr	r3, [pc, #72]	; (8002168 <MX_ADC1_Init+0x74>)
 800211e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002122:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002124:	4b10      	ldr	r3, [pc, #64]	; (8002168 <MX_ADC1_Init+0x74>)
 8002126:	2200      	movs	r2, #0
 8002128:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800212a:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <MX_ADC1_Init+0x74>)
 800212c:	2201      	movs	r2, #1
 800212e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002130:	480d      	ldr	r0, [pc, #52]	; (8002168 <MX_ADC1_Init+0x74>)
 8002132:	f002 fa09 	bl	8004548 <HAL_ADC_Init>
 8002136:	4603      	mov	r3, r0
 8002138:	2b00      	cmp	r3, #0
 800213a:	d001      	beq.n	8002140 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800213c:	f000 fa06 	bl	800254c <Error_Handler>
  }

  /** Configure Regular Channel */
  sConfig.Channel = ADC_CHANNEL_10;
 8002140:	230a      	movs	r3, #10
 8002142:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002144:	2301      	movs	r3, #1
 8002146:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002148:	2300      	movs	r3, #0
 800214a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800214c:	1d3b      	adds	r3, r7, #4
 800214e:	4619      	mov	r1, r3
 8002150:	4805      	ldr	r0, [pc, #20]	; (8002168 <MX_ADC1_Init+0x74>)
 8002152:	f002 fad1 	bl	80046f8 <HAL_ADC_ConfigChannel>
 8002156:	4603      	mov	r3, r0
 8002158:	2b00      	cmp	r3, #0
 800215a:	d001      	beq.n	8002160 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800215c:	f000 f9f6 	bl	800254c <Error_Handler>
  }
}
 8002160:	bf00      	nop
 8002162:	3710      	adds	r7, #16
 8002164:	46bd      	mov	sp, r7
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000304 	.word	0x20000304
 800216c:	40012400 	.word	0x40012400

08002170 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8002174:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <MX_I2C1_Init+0x50>)
 8002176:	4a13      	ldr	r2, [pc, #76]	; (80021c4 <MX_I2C1_Init+0x54>)
 8002178:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800217a:	4b11      	ldr	r3, [pc, #68]	; (80021c0 <MX_I2C1_Init+0x50>)
 800217c:	4a12      	ldr	r2, [pc, #72]	; (80021c8 <MX_I2C1_Init+0x58>)
 800217e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002180:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <MX_I2C1_Init+0x50>)
 8002182:	2200      	movs	r2, #0
 8002184:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002186:	4b0e      	ldr	r3, [pc, #56]	; (80021c0 <MX_I2C1_Init+0x50>)
 8002188:	2200      	movs	r2, #0
 800218a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <MX_I2C1_Init+0x50>)
 800218e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002192:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002194:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <MX_I2C1_Init+0x50>)
 8002196:	2200      	movs	r2, #0
 8002198:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800219a:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <MX_I2C1_Init+0x50>)
 800219c:	2200      	movs	r2, #0
 800219e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021a0:	4b07      	ldr	r3, [pc, #28]	; (80021c0 <MX_I2C1_Init+0x50>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <MX_I2C1_Init+0x50>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021ac:	4804      	ldr	r0, [pc, #16]	; (80021c0 <MX_I2C1_Init+0x50>)
 80021ae:	f002 ff11 	bl	8004fd4 <HAL_I2C_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021b8:	f000 f9c8 	bl	800254c <Error_Handler>
  }
}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000334 	.word	0x20000334
 80021c4:	40005400 	.word	0x40005400
 80021c8:	000186a0 	.word	0x000186a0

080021cc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80021d0:	4b17      	ldr	r3, [pc, #92]	; (8002230 <MX_SPI2_Init+0x64>)
 80021d2:	4a18      	ldr	r2, [pc, #96]	; (8002234 <MX_SPI2_Init+0x68>)
 80021d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80021d6:	4b16      	ldr	r3, [pc, #88]	; (8002230 <MX_SPI2_Init+0x64>)
 80021d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80021de:	4b14      	ldr	r3, [pc, #80]	; (8002230 <MX_SPI2_Init+0x64>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80021e4:	4b12      	ldr	r3, [pc, #72]	; (8002230 <MX_SPI2_Init+0x64>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021ea:	4b11      	ldr	r3, [pc, #68]	; (8002230 <MX_SPI2_Init+0x64>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021f0:	4b0f      	ldr	r3, [pc, #60]	; (8002230 <MX_SPI2_Init+0x64>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80021f6:	4b0e      	ldr	r3, [pc, #56]	; (8002230 <MX_SPI2_Init+0x64>)
 80021f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80021fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80021fe:	4b0c      	ldr	r3, [pc, #48]	; (8002230 <MX_SPI2_Init+0x64>)
 8002200:	2200      	movs	r2, #0
 8002202:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002204:	4b0a      	ldr	r3, [pc, #40]	; (8002230 <MX_SPI2_Init+0x64>)
 8002206:	2200      	movs	r2, #0
 8002208:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800220a:	4b09      	ldr	r3, [pc, #36]	; (8002230 <MX_SPI2_Init+0x64>)
 800220c:	2200      	movs	r2, #0
 800220e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002210:	4b07      	ldr	r3, [pc, #28]	; (8002230 <MX_SPI2_Init+0x64>)
 8002212:	2200      	movs	r2, #0
 8002214:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002216:	4b06      	ldr	r3, [pc, #24]	; (8002230 <MX_SPI2_Init+0x64>)
 8002218:	220a      	movs	r2, #10
 800221a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800221c:	4804      	ldr	r0, [pc, #16]	; (8002230 <MX_SPI2_Init+0x64>)
 800221e:	f003 fcd9 	bl	8005bd4 <HAL_SPI_Init>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d001      	beq.n	800222c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002228:	f000 f990 	bl	800254c <Error_Handler>
  }
}
 800222c:	bf00      	nop
 800222e:	bd80      	pop	{r7, pc}
 8002230:	20000388 	.word	0x20000388
 8002234:	40003800 	.word	0x40003800

08002238 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800223e:	463b      	mov	r3, r7
 8002240:	2200      	movs	r2, #0
 8002242:	601a      	str	r2, [r3, #0]
 8002244:	605a      	str	r2, [r3, #4]
  htim1.Instance = TIM1;
 8002246:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <MX_TIM1_Init+0x70>)
 8002248:	4a18      	ldr	r2, [pc, #96]	; (80022ac <MX_TIM1_Init+0x74>)
 800224a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800224c:	4b16      	ldr	r3, [pc, #88]	; (80022a8 <MX_TIM1_Init+0x70>)
 800224e:	2200      	movs	r2, #0
 8002250:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002252:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <MX_TIM1_Init+0x70>)
 8002254:	2200      	movs	r2, #0
 8002256:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002258:	4b13      	ldr	r3, [pc, #76]	; (80022a8 <MX_TIM1_Init+0x70>)
 800225a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800225e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002260:	4b11      	ldr	r3, [pc, #68]	; (80022a8 <MX_TIM1_Init+0x70>)
 8002262:	2200      	movs	r2, #0
 8002264:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002266:	4b10      	ldr	r3, [pc, #64]	; (80022a8 <MX_TIM1_Init+0x70>)
 8002268:	2200      	movs	r2, #0
 800226a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800226c:	4b0e      	ldr	r3, [pc, #56]	; (80022a8 <MX_TIM1_Init+0x70>)
 800226e:	2200      	movs	r2, #0
 8002270:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim1, TIM_OPMODE_SINGLE) != HAL_OK)
 8002272:	2108      	movs	r1, #8
 8002274:	480c      	ldr	r0, [pc, #48]	; (80022a8 <MX_TIM1_Init+0x70>)
 8002276:	f003 fd31 	bl	8005cdc <HAL_TIM_OnePulse_Init>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM1_Init+0x4c>
  {
    Error_Handler();
 8002280:	f000 f964 	bl	800254c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002284:	2300      	movs	r3, #0
 8002286:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002288:	2300      	movs	r3, #0
 800228a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800228c:	463b      	mov	r3, r7
 800228e:	4619      	mov	r1, r3
 8002290:	4805      	ldr	r0, [pc, #20]	; (80022a8 <MX_TIM1_Init+0x70>)
 8002292:	f003 fdd5 	bl	8005e40 <HAL_TIMEx_MasterConfigSynchronization>
 8002296:	4603      	mov	r3, r0
 8002298:	2b00      	cmp	r3, #0
 800229a:	d001      	beq.n	80022a0 <MX_TIM1_Init+0x68>
  {
    Error_Handler();
 800229c:	f000 f956 	bl	800254c <Error_Handler>
  }


}
 80022a0:	bf00      	nop
 80022a2:	3708      	adds	r7, #8
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	20000468 	.word	0x20000468
 80022ac:	40012c00 	.word	0x40012c00

080022b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022b6:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <MX_DMA_Init+0x48>)
 80022b8:	695b      	ldr	r3, [r3, #20]
 80022ba:	4a0f      	ldr	r2, [pc, #60]	; (80022f8 <MX_DMA_Init+0x48>)
 80022bc:	f043 0301 	orr.w	r3, r3, #1
 80022c0:	6153      	str	r3, [r2, #20]
 80022c2:	4b0d      	ldr	r3, [pc, #52]	; (80022f8 <MX_DMA_Init+0x48>)
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	f003 0301 	and.w	r3, r3, #1
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80022ce:	2200      	movs	r2, #0
 80022d0:	2100      	movs	r1, #0
 80022d2:	200e      	movs	r0, #14
 80022d4:	f002 fc21 	bl	8004b1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80022d8:	200e      	movs	r0, #14
 80022da:	f002 fc3a 	bl	8004b52 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80022de:	2200      	movs	r2, #0
 80022e0:	2100      	movs	r1, #0
 80022e2:	200f      	movs	r0, #15
 80022e4:	f002 fc19 	bl	8004b1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80022e8:	200f      	movs	r0, #15
 80022ea:	f002 fc32 	bl	8004b52 <HAL_NVIC_EnableIRQ>
}
 80022ee:	bf00      	nop
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	40021000 	.word	0x40021000

080022fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b088      	sub	sp, #32
 8002300:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002302:	f107 0310 	add.w	r3, r7, #16
 8002306:	2200      	movs	r2, #0
 8002308:	601a      	str	r2, [r3, #0]
 800230a:	605a      	str	r2, [r3, #4]
 800230c:	609a      	str	r2, [r3, #8]
 800230e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002310:	4b68      	ldr	r3, [pc, #416]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	4a67      	ldr	r2, [pc, #412]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 8002316:	f043 0310 	orr.w	r3, r3, #16
 800231a:	6193      	str	r3, [r2, #24]
 800231c:	4b65      	ldr	r3, [pc, #404]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0310 	and.w	r3, r3, #16
 8002324:	60fb      	str	r3, [r7, #12]
 8002326:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002328:	4b62      	ldr	r3, [pc, #392]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	4a61      	ldr	r2, [pc, #388]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 800232e:	f043 0320 	orr.w	r3, r3, #32
 8002332:	6193      	str	r3, [r2, #24]
 8002334:	4b5f      	ldr	r3, [pc, #380]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 8002336:	699b      	ldr	r3, [r3, #24]
 8002338:	f003 0320 	and.w	r3, r3, #32
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002340:	4b5c      	ldr	r3, [pc, #368]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	4a5b      	ldr	r2, [pc, #364]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 8002346:	f043 0304 	orr.w	r3, r3, #4
 800234a:	6193      	str	r3, [r2, #24]
 800234c:	4b59      	ldr	r3, [pc, #356]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	f003 0304 	and.w	r3, r3, #4
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002358:	4b56      	ldr	r3, [pc, #344]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	4a55      	ldr	r2, [pc, #340]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 800235e:	f043 0308 	orr.w	r3, r3, #8
 8002362:	6193      	str	r3, [r2, #24]
 8002364:	4b53      	ldr	r3, [pc, #332]	; (80024b4 <MX_GPIO_Init+0x1b8>)
 8002366:	699b      	ldr	r3, [r3, #24]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	603b      	str	r3, [r7, #0]
 800236e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(POWER_CONTROL_GPIO_Port, POWER_CONTROL_Pin, GPIO_PIN_RESET);
 8002370:	2200      	movs	r2, #0
 8002372:	2102      	movs	r1, #2
 8002374:	4850      	ldr	r0, [pc, #320]	; (80024b8 <MX_GPIO_Init+0x1bc>)
 8002376:	f002 fdfc 	bl	8004f72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, FWD_1_Pin|BWD_1_Pin|FWD_2_Pin|BWD_2_Pin
 800237a:	2200      	movs	r2, #0
 800237c:	f640 715f 	movw	r1, #3935	; 0xf5f
 8002380:	484e      	ldr	r0, [pc, #312]	; (80024bc <MX_GPIO_Init+0x1c0>)
 8002382:	f002 fdf6 	bl	8004f72 <HAL_GPIO_WritePin>
                          |SHUTDOWN_Pin|PA6_TEMPERATURE_Pin|FWD_3_Pin|BWD_3_Pin
                          |FWD_4_Pin|BWD_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RESET_Pin|LCD_DC_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8002386:	2200      	movs	r2, #0
 8002388:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800238c:	484c      	ldr	r0, [pc, #304]	; (80024c0 <MX_GPIO_Init+0x1c4>)
 800238e:	f002 fdf0 	bl	8004f72 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : POWER_CONTROL_Pin */
  GPIO_InitStruct.Pin = POWER_CONTROL_Pin;
 8002392:	2302      	movs	r3, #2
 8002394:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002396:	2301      	movs	r3, #1
 8002398:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239e:	2302      	movs	r3, #2
 80023a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(POWER_CONTROL_GPIO_Port, &GPIO_InitStruct);
 80023a2:	f107 0310 	add.w	r3, r7, #16
 80023a6:	4619      	mov	r1, r3
 80023a8:	4843      	ldr	r0, [pc, #268]	; (80024b8 <MX_GPIO_Init+0x1bc>)
 80023aa:	f002 fc47 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : RECORDING_STOP_Pin PLAY_Pin  
                           S1_Pin S2_Pin S3_Pin S8_Pin */
  GPIO_InitStruct.Pin = RECORDING_STOP_Pin|PLAY_Pin
 80023ae:	f241 338c 	movw	r3, #5004	; 0x138c
 80023b2:	613b      	str	r3, [r7, #16]
                          |S1_Pin|S2_Pin|S3_Pin|S8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023bc:	f107 0310 	add.w	r3, r7, #16
 80023c0:	4619      	mov	r1, r3
 80023c2:	483d      	ldr	r0, [pc, #244]	; (80024b8 <MX_GPIO_Init+0x1bc>)
 80023c4:	f002 fc3a 	bl	8004c3c <HAL_GPIO_Init>


  /*Configure GPIO pins : FWD_1_Pin BWD_1_Pin FWD_2_Pin BWD_2_Pin
                           SHUTDOWN_Pin PA6_TEMPERATURE_Pin FWD_3_Pin BWD_3_Pin
                           FWD_4_Pin BWD_4_Pin */
  GPIO_InitStruct.Pin = FWD_1_Pin|BWD_1_Pin|FWD_2_Pin|BWD_2_Pin
 80023c8:	f640 735f 	movw	r3, #3935	; 0xf5f
 80023cc:	613b      	str	r3, [r7, #16]
                          |SHUTDOWN_Pin|PA6_TEMPERATURE_Pin|FWD_3_Pin|BWD_3_Pin
                          |FWD_4_Pin|BWD_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023ce:	2301      	movs	r3, #1
 80023d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023d6:	2302      	movs	r3, #2
 80023d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023da:	f107 0310 	add.w	r3, r7, #16
 80023de:	4619      	mov	r1, r3
 80023e0:	4836      	ldr	r0, [pc, #216]	; (80024bc <MX_GPIO_Init+0x1c0>)
 80023e2:	f002 fc2b 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pins :  S4_Pin */
  GPIO_InitStruct.Pin =  S4_Pin;
 80023e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023ec:	2300      	movs	r3, #0
 80023ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f0:	2300      	movs	r3, #0
 80023f2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023f4:	f107 0310 	add.w	r3, r7, #16
 80023f8:	4619      	mov	r1, r3
 80023fa:	4830      	ldr	r0, [pc, #192]	; (80024bc <MX_GPIO_Init+0x1c0>)
 80023fc:	f002 fc1e 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RESET_Pin LCD_DC_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin|LCD_DC_Pin|LCD_CS_Pin;
 8002400:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002404:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002406:	2301      	movs	r3, #1
 8002408:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240a:	2300      	movs	r3, #0
 800240c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800240e:	2302      	movs	r3, #2
 8002410:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002412:	f107 0310 	add.w	r3, r7, #16
 8002416:	4619      	mov	r1, r3
 8002418:	4829      	ldr	r0, [pc, #164]	; (80024c0 <MX_GPIO_Init+0x1c4>)
 800241a:	f002 fc0f 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_LED_Pin S6_Pin S7_Pin */
  GPIO_InitStruct.Pin = LCD_LED_Pin|S6_Pin|S7_Pin;
 800241e:	f44f 6344 	mov.w	r3, #3136	; 0xc40
 8002422:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002424:	4b27      	ldr	r3, [pc, #156]	; (80024c4 <MX_GPIO_Init+0x1c8>)
 8002426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002428:	2300      	movs	r3, #0
 800242a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800242c:	f107 0310 	add.w	r3, r7, #16
 8002430:	4619      	mov	r1, r3
 8002432:	4821      	ldr	r0, [pc, #132]	; (80024b8 <MX_GPIO_Init+0x1bc>)
 8002434:	f002 fc02 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : S5_Pin */
  GPIO_InitStruct.Pin = S5_Pin;
 8002438:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800243c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800243e:	4b21      	ldr	r3, [pc, #132]	; (80024c4 <MX_GPIO_Init+0x1c8>)
 8002440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002442:	2300      	movs	r3, #0
 8002444:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(S5_GPIO_Port, &GPIO_InitStruct);
 8002446:	f107 0310 	add.w	r3, r7, #16
 800244a:	4619      	mov	r1, r3
 800244c:	481b      	ldr	r0, [pc, #108]	; (80024bc <MX_GPIO_Init+0x1c0>)
 800244e:	f002 fbf5 	bl	8004c3c <HAL_GPIO_Init>

//////////////////////////////////////////////////////////////////////////////////////////
  /*Navigation Buttons IRQ enable */

  /*Configure GPIO pins : UP_Pin DOWN_Pin */
  GPIO_InitStruct.Pin = UP_Pin|DOWN_Pin;
 8002452:	2330      	movs	r3, #48	; 0x30
 8002454:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002456:	4b1c      	ldr	r3, [pc, #112]	; (80024c8 <MX_GPIO_Init+0x1cc>)
 8002458:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800245a:	2300      	movs	r3, #0
 800245c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800245e:	f107 0310 	add.w	r3, r7, #16
 8002462:	4619      	mov	r1, r3
 8002464:	4814      	ldr	r0, [pc, #80]	; (80024b8 <MX_GPIO_Init+0x1bc>)
 8002466:	f002 fbe9 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_Pin RIGHT_Pin */
  GPIO_InitStruct.Pin = LEFT_Pin|RIGHT_Pin;
 800246a:	23a0      	movs	r3, #160	; 0xa0
 800246c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800246e:	4b16      	ldr	r3, [pc, #88]	; (80024c8 <MX_GPIO_Init+0x1cc>)
 8002470:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002476:	f107 0310 	add.w	r3, r7, #16
 800247a:	4619      	mov	r1, r3
 800247c:	480f      	ldr	r0, [pc, #60]	; (80024bc <MX_GPIO_Init+0x1c0>)
 800247e:	f002 fbdd 	bl	8004c3c <HAL_GPIO_Init>

  /*Configure GPIO pin : ENTER_Pin */
  GPIO_InitStruct.Pin = ENTER_Pin;
 8002482:	2301      	movs	r3, #1
 8002484:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002486:	4b10      	ldr	r3, [pc, #64]	; (80024c8 <MX_GPIO_Init+0x1cc>)
 8002488:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800248a:	2300      	movs	r3, #0
 800248c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ENTER_GPIO_Port, &GPIO_InitStruct);
 800248e:	f107 0310 	add.w	r3, r7, #16
 8002492:	4619      	mov	r1, r3
 8002494:	480a      	ldr	r0, [pc, #40]	; (80024c0 <MX_GPIO_Init+0x1c4>)
 8002496:	f002 fbd1 	bl	8004c3c <HAL_GPIO_Init>


  HAL_NVIC_EnableIRQ(EXTI0_IRQn);   // enter-> B0
 800249a:	2006      	movs	r0, #6
 800249c:	f002 fb59 	bl	8004b52 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn); // left -> A5, down -> C5, right -> A7
 80024a0:	2017      	movs	r0, #23
 80024a2:	f002 fb56 	bl	8004b52 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);   // up   -> C4, 
 80024a6:	200a      	movs	r0, #10
 80024a8:	f002 fb53 	bl	8004b52 <HAL_NVIC_EnableIRQ>
//////////////////////////////////////////////////////////////////////////////////////////s

}
 80024ac:	bf00      	nop
 80024ae:	3720      	adds	r7, #32
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40011000 	.word	0x40011000
 80024bc:	40010800 	.word	0x40010800
 80024c0:	40010c00 	.word	0x40010c00
 80024c4:	10110000 	.word	0x10110000
 80024c8:	10210000 	.word	0x10210000

080024cc <init_peripherals>:

void init_peripherals(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	af00      	add	r7, sp, #0
  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024d0:	f001 ffb4 	bl	800443c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 80024d4:	f7ff fdb8 	bl	8002048 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024d8:	f7ff ff10 	bl	80022fc <MX_GPIO_Init>
  MX_ADC1_Init();
 80024dc:	f7ff fe0a 	bl	80020f4 <MX_ADC1_Init>
  MX_SPI2_Init();
 80024e0:	f7ff fe74 	bl	80021cc <MX_SPI2_Init>
  MX_DMA_Init();
 80024e4:	f7ff fee4 	bl	80022b0 <MX_DMA_Init>
  MX_TIM1_Init();
 80024e8:	f7ff fea6 	bl	8002238 <MX_TIM1_Init>
  MX_I2C1_Init();
 80024ec:	f7ff fe40 	bl	8002170 <MX_I2C1_Init>

  /* Init ITM */
  itm_enable();
 80024f0:	f7fe fd60 	bl	8000fb4 <itm_enable>
  
  /* Initialize LCD drivers*/
  BSP_LCD_Init();
 80024f4:	f000 fe7c 	bl	80031f0 <BSP_LCD_Init>
}
 80024f8:	bf00      	nop
 80024fa:	bd80      	pop	{r7, pc}

080024fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
  init_peripherals();
 8002502:	f7ff ffe3 	bl	80024cc <init_peripherals>

  /*Init navigation button control */
  btn_debounce_init(&navigation_btn);
 8002506:	480e      	ldr	r0, [pc, #56]	; (8002540 <main+0x44>)
 8002508:	f7fe fa64 	bl	80009d4 <btn_debounce_init>

  /*Init Event Manager*/
  event_manager_handle_t evm_fsm = event_manager_fsm_get();
 800250c:	f7ff f888 	bl	8001620 <event_manager_fsm_get>
 8002510:	6078      	str	r0, [r7, #4]
  event_manager_fsm_init(evm_fsm);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff f8b6 	bl	8001684 <event_manager_fsm_init>

  /*Init UI */
  ui_handle_t ui_fsm = ui_fsm_get();
 8002518:	f7ff fc54 	bl	8001dc4 <ui_fsm_get>
 800251c:	6038      	str	r0, [r7, #0]
  ui_fsm_init(ui_fsm);
 800251e:	6838      	ldr	r0, [r7, #0]
 8002520:	f7ff fc5a 	bl	8001dd8 <ui_fsm_init>

  printf("Pet Feeder V%s\r\n", FW_VERSION);
 8002524:	4907      	ldr	r1, [pc, #28]	; (8002544 <main+0x48>)
 8002526:	4808      	ldr	r0, [pc, #32]	; (8002548 <main+0x4c>)
 8002528:	f004 f91c 	bl	8006764 <iprintf>

  /* Infinite loop */
  while (1)
  {
    ui_fsm_run(ui_fsm);
 800252c:	6838      	ldr	r0, [r7, #0]
 800252e:	f7ff fc5f 	bl	8001df0 <ui_fsm_run>
    event_manager_fsm_run(evm_fsm);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f7ff f88f 	bl	8001656 <event_manager_fsm_run>
    time_events_poll_update();
 8002538:	f7ff f860 	bl	80015fc <time_events_poll_update>
    ui_fsm_run(ui_fsm);
 800253c:	e7f6      	b.n	800252c <main+0x30>
 800253e:	bf00      	nop
 8002540:	20000114 	.word	0x20000114
 8002544:	080077a4 	.word	0x080077a4
 8002548:	080077b4 	.word	0x080077b4

0800254c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002550:	b672      	cpsid	i
}
 8002552:	bf00      	nop
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002554:	e7fe      	b.n	8002554 <Error_Handler+0x8>
	...

08002558 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
  __HAL_RCC_AFIO_CLK_ENABLE();
 800255e:	4b15      	ldr	r3, [pc, #84]	; (80025b4 <HAL_MspInit+0x5c>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	4a14      	ldr	r2, [pc, #80]	; (80025b4 <HAL_MspInit+0x5c>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	6193      	str	r3, [r2, #24]
 800256a:	4b12      	ldr	r3, [pc, #72]	; (80025b4 <HAL_MspInit+0x5c>)
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002576:	4b0f      	ldr	r3, [pc, #60]	; (80025b4 <HAL_MspInit+0x5c>)
 8002578:	69db      	ldr	r3, [r3, #28]
 800257a:	4a0e      	ldr	r2, [pc, #56]	; (80025b4 <HAL_MspInit+0x5c>)
 800257c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002580:	61d3      	str	r3, [r2, #28]
 8002582:	4b0c      	ldr	r3, [pc, #48]	; (80025b4 <HAL_MspInit+0x5c>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800258a:	607b      	str	r3, [r7, #4]
 800258c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800258e:	4b0a      	ldr	r3, [pc, #40]	; (80025b8 <HAL_MspInit+0x60>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	60fb      	str	r3, [r7, #12]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800259a:	60fb      	str	r3, [r7, #12]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	4a04      	ldr	r2, [pc, #16]	; (80025b8 <HAL_MspInit+0x60>)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6053      	str	r3, [r2, #4]
}
 80025aa:	bf00      	nop
 80025ac:	3714      	adds	r7, #20
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr
 80025b4:	40021000 	.word	0x40021000
 80025b8:	40010000 	.word	0x40010000

080025bc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b088      	sub	sp, #32
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025c4:	f107 0310 	add.w	r3, r7, #16
 80025c8:	2200      	movs	r2, #0
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	605a      	str	r2, [r3, #4]
 80025ce:	609a      	str	r2, [r3, #8]
 80025d0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a14      	ldr	r2, [pc, #80]	; (8002628 <HAL_ADC_MspInit+0x6c>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d121      	bne.n	8002620 <HAL_ADC_MspInit+0x64>
  {
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025dc:	4b13      	ldr	r3, [pc, #76]	; (800262c <HAL_ADC_MspInit+0x70>)
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	4a12      	ldr	r2, [pc, #72]	; (800262c <HAL_ADC_MspInit+0x70>)
 80025e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025e6:	6193      	str	r3, [r2, #24]
 80025e8:	4b10      	ldr	r3, [pc, #64]	; (800262c <HAL_ADC_MspInit+0x70>)
 80025ea:	699b      	ldr	r3, [r3, #24]
 80025ec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80025f0:	60fb      	str	r3, [r7, #12]
 80025f2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025f4:	4b0d      	ldr	r3, [pc, #52]	; (800262c <HAL_ADC_MspInit+0x70>)
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	4a0c      	ldr	r2, [pc, #48]	; (800262c <HAL_ADC_MspInit+0x70>)
 80025fa:	f043 0310 	orr.w	r3, r3, #16
 80025fe:	6193      	str	r3, [r2, #24]
 8002600:	4b0a      	ldr	r3, [pc, #40]	; (800262c <HAL_ADC_MspInit+0x70>)
 8002602:	699b      	ldr	r3, [r3, #24]
 8002604:	f003 0310 	and.w	r3, r3, #16
 8002608:	60bb      	str	r3, [r7, #8]
 800260a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = BAT_DETEC_Pin;
 800260c:	2301      	movs	r3, #1
 800260e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002610:	2303      	movs	r3, #3
 8002612:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BAT_DETEC_GPIO_Port, &GPIO_InitStruct);
 8002614:	f107 0310 	add.w	r3, r7, #16
 8002618:	4619      	mov	r1, r3
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <HAL_ADC_MspInit+0x74>)
 800261c:	f002 fb0e 	bl	8004c3c <HAL_GPIO_Init>
  }

}
 8002620:	bf00      	nop
 8002622:	3720      	adds	r7, #32
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	40012400 	.word	0x40012400
 800262c:	40021000 	.word	0x40021000
 8002630:	40011000 	.word	0x40011000

08002634 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b088      	sub	sp, #32
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800263c:	f107 0310 	add.w	r3, r7, #16
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a15      	ldr	r2, [pc, #84]	; (80026a4 <HAL_I2C_MspInit+0x70>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d123      	bne.n	800269c <HAL_I2C_MspInit+0x68>
  {
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002654:	4b14      	ldr	r3, [pc, #80]	; (80026a8 <HAL_I2C_MspInit+0x74>)
 8002656:	699b      	ldr	r3, [r3, #24]
 8002658:	4a13      	ldr	r2, [pc, #76]	; (80026a8 <HAL_I2C_MspInit+0x74>)
 800265a:	f043 0308 	orr.w	r3, r3, #8
 800265e:	6193      	str	r3, [r2, #24]
 8002660:	4b11      	ldr	r3, [pc, #68]	; (80026a8 <HAL_I2C_MspInit+0x74>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f003 0308 	and.w	r3, r3, #8
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = RTC_SCL_Pin|RTC_SDA_Pin;
 800266c:	23c0      	movs	r3, #192	; 0xc0
 800266e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002670:	2312      	movs	r3, #18
 8002672:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002674:	2303      	movs	r3, #3
 8002676:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002678:	f107 0310 	add.w	r3, r7, #16
 800267c:	4619      	mov	r1, r3
 800267e:	480b      	ldr	r0, [pc, #44]	; (80026ac <HAL_I2C_MspInit+0x78>)
 8002680:	f002 fadc 	bl	8004c3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <HAL_I2C_MspInit+0x74>)
 8002686:	69db      	ldr	r3, [r3, #28]
 8002688:	4a07      	ldr	r2, [pc, #28]	; (80026a8 <HAL_I2C_MspInit+0x74>)
 800268a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800268e:	61d3      	str	r3, [r2, #28]
 8002690:	4b05      	ldr	r3, [pc, #20]	; (80026a8 <HAL_I2C_MspInit+0x74>)
 8002692:	69db      	ldr	r3, [r3, #28]
 8002694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002698:	60bb      	str	r3, [r7, #8]
 800269a:	68bb      	ldr	r3, [r7, #8]

  }

}
 800269c:	bf00      	nop
 800269e:	3720      	adds	r7, #32
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	40005400 	.word	0x40005400
 80026a8:	40021000 	.word	0x40021000
 80026ac:	40010c00 	.word	0x40010c00

080026b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b088      	sub	sp, #32
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b8:	f107 0310 	add.w	r3, r7, #16
 80026bc:	2200      	movs	r2, #0
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	605a      	str	r2, [r3, #4]
 80026c2:	609a      	str	r2, [r3, #8]
 80026c4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a42      	ldr	r2, [pc, #264]	; (80027d4 <HAL_SPI_MspInit+0x124>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d17d      	bne.n	80027cc <HAL_SPI_MspInit+0x11c>
  {

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80026d0:	4b41      	ldr	r3, [pc, #260]	; (80027d8 <HAL_SPI_MspInit+0x128>)
 80026d2:	69db      	ldr	r3, [r3, #28]
 80026d4:	4a40      	ldr	r2, [pc, #256]	; (80027d8 <HAL_SPI_MspInit+0x128>)
 80026d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026da:	61d3      	str	r3, [r2, #28]
 80026dc:	4b3e      	ldr	r3, [pc, #248]	; (80027d8 <HAL_SPI_MspInit+0x128>)
 80026de:	69db      	ldr	r3, [r3, #28]
 80026e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026e4:	60fb      	str	r3, [r7, #12]
 80026e6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026e8:	4b3b      	ldr	r3, [pc, #236]	; (80027d8 <HAL_SPI_MspInit+0x128>)
 80026ea:	699b      	ldr	r3, [r3, #24]
 80026ec:	4a3a      	ldr	r2, [pc, #232]	; (80027d8 <HAL_SPI_MspInit+0x128>)
 80026ee:	f043 0308 	orr.w	r3, r3, #8
 80026f2:	6193      	str	r3, [r2, #24]
 80026f4:	4b38      	ldr	r3, [pc, #224]	; (80027d8 <HAL_SPI_MspInit+0x128>)
 80026f6:	699b      	ldr	r3, [r3, #24]
 80026f8:	f003 0308 	and.w	r3, r3, #8
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 8002700:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002704:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002706:	2302      	movs	r3, #2
 8002708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800270a:	2303      	movs	r3, #3
 800270c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800270e:	f107 0310 	add.w	r3, r7, #16
 8002712:	4619      	mov	r1, r3
 8002714:	4831      	ldr	r0, [pc, #196]	; (80027dc <HAL_SPI_MspInit+0x12c>)
 8002716:	f002 fa91 	bl	8004c3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_MISO_Pin;
 800271a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800271e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002720:	2300      	movs	r3, #0
 8002722:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002724:	2300      	movs	r3, #0
 8002726:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_MISO_GPIO_Port, &GPIO_InitStruct);
 8002728:	f107 0310 	add.w	r3, r7, #16
 800272c:	4619      	mov	r1, r3
 800272e:	482b      	ldr	r0, [pc, #172]	; (80027dc <HAL_SPI_MspInit+0x12c>)
 8002730:	f002 fa84 	bl	8004c3c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8002734:	4b2a      	ldr	r3, [pc, #168]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 8002736:	4a2b      	ldr	r2, [pc, #172]	; (80027e4 <HAL_SPI_MspInit+0x134>)
 8002738:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800273a:	4b29      	ldr	r3, [pc, #164]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 800273c:	2200      	movs	r2, #0
 800273e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002740:	4b27      	ldr	r3, [pc, #156]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 8002742:	2200      	movs	r2, #0
 8002744:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002746:	4b26      	ldr	r3, [pc, #152]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 8002748:	2280      	movs	r2, #128	; 0x80
 800274a:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800274c:	4b24      	ldr	r3, [pc, #144]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 800274e:	2200      	movs	r2, #0
 8002750:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002752:	4b23      	ldr	r3, [pc, #140]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 8002754:	2200      	movs	r2, #0
 8002756:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002758:	4b21      	ldr	r3, [pc, #132]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 800275a:	2200      	movs	r2, #0
 800275c:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800275e:	4b20      	ldr	r3, [pc, #128]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 8002760:	2200      	movs	r2, #0
 8002762:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002764:	481e      	ldr	r0, [pc, #120]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 8002766:	f002 fa0f 	bl	8004b88 <HAL_DMA_Init>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_SPI_MspInit+0xc4>
    {
      Error_Handler();
 8002770:	f7ff feec 	bl	800254c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	4a1a      	ldr	r2, [pc, #104]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 8002778:	64da      	str	r2, [r3, #76]	; 0x4c
 800277a:	4a19      	ldr	r2, [pc, #100]	; (80027e0 <HAL_SPI_MspInit+0x130>)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6253      	str	r3, [r2, #36]	; 0x24

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8002780:	4b19      	ldr	r3, [pc, #100]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 8002782:	4a1a      	ldr	r2, [pc, #104]	; (80027ec <HAL_SPI_MspInit+0x13c>)
 8002784:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002786:	4b18      	ldr	r3, [pc, #96]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 8002788:	2210      	movs	r2, #16
 800278a:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800278c:	4b16      	ldr	r3, [pc, #88]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 800278e:	2200      	movs	r2, #0
 8002790:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002792:	4b15      	ldr	r3, [pc, #84]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 8002794:	2280      	movs	r2, #128	; 0x80
 8002796:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002798:	4b13      	ldr	r3, [pc, #76]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 800279a:	2200      	movs	r2, #0
 800279c:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800279e:	4b12      	ldr	r3, [pc, #72]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80027a4:	4b10      	ldr	r3, [pc, #64]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80027aa:	4b0f      	ldr	r3, [pc, #60]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80027b0:	480d      	ldr	r0, [pc, #52]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 80027b2:	f002 f9e9 	bl	8004b88 <HAL_DMA_Init>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <HAL_SPI_MspInit+0x110>
    {
      Error_Handler();
 80027bc:	f7ff fec6 	bl	800254c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	4a09      	ldr	r2, [pc, #36]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 80027c4:	649a      	str	r2, [r3, #72]	; 0x48
 80027c6:	4a08      	ldr	r2, [pc, #32]	; (80027e8 <HAL_SPI_MspInit+0x138>)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6253      	str	r3, [r2, #36]	; 0x24


  }

}
 80027cc:	bf00      	nop
 80027ce:	3720      	adds	r7, #32
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40003800 	.word	0x40003800
 80027d8:	40021000 	.word	0x40021000
 80027dc:	40010c00 	.word	0x40010c00
 80027e0:	200003e0 	.word	0x200003e0
 80027e4:	40020044 	.word	0x40020044
 80027e8:	20000424 	.word	0x20000424
 80027ec:	40020058 	.word	0x40020058

080027f0 <HAL_TIM_OnePulse_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_onepulse: TIM_OnePulse handle pointer
* @retval None
*/
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  if(htim_onepulse->Instance==TIM1)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a09      	ldr	r2, [pc, #36]	; (8002824 <HAL_TIM_OnePulse_MspInit+0x34>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d10b      	bne.n	800281a <HAL_TIM_OnePulse_MspInit+0x2a>
  {
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002802:	4b09      	ldr	r3, [pc, #36]	; (8002828 <HAL_TIM_OnePulse_MspInit+0x38>)
 8002804:	699b      	ldr	r3, [r3, #24]
 8002806:	4a08      	ldr	r2, [pc, #32]	; (8002828 <HAL_TIM_OnePulse_MspInit+0x38>)
 8002808:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800280c:	6193      	str	r3, [r2, #24]
 800280e:	4b06      	ldr	r3, [pc, #24]	; (8002828 <HAL_TIM_OnePulse_MspInit+0x38>)
 8002810:	699b      	ldr	r3, [r3, #24]
 8002812:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002816:	60fb      	str	r3, [r7, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]
  }

}
 800281a:	bf00      	nop
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	bc80      	pop	{r7}
 8002822:	4770      	bx	lr
 8002824:	40012c00 	.word	0x40012c00
 8002828:	40021000 	.word	0x40021000

0800282c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800282c:	b480      	push	{r7}
 800282e:	af00      	add	r7, sp, #0

  while (1)
 8002830:	e7fe      	b.n	8002830 <NMI_Handler+0x4>

08002832 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002832:	b480      	push	{r7}
 8002834:	af00      	add	r7, sp, #0

  while (1)
 8002836:	e7fe      	b.n	8002836 <HardFault_Handler+0x4>

08002838 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0

  while (1)
 800283c:	e7fe      	b.n	800283c <MemManage_Handler+0x4>

0800283e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800283e:	b480      	push	{r7}
 8002840:	af00      	add	r7, sp, #0

  while (1)
 8002842:	e7fe      	b.n	8002842 <BusFault_Handler+0x4>

08002844 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0

  while (1)
 8002848:	e7fe      	b.n	8002848 <UsageFault_Handler+0x4>

0800284a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800284a:	b480      	push	{r7}
 800284c:	af00      	add	r7, sp, #0
}
 800284e:	bf00      	nop
 8002850:	46bd      	mov	sp, r7
 8002852:	bc80      	pop	{r7}
 8002854:	4770      	bx	lr

08002856 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002856:	b480      	push	{r7}
 8002858:	af00      	add	r7, sp, #0
}
 800285a:	bf00      	nop
 800285c:	46bd      	mov	sp, r7
 800285e:	bc80      	pop	{r7}
 8002860:	4770      	bx	lr

08002862 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002862:	b480      	push	{r7}
 8002864:	af00      	add	r7, sp, #0
}
 8002866:	bf00      	nop
 8002868:	46bd      	mov	sp, r7
 800286a:	bc80      	pop	{r7}
 800286c:	4770      	bx	lr

0800286e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002872:	f7fe febb 	bl	80015ec <HAL_SYSTICK_Callback>
  HAL_IncTick();
 8002876:	f001 fe27 	bl	80044c8 <HAL_IncTick>
}
 800287a:	bf00      	nop
 800287c:	bd80      	pop	{r7, pc}

0800287e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800287e:	b480      	push	{r7}
 8002880:	af00      	add	r7, sp, #0
	return 1;
 8002882:	2301      	movs	r3, #1
}
 8002884:	4618      	mov	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr

0800288c <_kill>:

int _kill(int pid, int sig)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002896:	f003 fb4f 	bl	8005f38 <__errno>
 800289a:	4603      	mov	r3, r0
 800289c:	2216      	movs	r2, #22
 800289e:	601a      	str	r2, [r3, #0]
	return -1;
 80028a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028a4:	4618      	mov	r0, r3
 80028a6:	3708      	adds	r7, #8
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}

080028ac <_exit>:

void _exit (int status)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028b4:	f04f 31ff 	mov.w	r1, #4294967295
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff ffe7 	bl	800288c <_kill>
	while (1) {}		/* Make sure we hang here */
 80028be:	e7fe      	b.n	80028be <_exit+0x12>

080028c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b086      	sub	sp, #24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	60f8      	str	r0, [r7, #12]
 80028c8:	60b9      	str	r1, [r7, #8]
 80028ca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028cc:	2300      	movs	r3, #0
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	e00a      	b.n	80028e8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80028d2:	f3af 8000 	nop.w
 80028d6:	4601      	mov	r1, r0
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	1c5a      	adds	r2, r3, #1
 80028dc:	60ba      	str	r2, [r7, #8]
 80028de:	b2ca      	uxtb	r2, r1
 80028e0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	3301      	adds	r3, #1
 80028e6:	617b      	str	r3, [r7, #20]
 80028e8:	697a      	ldr	r2, [r7, #20]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	dbf0      	blt.n	80028d2 <_read+0x12>
	}

return len;
 80028f0:	687b      	ldr	r3, [r7, #4]
}
 80028f2:	4618      	mov	r0, r3
 80028f4:	3718      	adds	r7, #24
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}

080028fa <_close>:
	}
	return len;
}

int _close(int file)
{
 80028fa:	b480      	push	{r7}
 80028fc:	b083      	sub	sp, #12
 80028fe:	af00      	add	r7, sp, #0
 8002900:	6078      	str	r0, [r7, #4]
	return -1;
 8002902:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002906:	4618      	mov	r0, r3
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	bc80      	pop	{r7}
 800290e:	4770      	bx	lr

08002910 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002920:	605a      	str	r2, [r3, #4]
	return 0;
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	bc80      	pop	{r7}
 800292c:	4770      	bx	lr

0800292e <_isatty>:

int _isatty(int file)
{
 800292e:	b480      	push	{r7}
 8002930:	b083      	sub	sp, #12
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
	return 1;
 8002936:	2301      	movs	r3, #1
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	bc80      	pop	{r7}
 8002940:	4770      	bx	lr

08002942 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002942:	b480      	push	{r7}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
	return 0;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3714      	adds	r7, #20
 8002954:	46bd      	mov	sp, r7
 8002956:	bc80      	pop	{r7}
 8002958:	4770      	bx	lr
	...

0800295c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002964:	4a14      	ldr	r2, [pc, #80]	; (80029b8 <_sbrk+0x5c>)
 8002966:	4b15      	ldr	r3, [pc, #84]	; (80029bc <_sbrk+0x60>)
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002970:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <_sbrk+0x64>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d102      	bne.n	800297e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002978:	4b11      	ldr	r3, [pc, #68]	; (80029c0 <_sbrk+0x64>)
 800297a:	4a12      	ldr	r2, [pc, #72]	; (80029c4 <_sbrk+0x68>)
 800297c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <_sbrk+0x64>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	429a      	cmp	r2, r3
 800298a:	d207      	bcs.n	800299c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800298c:	f003 fad4 	bl	8005f38 <__errno>
 8002990:	4603      	mov	r3, r0
 8002992:	220c      	movs	r2, #12
 8002994:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002996:	f04f 33ff 	mov.w	r3, #4294967295
 800299a:	e009      	b.n	80029b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <_sbrk+0x64>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029a2:	4b07      	ldr	r3, [pc, #28]	; (80029c0 <_sbrk+0x64>)
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4413      	add	r3, r2
 80029aa:	4a05      	ldr	r2, [pc, #20]	; (80029c0 <_sbrk+0x64>)
 80029ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029ae:	68fb      	ldr	r3, [r7, #12]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3718      	adds	r7, #24
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20005000 	.word	0x20005000
 80029bc:	00000400 	.word	0x00000400
 80029c0:	200004b0 	.word	0x200004b0
 80029c4:	20000958 	.word	0x20000958

080029c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029cc:	bf00      	nop
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bc80      	pop	{r7}
 80029d2:	4770      	bx	lr

080029d4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80029d4:	480c      	ldr	r0, [pc, #48]	; (8002a08 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80029d6:	490d      	ldr	r1, [pc, #52]	; (8002a0c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80029d8:	4a0d      	ldr	r2, [pc, #52]	; (8002a10 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80029da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80029dc:	e002      	b.n	80029e4 <LoopCopyDataInit>

080029de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80029de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80029e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80029e2:	3304      	adds	r3, #4

080029e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80029e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80029e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80029e8:	d3f9      	bcc.n	80029de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80029ea:	4a0a      	ldr	r2, [pc, #40]	; (8002a14 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80029ec:	4c0a      	ldr	r4, [pc, #40]	; (8002a18 <LoopFillZerobss+0x22>)
  movs r3, #0
 80029ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80029f0:	e001      	b.n	80029f6 <LoopFillZerobss>

080029f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80029f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80029f4:	3204      	adds	r2, #4

080029f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80029f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80029f8:	d3fb      	bcc.n	80029f2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80029fa:	f7ff ffe5 	bl	80029c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80029fe:	f003 fab3 	bl	8005f68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002a02:	f7ff fd7b 	bl	80024fc <main>
  bx lr
 8002a06:	4770      	bx	lr
  ldr r0, =_sdata
 8002a08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a0c:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8002a10:	0800e1bc 	.word	0x0800e1bc
  ldr r2, =_sbss
 8002a14:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 8002a18:	20000954 	.word	0x20000954

08002a1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002a1c:	e7fe      	b.n	8002a1c <ADC1_2_IRQHandler>
	...

08002a20 <ili9488_Init>:

#define  LCD_IO_WriteData16_to_2x8(dt)    {LCD_IO_WriteData8((dt) >> 8); LCD_IO_WriteData8(dt); }

//-----------------------------------------------------------------------------
void ili9488_Init(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  if((Is_ili9488_Initialized & ILI9488_LCD_INITIALIZED) == 0)
 8002a24:	4b43      	ldr	r3, [pc, #268]	; (8002b34 <ili9488_Init+0x114>)
 8002a26:	781b      	ldrb	r3, [r3, #0]
 8002a28:	f003 0301 	and.w	r3, r3, #1
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d115      	bne.n	8002a5c <ili9488_Init+0x3c>
  {
    Is_ili9488_Initialized |= ILI9488_LCD_INITIALIZED;
 8002a30:	4b40      	ldr	r3, [pc, #256]	; (8002b34 <ili9488_Init+0x114>)
 8002a32:	781b      	ldrb	r3, [r3, #0]
 8002a34:	f043 0301 	orr.w	r3, r3, #1
 8002a38:	b2da      	uxtb	r2, r3
 8002a3a:	4b3e      	ldr	r3, [pc, #248]	; (8002b34 <ili9488_Init+0x114>)
 8002a3c:	701a      	strb	r2, [r3, #0]
    if((Is_ili9488_Initialized & ILI9488_IO_INITIALIZED) == 0)
 8002a3e:	4b3d      	ldr	r3, [pc, #244]	; (8002b34 <ili9488_Init+0x114>)
 8002a40:	781b      	ldrb	r3, [r3, #0]
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <ili9488_Init+0x2e>
      LCD_IO_Init();
 8002a4a:	f001 fb75 	bl	8004138 <LCD_IO_Init>
    Is_ili9488_Initialized |= ILI9488_IO_INITIALIZED;
 8002a4e:	4b39      	ldr	r3, [pc, #228]	; (8002b34 <ili9488_Init+0x114>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	f043 0302 	orr.w	r3, r3, #2
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	4b36      	ldr	r3, [pc, #216]	; (8002b34 <ili9488_Init+0x114>)
 8002a5a:	701a      	strb	r2, [r3, #0]
  }

  LCD_Delay(105);
 8002a5c:	2069      	movs	r0, #105	; 0x69
 8002a5e:	f001 fb49 	bl	80040f4 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_SWRESET);
 8002a62:	2001      	movs	r0, #1
 8002a64:	f001 fbfc 	bl	8004260 <LCD_IO_WriteCmd8>
  LCD_Delay(5);
 8002a68:	2005      	movs	r0, #5
 8002a6a:	f001 fb43 	bl	80040f4 <LCD_Delay>
  // positive gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9488_GMCTRP1, (uint8_t *)"\x00\x03\x09\x08\x16\x0A\x3F\x78\x4C\x09\x0A\x08\x16\x1A\x0F", 15);
 8002a6e:	220f      	movs	r2, #15
 8002a70:	4931      	ldr	r1, [pc, #196]	; (8002b38 <ili9488_Init+0x118>)
 8002a72:	20e0      	movs	r0, #224	; 0xe0
 8002a74:	f001 fc52 	bl	800431c <LCD_IO_WriteCmd8MultipleData8>
  // negative gamma control
  LCD_IO_WriteCmd8MultipleData8(ILI9488_GMCTRN1, (uint8_t *)"\x00\x16\x19\x03\x0F\x05\x32\x45\x46\x04\x0E\x0D\x35\x37\x0F", 15);
 8002a78:	220f      	movs	r2, #15
 8002a7a:	4930      	ldr	r1, [pc, #192]	; (8002b3c <ili9488_Init+0x11c>)
 8002a7c:	20e1      	movs	r0, #225	; 0xe1
 8002a7e:	f001 fc4d 	bl	800431c <LCD_IO_WriteCmd8MultipleData8>
  // Power Control 1 (Vreg1out, Verg2out)
  LCD_IO_WriteCmd8MultipleData8(ILI9488_PWCTR1, (uint8_t *)"\x17\x15", 2);
 8002a82:	2202      	movs	r2, #2
 8002a84:	492e      	ldr	r1, [pc, #184]	; (8002b40 <ili9488_Init+0x120>)
 8002a86:	20c0      	movs	r0, #192	; 0xc0
 8002a88:	f001 fc48 	bl	800431c <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 8002a8c:	2005      	movs	r0, #5
 8002a8e:	f001 fb31 	bl	80040f4 <LCD_Delay>
  // Power Control 2 (VGH,VGL)
  LCD_IO_WriteCmd8(ILI9488_PWCTR2); LCD_IO_WriteData8(0x41);
 8002a92:	20c1      	movs	r0, #193	; 0xc1
 8002a94:	f001 fbe4 	bl	8004260 <LCD_IO_WriteCmd8>
 8002a98:	2041      	movs	r0, #65	; 0x41
 8002a9a:	f001 fbfd 	bl	8004298 <LCD_IO_WriteData8>
  LCD_Delay(5);
 8002a9e:	2005      	movs	r0, #5
 8002aa0:	f001 fb28 	bl	80040f4 <LCD_Delay>
  // Power Control 3 (Vcom)
  LCD_IO_WriteCmd8MultipleData8(ILI9488_VMCTR1, (uint8_t *)"\x00\x12\x80", 3);
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	4927      	ldr	r1, [pc, #156]	; (8002b44 <ili9488_Init+0x124>)
 8002aa8:	20c5      	movs	r0, #197	; 0xc5
 8002aaa:	f001 fc37 	bl	800431c <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 8002aae:	2005      	movs	r0, #5
 8002ab0:	f001 fb20 	bl	80040f4 <LCD_Delay>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_PIXFMT); LCD_IO_WriteData8(0x66); // Interface Pixel Format (24 bit)
 8002ab4:	203a      	movs	r0, #58	; 0x3a
 8002ab6:	f001 fbd3 	bl	8004260 <LCD_IO_WriteCmd8>
 8002aba:	2066      	movs	r0, #102	; 0x66
 8002abc:	f001 fbec 	bl	8004298 <LCD_IO_WriteData8>
  #if LCD_SPI_MODE != 2
  // LCD_IO_WriteCmd8(0xFB); LCD_IO_WriteData8(0x80);
  LCD_IO_WriteCmd8(ILI9488_IMCTR); LCD_IO_WriteData8(0x80); // Interface Mode Control (SDO NOT USE)
 8002ac0:	20b0      	movs	r0, #176	; 0xb0
 8002ac2:	f001 fbcd 	bl	8004260 <LCD_IO_WriteCmd8>
 8002ac6:	2080      	movs	r0, #128	; 0x80
 8002ac8:	f001 fbe6 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_IMCTR); LCD_IO_WriteData8(0x00); // Interface Mode Control (SDO USE)
  #endif
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8(ILI9488_PIXFMT); LCD_IO_WriteData8(0x55); // Interface Pixel Format (16 bit)
  #endif
  LCD_IO_WriteCmd8(ILI9488_FRMCTR1); LCD_IO_WriteData8(0xA0); // Frame rate (60Hz)
 8002acc:	20b1      	movs	r0, #177	; 0xb1
 8002ace:	f001 fbc7 	bl	8004260 <LCD_IO_WriteCmd8>
 8002ad2:	20a0      	movs	r0, #160	; 0xa0
 8002ad4:	f001 fbe0 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_INVCTR); LCD_IO_WriteData8(0x02); // Display Inversion Control (2-dot)
 8002ad8:	20b4      	movs	r0, #180	; 0xb4
 8002ada:	f001 fbc1 	bl	8004260 <LCD_IO_WriteCmd8>
 8002ade:	2002      	movs	r0, #2
 8002ae0:	f001 fbda 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9488_DFUNCTR, (uint8_t *)"\x02\x02", 2); // Display Function Control RGB/MCU Interface Control
 8002ae4:	2202      	movs	r2, #2
 8002ae6:	4918      	ldr	r1, [pc, #96]	; (8002b48 <ili9488_Init+0x128>)
 8002ae8:	20b6      	movs	r0, #182	; 0xb6
 8002aea:	f001 fc17 	bl	800431c <LCD_IO_WriteCmd8MultipleData8>
  LCD_IO_WriteCmd8(ILI9488_IMGFUNCT); LCD_IO_WriteData8(0x00); // Set Image Functio (Disable 24 bit data)
 8002aee:	20e9      	movs	r0, #233	; 0xe9
 8002af0:	f001 fbb6 	bl	8004260 <LCD_IO_WriteCmd8>
 8002af4:	2000      	movs	r0, #0
 8002af6:	f001 fbcf 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData8(ILI9488_ADJCTR3, (uint8_t *)"\xA9\x51\x2C\x82", 4); // Adjust Control (D7 stream, loose)
 8002afa:	2204      	movs	r2, #4
 8002afc:	4913      	ldr	r1, [pc, #76]	; (8002b4c <ili9488_Init+0x12c>)
 8002afe:	20f7      	movs	r0, #247	; 0xf7
 8002b00:	f001 fc0c 	bl	800431c <LCD_IO_WriteCmd8MultipleData8>
  LCD_Delay(5);
 8002b04:	2005      	movs	r0, #5
 8002b06:	f001 faf5 	bl	80040f4 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_SLPOUT);      // Exit Sleep
 8002b0a:	2011      	movs	r0, #17
 8002b0c:	f001 fba8 	bl	8004260 <LCD_IO_WriteCmd8>
  LCD_Delay(120);
 8002b10:	2078      	movs	r0, #120	; 0x78
 8002b12:	f001 faef 	bl	80040f4 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_DISPON);      // Display on
 8002b16:	2029      	movs	r0, #41	; 0x29
 8002b18:	f001 fba2 	bl	8004260 <LCD_IO_WriteCmd8>
  LCD_Delay(5);
 8002b1c:	2005      	movs	r0, #5
 8002b1e:	f001 fae9 	bl	80040f4 <LCD_Delay>
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
 8002b22:	2036      	movs	r0, #54	; 0x36
 8002b24:	f001 fb9c 	bl	8004260 <LCD_IO_WriteCmd8>
 8002b28:	20e8      	movs	r0, #232	; 0xe8
 8002b2a:	f001 fbb5 	bl	8004298 <LCD_IO_WriteData8>
}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	200004b4 	.word	0x200004b4
 8002b38:	080077c8 	.word	0x080077c8
 8002b3c:	080077d8 	.word	0x080077d8
 8002b40:	080077e8 	.word	0x080077e8
 8002b44:	080077ec 	.word	0x080077ec
 8002b48:	080077f0 	.word	0x080077f0
 8002b4c:	080077f4 	.word	0x080077f4

08002b50 <ili9488_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9488_DisplayOn(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
  ILI9488_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9488_SLPOUT);      // Display on
 8002b54:	2011      	movs	r0, #17
 8002b56:	f001 fb83 	bl	8004260 <LCD_IO_WriteCmd8>
  LCD_IO_Bl_OnOff(1);
 8002b5a:	2001      	movs	r0, #1
 8002b5c:	f001 fad6 	bl	800410c <LCD_IO_Bl_OnOff>
  ILI9488_LCDMUTEX_POP();
}
 8002b60:	bf00      	nop
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <ili9488_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9488_DisplayOff(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	af00      	add	r7, sp, #0
  ILI9488_LCDMUTEX_PUSH();
  LCD_IO_WriteCmd8(ILI9488_SLPIN);       // Display off
 8002b68:	2010      	movs	r0, #16
 8002b6a:	f001 fb79 	bl	8004260 <LCD_IO_WriteCmd8>
  LCD_IO_Bl_OnOff(0);
 8002b6e:	2000      	movs	r0, #0
 8002b70:	f001 facc 	bl	800410c <LCD_IO_Bl_OnOff>
  ILI9488_LCDMUTEX_POP();
}
 8002b74:	bf00      	nop
 8002b76:	bd80      	pop	{r7, pc}

08002b78 <ili9488_GetLcdPixelWidth>:
  * @brief  Get the LCD pixel Width.
  * @param  None
  * @retval The Lcd Pixel Width
  */
uint16_t ili9488_GetLcdPixelWidth(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
  return ILI9488_MAX_X + 1;
 8002b7c:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
}
 8002b80:	4618      	mov	r0, r3
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr

08002b88 <ili9488_GetLcdPixelHeight>:
  * @brief  Get the LCD pixel Height.
  * @param  None
  * @retval The Lcd Pixel Height
  */
uint16_t ili9488_GetLcdPixelHeight(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  return ILI9488_MAX_Y + 1;
 8002b8c:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <ili9488_ReadID>:
  * @brief  Get the ILI9488 ID.
  * @param  None
  * @retval The ILI9488 ID
  */
uint16_t ili9488_ReadID(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
  uint32_t id = 0;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	607b      	str	r3, [r7, #4]
  ILI9488_LCDMUTEX_PUSH();

  if(Is_ili9488_Initialized == 0)
 8002ba2:	4b0d      	ldr	r3, [pc, #52]	; (8002bd8 <ili9488_ReadID+0x40>)
 8002ba4:	781b      	ldrb	r3, [r3, #0]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d101      	bne.n	8002bae <ili9488_ReadID+0x16>
  {
    ili9488_Init();
 8002baa:	f7ff ff39 	bl	8002a20 <ili9488_Init>
  }

  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData8(0x04, (uint8_t *)&id, 3, 0);
 8002bae:	1d39      	adds	r1, r7, #4
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	2004      	movs	r0, #4
 8002bb6:	f001 fbf5 	bl	80043a4 <LCD_IO_ReadCmd8MultipleData8>
  id <<= 1;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	607b      	str	r3, [r7, #4]
  #endif
  // printf("ID:%08X\r\n", (unsigned int)id);

  ILI9488_LCDMUTEX_POP();

  if(id == 0x00668054)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	4a06      	ldr	r2, [pc, #24]	; (8002bdc <ili9488_ReadID+0x44>)
 8002bc4:	4293      	cmp	r3, r2
 8002bc6:	d102      	bne.n	8002bce <ili9488_ReadID+0x36>
    return 0x9488;
 8002bc8:	f249 4388 	movw	r3, #38024	; 0x9488
 8002bcc:	e000      	b.n	8002bd0 <ili9488_ReadID+0x38>
  return 0;
 8002bce:	2300      	movs	r3, #0
}
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	3708      	adds	r7, #8
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	bd80      	pop	{r7, pc}
 8002bd8:	200004b4 	.word	0x200004b4
 8002bdc:	00668054 	.word	0x00668054

08002be0 <ili9488_SetCursor>:
  * @param  Xpos: specifies the X position.
  * @param  Ypos: specifies the Y position.
  * @retval None
  */
void ili9488_SetCursor(uint16_t Xpos, uint16_t Ypos)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b082      	sub	sp, #8
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	4603      	mov	r3, r0
 8002be8:	460a      	mov	r2, r1
 8002bea:	80fb      	strh	r3, [r7, #6]
 8002bec:	4613      	mov	r3, r2
 8002bee:	80bb      	strh	r3, [r7, #4]
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 8002bf0:	202a      	movs	r0, #42	; 0x2a
 8002bf2:	f001 fb35 	bl	8004260 <LCD_IO_WriteCmd8>
 8002bf6:	88fb      	ldrh	r3, [r7, #6]
 8002bf8:	0a1b      	lsrs	r3, r3, #8
 8002bfa:	b29b      	uxth	r3, r3
 8002bfc:	b2db      	uxtb	r3, r3
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f001 fb4a 	bl	8004298 <LCD_IO_WriteData8>
 8002c04:	88fb      	ldrh	r3, [r7, #6]
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f001 fb45 	bl	8004298 <LCD_IO_WriteData8>
 8002c0e:	88fb      	ldrh	r3, [r7, #6]
 8002c10:	0a1b      	lsrs	r3, r3, #8
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	4618      	mov	r0, r3
 8002c18:	f001 fb3e 	bl	8004298 <LCD_IO_WriteData8>
 8002c1c:	88fb      	ldrh	r3, [r7, #6]
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	4618      	mov	r0, r3
 8002c22:	f001 fb39 	bl	8004298 <LCD_IO_WriteData8>
 8002c26:	202b      	movs	r0, #43	; 0x2b
 8002c28:	f001 fb1a 	bl	8004260 <LCD_IO_WriteCmd8>
 8002c2c:	88bb      	ldrh	r3, [r7, #4]
 8002c2e:	0a1b      	lsrs	r3, r3, #8
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	4618      	mov	r0, r3
 8002c36:	f001 fb2f 	bl	8004298 <LCD_IO_WriteData8>
 8002c3a:	88bb      	ldrh	r3, [r7, #4]
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f001 fb2a 	bl	8004298 <LCD_IO_WriteData8>
 8002c44:	88bb      	ldrh	r3, [r7, #4]
 8002c46:	0a1b      	lsrs	r3, r3, #8
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	b2db      	uxtb	r3, r3
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f001 fb23 	bl	8004298 <LCD_IO_WriteData8>
 8002c52:	88bb      	ldrh	r3, [r7, #4]
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	4618      	mov	r0, r3
 8002c58:	f001 fb1e 	bl	8004298 <LCD_IO_WriteData8>
  ILI9488_LCDMUTEX_POP();
}
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}

08002c64 <ili9488_write16to24>:

/* The SPI mode not capable the 16bpp mode -> convert to 24bpp */
#if ILI9488_INTERFACE == 0
extern inline void ili9488_write16to24(uint16_t RGBCode);
inline void ili9488_write16to24(uint16_t RGBCode)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b082      	sub	sp, #8
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData8((RGBCode & 0xF800) >> 8);
 8002c6e:	88fb      	ldrh	r3, [r7, #6]
 8002c70:	121b      	asrs	r3, r3, #8
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	f023 0307 	bic.w	r3, r3, #7
 8002c78:	b2db      	uxtb	r3, r3
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	f001 fb0c 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteData8((RGBCode & 0x07E0) >> 3);
 8002c80:	88fb      	ldrh	r3, [r7, #6]
 8002c82:	10db      	asrs	r3, r3, #3
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	f023 0303 	bic.w	r3, r3, #3
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f001 fb03 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteData8((RGBCode & 0x001F) << 3);
 8002c92:	88fb      	ldrh	r3, [r7, #6]
 8002c94:	00db      	lsls	r3, r3, #3
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	4618      	mov	r0, r3
 8002c9a:	f001 fafd 	bl	8004298 <LCD_IO_WriteData8>
}
 8002c9e:	bf00      	nop
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <ili9488_WritePixel>:
  * @param  Ypos: specifies the Y position.
  * @param  RGBCode: the RGB pixel color
  * @retval None
  */
void ili9488_WritePixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGBCode)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b082      	sub	sp, #8
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	4603      	mov	r3, r0
 8002cae:	80fb      	strh	r3, [r7, #6]
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	80bb      	strh	r3, [r7, #4]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	807b      	strh	r3, [r7, #2]
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 8002cb8:	202a      	movs	r0, #42	; 0x2a
 8002cba:	f001 fad1 	bl	8004260 <LCD_IO_WriteCmd8>
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	0a1b      	lsrs	r3, r3, #8
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f001 fae6 	bl	8004298 <LCD_IO_WriteData8>
 8002ccc:	88fb      	ldrh	r3, [r7, #6]
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f001 fae1 	bl	8004298 <LCD_IO_WriteData8>
 8002cd6:	88fb      	ldrh	r3, [r7, #6]
 8002cd8:	0a1b      	lsrs	r3, r3, #8
 8002cda:	b29b      	uxth	r3, r3
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f001 fada 	bl	8004298 <LCD_IO_WriteData8>
 8002ce4:	88fb      	ldrh	r3, [r7, #6]
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	4618      	mov	r0, r3
 8002cea:	f001 fad5 	bl	8004298 <LCD_IO_WriteData8>
 8002cee:	202b      	movs	r0, #43	; 0x2b
 8002cf0:	f001 fab6 	bl	8004260 <LCD_IO_WriteCmd8>
 8002cf4:	88bb      	ldrh	r3, [r7, #4]
 8002cf6:	0a1b      	lsrs	r3, r3, #8
 8002cf8:	b29b      	uxth	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f001 facb 	bl	8004298 <LCD_IO_WriteData8>
 8002d02:	88bb      	ldrh	r3, [r7, #4]
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	4618      	mov	r0, r3
 8002d08:	f001 fac6 	bl	8004298 <LCD_IO_WriteData8>
 8002d0c:	88bb      	ldrh	r3, [r7, #4]
 8002d0e:	0a1b      	lsrs	r3, r3, #8
 8002d10:	b29b      	uxth	r3, r3
 8002d12:	b2db      	uxtb	r3, r3
 8002d14:	4618      	mov	r0, r3
 8002d16:	f001 fabf 	bl	8004298 <LCD_IO_WriteData8>
 8002d1a:	88bb      	ldrh	r3, [r7, #4]
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f001 faba 	bl	8004298 <LCD_IO_WriteData8>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 8002d24:	202c      	movs	r0, #44	; 0x2c
 8002d26:	f001 fa9b 	bl	8004260 <LCD_IO_WriteCmd8>
  ili9488_write16to24(RGBCode);
 8002d2a:	887b      	ldrh	r3, [r7, #2]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f7ff ff99 	bl	8002c64 <ili9488_write16to24>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8(ILI9488_RAMWR); LCD_IO_WriteData16(RGBCode);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 8002d32:	bf00      	nop
 8002d34:	3708      	adds	r7, #8
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <ili9488_ReadPixel>:
  * @brief  Read pixel.
  * @param  None
  * @retval the RGB pixel color
  */
uint16_t ili9488_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	4603      	mov	r3, r0
 8002d42:	460a      	mov	r2, r1
 8002d44:	80fb      	strh	r3, [r7, #6]
 8002d46:	4613      	mov	r3, r2
 8002d48:	80bb      	strh	r3, [r7, #4]
  uint16_t ret;
  ILI9488_LCDMUTEX_PUSH();
  ILI9488_SETCURSOR(Xpos, Ypos);
 8002d4a:	202a      	movs	r0, #42	; 0x2a
 8002d4c:	f001 fa88 	bl	8004260 <LCD_IO_WriteCmd8>
 8002d50:	88fb      	ldrh	r3, [r7, #6]
 8002d52:	0a1b      	lsrs	r3, r3, #8
 8002d54:	b29b      	uxth	r3, r3
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f001 fa9d 	bl	8004298 <LCD_IO_WriteData8>
 8002d5e:	88fb      	ldrh	r3, [r7, #6]
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	4618      	mov	r0, r3
 8002d64:	f001 fa98 	bl	8004298 <LCD_IO_WriteData8>
 8002d68:	88fb      	ldrh	r3, [r7, #6]
 8002d6a:	0a1b      	lsrs	r3, r3, #8
 8002d6c:	b29b      	uxth	r3, r3
 8002d6e:	b2db      	uxtb	r3, r3
 8002d70:	4618      	mov	r0, r3
 8002d72:	f001 fa91 	bl	8004298 <LCD_IO_WriteData8>
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f001 fa8c 	bl	8004298 <LCD_IO_WriteData8>
 8002d80:	202b      	movs	r0, #43	; 0x2b
 8002d82:	f001 fa6d 	bl	8004260 <LCD_IO_WriteCmd8>
 8002d86:	88bb      	ldrh	r3, [r7, #4]
 8002d88:	0a1b      	lsrs	r3, r3, #8
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f001 fa82 	bl	8004298 <LCD_IO_WriteData8>
 8002d94:	88bb      	ldrh	r3, [r7, #4]
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f001 fa7d 	bl	8004298 <LCD_IO_WriteData8>
 8002d9e:	88bb      	ldrh	r3, [r7, #4]
 8002da0:	0a1b      	lsrs	r3, r3, #8
 8002da2:	b29b      	uxth	r3, r3
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	4618      	mov	r0, r3
 8002da8:	f001 fa76 	bl	8004298 <LCD_IO_WriteData8>
 8002dac:	88bb      	ldrh	r3, [r7, #4]
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	4618      	mov	r0, r3
 8002db2:	f001 fa71 	bl	8004298 <LCD_IO_WriteData8>
  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData24to16(ILI9488_RAMRD, &ret, 1, 1);
 8002db6:	f107 010e 	add.w	r1, r7, #14
 8002dba:	2301      	movs	r3, #1
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	202e      	movs	r0, #46	; 0x2e
 8002dc0:	f001 fb16 	bl	80043f0 <LCD_IO_ReadCmd8MultipleData24to16>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_ReadCmd8MultipleData16(ILI9488_RAMRD, &ret, 1, 1);
  #endif
  ILI9488_LCDMUTEX_POP();
  return ret;
 8002dc4:	89fb      	ldrh	r3, [r7, #14]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
	...

08002dd0 <ili9488_SetDisplayWindow>:
  * @param  Height: display window height.
  * @param  Width:  display window width.
  * @retval None
  */
void ili9488_SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8002dd0:	b590      	push	{r4, r7, lr}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	4604      	mov	r4, r0
 8002dd8:	4608      	mov	r0, r1
 8002dda:	4611      	mov	r1, r2
 8002ddc:	461a      	mov	r2, r3
 8002dde:	4623      	mov	r3, r4
 8002de0:	80fb      	strh	r3, [r7, #6]
 8002de2:	4603      	mov	r3, r0
 8002de4:	80bb      	strh	r3, [r7, #4]
 8002de6:	460b      	mov	r3, r1
 8002de8:	807b      	strh	r3, [r7, #2]
 8002dea:	4613      	mov	r3, r2
 8002dec:	803b      	strh	r3, [r7, #0]
  ILI9488_LCDMUTEX_PUSH();

  #if ILI9488_INTERFACE == 0
  yStart = Ypos; yEnd = Ypos + Height - 1;
 8002dee:	4a2a      	ldr	r2, [pc, #168]	; (8002e98 <ili9488_SetDisplayWindow+0xc8>)
 8002df0:	88bb      	ldrh	r3, [r7, #4]
 8002df2:	8013      	strh	r3, [r2, #0]
 8002df4:	88ba      	ldrh	r2, [r7, #4]
 8002df6:	883b      	ldrh	r3, [r7, #0]
 8002df8:	4413      	add	r3, r2
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	3b01      	subs	r3, #1
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	4b26      	ldr	r3, [pc, #152]	; (8002e9c <ili9488_SetDisplayWindow+0xcc>)
 8002e02:	801a      	strh	r2, [r3, #0]
  LCD_IO_WriteCmd8(ILI9488_CASET); LCD_IO_WriteData16_to_2x8(Xpos); LCD_IO_WriteData16_to_2x8(Xpos + Width - 1);
 8002e04:	202a      	movs	r0, #42	; 0x2a
 8002e06:	f001 fa2b 	bl	8004260 <LCD_IO_WriteCmd8>
 8002e0a:	88fb      	ldrh	r3, [r7, #6]
 8002e0c:	0a1b      	lsrs	r3, r3, #8
 8002e0e:	b29b      	uxth	r3, r3
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	4618      	mov	r0, r3
 8002e14:	f001 fa40 	bl	8004298 <LCD_IO_WriteData8>
 8002e18:	88fb      	ldrh	r3, [r7, #6]
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f001 fa3b 	bl	8004298 <LCD_IO_WriteData8>
 8002e22:	88fa      	ldrh	r2, [r7, #6]
 8002e24:	887b      	ldrh	r3, [r7, #2]
 8002e26:	4413      	add	r3, r2
 8002e28:	3b01      	subs	r3, #1
 8002e2a:	121b      	asrs	r3, r3, #8
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f001 fa32 	bl	8004298 <LCD_IO_WriteData8>
 8002e34:	88fb      	ldrh	r3, [r7, #6]
 8002e36:	b2da      	uxtb	r2, r3
 8002e38:	887b      	ldrh	r3, [r7, #2]
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	4413      	add	r3, r2
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	4618      	mov	r0, r3
 8002e46:	f001 fa27 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(Ypos); LCD_IO_WriteData16_to_2x8(Ypos + Height - 1);
 8002e4a:	202b      	movs	r0, #43	; 0x2b
 8002e4c:	f001 fa08 	bl	8004260 <LCD_IO_WriteCmd8>
 8002e50:	88bb      	ldrh	r3, [r7, #4]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	b29b      	uxth	r3, r3
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	4618      	mov	r0, r3
 8002e5a:	f001 fa1d 	bl	8004298 <LCD_IO_WriteData8>
 8002e5e:	88bb      	ldrh	r3, [r7, #4]
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	4618      	mov	r0, r3
 8002e64:	f001 fa18 	bl	8004298 <LCD_IO_WriteData8>
 8002e68:	88ba      	ldrh	r2, [r7, #4]
 8002e6a:	883b      	ldrh	r3, [r7, #0]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	3b01      	subs	r3, #1
 8002e70:	121b      	asrs	r3, r3, #8
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	4618      	mov	r0, r3
 8002e76:	f001 fa0f 	bl	8004298 <LCD_IO_WriteData8>
 8002e7a:	88bb      	ldrh	r3, [r7, #4]
 8002e7c:	b2da      	uxtb	r2, r3
 8002e7e:	883b      	ldrh	r3, [r7, #0]
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	4413      	add	r3, r2
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	f001 fa04 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(ILI9488_LCD_PIXEL_WIDTH - Height - Ypos); LCD_IO_WriteData16_to_2x8(ILI9488_LCD_PIXEL_WIDTH - 1 - Ypos);
  #endif
  #endif

  ILI9488_LCDMUTEX_POP();
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd90      	pop	{r4, r7, pc}
 8002e98:	200004b6 	.word	0x200004b6
 8002e9c:	200004b8 	.word	0x200004b8

08002ea0 <ili9488_DrawHLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9488_DrawHLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002ea0:	b590      	push	{r4, r7, lr}
 8002ea2:	b085      	sub	sp, #20
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	4604      	mov	r4, r0
 8002ea8:	4608      	mov	r0, r1
 8002eaa:	4611      	mov	r1, r2
 8002eac:	461a      	mov	r2, r3
 8002eae:	4623      	mov	r3, r4
 8002eb0:	80fb      	strh	r3, [r7, #6]
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	80bb      	strh	r3, [r7, #4]
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	807b      	strh	r3, [r7, #2]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	803b      	strh	r3, [r7, #0]
  ili9488_FillRect(Xpos, Ypos, Length, 1, RGBCode);
 8002ebe:	883a      	ldrh	r2, [r7, #0]
 8002ec0:	8879      	ldrh	r1, [r7, #2]
 8002ec2:	88b8      	ldrh	r0, [r7, #4]
 8002ec4:	88fb      	ldrh	r3, [r7, #6]
 8002ec6:	9300      	str	r3, [sp, #0]
 8002ec8:	2301      	movs	r3, #1
 8002eca:	f000 f820 	bl	8002f0e <ili9488_FillRect>
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd90      	pop	{r4, r7, pc}

08002ed6 <ili9488_DrawVLine>:
  * @param  Ypos:     specifies the Y position.
  * @param  Length:   specifies the Line length.
  * @retval None
  */
void ili9488_DrawVLine(uint16_t RGBCode, uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8002ed6:	b590      	push	{r4, r7, lr}
 8002ed8:	b085      	sub	sp, #20
 8002eda:	af02      	add	r7, sp, #8
 8002edc:	4604      	mov	r4, r0
 8002ede:	4608      	mov	r0, r1
 8002ee0:	4611      	mov	r1, r2
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	4623      	mov	r3, r4
 8002ee6:	80fb      	strh	r3, [r7, #6]
 8002ee8:	4603      	mov	r3, r0
 8002eea:	80bb      	strh	r3, [r7, #4]
 8002eec:	460b      	mov	r3, r1
 8002eee:	807b      	strh	r3, [r7, #2]
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	803b      	strh	r3, [r7, #0]
  ili9488_FillRect(Xpos, Ypos, 1, Length, RGBCode);
 8002ef4:	883a      	ldrh	r2, [r7, #0]
 8002ef6:	8879      	ldrh	r1, [r7, #2]
 8002ef8:	88b8      	ldrh	r0, [r7, #4]
 8002efa:	88fb      	ldrh	r3, [r7, #6]
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	4613      	mov	r3, r2
 8002f00:	2201      	movs	r2, #1
 8002f02:	f000 f804 	bl	8002f0e <ili9488_FillRect>
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd90      	pop	{r4, r7, pc}

08002f0e <ili9488_FillRect>:
  * @param  Ysize:    specifies the Y size
  * @param  RGBCode:  specifies the RGB color
  * @retval None
  */
void ili9488_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t RGBCode)
{
 8002f0e:	b590      	push	{r4, r7, lr}
 8002f10:	b085      	sub	sp, #20
 8002f12:	af00      	add	r7, sp, #0
 8002f14:	4604      	mov	r4, r0
 8002f16:	4608      	mov	r0, r1
 8002f18:	4611      	mov	r1, r2
 8002f1a:	461a      	mov	r2, r3
 8002f1c:	4623      	mov	r3, r4
 8002f1e:	80fb      	strh	r3, [r7, #6]
 8002f20:	4603      	mov	r3, r0
 8002f22:	80bb      	strh	r3, [r7, #4]
 8002f24:	460b      	mov	r3, r1
 8002f26:	807b      	strh	r3, [r7, #2]
 8002f28:	4613      	mov	r3, r2
 8002f2a:	803b      	strh	r3, [r7, #0]
  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8002f2c:	883b      	ldrh	r3, [r7, #0]
 8002f2e:	887a      	ldrh	r2, [r7, #2]
 8002f30:	88b9      	ldrh	r1, [r7, #4]
 8002f32:	88f8      	ldrh	r0, [r7, #6]
 8002f34:	f7ff ff4c 	bl	8002dd0 <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 8002f38:	202c      	movs	r0, #44	; 0x2c
 8002f3a:	f001 f991 	bl	8004260 <LCD_IO_WriteCmd8>
  uint32_t XYsize = Xsize * Ysize;
 8002f3e:	887b      	ldrh	r3, [r7, #2]
 8002f40:	883a      	ldrh	r2, [r7, #0]
 8002f42:	fb02 f303 	mul.w	r3, r2, r3
 8002f46:	60fb      	str	r3, [r7, #12]
  while(XYsize--)
 8002f48:	e003      	b.n	8002f52 <ili9488_FillRect+0x44>
    ili9488_write16to24(RGBCode);
 8002f4a:	8c3b      	ldrh	r3, [r7, #32]
 8002f4c:	4618      	mov	r0, r3
 8002f4e:	f7ff fe89 	bl	8002c64 <ili9488_write16to24>
  while(XYsize--)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	1e5a      	subs	r2, r3, #1
 8002f56:	60fa      	str	r2, [r7, #12]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d1f6      	bne.n	8002f4a <ili9488_FillRect+0x3c>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8DataFill16(ILI9488_RAMWR, RGBCode, Xsize * Ysize);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 8002f5c:	bf00      	nop
 8002f5e:	bf00      	nop
 8002f60:	3714      	adds	r7, #20
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd90      	pop	{r4, r7, pc}
	...

08002f68 <ili9488_DrawBitmap>:
  * @param  Ypos:  Bmp Y position in the LCD
  * @retval None
  * @brief  Draw direction: right then up
  */
void ili9488_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pbmp)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b084      	sub	sp, #16
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	4603      	mov	r3, r0
 8002f70:	603a      	str	r2, [r7, #0]
 8002f72:	80fb      	strh	r3, [r7, #6]
 8002f74:	460b      	mov	r3, r1
 8002f76:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, size = 0;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60fb      	str	r3, [r7, #12]
  /* Read bitmap size */
  Ypos += pbmp[22] + (pbmp[23] << 8) - 1;
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	3316      	adds	r3, #22
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	3317      	adds	r3, #23
 8002f8c:	781b      	ldrb	r3, [r3, #0]
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	021b      	lsls	r3, r3, #8
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	4413      	add	r3, r2
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	88bb      	ldrh	r3, [r7, #4]
 8002f9a:	4413      	add	r3, r2
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	3b01      	subs	r3, #1
 8002fa0:	80bb      	strh	r3, [r7, #4]
  size = *(volatile uint16_t *) (pbmp + 2);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	3302      	adds	r3, #2
 8002fa6:	881b      	ldrh	r3, [r3, #0]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	60fb      	str	r3, [r7, #12]
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8002fac:	683b      	ldr	r3, [r7, #0]
 8002fae:	3304      	adds	r3, #4
 8002fb0:	881b      	ldrh	r3, [r3, #0]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	041b      	lsls	r3, r3, #16
 8002fb6:	461a      	mov	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	330a      	adds	r3, #10
 8002fc2:	881b      	ldrh	r3, [r3, #0]
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	60bb      	str	r3, [r7, #8]
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	330c      	adds	r3, #12
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	041b      	lsls	r3, r3, #16
 8002fd2:	461a      	mov	r2, r3
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	4313      	orrs	r3, r2
 8002fd8:	60bb      	str	r3, [r7, #8]
  size = (size - index)/2;
 8002fda:	68fa      	ldr	r2, [r7, #12]
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	085b      	lsrs	r3, r3, #1
 8002fe2:	60fb      	str	r3, [r7, #12]
  pbmp += index;
 8002fe4:	683a      	ldr	r2, [r7, #0]
 8002fe6:	68bb      	ldr	r3, [r7, #8]
 8002fe8:	4413      	add	r3, r2
 8002fea:	603b      	str	r3, [r7, #0]

  ILI9488_LCDMUTEX_PUSH();

  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_UP);
 8002fec:	2036      	movs	r0, #54	; 0x36
 8002fee:	f001 f937 	bl	8004260 <LCD_IO_WriteCmd8>
 8002ff2:	20a8      	movs	r0, #168	; 0xa8
 8002ff4:	f001 f950 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_PASET); LCD_IO_WriteData16_to_2x8(ILI9488_MAX_Y - yEnd); LCD_IO_WriteData16_to_2x8(ILI9488_MAX_Y - yStart);
 8002ff8:	202b      	movs	r0, #43	; 0x2b
 8002ffa:	f001 f931 	bl	8004260 <LCD_IO_WriteCmd8>
 8002ffe:	4b20      	ldr	r3, [pc, #128]	; (8003080 <ili9488_DrawBitmap+0x118>)
 8003000:	881b      	ldrh	r3, [r3, #0]
 8003002:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 8003006:	3301      	adds	r3, #1
 8003008:	121b      	asrs	r3, r3, #8
 800300a:	b2db      	uxtb	r3, r3
 800300c:	4618      	mov	r0, r3
 800300e:	f001 f943 	bl	8004298 <LCD_IO_WriteData8>
 8003012:	4b1b      	ldr	r3, [pc, #108]	; (8003080 <ili9488_DrawBitmap+0x118>)
 8003014:	881b      	ldrh	r3, [r3, #0]
 8003016:	b2db      	uxtb	r3, r3
 8003018:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 800301c:	b2db      	uxtb	r3, r3
 800301e:	4618      	mov	r0, r3
 8003020:	f001 f93a 	bl	8004298 <LCD_IO_WriteData8>
 8003024:	4b17      	ldr	r3, [pc, #92]	; (8003084 <ili9488_DrawBitmap+0x11c>)
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	f5c3 739f 	rsb	r3, r3, #318	; 0x13e
 800302c:	3301      	adds	r3, #1
 800302e:	121b      	asrs	r3, r3, #8
 8003030:	b2db      	uxtb	r3, r3
 8003032:	4618      	mov	r0, r3
 8003034:	f001 f930 	bl	8004298 <LCD_IO_WriteData8>
 8003038:	4b12      	ldr	r3, [pc, #72]	; (8003084 <ili9488_DrawBitmap+0x11c>)
 800303a:	881b      	ldrh	r3, [r3, #0]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8003042:	b2db      	uxtb	r3, r3
 8003044:	4618      	mov	r0, r3
 8003046:	f001 f927 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 800304a:	202c      	movs	r0, #44	; 0x2c
 800304c:	f001 f908 	bl	8004260 <LCD_IO_WriteCmd8>
  while(size--)
 8003050:	e007      	b.n	8003062 <ili9488_DrawBitmap+0xfa>
  {
    ili9488_write16to24(*(uint16_t *)pbmp);
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	881b      	ldrh	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f7ff fe04 	bl	8002c64 <ili9488_write16to24>
    pbmp+= 2;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	3302      	adds	r3, #2
 8003060:	603b      	str	r3, [r7, #0]
  while(size--)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	1e5a      	subs	r2, r3, #1
 8003066:	60fa      	str	r2, [r7, #12]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d1f2      	bne.n	8003052 <ili9488_DrawBitmap+0xea>
  }
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
 800306c:	2036      	movs	r0, #54	; 0x36
 800306e:	f001 f8f7 	bl	8004260 <LCD_IO_WriteCmd8>
 8003072:	20e8      	movs	r0, #232	; 0xe8
 8003074:	f001 f910 	bl	8004298 <LCD_IO_WriteData8>
  LCD_IO_WriteCmd8MultipleData16(ILI9488_RAMWR, (uint16_t *)pbmp, size);
  LCD_IO_WriteCmd8(ILI9488_MADCTL); LCD_IO_WriteData8(ILI9488_MAD_DATA_RIGHT_THEN_DOWN);
  #endif

  ILI9488_LCDMUTEX_POP();
}
 8003078:	bf00      	nop
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	200004b8 	.word	0x200004b8
 8003084:	200004b6 	.word	0x200004b6

08003088 <ili9488_DrawRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9488_DrawRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pdata)
{
 8003088:	b590      	push	{r4, r7, lr}
 800308a:	b085      	sub	sp, #20
 800308c:	af00      	add	r7, sp, #0
 800308e:	4604      	mov	r4, r0
 8003090:	4608      	mov	r0, r1
 8003092:	4611      	mov	r1, r2
 8003094:	461a      	mov	r2, r3
 8003096:	4623      	mov	r3, r4
 8003098:	80fb      	strh	r3, [r7, #6]
 800309a:	4603      	mov	r3, r0
 800309c:	80bb      	strh	r3, [r7, #4]
 800309e:	460b      	mov	r3, r1
 80030a0:	807b      	strh	r3, [r7, #2]
 80030a2:	4613      	mov	r3, r2
 80030a4:	803b      	strh	r3, [r7, #0]
  uint32_t size;

  size = (Xsize * Ysize);
 80030a6:	887b      	ldrh	r3, [r7, #2]
 80030a8:	883a      	ldrh	r2, [r7, #0]
 80030aa:	fb02 f303 	mul.w	r3, r2, r3
 80030ae:	60fb      	str	r3, [r7, #12]

  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 80030b0:	883b      	ldrh	r3, [r7, #0]
 80030b2:	887a      	ldrh	r2, [r7, #2]
 80030b4:	88b9      	ldrh	r1, [r7, #4]
 80030b6:	88f8      	ldrh	r0, [r7, #6]
 80030b8:	f7ff fe8a 	bl	8002dd0 <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_WriteCmd8(ILI9488_RAMWR);
 80030bc:	202c      	movs	r0, #44	; 0x2c
 80030be:	f001 f8cf 	bl	8004260 <LCD_IO_WriteCmd8>
  while(size--)
 80030c2:	e007      	b.n	80030d4 <ili9488_DrawRGBImage+0x4c>
  {
    ili9488_write16to24(*pdata);
 80030c4:	6a3b      	ldr	r3, [r7, #32]
 80030c6:	881b      	ldrh	r3, [r3, #0]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff fdcb 	bl	8002c64 <ili9488_write16to24>
    pdata++;
 80030ce:	6a3b      	ldr	r3, [r7, #32]
 80030d0:	3302      	adds	r3, #2
 80030d2:	623b      	str	r3, [r7, #32]
  while(size--)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	1e5a      	subs	r2, r3, #1
 80030d8:	60fa      	str	r2, [r7, #12]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f2      	bne.n	80030c4 <ili9488_DrawRGBImage+0x3c>
  }
  #elif ILI9488_INTERFACE == 1
  LCD_IO_WriteCmd8MultipleData16(ILI9488_RAMWR, pdata, size);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 80030de:	bf00      	nop
 80030e0:	bf00      	nop
 80030e2:	3714      	adds	r7, #20
 80030e4:	46bd      	mov	sp, r7
 80030e6:	bd90      	pop	{r4, r7, pc}

080030e8 <ili9488_ReadRGBImage>:
  * @param  Ysize: Image Y size in the LCD
  * @retval None
  * @brief  Draw direction: right then down
  */
void ili9488_ReadRGBImage(uint16_t Xpos, uint16_t Ypos, uint16_t Xsize, uint16_t Ysize, uint16_t *pdata)
{
 80030e8:	b590      	push	{r4, r7, lr}
 80030ea:	b085      	sub	sp, #20
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	4604      	mov	r4, r0
 80030f0:	4608      	mov	r0, r1
 80030f2:	4611      	mov	r1, r2
 80030f4:	461a      	mov	r2, r3
 80030f6:	4623      	mov	r3, r4
 80030f8:	80fb      	strh	r3, [r7, #6]
 80030fa:	4603      	mov	r3, r0
 80030fc:	80bb      	strh	r3, [r7, #4]
 80030fe:	460b      	mov	r3, r1
 8003100:	807b      	strh	r3, [r7, #2]
 8003102:	4613      	mov	r3, r2
 8003104:	803b      	strh	r3, [r7, #0]
  uint32_t size = 0;
 8003106:	2300      	movs	r3, #0
 8003108:	60fb      	str	r3, [r7, #12]
  size = (Xsize * Ysize);
 800310a:	887b      	ldrh	r3, [r7, #2]
 800310c:	883a      	ldrh	r2, [r7, #0]
 800310e:	fb02 f303 	mul.w	r3, r2, r3
 8003112:	60fb      	str	r3, [r7, #12]
  ILI9488_LCDMUTEX_PUSH();
  ili9488_SetDisplayWindow(Xpos, Ypos, Xsize, Ysize);
 8003114:	883b      	ldrh	r3, [r7, #0]
 8003116:	887a      	ldrh	r2, [r7, #2]
 8003118:	88b9      	ldrh	r1, [r7, #4]
 800311a:	88f8      	ldrh	r0, [r7, #6]
 800311c:	f7ff fe58 	bl	8002dd0 <ili9488_SetDisplayWindow>
  #if ILI9488_INTERFACE == 0
  LCD_IO_ReadCmd8MultipleData24to16(ILI9488_RAMRD, pdata, size, 1);
 8003120:	2301      	movs	r3, #1
 8003122:	68fa      	ldr	r2, [r7, #12]
 8003124:	6a39      	ldr	r1, [r7, #32]
 8003126:	202e      	movs	r0, #46	; 0x2e
 8003128:	f001 f962 	bl	80043f0 <LCD_IO_ReadCmd8MultipleData24to16>
  #elif ILI9488_INTERFACE == 1
  LCD_IO_ReadCmd8MultipleData16(ILI9488_RAMRD, pdata, size, 1);
  #endif
  ILI9488_LCDMUTEX_POP();
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	bd90      	pop	{r4, r7, pc}

08003134 <ili9488_Scroll>:
  * @param  TopFix    : Top fix size [pixel]
  * @param  BottonFix : Botton fix size [pixel]
  * @retval None
  */
void ili9488_Scroll(int16_t Scroll, uint16_t TopFix, uint16_t BottonFix)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b082      	sub	sp, #8
 8003138:	af00      	add	r7, sp, #0
 800313a:	4603      	mov	r3, r0
 800313c:	80fb      	strh	r3, [r7, #6]
 800313e:	460b      	mov	r3, r1
 8003140:	80bb      	strh	r3, [r7, #4]
 8003142:	4613      	mov	r3, r2
 8003144:	807b      	strh	r3, [r7, #2]
  if(Scroll < 0)
    Scroll = scrparam[2] + Scroll + scrparam[1];
  else
    Scroll = Scroll + scrparam[1];
  #elif (ILI9488_ORIENTATION == 3)
  if((TopFix != scrparam[3]) || (BottonFix != scrparam[1]))
 8003146:	4b28      	ldr	r3, [pc, #160]	; (80031e8 <ili9488_Scroll+0xb4>)
 8003148:	88db      	ldrh	r3, [r3, #6]
 800314a:	88ba      	ldrh	r2, [r7, #4]
 800314c:	429a      	cmp	r2, r3
 800314e:	d104      	bne.n	800315a <ili9488_Scroll+0x26>
 8003150:	4b25      	ldr	r3, [pc, #148]	; (80031e8 <ili9488_Scroll+0xb4>)
 8003152:	885b      	ldrh	r3, [r3, #2]
 8003154:	887a      	ldrh	r2, [r7, #2]
 8003156:	429a      	cmp	r2, r3
 8003158:	d013      	beq.n	8003182 <ili9488_Scroll+0x4e>
  {
    scrparam[3] = TopFix;
 800315a:	4a23      	ldr	r2, [pc, #140]	; (80031e8 <ili9488_Scroll+0xb4>)
 800315c:	88bb      	ldrh	r3, [r7, #4]
 800315e:	80d3      	strh	r3, [r2, #6]
    scrparam[1] = BottonFix;
 8003160:	4a21      	ldr	r2, [pc, #132]	; (80031e8 <ili9488_Scroll+0xb4>)
 8003162:	887b      	ldrh	r3, [r7, #2]
 8003164:	8053      	strh	r3, [r2, #2]
    scrparam[2] = ILI9488_LCD_PIXEL_HEIGHT - TopFix - BottonFix;
 8003166:	88ba      	ldrh	r2, [r7, #4]
 8003168:	887b      	ldrh	r3, [r7, #2]
 800316a:	4413      	add	r3, r2
 800316c:	b29b      	uxth	r3, r3
 800316e:	f5c3 73f0 	rsb	r3, r3, #480	; 0x1e0
 8003172:	b29a      	uxth	r2, r3
 8003174:	4b1c      	ldr	r3, [pc, #112]	; (80031e8 <ili9488_Scroll+0xb4>)
 8003176:	809a      	strh	r2, [r3, #4]
    LCD_IO_WriteCmd8MultipleData16(ILI9488_VSCRDEF, &scrparam[1], 3);
 8003178:	2203      	movs	r2, #3
 800317a:	491c      	ldr	r1, [pc, #112]	; (80031ec <ili9488_Scroll+0xb8>)
 800317c:	2033      	movs	r0, #51	; 0x33
 800317e:	f001 f8ed 	bl	800435c <LCD_IO_WriteCmd8MultipleData16>
  }
  Scroll %= scrparam[2];
 8003182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003186:	4a18      	ldr	r2, [pc, #96]	; (80031e8 <ili9488_Scroll+0xb4>)
 8003188:	8892      	ldrh	r2, [r2, #4]
 800318a:	fb93 f1f2 	sdiv	r1, r3, r2
 800318e:	fb01 f202 	mul.w	r2, r1, r2
 8003192:	1a9b      	subs	r3, r3, r2
 8003194:	80fb      	strh	r3, [r7, #6]
  if(Scroll < 0)
 8003196:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800319a:	2b00      	cmp	r3, #0
 800319c:	da0a      	bge.n	80031b4 <ili9488_Scroll+0x80>
    Scroll = scrparam[2] + Scroll + scrparam[1];
 800319e:	4b12      	ldr	r3, [pc, #72]	; (80031e8 <ili9488_Scroll+0xb4>)
 80031a0:	889a      	ldrh	r2, [r3, #4]
 80031a2:	88fb      	ldrh	r3, [r7, #6]
 80031a4:	4413      	add	r3, r2
 80031a6:	b29a      	uxth	r2, r3
 80031a8:	4b0f      	ldr	r3, [pc, #60]	; (80031e8 <ili9488_Scroll+0xb4>)
 80031aa:	885b      	ldrh	r3, [r3, #2]
 80031ac:	4413      	add	r3, r2
 80031ae:	b29b      	uxth	r3, r3
 80031b0:	80fb      	strh	r3, [r7, #6]
 80031b2:	e005      	b.n	80031c0 <ili9488_Scroll+0x8c>
  else
    Scroll = Scroll + scrparam[1];
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <ili9488_Scroll+0xb4>)
 80031b6:	885a      	ldrh	r2, [r3, #2]
 80031b8:	88fb      	ldrh	r3, [r7, #6]
 80031ba:	4413      	add	r3, r2
 80031bc:	b29b      	uxth	r3, r3
 80031be:	80fb      	strh	r3, [r7, #6]
  #endif
  if(Scroll != scrparam[0])
 80031c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80031c4:	4a08      	ldr	r2, [pc, #32]	; (80031e8 <ili9488_Scroll+0xb4>)
 80031c6:	8812      	ldrh	r2, [r2, #0]
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d009      	beq.n	80031e0 <ili9488_Scroll+0xac>
  {
    scrparam[0] = Scroll;
 80031cc:	88fa      	ldrh	r2, [r7, #6]
 80031ce:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <ili9488_Scroll+0xb4>)
 80031d0:	801a      	strh	r2, [r3, #0]
    LCD_IO_WriteCmd8DataFill16(ILI9488_VSCRSADD, scrparam[0], 1);
 80031d2:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <ili9488_Scroll+0xb4>)
 80031d4:	881b      	ldrh	r3, [r3, #0]
 80031d6:	2201      	movs	r2, #1
 80031d8:	4619      	mov	r1, r3
 80031da:	2037      	movs	r0, #55	; 0x37
 80031dc:	f001 f878 	bl	80042d0 <LCD_IO_WriteCmd8DataFill16>
  }
  ILI9488_LCDMUTEX_POP();
}
 80031e0:	bf00      	nop
 80031e2:	3708      	adds	r7, #8
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	200004bc 	.word	0x200004bc
 80031ec:	200004be 	.word	0x200004be

080031f0 <BSP_LCD_Init>:
  * @brief  Initializes the LCD.
  * @param  None
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b082      	sub	sp, #8
 80031f4:	af00      	add	r7, sp, #0
  uint8_t ret = LCD_ERROR;
 80031f6:	2301      	movs	r3, #1
 80031f8:	71fb      	strb	r3, [r7, #7]

  /* LCD Init */   
  lcd_drv->Init();
 80031fa:	4b0c      	ldr	r3, [pc, #48]	; (800322c <BSP_LCD_Init+0x3c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4798      	blx	r3
  
  /* Default value for draw propriety */
  DrawProp.BackColor = LCD_DEFAULT_BACKCOLOR;
 8003202:	4b0b      	ldr	r3, [pc, #44]	; (8003230 <BSP_LCD_Init+0x40>)
 8003204:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003208:	605a      	str	r2, [r3, #4]
  DrawProp.TextColor = LCD_DEFAULT_TEXTCOLOR;
 800320a:	4b09      	ldr	r3, [pc, #36]	; (8003230 <BSP_LCD_Init+0x40>)
 800320c:	2200      	movs	r2, #0
 800320e:	601a      	str	r2, [r3, #0]
  DrawProp.pFont     = &LCD_DEFAULT_FONT;
 8003210:	4b07      	ldr	r3, [pc, #28]	; (8003230 <BSP_LCD_Init+0x40>)
 8003212:	4a08      	ldr	r2, [pc, #32]	; (8003234 <BSP_LCD_Init+0x44>)
 8003214:	609a      	str	r2, [r3, #8]
  
  /* Clear the LCD screen */
  #if LCD_INIT_CLEAR == 1
  BSP_LCD_Clear(LCD_DEFAULT_BACKCOLOR);
 8003216:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800321a:	f000 f853 	bl	80032c4 <BSP_LCD_Clear>
  #endif
  
  ret = LCD_OK;
 800321e:	2300      	movs	r3, #0
 8003220:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8003222:	79fb      	ldrb	r3, [r7, #7]
}
 8003224:	4618      	mov	r0, r3
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}
 800322c:	20000088 	.word	0x20000088
 8003230:	200004c4 	.word	0x200004c4
 8003234:	20000018 	.word	0x20000018

08003238 <BSP_LCD_GetXSize>:
  * @brief  Gets the LCD X size.
  * @param  None    
  * @retval Used LCD X size
  */
uint16_t BSP_LCD_GetXSize(void)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelWidth());
 800323c:	4b03      	ldr	r3, [pc, #12]	; (800324c <BSP_LCD_GetXSize+0x14>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003242:	4798      	blx	r3
 8003244:	4603      	mov	r3, r0
}
 8003246:	4618      	mov	r0, r3
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	20000088 	.word	0x20000088

08003250 <BSP_LCD_GetYSize>:
  * @brief  Gets the LCD Y size.
  * @param  None   
  * @retval Used LCD Y size
  */
uint16_t BSP_LCD_GetYSize(void)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	af00      	add	r7, sp, #0
  return(lcd_drv->GetLcdPixelHeight());
 8003254:	4b03      	ldr	r3, [pc, #12]	; (8003264 <BSP_LCD_GetYSize+0x14>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325a:	4798      	blx	r3
 800325c:	4603      	mov	r3, r0
}
 800325e:	4618      	mov	r0, r3
 8003260:	bd80      	pop	{r7, pc}
 8003262:	bf00      	nop
 8003264:	20000088 	.word	0x20000088

08003268 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint16_t Color)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	4603      	mov	r3, r0
 8003270:	80fb      	strh	r3, [r7, #6]
  DrawProp.TextColor = Color;
 8003272:	88fb      	ldrh	r3, [r7, #6]
 8003274:	4a03      	ldr	r2, [pc, #12]	; (8003284 <BSP_LCD_SetTextColor+0x1c>)
 8003276:	6013      	str	r3, [r2, #0]
}
 8003278:	bf00      	nop
 800327a:	370c      	adds	r7, #12
 800327c:	46bd      	mov	sp, r7
 800327e:	bc80      	pop	{r7}
 8003280:	4770      	bx	lr
 8003282:	bf00      	nop
 8003284:	200004c4 	.word	0x200004c4

08003288 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Background color code RGB(5-6-5)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint16_t Color)
{
 8003288:	b480      	push	{r7}
 800328a:	b083      	sub	sp, #12
 800328c:	af00      	add	r7, sp, #0
 800328e:	4603      	mov	r3, r0
 8003290:	80fb      	strh	r3, [r7, #6]
  DrawProp.BackColor = Color;
 8003292:	88fb      	ldrh	r3, [r7, #6]
 8003294:	4a03      	ldr	r2, [pc, #12]	; (80032a4 <BSP_LCD_SetBackColor+0x1c>)
 8003296:	6053      	str	r3, [r2, #4]
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	bc80      	pop	{r7}
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	200004c4 	.word	0x200004c4

080032a8 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  DrawProp.pFont = pFonts;
 80032b0:	4a03      	ldr	r2, [pc, #12]	; (80032c0 <BSP_LCD_SetFont+0x18>)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6093      	str	r3, [r2, #8]
}
 80032b6:	bf00      	nop
 80032b8:	370c      	adds	r7, #12
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bc80      	pop	{r7}
 80032be:	4770      	bx	lr
 80032c0:	200004c4 	.word	0x200004c4

080032c4 <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint16_t Color)
{
 80032c4:	b5b0      	push	{r4, r5, r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af02      	add	r7, sp, #8
 80032ca:	4603      	mov	r3, r0
 80032cc:	80fb      	strh	r3, [r7, #6]
  lcd_drv->FillRect(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), Color);
 80032ce:	4b0b      	ldr	r3, [pc, #44]	; (80032fc <BSP_LCD_Clear+0x38>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80032d4:	f7ff ffb0 	bl	8003238 <BSP_LCD_GetXSize>
 80032d8:	4603      	mov	r3, r0
 80032da:	461d      	mov	r5, r3
 80032dc:	f7ff ffb8 	bl	8003250 <BSP_LCD_GetYSize>
 80032e0:	4603      	mov	r3, r0
 80032e2:	461a      	mov	r2, r3
 80032e4:	88fb      	ldrh	r3, [r7, #6]
 80032e6:	9300      	str	r3, [sp, #0]
 80032e8:	4613      	mov	r3, r2
 80032ea:	462a      	mov	r2, r5
 80032ec:	2100      	movs	r1, #0
 80032ee:	2000      	movs	r0, #0
 80032f0:	47a0      	blx	r4
}
 80032f2:	bf00      	nop
 80032f4:	3708      	adds	r7, #8
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bdb0      	pop	{r4, r5, r7, pc}
 80032fa:	bf00      	nop
 80032fc:	20000088 	.word	0x20000088

08003300 <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b082      	sub	sp, #8
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	80fb      	strh	r3, [r7, #6]
 800330a:	460b      	mov	r3, r1
 800330c:	80bb      	strh	r3, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8003312:	4b0f      	ldr	r3, [pc, #60]	; (8003350 <BSP_LCD_DisplayChar+0x50>)
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	78fb      	ldrb	r3, [r7, #3]
 800331a:	3b20      	subs	r3, #32
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 800331c:	490c      	ldr	r1, [pc, #48]	; (8003350 <BSP_LCD_DisplayChar+0x50>)
 800331e:	6889      	ldr	r1, [r1, #8]
 8003320:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 8003322:	fb03 f101 	mul.w	r1, r3, r1
    DrawProp.pFont->Height * ((DrawProp.pFont->Width + 7) / 8)]);
 8003326:	4b0a      	ldr	r3, [pc, #40]	; (8003350 <BSP_LCD_DisplayChar+0x50>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	889b      	ldrh	r3, [r3, #4]
 800332c:	3307      	adds	r3, #7
 800332e:	2b00      	cmp	r3, #0
 8003330:	da00      	bge.n	8003334 <BSP_LCD_DisplayChar+0x34>
 8003332:	3307      	adds	r3, #7
 8003334:	10db      	asrs	r3, r3, #3
 8003336:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp.pFont->table[(Ascii-' ') *\
 800333a:	441a      	add	r2, r3
 800333c:	88b9      	ldrh	r1, [r7, #4]
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	4618      	mov	r0, r3
 8003342:	f000 f9db 	bl	80036fc <DrawChar>
}
 8003346:	bf00      	nop
 8003348:	3708      	adds	r7, #8
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	200004c4 	.word	0x200004c4

08003354 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Line_ModeTypdef Mode)
{
 8003354:	b590      	push	{r4, r7, lr}
 8003356:	b089      	sub	sp, #36	; 0x24
 8003358:	af00      	add	r7, sp, #0
 800335a:	60ba      	str	r2, [r7, #8]
 800335c:	461a      	mov	r2, r3
 800335e:	4603      	mov	r3, r0
 8003360:	81fb      	strh	r3, [r7, #14]
 8003362:	460b      	mov	r3, r1
 8003364:	81bb      	strh	r3, [r7, #12]
 8003366:	4613      	mov	r3, r2
 8003368:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800336a:	2301      	movs	r3, #1
 800336c:	83fb      	strh	r3, [r7, #30]
 800336e:	2300      	movs	r3, #0
 8003370:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8003372:	2300      	movs	r3, #0
 8003374:	61bb      	str	r3, [r7, #24]
 8003376:	2300      	movs	r3, #0
 8003378:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800337e:	e002      	b.n	8003386 <BSP_LCD_DisplayStringAt+0x32>
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	3301      	adds	r3, #1
 8003384:	61bb      	str	r3, [r7, #24]
 8003386:	697b      	ldr	r3, [r7, #20]
 8003388:	1c5a      	adds	r2, r3, #1
 800338a:	617a      	str	r2, [r7, #20]
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f6      	bne.n	8003380 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp.pFont->Width);
 8003392:	f7ff ff51 	bl	8003238 <BSP_LCD_GetXSize>
 8003396:	4603      	mov	r3, r0
 8003398:	461a      	mov	r2, r3
 800339a:	4b35      	ldr	r3, [pc, #212]	; (8003470 <BSP_LCD_DisplayStringAt+0x11c>)
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	889b      	ldrh	r3, [r3, #4]
 80033a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 80033a8:	79fb      	ldrb	r3, [r7, #7]
 80033aa:	2b03      	cmp	r3, #3
 80033ac:	d014      	beq.n	80033d8 <BSP_LCD_DisplayStringAt+0x84>
 80033ae:	2b03      	cmp	r3, #3
 80033b0:	dc23      	bgt.n	80033fa <BSP_LCD_DisplayStringAt+0xa6>
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d002      	beq.n	80033bc <BSP_LCD_DisplayStringAt+0x68>
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d011      	beq.n	80033de <BSP_LCD_DisplayStringAt+0x8a>
 80033ba:	e01e      	b.n	80033fa <BSP_LCD_DisplayStringAt+0xa6>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp.pFont->Width) / 2;
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	4a2b      	ldr	r2, [pc, #172]	; (8003470 <BSP_LCD_DisplayStringAt+0x11c>)
 80033c4:	6892      	ldr	r2, [r2, #8]
 80033c6:	8892      	ldrh	r2, [r2, #4]
 80033c8:	fb02 f303 	mul.w	r3, r2, r3
 80033cc:	085b      	lsrs	r3, r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	89fb      	ldrh	r3, [r7, #14]
 80033d2:	4413      	add	r3, r2
 80033d4:	83fb      	strh	r3, [r7, #30]
      break;
 80033d6:	e013      	b.n	8003400 <BSP_LCD_DisplayStringAt+0xac>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 80033d8:	89fb      	ldrh	r3, [r7, #14]
 80033da:	83fb      	strh	r3, [r7, #30]
      break;
 80033dc:	e010      	b.n	8003400 <BSP_LCD_DisplayStringAt+0xac>
    }
  case RIGHT_MODE:
    {
      refcolumn =  - Xpos + ((xsize - size)*DrawProp.pFont->Width);
 80033de:	693a      	ldr	r2, [r7, #16]
 80033e0:	69bb      	ldr	r3, [r7, #24]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	b29b      	uxth	r3, r3
 80033e6:	4a22      	ldr	r2, [pc, #136]	; (8003470 <BSP_LCD_DisplayStringAt+0x11c>)
 80033e8:	6892      	ldr	r2, [r2, #8]
 80033ea:	8892      	ldrh	r2, [r2, #4]
 80033ec:	fb02 f303 	mul.w	r3, r2, r3
 80033f0:	b29a      	uxth	r2, r3
 80033f2:	89fb      	ldrh	r3, [r7, #14]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	83fb      	strh	r3, [r7, #30]
      break;
 80033f8:	e002      	b.n	8003400 <BSP_LCD_DisplayStringAt+0xac>
    }    
  default:
    {
      refcolumn = Xpos;
 80033fa:	89fb      	ldrh	r3, [r7, #14]
 80033fc:	83fb      	strh	r3, [r7, #30]
      break;
 80033fe:	bf00      	nop
    }
  }
  
  /* Send the string character by character on lCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8003400:	e012      	b.n	8003428 <BSP_LCD_DisplayStringAt+0xd4>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	781a      	ldrb	r2, [r3, #0]
 8003406:	89b9      	ldrh	r1, [r7, #12]
 8003408:	8bfb      	ldrh	r3, [r7, #30]
 800340a:	4618      	mov	r0, r3
 800340c:	f7ff ff78 	bl	8003300 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp.pFont->Width;
 8003410:	4b17      	ldr	r3, [pc, #92]	; (8003470 <BSP_LCD_DisplayStringAt+0x11c>)
 8003412:	689b      	ldr	r3, [r3, #8]
 8003414:	889a      	ldrh	r2, [r3, #4]
 8003416:	8bfb      	ldrh	r3, [r7, #30]
 8003418:	4413      	add	r3, r2
 800341a:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	3301      	adds	r3, #1
 8003420:	60bb      	str	r3, [r7, #8]
    i++;
 8003422:	8bbb      	ldrh	r3, [r7, #28]
 8003424:	3301      	adds	r3, #1
 8003426:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp.pFont->Width)) & 0xFFFF) >= DrawProp.pFont->Width))
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	bf14      	ite	ne
 8003430:	2301      	movne	r3, #1
 8003432:	2300      	moveq	r3, #0
 8003434:	b2dc      	uxtb	r4, r3
 8003436:	f7ff feff 	bl	8003238 <BSP_LCD_GetXSize>
 800343a:	4603      	mov	r3, r0
 800343c:	4619      	mov	r1, r3
 800343e:	8bbb      	ldrh	r3, [r7, #28]
 8003440:	4a0b      	ldr	r2, [pc, #44]	; (8003470 <BSP_LCD_DisplayStringAt+0x11c>)
 8003442:	6892      	ldr	r2, [r2, #8]
 8003444:	8892      	ldrh	r2, [r2, #4]
 8003446:	fb02 f303 	mul.w	r3, r2, r3
 800344a:	1acb      	subs	r3, r1, r3
 800344c:	b29b      	uxth	r3, r3
 800344e:	4a08      	ldr	r2, [pc, #32]	; (8003470 <BSP_LCD_DisplayStringAt+0x11c>)
 8003450:	6892      	ldr	r2, [r2, #8]
 8003452:	8892      	ldrh	r2, [r2, #4]
 8003454:	4293      	cmp	r3, r2
 8003456:	bfac      	ite	ge
 8003458:	2301      	movge	r3, #1
 800345a:	2300      	movlt	r3, #0
 800345c:	b2db      	uxtb	r3, r3
 800345e:	4023      	ands	r3, r4
 8003460:	b2db      	uxtb	r3, r3
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1cd      	bne.n	8003402 <BSP_LCD_DisplayStringAt+0xae>
  }
}
 8003466:	bf00      	nop
 8003468:	bf00      	nop
 800346a:	3724      	adds	r7, #36	; 0x24
 800346c:	46bd      	mov	sp, r7
 800346e:	bd90      	pop	{r4, r7, pc}
 8003470:	200004c4 	.word	0x200004c4

08003474 <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in RGB mode (5-6-5)  
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint16_t RGB_Code)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	4603      	mov	r3, r0
 800347c:	80fb      	strh	r3, [r7, #6]
 800347e:	460b      	mov	r3, r1
 8003480:	80bb      	strh	r3, [r7, #4]
 8003482:	4613      	mov	r3, r2
 8003484:	807b      	strh	r3, [r7, #2]
  if(lcd_drv->WritePixel != NULL)
 8003486:	4b08      	ldr	r3, [pc, #32]	; (80034a8 <BSP_LCD_DrawPixel+0x34>)
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	695b      	ldr	r3, [r3, #20]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d006      	beq.n	800349e <BSP_LCD_DrawPixel+0x2a>
  {
    lcd_drv->WritePixel(Xpos, Ypos, RGB_Code);
 8003490:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <BSP_LCD_DrawPixel+0x34>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	887a      	ldrh	r2, [r7, #2]
 8003498:	88b9      	ldrh	r1, [r7, #4]
 800349a:	88f8      	ldrh	r0, [r7, #6]
 800349c:	4798      	blx	r3
  }
}
 800349e:	bf00      	nop
 80034a0:	3708      	adds	r7, #8
 80034a2:	46bd      	mov	sp, r7
 80034a4:	bd80      	pop	{r7, pc}
 80034a6:	bf00      	nop
 80034a8:	20000088 	.word	0x20000088

080034ac <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80034ac:	b590      	push	{r4, r7, lr}
 80034ae:	b085      	sub	sp, #20
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	80fb      	strh	r3, [r7, #6]
 80034b6:	460b      	mov	r3, r1
 80034b8:	80bb      	strh	r3, [r7, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
  
  if(lcd_drv->DrawHLine != NULL)
 80034c2:	4b15      	ldr	r3, [pc, #84]	; (8003518 <BSP_LCD_DrawHLine+0x6c>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6a1b      	ldr	r3, [r3, #32]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d00a      	beq.n	80034e2 <BSP_LCD_DrawHLine+0x36>
  {
    lcd_drv->DrawHLine(DrawProp.TextColor, Xpos, Ypos, Length);
 80034cc:	4b12      	ldr	r3, [pc, #72]	; (8003518 <BSP_LCD_DrawHLine+0x6c>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	6a1c      	ldr	r4, [r3, #32]
 80034d2:	4b12      	ldr	r3, [pc, #72]	; (800351c <BSP_LCD_DrawHLine+0x70>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	b298      	uxth	r0, r3
 80034d8:	887b      	ldrh	r3, [r7, #2]
 80034da:	88ba      	ldrh	r2, [r7, #4]
 80034dc:	88f9      	ldrh	r1, [r7, #6]
 80034de:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
    }
  }
}
 80034e0:	e015      	b.n	800350e <BSP_LCD_DrawHLine+0x62>
    for(index = 0; index < Length; index++)
 80034e2:	2300      	movs	r3, #0
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	e00e      	b.n	8003506 <BSP_LCD_DrawHLine+0x5a>
      BSP_LCD_DrawPixel((Xpos + index), Ypos, DrawProp.TextColor);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	88fb      	ldrh	r3, [r7, #6]
 80034ee:	4413      	add	r3, r2
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	4a0a      	ldr	r2, [pc, #40]	; (800351c <BSP_LCD_DrawHLine+0x70>)
 80034f4:	6812      	ldr	r2, [r2, #0]
 80034f6:	b292      	uxth	r2, r2
 80034f8:	88b9      	ldrh	r1, [r7, #4]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff ffba 	bl	8003474 <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	3301      	adds	r3, #1
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	887b      	ldrh	r3, [r7, #2]
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	429a      	cmp	r2, r3
 800350c:	d3ec      	bcc.n	80034e8 <BSP_LCD_DrawHLine+0x3c>
}
 800350e:	bf00      	nop
 8003510:	3714      	adds	r7, #20
 8003512:	46bd      	mov	sp, r7
 8003514:	bd90      	pop	{r4, r7, pc}
 8003516:	bf00      	nop
 8003518:	20000088 	.word	0x20000088
 800351c:	200004c4 	.word	0x200004c4

08003520 <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8003520:	b590      	push	{r4, r7, lr}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	4603      	mov	r3, r0
 8003528:	80fb      	strh	r3, [r7, #6]
 800352a:	460b      	mov	r3, r1
 800352c:	80bb      	strh	r3, [r7, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	807b      	strh	r3, [r7, #2]
  uint32_t index = 0;
 8003532:	2300      	movs	r3, #0
 8003534:	60fb      	str	r3, [r7, #12]
  
  if(lcd_drv->DrawVLine != NULL)
 8003536:	4b15      	ldr	r3, [pc, #84]	; (800358c <BSP_LCD_DrawVLine+0x6c>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00a      	beq.n	8003556 <BSP_LCD_DrawVLine+0x36>
  {
    lcd_drv->DrawVLine(DrawProp.TextColor, Xpos, Ypos, Length);
 8003540:	4b12      	ldr	r3, [pc, #72]	; (800358c <BSP_LCD_DrawVLine+0x6c>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8003546:	4b12      	ldr	r3, [pc, #72]	; (8003590 <BSP_LCD_DrawVLine+0x70>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	b298      	uxth	r0, r3
 800354c:	887b      	ldrh	r3, [r7, #2]
 800354e:	88ba      	ldrh	r2, [r7, #4]
 8003550:	88f9      	ldrh	r1, [r7, #6]
 8003552:	47a0      	blx	r4
    for(index = 0; index < Length; index++)
    {
      BSP_LCD_DrawPixel(Xpos, Ypos + index, DrawProp.TextColor);
    }
  }
}
 8003554:	e015      	b.n	8003582 <BSP_LCD_DrawVLine+0x62>
    for(index = 0; index < Length; index++)
 8003556:	2300      	movs	r3, #0
 8003558:	60fb      	str	r3, [r7, #12]
 800355a:	e00e      	b.n	800357a <BSP_LCD_DrawVLine+0x5a>
      BSP_LCD_DrawPixel(Xpos, Ypos + index, DrawProp.TextColor);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	b29a      	uxth	r2, r3
 8003560:	88bb      	ldrh	r3, [r7, #4]
 8003562:	4413      	add	r3, r2
 8003564:	b299      	uxth	r1, r3
 8003566:	4b0a      	ldr	r3, [pc, #40]	; (8003590 <BSP_LCD_DrawVLine+0x70>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	b29a      	uxth	r2, r3
 800356c:	88fb      	ldrh	r3, [r7, #6]
 800356e:	4618      	mov	r0, r3
 8003570:	f7ff ff80 	bl	8003474 <BSP_LCD_DrawPixel>
    for(index = 0; index < Length; index++)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	3301      	adds	r3, #1
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	887b      	ldrh	r3, [r7, #2]
 800357c:	68fa      	ldr	r2, [r7, #12]
 800357e:	429a      	cmp	r2, r3
 8003580:	d3ec      	bcc.n	800355c <BSP_LCD_DrawVLine+0x3c>
}
 8003582:	bf00      	nop
 8003584:	3714      	adds	r7, #20
 8003586:	46bd      	mov	sp, r7
 8003588:	bd90      	pop	{r4, r7, pc}
 800358a:	bf00      	nop
 800358c:	20000088 	.word	0x20000088
 8003590:	200004c4 	.word	0x200004c4

08003594 <BSP_LCD_DrawRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8003594:	b590      	push	{r4, r7, lr}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	4604      	mov	r4, r0
 800359c:	4608      	mov	r0, r1
 800359e:	4611      	mov	r1, r2
 80035a0:	461a      	mov	r2, r3
 80035a2:	4623      	mov	r3, r4
 80035a4:	80fb      	strh	r3, [r7, #6]
 80035a6:	4603      	mov	r3, r0
 80035a8:	80bb      	strh	r3, [r7, #4]
 80035aa:	460b      	mov	r3, r1
 80035ac:	807b      	strh	r3, [r7, #2]
 80035ae:	4613      	mov	r3, r2
 80035b0:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 80035b2:	887a      	ldrh	r2, [r7, #2]
 80035b4:	88b9      	ldrh	r1, [r7, #4]
 80035b6:	88fb      	ldrh	r3, [r7, #6]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff ff77 	bl	80034ac <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos + Height - 1), Width);
 80035be:	88ba      	ldrh	r2, [r7, #4]
 80035c0:	883b      	ldrh	r3, [r7, #0]
 80035c2:	4413      	add	r3, r2
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	3b01      	subs	r3, #1
 80035c8:	b299      	uxth	r1, r3
 80035ca:	887a      	ldrh	r2, [r7, #2]
 80035cc:	88fb      	ldrh	r3, [r7, #6]
 80035ce:	4618      	mov	r0, r3
 80035d0:	f7ff ff6c 	bl	80034ac <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 80035d4:	883a      	ldrh	r2, [r7, #0]
 80035d6:	88b9      	ldrh	r1, [r7, #4]
 80035d8:	88fb      	ldrh	r3, [r7, #6]
 80035da:	4618      	mov	r0, r3
 80035dc:	f7ff ffa0 	bl	8003520 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width - 1), Ypos, Height);
 80035e0:	88fa      	ldrh	r2, [r7, #6]
 80035e2:	887b      	ldrh	r3, [r7, #2]
 80035e4:	4413      	add	r3, r2
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	3b01      	subs	r3, #1
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	883a      	ldrh	r2, [r7, #0]
 80035ee:	88b9      	ldrh	r1, [r7, #4]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f7ff ff95 	bl	8003520 <BSP_LCD_DrawVLine>
}
 80035f6:	bf00      	nop
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd90      	pop	{r4, r7, pc}
	...

08003600 <BSP_LCD_DrawBitmap>:
  * @param  Ypos: Bmp Y position in the LCD
  * @param  pBmp: Pointer to Bmp picture address
  * @retval None
  */
void BSP_LCD_DrawBitmap(uint16_t Xpos, uint16_t Ypos, uint8_t *pBmp)
{
 8003600:	b590      	push	{r4, r7, lr}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	4603      	mov	r3, r0
 8003608:	603a      	str	r2, [r7, #0]
 800360a:	80fb      	strh	r3, [r7, #6]
 800360c:	460b      	mov	r3, r1
 800360e:	80bb      	strh	r3, [r7, #4]
  uint32_t height = 0;
 8003610:	2300      	movs	r3, #0
 8003612:	60fb      	str	r3, [r7, #12]
  uint32_t width  = 0;
 8003614:	2300      	movs	r3, #0
 8003616:	60bb      	str	r3, [r7, #8]
  
  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	3312      	adds	r3, #18
 800361c:	781b      	ldrb	r3, [r3, #0]
 800361e:	461a      	mov	r2, r3
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	3313      	adds	r3, #19
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	021b      	lsls	r3, r3, #8
 8003628:	441a      	add	r2, r3
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	3314      	adds	r3, #20
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	041b      	lsls	r3, r3, #16
 8003632:	441a      	add	r2, r3
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	3315      	adds	r3, #21
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	061b      	lsls	r3, r3, #24
 800363c:	4413      	add	r3, r2
 800363e:	60bb      	str	r3, [r7, #8]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8003640:	683b      	ldr	r3, [r7, #0]
 8003642:	3316      	adds	r3, #22
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	461a      	mov	r2, r3
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	3317      	adds	r3, #23
 800364c:	781b      	ldrb	r3, [r3, #0]
 800364e:	021b      	lsls	r3, r3, #8
 8003650:	441a      	add	r2, r3
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	3318      	adds	r3, #24
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	041b      	lsls	r3, r3, #16
 800365a:	441a      	add	r2, r3
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	3319      	adds	r3, #25
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	061b      	lsls	r3, r3, #24
 8003664:	4413      	add	r3, r2
 8003666:	60fb      	str	r3, [r7, #12]
  
  SetDisplayWindow(Xpos, Ypos, width, height);
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	b29b      	uxth	r3, r3
 8003670:	88b9      	ldrh	r1, [r7, #4]
 8003672:	88f8      	ldrh	r0, [r7, #6]
 8003674:	f000 f934 	bl	80038e0 <SetDisplayWindow>
  
  if(lcd_drv->DrawBitmap != NULL)
 8003678:	4b0d      	ldr	r3, [pc, #52]	; (80036b0 <BSP_LCD_DrawBitmap+0xb0>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367e:	2b00      	cmp	r3, #0
 8003680:	d006      	beq.n	8003690 <BSP_LCD_DrawBitmap+0x90>
  {
    lcd_drv->DrawBitmap(Xpos, Ypos, pBmp);
 8003682:	4b0b      	ldr	r3, [pc, #44]	; (80036b0 <BSP_LCD_DrawBitmap+0xb0>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003688:	88b9      	ldrh	r1, [r7, #4]
 800368a:	88f8      	ldrh	r0, [r7, #6]
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	4798      	blx	r3
  } 
  SetDisplayWindow(0, 0, BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8003690:	f7ff fdd2 	bl	8003238 <BSP_LCD_GetXSize>
 8003694:	4603      	mov	r3, r0
 8003696:	461c      	mov	r4, r3
 8003698:	f7ff fdda 	bl	8003250 <BSP_LCD_GetYSize>
 800369c:	4603      	mov	r3, r0
 800369e:	4622      	mov	r2, r4
 80036a0:	2100      	movs	r1, #0
 80036a2:	2000      	movs	r0, #0
 80036a4:	f000 f91c 	bl	80038e0 <SetDisplayWindow>
}
 80036a8:	bf00      	nop
 80036aa:	3714      	adds	r7, #20
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd90      	pop	{r4, r7, pc}
 80036b0:	20000088 	.word	0x20000088

080036b4 <BSP_LCD_FillRect>:
  * @param  Width: Rectangle width  
  * @param  Height: Rectangle height
  * @retval None
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80036b4:	b5b0      	push	{r4, r5, r7, lr}
 80036b6:	b084      	sub	sp, #16
 80036b8:	af02      	add	r7, sp, #8
 80036ba:	4604      	mov	r4, r0
 80036bc:	4608      	mov	r0, r1
 80036be:	4611      	mov	r1, r2
 80036c0:	461a      	mov	r2, r3
 80036c2:	4623      	mov	r3, r4
 80036c4:	80fb      	strh	r3, [r7, #6]
 80036c6:	4603      	mov	r3, r0
 80036c8:	80bb      	strh	r3, [r7, #4]
 80036ca:	460b      	mov	r3, r1
 80036cc:	807b      	strh	r3, [r7, #2]
 80036ce:	4613      	mov	r3, r2
 80036d0:	803b      	strh	r3, [r7, #0]
  lcd_drv->FillRect(Xpos, Ypos, Width, Height, DrawProp.TextColor);
 80036d2:	4b08      	ldr	r3, [pc, #32]	; (80036f4 <BSP_LCD_FillRect+0x40>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	6b9c      	ldr	r4, [r3, #56]	; 0x38
 80036d8:	4b07      	ldr	r3, [pc, #28]	; (80036f8 <BSP_LCD_FillRect+0x44>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	b29b      	uxth	r3, r3
 80036de:	883d      	ldrh	r5, [r7, #0]
 80036e0:	887a      	ldrh	r2, [r7, #2]
 80036e2:	88b9      	ldrh	r1, [r7, #4]
 80036e4:	88f8      	ldrh	r0, [r7, #6]
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	462b      	mov	r3, r5
 80036ea:	47a0      	blx	r4
}
 80036ec:	bf00      	nop
 80036ee:	3708      	adds	r7, #8
 80036f0:	46bd      	mov	sp, r7
 80036f2:	bdb0      	pop	{r4, r5, r7, pc}
 80036f4:	20000088 	.word	0x20000088
 80036f8:	200004c4 	.word	0x200004c4

080036fc <DrawChar>:
  * @param  Ypos: Start column address
  * @param  pChar: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *pChar)
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b08a      	sub	sp, #40	; 0x28
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	603a      	str	r2, [r7, #0]
 8003706:	80fb      	strh	r3, [r7, #6]
 8003708:	460b      	mov	r3, r1
 800370a:	80bb      	strh	r3, [r7, #4]
  uint32_t counterh = 0, counterw = 0, index = 0;
 800370c:	2300      	movs	r3, #0
 800370e:	627b      	str	r3, [r7, #36]	; 0x24
 8003710:	2300      	movs	r3, #0
 8003712:	623b      	str	r3, [r7, #32]
 8003714:	2300      	movs	r3, #0
 8003716:	61bb      	str	r3, [r7, #24]
  uint16_t height = 0, width = 0;
 8003718:	2300      	movs	r3, #0
 800371a:	82fb      	strh	r3, [r7, #22]
 800371c:	2300      	movs	r3, #0
 800371e:	82bb      	strh	r3, [r7, #20]
  uint8_t offset = 0;
 8003720:	2300      	movs	r3, #0
 8003722:	74fb      	strb	r3, [r7, #19]
  uint8_t *pchar = NULL;
 8003724:	2300      	movs	r3, #0
 8003726:	60fb      	str	r3, [r7, #12]
  uint32_t line = 0;
 8003728:	2300      	movs	r3, #0
 800372a:	61fb      	str	r3, [r7, #28]
  
  height = DrawProp.pFont->Height;
 800372c:	4b63      	ldr	r3, [pc, #396]	; (80038bc <DrawChar+0x1c0>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	88db      	ldrh	r3, [r3, #6]
 8003732:	82fb      	strh	r3, [r7, #22]
  width  = DrawProp.pFont->Width;
 8003734:	4b61      	ldr	r3, [pc, #388]	; (80038bc <DrawChar+0x1c0>)
 8003736:	689b      	ldr	r3, [r3, #8]
 8003738:	889b      	ldrh	r3, [r3, #4]
 800373a:	82bb      	strh	r3, [r7, #20]
  
  /* Fill bitmap header*/
  *(uint16_t *) (bitmap + 2) = (uint16_t)(height*width*2+OFFSET_BITMAP);
 800373c:	8afb      	ldrh	r3, [r7, #22]
 800373e:	8aba      	ldrh	r2, [r7, #20]
 8003740:	fb02 f303 	mul.w	r3, r2, r3
 8003744:	b29b      	uxth	r3, r3
 8003746:	331b      	adds	r3, #27
 8003748:	b29b      	uxth	r3, r3
 800374a:	4a5d      	ldr	r2, [pc, #372]	; (80038c0 <DrawChar+0x1c4>)
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	b29b      	uxth	r3, r3
 8003750:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 4) = (uint16_t)((height*width*2+OFFSET_BITMAP)>>16);
 8003752:	8afb      	ldrh	r3, [r7, #22]
 8003754:	8aba      	ldrh	r2, [r7, #20]
 8003756:	fb02 f303 	mul.w	r3, r2, r3
 800375a:	331b      	adds	r3, #27
 800375c:	005b      	lsls	r3, r3, #1
 800375e:	141a      	asrs	r2, r3, #16
 8003760:	4b58      	ldr	r3, [pc, #352]	; (80038c4 <DrawChar+0x1c8>)
 8003762:	b292      	uxth	r2, r2
 8003764:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 10) = OFFSET_BITMAP;
 8003766:	4b58      	ldr	r3, [pc, #352]	; (80038c8 <DrawChar+0x1cc>)
 8003768:	2236      	movs	r2, #54	; 0x36
 800376a:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 18) = (uint16_t)(width);
 800376c:	4a57      	ldr	r2, [pc, #348]	; (80038cc <DrawChar+0x1d0>)
 800376e:	8abb      	ldrh	r3, [r7, #20]
 8003770:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 20) = (uint16_t)((width)>>16);
 8003772:	8abb      	ldrh	r3, [r7, #20]
 8003774:	141a      	asrs	r2, r3, #16
 8003776:	4b56      	ldr	r3, [pc, #344]	; (80038d0 <DrawChar+0x1d4>)
 8003778:	b292      	uxth	r2, r2
 800377a:	801a      	strh	r2, [r3, #0]
  *(uint16_t *) (bitmap + 22) = (uint16_t)(height);
 800377c:	4a55      	ldr	r2, [pc, #340]	; (80038d4 <DrawChar+0x1d8>)
 800377e:	8afb      	ldrh	r3, [r7, #22]
 8003780:	8013      	strh	r3, [r2, #0]
  *(uint16_t *) (bitmap + 24) = (uint16_t)((height)>>16);
 8003782:	8afb      	ldrh	r3, [r7, #22]
 8003784:	141a      	asrs	r2, r3, #16
 8003786:	4b54      	ldr	r3, [pc, #336]	; (80038d8 <DrawChar+0x1dc>)
 8003788:	b292      	uxth	r2, r2
 800378a:	801a      	strh	r2, [r3, #0]
  
  offset =  8 *((width + 7)/8) - width ;
 800378c:	8abb      	ldrh	r3, [r7, #20]
 800378e:	3307      	adds	r3, #7
 8003790:	2b00      	cmp	r3, #0
 8003792:	da00      	bge.n	8003796 <DrawChar+0x9a>
 8003794:	3307      	adds	r3, #7
 8003796:	10db      	asrs	r3, r3, #3
 8003798:	b2db      	uxtb	r3, r3
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	b2da      	uxtb	r2, r3
 800379e:	8abb      	ldrh	r3, [r7, #20]
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	74fb      	strb	r3, [r7, #19]
  
  for(counterh = 0; counterh < height; counterh++)
 80037a6:	2300      	movs	r3, #0
 80037a8:	627b      	str	r3, [r7, #36]	; 0x24
 80037aa:	e078      	b.n	800389e <DrawChar+0x1a2>
  {
    pchar = ((uint8_t *)pChar + (width + 7)/8 * counterh);
 80037ac:	8abb      	ldrh	r3, [r7, #20]
 80037ae:	3307      	adds	r3, #7
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	da00      	bge.n	80037b6 <DrawChar+0xba>
 80037b4:	3307      	adds	r3, #7
 80037b6:	10db      	asrs	r3, r3, #3
 80037b8:	461a      	mov	r2, r3
 80037ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037bc:	fb02 f303 	mul.w	r3, r2, r3
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	4413      	add	r3, r2
 80037c4:	60fb      	str	r3, [r7, #12]
    
    if(((width + 7)/8) == 3)
 80037c6:	8abb      	ldrh	r3, [r7, #20]
 80037c8:	3b11      	subs	r3, #17
 80037ca:	2b07      	cmp	r3, #7
 80037cc:	d80c      	bhi.n	80037e8 <DrawChar+0xec>
    {
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	041a      	lsls	r2, r3, #16
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	3301      	adds	r3, #1
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	021b      	lsls	r3, r3, #8
 80037dc:	4313      	orrs	r3, r2
 80037de:	68fa      	ldr	r2, [r7, #12]
 80037e0:	3202      	adds	r2, #2
 80037e2:	7812      	ldrb	r2, [r2, #0]
 80037e4:	4313      	orrs	r3, r2
 80037e6:	61fb      	str	r3, [r7, #28]
    }
    
    if(((width + 7)/8) == 2)
 80037e8:	8abb      	ldrh	r3, [r7, #20]
 80037ea:	3b09      	subs	r3, #9
 80037ec:	2b07      	cmp	r3, #7
 80037ee:	d807      	bhi.n	8003800 <DrawChar+0x104>
    {
      line =  (pchar[0]<< 8) | pchar[1];
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	021b      	lsls	r3, r3, #8
 80037f6:	68fa      	ldr	r2, [r7, #12]
 80037f8:	3201      	adds	r2, #1
 80037fa:	7812      	ldrb	r2, [r2, #0]
 80037fc:	4313      	orrs	r3, r2
 80037fe:	61fb      	str	r3, [r7, #28]
    }
    
    if(((width + 7)/8) == 1)
 8003800:	8abb      	ldrh	r3, [r7, #20]
 8003802:	3b01      	subs	r3, #1
 8003804:	2b07      	cmp	r3, #7
 8003806:	d802      	bhi.n	800380e <DrawChar+0x112>
    {
      line =  pchar[0];
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	781b      	ldrb	r3, [r3, #0]
 800380c:	61fb      	str	r3, [r7, #28]
    }    
    
    for (counterw = 0; counterw < width; counterw++)
 800380e:	2300      	movs	r3, #0
 8003810:	623b      	str	r3, [r7, #32]
 8003812:	e03d      	b.n	8003890 <DrawChar+0x194>
    {
      /* Image in the bitmap is written from the bottom to the top */
      /* Need to invert image in the bitmap */
      index = (((height-counterh-1)*width)+(counterw))*2+OFFSET_BITMAP;
 8003814:	8afa      	ldrh	r2, [r7, #22]
 8003816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	3b01      	subs	r3, #1
 800381c:	8aba      	ldrh	r2, [r7, #20]
 800381e:	fb03 f202 	mul.w	r2, r3, r2
 8003822:	6a3b      	ldr	r3, [r7, #32]
 8003824:	4413      	add	r3, r2
 8003826:	331b      	adds	r3, #27
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	61bb      	str	r3, [r7, #24]
      if(line & (1 << (width- counterw + offset- 1))) 
 800382c:	8aba      	ldrh	r2, [r7, #20]
 800382e:	6a3b      	ldr	r3, [r7, #32]
 8003830:	1ad2      	subs	r2, r2, r3
 8003832:	7cfb      	ldrb	r3, [r7, #19]
 8003834:	4413      	add	r3, r2
 8003836:	3b01      	subs	r3, #1
 8003838:	2201      	movs	r2, #1
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	461a      	mov	r2, r3
 8003840:	69fb      	ldr	r3, [r7, #28]
 8003842:	4013      	ands	r3, r2
 8003844:	2b00      	cmp	r3, #0
 8003846:	d010      	beq.n	800386a <DrawChar+0x16e>
      {
        bitmap[index] = (uint8_t)DrawProp.TextColor;
 8003848:	4b1c      	ldr	r3, [pc, #112]	; (80038bc <DrawChar+0x1c0>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	b2d9      	uxtb	r1, r3
 800384e:	4a23      	ldr	r2, [pc, #140]	; (80038dc <DrawChar+0x1e0>)
 8003850:	69bb      	ldr	r3, [r7, #24]
 8003852:	4413      	add	r3, r2
 8003854:	460a      	mov	r2, r1
 8003856:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.TextColor >> 8);
 8003858:	4b18      	ldr	r3, [pc, #96]	; (80038bc <DrawChar+0x1c0>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	0a1a      	lsrs	r2, r3, #8
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	3301      	adds	r3, #1
 8003862:	b2d1      	uxtb	r1, r2
 8003864:	4a1d      	ldr	r2, [pc, #116]	; (80038dc <DrawChar+0x1e0>)
 8003866:	54d1      	strb	r1, [r2, r3]
 8003868:	e00f      	b.n	800388a <DrawChar+0x18e>
      }
      else
      {
        bitmap[index] = (uint8_t)DrawProp.BackColor;
 800386a:	4b14      	ldr	r3, [pc, #80]	; (80038bc <DrawChar+0x1c0>)
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	b2d9      	uxtb	r1, r3
 8003870:	4a1a      	ldr	r2, [pc, #104]	; (80038dc <DrawChar+0x1e0>)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	4413      	add	r3, r2
 8003876:	460a      	mov	r2, r1
 8003878:	701a      	strb	r2, [r3, #0]
        bitmap[index+1] = (uint8_t)(DrawProp.BackColor >> 8);
 800387a:	4b10      	ldr	r3, [pc, #64]	; (80038bc <DrawChar+0x1c0>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	0a1a      	lsrs	r2, r3, #8
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	3301      	adds	r3, #1
 8003884:	b2d1      	uxtb	r1, r2
 8003886:	4a15      	ldr	r2, [pc, #84]	; (80038dc <DrawChar+0x1e0>)
 8003888:	54d1      	strb	r1, [r2, r3]
    for (counterw = 0; counterw < width; counterw++)
 800388a:	6a3b      	ldr	r3, [r7, #32]
 800388c:	3301      	adds	r3, #1
 800388e:	623b      	str	r3, [r7, #32]
 8003890:	8abb      	ldrh	r3, [r7, #20]
 8003892:	6a3a      	ldr	r2, [r7, #32]
 8003894:	429a      	cmp	r2, r3
 8003896:	d3bd      	bcc.n	8003814 <DrawChar+0x118>
  for(counterh = 0; counterh < height; counterh++)
 8003898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389a:	3301      	adds	r3, #1
 800389c:	627b      	str	r3, [r7, #36]	; 0x24
 800389e:	8afb      	ldrh	r3, [r7, #22]
 80038a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d382      	bcc.n	80037ac <DrawChar+0xb0>
      } 
    }
  }
  BSP_LCD_DrawBitmap(Xpos, Ypos, bitmap);
 80038a6:	88b9      	ldrh	r1, [r7, #4]
 80038a8:	88fb      	ldrh	r3, [r7, #6]
 80038aa:	4a0c      	ldr	r2, [pc, #48]	; (80038dc <DrawChar+0x1e0>)
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7ff fea7 	bl	8003600 <BSP_LCD_DrawBitmap>
}
 80038b2:	bf00      	nop
 80038b4:	3728      	adds	r7, #40	; 0x28
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	200004c4 	.word	0x200004c4
 80038c0:	200004d2 	.word	0x200004d2
 80038c4:	200004d4 	.word	0x200004d4
 80038c8:	200004da 	.word	0x200004da
 80038cc:	200004e2 	.word	0x200004e2
 80038d0:	200004e4 	.word	0x200004e4
 80038d4:	200004e6 	.word	0x200004e6
 80038d8:	200004e8 	.word	0x200004e8
 80038dc:	200004d0 	.word	0x200004d0

080038e0 <SetDisplayWindow>:
  * @param  Width: LCD window width
  * @param  Height: LCD window height  
  * @retval None
  */
static void SetDisplayWindow(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 80038e0:	b590      	push	{r4, r7, lr}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	4604      	mov	r4, r0
 80038e8:	4608      	mov	r0, r1
 80038ea:	4611      	mov	r1, r2
 80038ec:	461a      	mov	r2, r3
 80038ee:	4623      	mov	r3, r4
 80038f0:	80fb      	strh	r3, [r7, #6]
 80038f2:	4603      	mov	r3, r0
 80038f4:	80bb      	strh	r3, [r7, #4]
 80038f6:	460b      	mov	r3, r1
 80038f8:	807b      	strh	r3, [r7, #2]
 80038fa:	4613      	mov	r3, r2
 80038fc:	803b      	strh	r3, [r7, #0]
  if(lcd_drv->SetDisplayWindow != NULL)
 80038fe:	4b08      	ldr	r3, [pc, #32]	; (8003920 <SetDisplayWindow+0x40>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	69db      	ldr	r3, [r3, #28]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d007      	beq.n	8003918 <SetDisplayWindow+0x38>
  {
    lcd_drv->SetDisplayWindow(Xpos, Ypos, Width, Height);
 8003908:	4b05      	ldr	r3, [pc, #20]	; (8003920 <SetDisplayWindow+0x40>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	69dc      	ldr	r4, [r3, #28]
 800390e:	883b      	ldrh	r3, [r7, #0]
 8003910:	887a      	ldrh	r2, [r7, #2]
 8003912:	88b9      	ldrh	r1, [r7, #4]
 8003914:	88f8      	ldrh	r0, [r7, #6]
 8003916:	47a0      	blx	r4
  }  
}
 8003918:	bf00      	nop
 800391a:	370c      	adds	r7, #12
 800391c:	46bd      	mov	sp, r7
 800391e:	bd90      	pop	{r4, r7, pc}
 8003920:	20000088 	.word	0x20000088

08003924 <__NVIC_EnableIRQ>:
{
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	4603      	mov	r3, r0
 800392c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800392e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003932:	2b00      	cmp	r3, #0
 8003934:	db0b      	blt.n	800394e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003936:	79fb      	ldrb	r3, [r7, #7]
 8003938:	f003 021f 	and.w	r2, r3, #31
 800393c:	4906      	ldr	r1, [pc, #24]	; (8003958 <__NVIC_EnableIRQ+0x34>)
 800393e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003942:	095b      	lsrs	r3, r3, #5
 8003944:	2001      	movs	r0, #1
 8003946:	fa00 f202 	lsl.w	r2, r0, r2
 800394a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	bc80      	pop	{r7}
 8003956:	4770      	bx	lr
 8003958:	e000e100 	.word	0xe000e100

0800395c <__NVIC_SetPriority>:
{
 800395c:	b480      	push	{r7}
 800395e:	b083      	sub	sp, #12
 8003960:	af00      	add	r7, sp, #0
 8003962:	4603      	mov	r3, r0
 8003964:	6039      	str	r1, [r7, #0]
 8003966:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800396c:	2b00      	cmp	r3, #0
 800396e:	db0a      	blt.n	8003986 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	b2da      	uxtb	r2, r3
 8003974:	490c      	ldr	r1, [pc, #48]	; (80039a8 <__NVIC_SetPriority+0x4c>)
 8003976:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800397a:	0112      	lsls	r2, r2, #4
 800397c:	b2d2      	uxtb	r2, r2
 800397e:	440b      	add	r3, r1
 8003980:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003984:	e00a      	b.n	800399c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	b2da      	uxtb	r2, r3
 800398a:	4908      	ldr	r1, [pc, #32]	; (80039ac <__NVIC_SetPriority+0x50>)
 800398c:	79fb      	ldrb	r3, [r7, #7]
 800398e:	f003 030f 	and.w	r3, r3, #15
 8003992:	3b04      	subs	r3, #4
 8003994:	0112      	lsls	r2, r2, #4
 8003996:	b2d2      	uxtb	r2, r2
 8003998:	440b      	add	r3, r1
 800399a:	761a      	strb	r2, [r3, #24]
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bc80      	pop	{r7}
 80039a4:	4770      	bx	lr
 80039a6:	bf00      	nop
 80039a8:	e000e100 	.word	0xe000e100
 80039ac:	e000ed00 	.word	0xe000ed00

080039b0 <LcdDirRead>:

#elif   LCD_SPI_MODE == 2
/* Fullduplex SPI : the direction is fix */
extern inline void LcdDirRead(uint32_t d);
inline void LcdDirRead(uint32_t d)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_SCK);
 80039b8:	4b19      	ldr	r3, [pc, #100]	; (8003a20 <LcdDirRead+0x70>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80039c0:	4a17      	ldr	r2, [pc, #92]	; (8003a20 <LcdDirRead+0x70>)
 80039c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80039c6:	6013      	str	r3, [r2, #0]
  while(d--)
 80039c8:	e008      	b.n	80039dc <LcdDirRead+0x2c>
  {
    GPIOX_ODR(LCD_SCK) = 0;
 80039ca:	4b16      	ldr	r3, [pc, #88]	; (8003a24 <LcdDirRead+0x74>)
 80039cc:	2200      	movs	r2, #0
 80039ce:	601a      	str	r2, [r3, #0]
    LCD_READ_DELAY;
 80039d0:	2000      	movs	r0, #0
 80039d2:	f000 fb7f 	bl	80040d4 <LCD_IO_Delay>
    GPIOX_ODR(LCD_SCK) = 1;
 80039d6:	4b13      	ldr	r3, [pc, #76]	; (8003a24 <LcdDirRead+0x74>)
 80039d8:	2201      	movs	r2, #1
 80039da:	601a      	str	r2, [r3, #0]
  while(d--)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	1e5a      	subs	r2, r3, #1
 80039e0:	607a      	str	r2, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1f1      	bne.n	80039ca <LcdDirRead+0x1a>
  }
  GPIOX_MODE(MODE_PP_ALTER_50MHZ, LCD_SCK);
 80039e6:	4b0e      	ldr	r3, [pc, #56]	; (8003a20 <LcdDirRead+0x70>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80039ee:	4a0c      	ldr	r2, [pc, #48]	; (8003a20 <LcdDirRead+0x70>)
 80039f0:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 80039f4:	6013      	str	r3, [r2, #0]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 80039f6:	e002      	b.n	80039fe <LcdDirRead+0x4e>
    d = SPIX->DR;
 80039f8:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <LcdDirRead+0x78>)
 80039fa:	68db      	ldr	r3, [r3, #12]
 80039fc:	607b      	str	r3, [r7, #4]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 80039fe:	4b0b      	ldr	r3, [pc, #44]	; (8003a2c <LcdDirRead+0x7c>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d1f8      	bne.n	80039f8 <LcdDirRead+0x48>
  SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | (LCD_SPI_SPD_READ << SPI_CR1_BR_Pos) | SPI_CR1_RXONLY;
 8003a06:	4b08      	ldr	r3, [pc, #32]	; (8003a28 <LcdDirRead+0x78>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f423 6387 	bic.w	r3, r3, #1080	; 0x438
 8003a0e:	4a06      	ldr	r2, [pc, #24]	; (8003a28 <LcdDirRead+0x78>)
 8003a10:	f443 6383 	orr.w	r3, r3, #1048	; 0x418
 8003a14:	6013      	str	r3, [r2, #0]
}
 8003a16:	bf00      	nop
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}
 8003a1e:	bf00      	nop
 8003a20:	40010c04 	.word	0x40010c04
 8003a24:	422181b4 	.word	0x422181b4
 8003a28:	40003800 	.word	0x40003800
 8003a2c:	42070100 	.word	0x42070100

08003a30 <LcdDirWrite>:

extern inline void LcdDirWrite(void);
inline void LcdDirWrite(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b082      	sub	sp, #8
 8003a34:	af00      	add	r7, sp, #0
  volatile uint32_t d8 __attribute__((unused));
  SPIX->CR1 &= ~SPI_CR1_SPE;
 8003a36:	4b15      	ldr	r3, [pc, #84]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a14      	ldr	r2, [pc, #80]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a40:	6013      	str	r3, [r2, #0]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003a42:	e002      	b.n	8003a4a <LcdDirWrite+0x1a>
    d8 = SPIX->DR;
 8003a44:	4b11      	ldr	r3, [pc, #68]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	607b      	str	r3, [r7, #4]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003a4a:	4b11      	ldr	r3, [pc, #68]	; (8003a90 <LcdDirWrite+0x60>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d1f8      	bne.n	8003a44 <LcdDirWrite+0x14>
  SPIX->CR1 = (SPIX->CR1 & ~(SPI_CR1_BR | SPI_CR1_RXONLY)) | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 8003a52:	4b0e      	ldr	r3, [pc, #56]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f423 6387 	bic.w	r3, r3, #1080	; 0x438
 8003a5a:	4a0c      	ldr	r2, [pc, #48]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a5c:	f043 0308 	orr.w	r3, r3, #8
 8003a60:	6013      	str	r3, [r2, #0]
  LCD_IO_Delay(2 ^ LCD_SPI_SPD_READ);
 8003a62:	2001      	movs	r0, #1
 8003a64:	f000 fb36 	bl	80040d4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003a68:	e002      	b.n	8003a70 <LcdDirWrite+0x40>
    d8 = SPIX->DR;
 8003a6a:	4b08      	ldr	r3, [pc, #32]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a6c:	68db      	ldr	r3, [r3, #12]
 8003a6e:	607b      	str	r3, [r7, #4]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003a70:	4b07      	ldr	r3, [pc, #28]	; (8003a90 <LcdDirWrite+0x60>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d1f8      	bne.n	8003a6a <LcdDirWrite+0x3a>
  SPIX->CR1 |= SPI_CR1_SPE;
 8003a78:	4b04      	ldr	r3, [pc, #16]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a03      	ldr	r2, [pc, #12]	; (8003a8c <LcdDirWrite+0x5c>)
 8003a7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a82:	6013      	str	r3, [r2, #0]
}
 8003a84:	bf00      	nop
 8003a86:	3708      	adds	r7, #8
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40003800 	.word	0x40003800
 8003a90:	42070100 	.word	0x42070100

08003a94 <LcdWrite8>:
#endif

//-----------------------------------------------------------------------------
extern inline void LcdWrite8(uint8_t d8);
inline void LcdWrite8(uint8_t d8)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	71fb      	strb	r3, [r7, #7]
  SPIX->DR = d8;
 8003a9e:	4a08      	ldr	r2, [pc, #32]	; (8003ac0 <LcdWrite8+0x2c>)
 8003aa0:	79fb      	ldrb	r3, [r7, #7]
 8003aa2:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(2);
 8003aa4:	2002      	movs	r0, #2
 8003aa6:	f000 fb15 	bl	80040d4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8003aaa:	bf00      	nop
 8003aac:	4b05      	ldr	r3, [pc, #20]	; (8003ac4 <LcdWrite8+0x30>)
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1fb      	bne.n	8003aac <LcdWrite8+0x18>
}
 8003ab4:	bf00      	nop
 8003ab6:	bf00      	nop
 8003ab8:	3708      	adds	r7, #8
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	40003800 	.word	0x40003800
 8003ac4:	4207011c 	.word	0x4207011c

08003ac8 <LcdCmdWrite8>:
}

//-----------------------------------------------------------------------------
extern inline void LcdCmdWrite8(uint8_t cmd8);
inline void LcdCmdWrite8(uint8_t cmd8)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	71fb      	strb	r3, [r7, #7]
  LCD_RS_CMD;
 8003ad2:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <LcdCmdWrite8+0x34>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]
  SPIX->DR = cmd8;
 8003ad8:	4a09      	ldr	r2, [pc, #36]	; (8003b00 <LcdCmdWrite8+0x38>)
 8003ada:	79fb      	ldrb	r3, [r7, #7]
 8003adc:	60d3      	str	r3, [r2, #12]
  LCD_IO_Delay(2);
 8003ade:	2002      	movs	r0, #2
 8003ae0:	f000 faf8 	bl	80040d4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8003ae4:	bf00      	nop
 8003ae6:	4b07      	ldr	r3, [pc, #28]	; (8003b04 <LcdCmdWrite8+0x3c>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1fb      	bne.n	8003ae6 <LcdCmdWrite8+0x1e>
  LCD_RS_DATA;
 8003aee:	4b03      	ldr	r3, [pc, #12]	; (8003afc <LcdCmdWrite8+0x34>)
 8003af0:	2201      	movs	r2, #1
 8003af2:	601a      	str	r2, [r3, #0]
}
 8003af4:	bf00      	nop
 8003af6:	3708      	adds	r7, #8
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}
 8003afc:	422181ac 	.word	0x422181ac
 8003b00:	40003800 	.word	0x40003800
 8003b04:	4207011c 	.word	0x4207011c

08003b08 <WaitForDmaEnd>:
#ifndef osFeature_Semaphore
/* no FreeRtos */

extern inline void WaitForDmaEnd(void);
inline void WaitForDmaEnd(void)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	af00      	add	r7, sp, #0
  while(LCD_IO_DmaTransferStatus);
 8003b0c:	bf00      	nop
 8003b0e:	4b04      	ldr	r3, [pc, #16]	; (8003b20 <WaitForDmaEnd+0x18>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1fb      	bne.n	8003b0e <WaitForDmaEnd+0x6>
}
 8003b16:	bf00      	nop
 8003b18:	bf00      	nop
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bc80      	pop	{r7}
 8003b1e:	4770      	bx	lr
 8003b20:	20000838 	.word	0x20000838

08003b24 <DMA1_Channel5_IRQHandler>:
//-----------------------------------------------------------------------------
/* SPI TX on DMA */

//-----------------------------------------------------------------------------
void DMAX_CHANNEL_IRQHANDLER(LCD_DMA_TX)(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
  if(DMAX(LCD_DMA_TX)->ISR & DMAX_ISR_TCIF(LCD_DMA_TX))
 8003b28:	4b17      	ldr	r3, [pc, #92]	; (8003b88 <DMA1_Channel5_IRQHandler+0x64>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d023      	beq.n	8003b7c <DMA1_Channel5_IRQHandler+0x58>
  {
    DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CTCIF(LCD_DMA_TX);
 8003b34:	4b14      	ldr	r3, [pc, #80]	; (8003b88 <DMA1_Channel5_IRQHandler+0x64>)
 8003b36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003b3a:	605a      	str	r2, [r3, #4]
    DMAX_CHANNEL(LCD_DMA_TX)->CCR = 0;
 8003b3c:	4b13      	ldr	r3, [pc, #76]	; (8003b8c <DMA1_Channel5_IRQHandler+0x68>)
 8003b3e:	2200      	movs	r2, #0
 8003b40:	601a      	str	r2, [r3, #0]
    while(DMAX_CHANNEL(LCD_DMA_TX)->CCR & DMA_CCR_EN);
 8003b42:	bf00      	nop
 8003b44:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <DMA1_Channel5_IRQHandler+0x68>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1f9      	bne.n	8003b44 <DMA1_Channel5_IRQHandler+0x20>
    BITBAND_ACCESS(SPIX->CR2, SPI_CR2_TXDMAEN_Pos) = 0;
 8003b50:	4b0f      	ldr	r3, [pc, #60]	; (8003b90 <DMA1_Channel5_IRQHandler+0x6c>)
 8003b52:	2200      	movs	r2, #0
 8003b54:	601a      	str	r2, [r3, #0]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_BSY_Pos));
 8003b56:	bf00      	nop
 8003b58:	4b0e      	ldr	r3, [pc, #56]	; (8003b94 <DMA1_Channel5_IRQHandler+0x70>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1fb      	bne.n	8003b58 <DMA1_Channel5_IRQHandler+0x34>
    LCD_IO_Delay(2 ^ LCD_SPI_SPD_WRITE);
 8003b60:	2003      	movs	r0, #3
 8003b62:	f000 fab7 	bl	80040d4 <LCD_IO_Delay>

    if(LCD_IO_DmaTransferStatus == 1) /* last transfer end ? */
 8003b66:	4b0c      	ldr	r3, [pc, #48]	; (8003b98 <DMA1_Channel5_IRQHandler+0x74>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d102      	bne.n	8003b74 <DMA1_Channel5_IRQHandler+0x50>
      LCD_CS_OFF;
 8003b6e:	4b0b      	ldr	r3, [pc, #44]	; (8003b9c <DMA1_Channel5_IRQHandler+0x78>)
 8003b70:	2201      	movs	r2, #1
 8003b72:	601a      	str	r2, [r3, #0]

    #ifndef osFeature_Semaphore
    /* no FreeRtos */
    LCD_IO_DmaTransferStatus = 0;
 8003b74:	4b08      	ldr	r3, [pc, #32]	; (8003b98 <DMA1_Channel5_IRQHandler+0x74>)
 8003b76:	2200      	movs	r2, #0
 8003b78:	601a      	str	r2, [r3, #0]
    osSemaphoreRelease(spiDmaBinSemHandle);
    #endif // #else osFeature_Semaphore
  }
  else
    DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_TX);
}
 8003b7a:	e003      	b.n	8003b84 <DMA1_Channel5_IRQHandler+0x60>
    DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_TX);
 8003b7c:	4b02      	ldr	r3, [pc, #8]	; (8003b88 <DMA1_Channel5_IRQHandler+0x64>)
 8003b7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b82:	605a      	str	r2, [r3, #4]
}
 8003b84:	bf00      	nop
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	40020000 	.word	0x40020000
 8003b8c:	40020058 	.word	0x40020058
 8003b90:	42070084 	.word	0x42070084
 8003b94:	4207011c 	.word	0x4207011c
 8003b98:	20000838 	.word	0x20000838
 8003b9c:	422181b0 	.word	0x422181b0

08003ba0 <LCD_IO_WriteMultiData>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData(void * pData, uint32_t Size, uint32_t dmacr)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b085      	sub	sp, #20
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	60f8      	str	r0, [r7, #12]
 8003ba8:	60b9      	str	r1, [r7, #8]
 8003baa:	607a      	str	r2, [r7, #4]
  DMAX(LCD_DMA_TX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_TX);
 8003bac:	4b19      	ldr	r3, [pc, #100]	; (8003c14 <LCD_IO_WriteMultiData+0x74>)
 8003bae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003bb2:	605a      	str	r2, [r3, #4]
  SPIX->CR1 &= ~SPI_CR1_SPE;           /* SPI stop */
 8003bb4:	4b18      	ldr	r3, [pc, #96]	; (8003c18 <LCD_IO_WriteMultiData+0x78>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a17      	ldr	r2, [pc, #92]	; (8003c18 <LCD_IO_WriteMultiData+0x78>)
 8003bba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bbe:	6013      	str	r3, [r2, #0]
  DMAX_CHANNEL(LCD_DMA_TX)->CCR = 0;   /* DMA stop */
 8003bc0:	4b16      	ldr	r3, [pc, #88]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_TX)->CCR & DMA_CCR_EN);
 8003bc6:	bf00      	nop
 8003bc8:	4b14      	ldr	r3, [pc, #80]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f003 0301 	and.w	r3, r3, #1
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d1f9      	bne.n	8003bc8 <LCD_IO_WriteMultiData+0x28>
  DMAX_CHANNEL(LCD_DMA_TX)->CMAR = (uint32_t)pData;
 8003bd4:	4a11      	ldr	r2, [pc, #68]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	60d3      	str	r3, [r2, #12]
  DMAX_CHANNEL(LCD_DMA_TX)->CPAR = (uint32_t)&SPIX->DR;
 8003bda:	4b10      	ldr	r3, [pc, #64]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003bdc:	4a10      	ldr	r2, [pc, #64]	; (8003c20 <LCD_IO_WriteMultiData+0x80>)
 8003bde:	609a      	str	r2, [r3, #8]
  DMAX_CHANNEL(LCD_DMA_TX)->CNDTR = Size;
 8003be0:	4a0e      	ldr	r2, [pc, #56]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	6053      	str	r3, [r2, #4]
  DMAX_CHANNEL(LCD_DMA_TX)->CCR = dmacr;
 8003be6:	4a0d      	ldr	r2, [pc, #52]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6013      	str	r3, [r2, #0]
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_TXDMAEN_Pos) = 1;
 8003bec:	4b0d      	ldr	r3, [pc, #52]	; (8003c24 <LCD_IO_WriteMultiData+0x84>)
 8003bee:	2201      	movs	r2, #1
 8003bf0:	601a      	str	r2, [r3, #0]
  SPIX->CR1 |= SPI_CR1_SPE;
 8003bf2:	4b09      	ldr	r3, [pc, #36]	; (8003c18 <LCD_IO_WriteMultiData+0x78>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a08      	ldr	r2, [pc, #32]	; (8003c18 <LCD_IO_WriteMultiData+0x78>)
 8003bf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003bfc:	6013      	str	r3, [r2, #0]
  DMAX_CHANNEL(LCD_DMA_TX)->CCR |= DMA_CCR_EN;
 8003bfe:	4b07      	ldr	r3, [pc, #28]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a06      	ldr	r2, [pc, #24]	; (8003c1c <LCD_IO_WriteMultiData+0x7c>)
 8003c04:	f043 0301 	orr.w	r3, r3, #1
 8003c08:	6013      	str	r3, [r2, #0]
}
 8003c0a:	bf00      	nop
 8003c0c:	3714      	adds	r7, #20
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bc80      	pop	{r7}
 8003c12:	4770      	bx	lr
 8003c14:	40020000 	.word	0x40020000
 8003c18:	40003800 	.word	0x40003800
 8003c1c:	40020058 	.word	0x40020058
 8003c20:	4000380c 	.word	0x4000380c
 8003c24:	42070084 	.word	0x42070084

08003c28 <LCD_IO_WriteMultiData8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData8(uint8_t * pData, uint32_t Size, uint32_t dinc)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
  uint32_t dmacr;
  static uint8_t d8s;
  if(!dinc)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d109      	bne.n	8003c4e <LCD_IO_WriteMultiData8+0x26>
  {
    d8s = *pData;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	781a      	ldrb	r2, [r3, #0]
 8003c3e:	4b20      	ldr	r3, [pc, #128]	; (8003cc0 <LCD_IO_WriteMultiData8+0x98>)
 8003c40:	701a      	strb	r2, [r3, #0]
    pData = &d8s;
 8003c42:	4b1f      	ldr	r3, [pc, #124]	; (8003cc0 <LCD_IO_WriteMultiData8+0x98>)
 8003c44:	60fb      	str	r3, [r7, #12]
    dmacr = DMA_CCR_TCIE | (0 << DMA_CCR_MSIZE_Pos) |
 8003c46:	f241 0312 	movw	r3, #4114	; 0x1012
 8003c4a:	617b      	str	r3, [r7, #20]
 8003c4c:	e030      	b.n	8003cb0 <LCD_IO_WriteMultiData8+0x88>
            (0 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (0 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);
  }
  else
    dmacr = DMA_CCR_TCIE | (0 << DMA_CCR_MSIZE_Pos) |
 8003c4e:	f241 0392 	movw	r3, #4242	; 0x1092
 8003c52:	617b      	str	r3, [r7, #20]
            (0 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (1 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);

  while(Size)
 8003c54:	e02c      	b.n	8003cb0 <LCD_IO_WriteMultiData8+0x88>
  {
    if(Size <= DMA_MAXSIZE)
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d80f      	bhi.n	8003c80 <LCD_IO_WriteMultiData8+0x58>
    {
      LCD_IO_DmaTransferStatus = 1;     /* last transfer */
 8003c60:	4b18      	ldr	r3, [pc, #96]	; (8003cc4 <LCD_IO_WriteMultiData8+0x9c>)
 8003c62:	2201      	movs	r2, #1
 8003c64:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, Size, dmacr);
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	68b9      	ldr	r1, [r7, #8]
 8003c6a:	68f8      	ldr	r0, [r7, #12]
 8003c6c:	f7ff ff98 	bl	8003ba0 <LCD_IO_WriteMultiData>
      Size = 0;
 8003c70:	2300      	movs	r3, #0
 8003c72:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT == 1
      if(dinc)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d01a      	beq.n	8003cb0 <LCD_IO_WriteMultiData8+0x88>
        WaitForDmaEnd();
 8003c7a:	f7ff ff45 	bl	8003b08 <WaitForDmaEnd>
 8003c7e:	e017      	b.n	8003cb0 <LCD_IO_WriteMultiData8+0x88>
      #endif
    }
    else
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8003c80:	4b10      	ldr	r3, [pc, #64]	; (8003cc4 <LCD_IO_WriteMultiData8+0x9c>)
 8003c82:	2202      	movs	r2, #2
 8003c84:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, DMA_MAXSIZE, dmacr);
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f7ff ff87 	bl	8003ba0 <LCD_IO_WriteMultiData>
      if(dinc)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d004      	beq.n	8003ca2 <LCD_IO_WriteMultiData8+0x7a>
        pData+= DMA_MAXSIZE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003c9e:	33fe      	adds	r3, #254	; 0xfe
 8003ca0:	60fb      	str	r3, [r7, #12]
      Size-= DMA_MAXSIZE;
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8003ca8:	3bfe      	subs	r3, #254	; 0xfe
 8003caa:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT != 2
      WaitForDmaEnd();
 8003cac:	f7ff ff2c 	bl	8003b08 <WaitForDmaEnd>
  while(Size)
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d1cf      	bne.n	8003c56 <LCD_IO_WriteMultiData8+0x2e>
    }
    #if LCD_DMA_TXWAIT == 2
    WaitForDmaEnd();
    #endif
  }
}
 8003cb6:	bf00      	nop
 8003cb8:	bf00      	nop
 8003cba:	3718      	adds	r7, #24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	2000083c 	.word	0x2000083c
 8003cc4:	20000838 	.word	0x20000838

08003cc8 <LCD_IO_WriteMultiData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteMultiData16(uint16_t * pData, uint32_t Size, uint32_t dinc)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
  uint32_t dmacr;
  static uint16_t d16s;
  if(!dinc)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d109      	bne.n	8003cee <LCD_IO_WriteMultiData16+0x26>
  {
    d16s = *pData;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	881a      	ldrh	r2, [r3, #0]
 8003cde:	4b31      	ldr	r3, [pc, #196]	; (8003da4 <LCD_IO_WriteMultiData16+0xdc>)
 8003ce0:	801a      	strh	r2, [r3, #0]
    pData = &d16s;
 8003ce2:	4b30      	ldr	r3, [pc, #192]	; (8003da4 <LCD_IO_WriteMultiData16+0xdc>)
 8003ce4:	60fb      	str	r3, [r7, #12]
    dmacr = DMA_CCR_TCIE | (1 << DMA_CCR_MSIZE_Pos) |
 8003ce6:	f241 5312 	movw	r3, #5394	; 0x1512
 8003cea:	617b      	str	r3, [r7, #20]
 8003cec:	e051      	b.n	8003d92 <LCD_IO_WriteMultiData16+0xca>
            (1 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (0 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);
  }
  else
    dmacr = DMA_CCR_TCIE | (1 << DMA_CCR_MSIZE_Pos) |
 8003cee:	f241 5392 	movw	r3, #5522	; 0x1592
 8003cf2:	617b      	str	r3, [r7, #20]
            (1 << DMA_CCR_PSIZE_Pos) | DMA_CCR_DIR | (1 << DMA_CCR_MINC_Pos) |
            (DMAPRIORITY(LCD_DMA_TX) << DMA_CCR_PL_Pos);

  while(Size)
 8003cf4:	e04d      	b.n	8003d92 <LCD_IO_WriteMultiData16+0xca>
  {
    if(Size <= DMA_MAXSIZE)
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d80f      	bhi.n	8003d20 <LCD_IO_WriteMultiData16+0x58>
    {
      LCD_IO_DmaTransferStatus = 1;     /* last transfer */
 8003d00:	4b29      	ldr	r3, [pc, #164]	; (8003da8 <LCD_IO_WriteMultiData16+0xe0>)
 8003d02:	2201      	movs	r2, #1
 8003d04:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, Size, dmacr);
 8003d06:	697a      	ldr	r2, [r7, #20]
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	68f8      	ldr	r0, [r7, #12]
 8003d0c:	f7ff ff48 	bl	8003ba0 <LCD_IO_WriteMultiData>
      Size = 0;
 8003d10:	2300      	movs	r3, #0
 8003d12:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT == 1
      if(dinc)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d03b      	beq.n	8003d92 <LCD_IO_WriteMultiData16+0xca>
        WaitForDmaEnd();
 8003d1a:	f7ff fef5 	bl	8003b08 <WaitForDmaEnd>
 8003d1e:	e038      	b.n	8003d92 <LCD_IO_WriteMultiData16+0xca>
      #endif
    }
    else if(Size < 2 * DMA_MAXSIZE)
 8003d20:	68bb      	ldr	r3, [r7, #8]
 8003d22:	4a22      	ldr	r2, [pc, #136]	; (8003dac <LCD_IO_WriteMultiData16+0xe4>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d81b      	bhi.n	8003d60 <LCD_IO_WriteMultiData16+0x98>
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8003d28:	4b1f      	ldr	r3, [pc, #124]	; (8003da8 <LCD_IO_WriteMultiData16+0xe0>)
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, Size - DMA_MAXSIZE, dmacr);
 8003d2e:	68bb      	ldr	r3, [r7, #8]
 8003d30:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8003d34:	3bfe      	subs	r3, #254	; 0xfe
 8003d36:	697a      	ldr	r2, [r7, #20]
 8003d38:	4619      	mov	r1, r3
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f7ff ff30 	bl	8003ba0 <LCD_IO_WriteMultiData>
      if(dinc)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d006      	beq.n	8003d54 <LCD_IO_WriteMultiData16+0x8c>
        pData+= Size - DMA_MAXSIZE;
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	4b19      	ldr	r3, [pc, #100]	; (8003db0 <LCD_IO_WriteMultiData16+0xe8>)
 8003d4a:	4413      	add	r3, r2
 8003d4c:	005b      	lsls	r3, r3, #1
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	4413      	add	r3, r2
 8003d52:	60fb      	str	r3, [r7, #12]
      Size = DMA_MAXSIZE;
 8003d54:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003d58:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT != 2
      WaitForDmaEnd();
 8003d5a:	f7ff fed5 	bl	8003b08 <WaitForDmaEnd>
 8003d5e:	e018      	b.n	8003d92 <LCD_IO_WriteMultiData16+0xca>
      #endif
    }
    else
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8003d60:	4b11      	ldr	r3, [pc, #68]	; (8003da8 <LCD_IO_WriteMultiData16+0xe0>)
 8003d62:	2202      	movs	r2, #2
 8003d64:	601a      	str	r2, [r3, #0]
      LCD_IO_WriteMultiData((void *)pData, DMA_MAXSIZE, dmacr);
 8003d66:	697a      	ldr	r2, [r7, #20]
 8003d68:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f7ff ff17 	bl	8003ba0 <LCD_IO_WriteMultiData>
      if(dinc)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <LCD_IO_WriteMultiData16+0xbc>
        pData+= DMA_MAXSIZE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	f503 33ff 	add.w	r3, r3, #130560	; 0x1fe00
 8003d7e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003d82:	60fb      	str	r3, [r7, #12]
      Size-= DMA_MAXSIZE;
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8003d8a:	3bfe      	subs	r3, #254	; 0xfe
 8003d8c:	60bb      	str	r3, [r7, #8]
      #if LCD_DMA_TXWAIT != 2
      WaitForDmaEnd();
 8003d8e:	f7ff febb 	bl	8003b08 <WaitForDmaEnd>
  while(Size)
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d1ae      	bne.n	8003cf6 <LCD_IO_WriteMultiData16+0x2e>
    }
    #if LCD_DMA_TXWAIT == 2
    WaitForDmaEnd();
    #endif
  }
}
 8003d98:	bf00      	nop
 8003d9a:	bf00      	nop
 8003d9c:	3718      	adds	r7, #24
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bd80      	pop	{r7, pc}
 8003da2:	bf00      	nop
 8003da4:	2000083e 	.word	0x2000083e
 8003da8:	20000838 	.word	0x20000838
 8003dac:	0001fffb 	.word	0x0001fffb
 8003db0:	7fff0002 	.word	0x7fff0002

08003db4 <DMA1_Channel4_IRQHandler>:
//-----------------------------------------------------------------------------
/* SPI RX on DMA */

//-----------------------------------------------------------------------------
void DMAX_CHANNEL_IRQHANDLER(LCD_DMA_RX)(void)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b082      	sub	sp, #8
 8003db8:	af00      	add	r7, sp, #0
  volatile uint8_t d8 __attribute__((unused));
  if(DMAX(LCD_DMA_RX)->ISR & DMAX_ISR_TCIF(LCD_DMA_RX))
 8003dba:	4b24      	ldr	r3, [pc, #144]	; (8003e4c <DMA1_Channel4_IRQHandler+0x98>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d03a      	beq.n	8003e3c <DMA1_Channel4_IRQHandler+0x88>
  {
    DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CTCIF(LCD_DMA_RX);
 8003dc6:	4b21      	ldr	r3, [pc, #132]	; (8003e4c <DMA1_Channel4_IRQHandler+0x98>)
 8003dc8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003dcc:	605a      	str	r2, [r3, #4]
    BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 0; /* SPI DMA off  */
 8003dce:	4b20      	ldr	r3, [pc, #128]	; (8003e50 <DMA1_Channel4_IRQHandler+0x9c>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	601a      	str	r2, [r3, #0]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003dd4:	e002      	b.n	8003ddc <DMA1_Channel4_IRQHandler+0x28>
      d8 = *(uint8_t *)&SPIX->DR;
 8003dd6:	4b1f      	ldr	r3, [pc, #124]	; (8003e54 <DMA1_Channel4_IRQHandler+0xa0>)
 8003dd8:	781b      	ldrb	r3, [r3, #0]
 8003dda:	71fb      	strb	r3, [r7, #7]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003ddc:	4b1e      	ldr	r3, [pc, #120]	; (8003e58 <DMA1_Channel4_IRQHandler+0xa4>)
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1f8      	bne.n	8003dd6 <DMA1_Channel4_IRQHandler+0x22>
    SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | ((LCD_SPI_SPD_READ << SPI_CR1_BR_Pos) | SPI_CR1_BIDIOE);
 8003de4:	4b1d      	ldr	r3, [pc, #116]	; (8003e5c <DMA1_Channel4_IRQHandler+0xa8>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003dec:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8003df0:	4a1a      	ldr	r2, [pc, #104]	; (8003e5c <DMA1_Channel4_IRQHandler+0xa8>)
 8003df2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003df6:	f043 0318 	orr.w	r3, r3, #24
 8003dfa:	6013      	str	r3, [r2, #0]
    LCD_IO_Delay(2 ^ LCD_SPI_SPD_READ);
 8003dfc:	2001      	movs	r0, #1
 8003dfe:	f000 f969 	bl	80040d4 <LCD_IO_Delay>
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003e02:	e003      	b.n	8003e0c <DMA1_Channel4_IRQHandler+0x58>
      d8 = SPIX->DR;
 8003e04:	4b15      	ldr	r3, [pc, #84]	; (8003e5c <DMA1_Channel4_IRQHandler+0xa8>)
 8003e06:	68db      	ldr	r3, [r3, #12]
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	71fb      	strb	r3, [r7, #7]
    while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8003e0c:	4b12      	ldr	r3, [pc, #72]	; (8003e58 <DMA1_Channel4_IRQHandler+0xa4>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d1f7      	bne.n	8003e04 <DMA1_Channel4_IRQHandler+0x50>
    SPIX->CR1 |= SPI_CR1_SPE;
 8003e14:	4b11      	ldr	r3, [pc, #68]	; (8003e5c <DMA1_Channel4_IRQHandler+0xa8>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a10      	ldr	r2, [pc, #64]	; (8003e5c <DMA1_Channel4_IRQHandler+0xa8>)
 8003e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e1e:	6013      	str	r3, [r2, #0]
    DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;
 8003e20:	4b0f      	ldr	r3, [pc, #60]	; (8003e60 <DMA1_Channel4_IRQHandler+0xac>)
 8003e22:	2200      	movs	r2, #0
 8003e24:	601a      	str	r2, [r3, #0]
    while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8003e26:	bf00      	nop
 8003e28:	4b0d      	ldr	r3, [pc, #52]	; (8003e60 <DMA1_Channel4_IRQHandler+0xac>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1f9      	bne.n	8003e28 <DMA1_Channel4_IRQHandler+0x74>

    #ifndef osFeature_Semaphore
    /* no FreeRtos */
    LCD_IO_DmaTransferStatus = 0;
 8003e34:	4b0b      	ldr	r3, [pc, #44]	; (8003e64 <DMA1_Channel4_IRQHandler+0xb0>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	601a      	str	r2, [r3, #0]
    osSemaphoreRelease(spiDmaBinSemHandle);
    #endif // #else osFeature_Semaphore
  }
  else
    DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
}
 8003e3a:	e003      	b.n	8003e44 <DMA1_Channel4_IRQHandler+0x90>
    DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
 8003e3c:	4b03      	ldr	r3, [pc, #12]	; (8003e4c <DMA1_Channel4_IRQHandler+0x98>)
 8003e3e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e42:	605a      	str	r2, [r3, #4]
}
 8003e44:	bf00      	nop
 8003e46:	3708      	adds	r7, #8
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd80      	pop	{r7, pc}
 8003e4c:	40020000 	.word	0x40020000
 8003e50:	42070080 	.word	0x42070080
 8003e54:	4000380c 	.word	0x4000380c
 8003e58:	42070100 	.word	0x42070100
 8003e5c:	40003800 	.word	0x40003800
 8003e60:	40020044 	.word	0x40020044
 8003e64:	20000838 	.word	0x20000838

08003e68 <LCD_IO_ReadMultiData>:

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData(void * pData, uint32_t Size, uint32_t dmacr)
{
 8003e68:	b480      	push	{r7}
 8003e6a:	b085      	sub	sp, #20
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	60b9      	str	r1, [r7, #8]
 8003e72:	607a      	str	r2, [r7, #4]
  DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
 8003e74:	4b13      	ldr	r3, [pc, #76]	; (8003ec4 <LCD_IO_ReadMultiData+0x5c>)
 8003e76:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e7a:	605a      	str	r2, [r3, #4]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;  /* DMA stop */
 8003e7c:	4b12      	ldr	r3, [pc, #72]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8003e82:	bf00      	nop
 8003e84:	4b10      	ldr	r3, [pc, #64]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1f9      	bne.n	8003e84 <LCD_IO_ReadMultiData+0x1c>
  DMAX_CHANNEL(LCD_DMA_RX)->CMAR = (uint32_t)pData;  /* memory addr */
 8003e90:	4a0d      	ldr	r2, [pc, #52]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	60d3      	str	r3, [r2, #12]
  DMAX_CHANNEL(LCD_DMA_RX)->CPAR = (uint32_t)&SPIX->DR; /* periph addr */
 8003e96:	4b0c      	ldr	r3, [pc, #48]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003e98:	4a0c      	ldr	r2, [pc, #48]	; (8003ecc <LCD_IO_ReadMultiData+0x64>)
 8003e9a:	609a      	str	r2, [r3, #8]
  DMAX_CHANNEL(LCD_DMA_RX)->CNDTR = Size;           /* number of data */
 8003e9c:	4a0a      	ldr	r2, [pc, #40]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	6053      	str	r3, [r2, #4]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = dmacr;
 8003ea2:	4a09      	ldr	r2, [pc, #36]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	6013      	str	r3, [r2, #0]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR |= DMA_CCR_EN;  /* DMA start */
 8003ea8:	4b07      	ldr	r3, [pc, #28]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a06      	ldr	r2, [pc, #24]	; (8003ec8 <LCD_IO_ReadMultiData+0x60>)
 8003eae:	f043 0301 	orr.w	r3, r3, #1
 8003eb2:	6013      	str	r3, [r2, #0]
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 1; /* SPI DMA on */
 8003eb4:	4b06      	ldr	r3, [pc, #24]	; (8003ed0 <LCD_IO_ReadMultiData+0x68>)
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	601a      	str	r2, [r3, #0]
}
 8003eba:	bf00      	nop
 8003ebc:	3714      	adds	r7, #20
 8003ebe:	46bd      	mov	sp, r7
 8003ec0:	bc80      	pop	{r7}
 8003ec2:	4770      	bx	lr
 8003ec4:	40020000 	.word	0x40020000
 8003ec8:	40020044 	.word	0x40020044
 8003ecc:	4000380c 	.word	0x4000380c
 8003ed0:	42070080 	.word	0x42070080

08003ed4 <LCD_IO_ReadMultiData8>:

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData8(uint8_t * pData, uint32_t Size)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b084      	sub	sp, #16
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
 8003edc:	6039      	str	r1, [r7, #0]
  uint32_t dmacr;
  dmacr = DMA_CCR_TCIE | (0 << DMA_CCR_MSIZE_Pos) | (0 << DMA_CCR_PSIZE_Pos) |
 8003ede:	f241 0382 	movw	r3, #4226	; 0x1082
 8003ee2:	60fb      	str	r3, [r7, #12]
          DMA_CCR_MINC | (DMAPRIORITY(LCD_DMA_RX) << DMA_CCR_PL_Pos);

  while(Size)
 8003ee4:	e024      	b.n	8003f30 <LCD_IO_ReadMultiData8+0x5c>
  {
    if(Size > DMA_MAXSIZE)
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d913      	bls.n	8003f18 <LCD_IO_ReadMultiData8+0x44>
    {
      LCD_IO_DmaTransferStatus = 2;     /* no last transfer */
 8003ef0:	4b15      	ldr	r3, [pc, #84]	; (8003f48 <LCD_IO_ReadMultiData8+0x74>)
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	601a      	str	r2, [r3, #0]
      LCD_IO_ReadMultiData((void *)pData, DMA_MAXSIZE, dmacr);
 8003ef6:	68fa      	ldr	r2, [r7, #12]
 8003ef8:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f7ff ffb3 	bl	8003e68 <LCD_IO_ReadMultiData>
      Size-= DMA_MAXSIZE;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8003f08:	3bfe      	subs	r3, #254	; 0xfe
 8003f0a:	603b      	str	r3, [r7, #0]
      pData+= DMA_MAXSIZE;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8003f12:	33fe      	adds	r3, #254	; 0xfe
 8003f14:	607b      	str	r3, [r7, #4]
 8003f16:	e009      	b.n	8003f2c <LCD_IO_ReadMultiData8+0x58>
    }
    else
    {
      LCD_IO_DmaTransferStatus = 1;     /* last transfer */
 8003f18:	4b0b      	ldr	r3, [pc, #44]	; (8003f48 <LCD_IO_ReadMultiData8+0x74>)
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	601a      	str	r2, [r3, #0]
      LCD_IO_ReadMultiData((void *)pData, Size, dmacr);
 8003f1e:	68fa      	ldr	r2, [r7, #12]
 8003f20:	6839      	ldr	r1, [r7, #0]
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7ff ffa0 	bl	8003e68 <LCD_IO_ReadMultiData>
      Size = 0;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	603b      	str	r3, [r7, #0]
    }
    WaitForDmaEnd();
 8003f2c:	f7ff fdec 	bl	8003b08 <WaitForDmaEnd>
  while(Size)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d1d7      	bne.n	8003ee6 <LCD_IO_ReadMultiData8+0x12>
  }
  LCD_CS_OFF;
 8003f36:	4b05      	ldr	r3, [pc, #20]	; (8003f4c <LCD_IO_ReadMultiData8+0x78>)
 8003f38:	2201      	movs	r2, #1
 8003f3a:	601a      	str	r2, [r3, #0]
  LcdDirWrite();
 8003f3c:	f7ff fd78 	bl	8003a30 <LcdDirWrite>
}
 8003f40:	bf00      	nop
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}
 8003f48:	20000838 	.word	0x20000838
 8003f4c:	422181b0 	.word	0x422181b0

08003f50 <LCD_IO_ReadMultiData16to24>:
  LcdDirWrite();
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadMultiData16to24(uint16_t * pData, uint32_t Size)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b086      	sub	sp, #24
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	6039      	str	r1, [r7, #0]
  volatile uint8_t d8 __attribute__((unused));
  uint32_t dmadata_ri = 0, rgb888cnt = 0; /* DMA tempbuffer index, rgb888 index (0..2) */
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
 8003f5e:	2300      	movs	r3, #0
 8003f60:	613b      	str	r3, [r7, #16]
  uint8_t * dmadata;
  dmadata = LCD_DMA_RX_MALLOC(LCD_DMA_RX_BUFSIZE);
  if(!dmadata)
    return;
  #endif
  DMAX(LCD_DMA_RX)->IFCR = DMAX_IFCR_CGIF(LCD_DMA_RX);
 8003f62:	4b54      	ldr	r3, [pc, #336]	; (80040b4 <LCD_IO_ReadMultiData16to24+0x164>)
 8003f64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003f68:	605a      	str	r2, [r3, #4]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;  /* DMA stop */
 8003f6a:	4b53      	ldr	r3, [pc, #332]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8003f70:	bf00      	nop
 8003f72:	4b51      	ldr	r3, [pc, #324]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1f9      	bne.n	8003f72 <LCD_IO_ReadMultiData16to24+0x22>
  DMAX_CHANNEL(LCD_DMA_RX)->CMAR = (uint32_t)dmadata;
 8003f7e:	4b4e      	ldr	r3, [pc, #312]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003f80:	4a4e      	ldr	r2, [pc, #312]	; (80040bc <LCD_IO_ReadMultiData16to24+0x16c>)
 8003f82:	60da      	str	r2, [r3, #12]
  DMAX_CHANNEL(LCD_DMA_RX)->CPAR = (uint32_t)&SPIX->DR;
 8003f84:	4b4c      	ldr	r3, [pc, #304]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003f86:	4a4e      	ldr	r2, [pc, #312]	; (80040c0 <LCD_IO_ReadMultiData16to24+0x170>)
 8003f88:	609a      	str	r2, [r3, #8]
  DMAX_CHANNEL(LCD_DMA_RX)->CNDTR = LCD_DMA_RX_BUFSIZE;
 8003f8a:	4b4b      	ldr	r3, [pc, #300]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003f8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f90:	605a      	str	r2, [r3, #4]
  ntdr_follower = LCD_DMA_RX_BUFSIZE;
 8003f92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f96:	60fb      	str	r3, [r7, #12]
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = (0 << DMA_CCR_MSIZE_Pos) |
 8003f98:	4b47      	ldr	r3, [pc, #284]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003f9a:	f44f 5285 	mov.w	r2, #4256	; 0x10a0
 8003f9e:	601a      	str	r2, [r3, #0]
      (0 << DMA_CCR_PSIZE_Pos) | DMA_CCR_MINC |
      (DMAPRIORITY(LCD_DMA_RX) << DMA_CCR_PL_Pos) | DMA_CCR_CIRC;
  DMAX_CHANNEL(LCD_DMA_RX)->CCR |= DMA_CCR_EN;
 8003fa0:	4b45      	ldr	r3, [pc, #276]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a44      	ldr	r2, [pc, #272]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003fa6:	f043 0301 	orr.w	r3, r3, #1
 8003faa:	6013      	str	r3, [r2, #0]
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 1;
 8003fac:	4b45      	ldr	r3, [pc, #276]	; (80040c4 <LCD_IO_ReadMultiData16to24+0x174>)
 8003fae:	2201      	movs	r2, #1
 8003fb0:	601a      	str	r2, [r3, #0]
  while(Size)
 8003fb2:	e044      	b.n	800403e <LCD_IO_ReadMultiData16to24+0xee>
  {
    if(ntdr_follower != DMAX_CHANNEL(LCD_DMA_RX)->CNDTR)
 8003fb4:	4b40      	ldr	r3, [pc, #256]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	68fa      	ldr	r2, [r7, #12]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	d03f      	beq.n	800403e <LCD_IO_ReadMultiData16to24+0xee>
    {
      if(!--ntdr_follower)
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	3b01      	subs	r3, #1
 8003fc2:	60fb      	str	r3, [r7, #12]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d102      	bne.n	8003fd0 <LCD_IO_ReadMultiData16to24+0x80>
        ntdr_follower = LCD_DMA_RX_BUFSIZE;
 8003fca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003fce:	60fb      	str	r3, [r7, #12]
      __NOP(); __NOP(); __NOP();        /* a small wait until the DMA transfer is definitely completed */
 8003fd0:	bf00      	nop
 8003fd2:	bf00      	nop
 8003fd4:	bf00      	nop
      rgb888[rgb888cnt++] = dmadata[dmadata_ri++];
 8003fd6:	697a      	ldr	r2, [r7, #20]
 8003fd8:	1c53      	adds	r3, r2, #1
 8003fda:	617b      	str	r3, [r7, #20]
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	1c59      	adds	r1, r3, #1
 8003fe0:	6139      	str	r1, [r7, #16]
 8003fe2:	4936      	ldr	r1, [pc, #216]	; (80040bc <LCD_IO_ReadMultiData16to24+0x16c>)
 8003fe4:	5c8a      	ldrb	r2, [r1, r2]
 8003fe6:	3318      	adds	r3, #24
 8003fe8:	443b      	add	r3, r7
 8003fea:	f803 2c10 	strb.w	r2, [r3, #-16]
      if(dmadata_ri >= LCD_DMA_RX_BUFSIZE)
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	2bff      	cmp	r3, #255	; 0xff
 8003ff2:	d901      	bls.n	8003ff8 <LCD_IO_ReadMultiData16to24+0xa8>
        dmadata_ri = 0;
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	617b      	str	r3, [r7, #20]
      if(rgb888cnt == 3)
 8003ff8:	693b      	ldr	r3, [r7, #16]
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d11f      	bne.n	800403e <LCD_IO_ReadMultiData16to24+0xee>
      {
        rgb888cnt = 0;
 8003ffe:	2300      	movs	r3, #0
 8004000:	613b      	str	r3, [r7, #16]
        Size--;
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	3b01      	subs	r3, #1
 8004006:	603b      	str	r3, [r7, #0]
        *pData++ = (rgb888[0] & 0xF8) << 8 | (rgb888[1] & 0xFC) << 3 | rgb888[2] >> 3;
 8004008:	7a3b      	ldrb	r3, [r7, #8]
 800400a:	021b      	lsls	r3, r3, #8
 800400c:	b21b      	sxth	r3, r3
 800400e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004012:	f023 0307 	bic.w	r3, r3, #7
 8004016:	b21a      	sxth	r2, r3
 8004018:	7a7b      	ldrb	r3, [r7, #9]
 800401a:	00db      	lsls	r3, r3, #3
 800401c:	b21b      	sxth	r3, r3
 800401e:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8004022:	b21b      	sxth	r3, r3
 8004024:	4313      	orrs	r3, r2
 8004026:	b21a      	sxth	r2, r3
 8004028:	7abb      	ldrb	r3, [r7, #10]
 800402a:	08db      	lsrs	r3, r3, #3
 800402c:	b2db      	uxtb	r3, r3
 800402e:	b21b      	sxth	r3, r3
 8004030:	4313      	orrs	r3, r2
 8004032:	b219      	sxth	r1, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	1c9a      	adds	r2, r3, #2
 8004038:	607a      	str	r2, [r7, #4]
 800403a:	b28a      	uxth	r2, r1
 800403c:	801a      	strh	r2, [r3, #0]
  while(Size)
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1b7      	bne.n	8003fb4 <LCD_IO_ReadMultiData16to24+0x64>
      }
    }
  }
  BITBAND_ACCESS(SPIX->CR2, SPI_CR2_RXDMAEN_Pos) = 0;
 8004044:	4b1f      	ldr	r3, [pc, #124]	; (80040c4 <LCD_IO_ReadMultiData16to24+0x174>)
 8004046:	2200      	movs	r2, #0
 8004048:	601a      	str	r2, [r3, #0]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 800404a:	e003      	b.n	8004054 <LCD_IO_ReadMultiData16to24+0x104>
    d8 = SPIX->DR;
 800404c:	4b1e      	ldr	r3, [pc, #120]	; (80040c8 <LCD_IO_ReadMultiData16to24+0x178>)
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	b2db      	uxtb	r3, r3
 8004052:	72fb      	strb	r3, [r7, #11]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8004054:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <LCD_IO_ReadMultiData16to24+0x17c>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1f7      	bne.n	800404c <LCD_IO_ReadMultiData16to24+0xfc>
  SPIX->CR1 = (SPIX->CR1 & ~SPI_CR1_BR) | ((LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos) | SPI_CR1_BIDIOE);
 800405c:	4b1a      	ldr	r3, [pc, #104]	; (80040c8 <LCD_IO_ReadMultiData16to24+0x178>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004064:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8004068:	4a17      	ldr	r2, [pc, #92]	; (80040c8 <LCD_IO_ReadMultiData16to24+0x178>)
 800406a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800406e:	f043 0308 	orr.w	r3, r3, #8
 8004072:	6013      	str	r3, [r2, #0]
  LCD_IO_Delay(2 ^ LCD_SPI_SPD_READ);
 8004074:	2001      	movs	r0, #1
 8004076:	f000 f82d 	bl	80040d4 <LCD_IO_Delay>
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 800407a:	e003      	b.n	8004084 <LCD_IO_ReadMultiData16to24+0x134>
    d8 = SPIX->DR;
 800407c:	4b12      	ldr	r3, [pc, #72]	; (80040c8 <LCD_IO_ReadMultiData16to24+0x178>)
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	b2db      	uxtb	r3, r3
 8004082:	72fb      	strb	r3, [r7, #11]
  while(BITBAND_ACCESS(SPIX->SR, SPI_SR_RXNE_Pos))
 8004084:	4b11      	ldr	r3, [pc, #68]	; (80040cc <LCD_IO_ReadMultiData16to24+0x17c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d1f7      	bne.n	800407c <LCD_IO_ReadMultiData16to24+0x12c>
  DMAX_CHANNEL(LCD_DMA_RX)->CCR = 0;
 800408c:	4b0a      	ldr	r3, [pc, #40]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]
  while(DMAX_CHANNEL(LCD_DMA_RX)->CCR & DMA_CCR_EN);
 8004092:	bf00      	nop
 8004094:	4b08      	ldr	r3, [pc, #32]	; (80040b8 <LCD_IO_ReadMultiData16to24+0x168>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0301 	and.w	r3, r3, #1
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1f9      	bne.n	8004094 <LCD_IO_ReadMultiData16to24+0x144>
  LCD_CS_OFF;
 80040a0:	4b0b      	ldr	r3, [pc, #44]	; (80040d0 <LCD_IO_ReadMultiData16to24+0x180>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	601a      	str	r2, [r3, #0]
  LcdDirWrite();
 80040a6:	f7ff fcc3 	bl	8003a30 <LcdDirWrite>
  #if LCD_DMA_RX_BUFMODE == 2
  LCD_DMA_RX_FREE(dmadata);
  #endif
}
 80040aa:	bf00      	nop
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}
 80040b2:	bf00      	nop
 80040b4:	40020000 	.word	0x40020000
 80040b8:	40020044 	.word	0x40020044
 80040bc:	20000840 	.word	0x20000840
 80040c0:	4000380c 	.word	0x4000380c
 80040c4:	42070080 	.word	0x42070080
 80040c8:	40003800 	.word	0x40003800
 80040cc:	42070100 	.word	0x42070100
 80040d0:	422181b0 	.word	0x422181b0

080040d4 <LCD_IO_Delay>:
#elif   defined(__CC_ARM)
#pragma push
#pragma O0
#endif
void LCD_IO_Delay(uint32_t c)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b083      	sub	sp, #12
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
  while(c--);
 80040dc:	bf00      	nop
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	1e5a      	subs	r2, r3, #1
 80040e2:	607a      	str	r2, [r7, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d1fa      	bne.n	80040de <LCD_IO_Delay+0xa>
}
 80040e8:	bf00      	nop
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bc80      	pop	{r7}
 80040f2:	4770      	bx	lr

080040f4 <LCD_Delay>:

//=============================================================================
/* Public functions */

void LCD_Delay(uint32_t Delay)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 f9ff 	bl	8004500 <HAL_Delay>
}
 8004102:	bf00      	nop
 8004104:	3708      	adds	r7, #8
 8004106:	46bd      	mov	sp, r7
 8004108:	bd80      	pop	{r7, pc}
	...

0800410c <LCD_IO_Bl_OnOff>:

//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 800410c:	b480      	push	{r7}
 800410e:	b083      	sub	sp, #12
 8004110:	af00      	add	r7, sp, #0
 8004112:	4603      	mov	r3, r0
 8004114:	71fb      	strb	r3, [r7, #7]
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  if(Bl)
 8004116:	79fb      	ldrb	r3, [r7, #7]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d003      	beq.n	8004124 <LCD_IO_Bl_OnOff+0x18>
    GPIOX_ODR(LCD_BL) = LCD_BLON;
 800411c:	4b05      	ldr	r3, [pc, #20]	; (8004134 <LCD_IO_Bl_OnOff+0x28>)
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]
  else
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
  #endif
}
 8004122:	e002      	b.n	800412a <LCD_IO_Bl_OnOff+0x1e>
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
 8004124:	4b03      	ldr	r3, [pc, #12]	; (8004134 <LCD_IO_Bl_OnOff+0x28>)
 8004126:	2201      	movs	r2, #1
 8004128:	601a      	str	r2, [r3, #0]
}
 800412a:	bf00      	nop
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr
 8004134:	42220198 	.word	0x42220198

08004138 <LCD_IO_Init>:

//-----------------------------------------------------------------------------
void LCD_IO_Init(void)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	af00      	add	r7, sp, #0
  #define AFIO_CLOCK            0
  #define LCD_SPI_ALTERSET
  #endif

  /* GPIO, DMA Clocks */
  RCC->APB2ENR |= GPIOX_CLOCK(LCD_RS) | GPIOX_CLOCK(LCD_CS) | GPIOX_CLOCK(LCD_SCK) | GPIOX_CLOCK(LCD_MOSI) |
 800413c:	4b3f      	ldr	r3, [pc, #252]	; (800423c <LCD_IO_Init+0x104>)
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	4a3e      	ldr	r2, [pc, #248]	; (800423c <LCD_IO_Init+0x104>)
 8004142:	f043 0318 	orr.w	r3, r3, #24
 8004146:	6193      	str	r3, [r2, #24]
  #define DMA1_CLOCK_RX         0
  #endif
  #endif  // #else LCD_SPI == 0

  #if (DMANUM(LCD_DMA_TX) >= 1) || (DMANUM(LCD_DMA_RX) >= 1)
  RCC->AHBENR |= DMA1_CLOCK_TX | DMA1_CLOCK_RX;
 8004148:	4b3c      	ldr	r3, [pc, #240]	; (800423c <LCD_IO_Init+0x104>)
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	4a3b      	ldr	r2, [pc, #236]	; (800423c <LCD_IO_Init+0x104>)
 800414e:	f043 0301 	orr.w	r3, r3, #1
 8004152:	6153      	str	r3, [r2, #20]

  LCD_SPI_ALTERSET;

  /* MISO = input in full duplex mode */
  #if LCD_SPI_MODE == 2                 // Full duplex
  GPIOX_MODE(MODE_FF_DIGITAL_INPUT, LCD_MISO);
 8004154:	4b3a      	ldr	r3, [pc, #232]	; (8004240 <LCD_IO_Init+0x108>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800415c:	4a38      	ldr	r2, [pc, #224]	; (8004240 <LCD_IO_Init+0x108>)
 800415e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004162:	6013      	str	r3, [r2, #0]
  #endif

  /* Backlight = output, light on */
  #if GPIOX_PORTNUM(LCD_BL) >= GPIOX_PORTNUM_A
  GPIOX_MODE(MODE_PP_OUT_2MHZ, LCD_BL);
 8004164:	4b37      	ldr	r3, [pc, #220]	; (8004244 <LCD_IO_Init+0x10c>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 800416c:	4a35      	ldr	r2, [pc, #212]	; (8004244 <LCD_IO_Init+0x10c>)
 800416e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004172:	6013      	str	r3, [r2, #0]
  LCD_IO_Bl_OnOff(1);
 8004174:	2001      	movs	r0, #1
 8004176:	f7ff ffc9 	bl	800410c <LCD_IO_Bl_OnOff>
  #endif

  /* Reset pin = output, reset off */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A
  GPIOX_MODE(MODE_PP_OUT_2MHZ, LCD_RST);
 800417a:	4b31      	ldr	r3, [pc, #196]	; (8004240 <LCD_IO_Init+0x108>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004182:	4a2f      	ldr	r2, [pc, #188]	; (8004240 <LCD_IO_Init+0x108>)
 8004184:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004188:	6013      	str	r3, [r2, #0]
  LCD_RST_OFF;
 800418a:	4b2f      	ldr	r3, [pc, #188]	; (8004248 <LCD_IO_Init+0x110>)
 800418c:	2201      	movs	r2, #1
 800418e:	601a      	str	r2, [r3, #0]
  #endif

  LCD_RS_DATA;
 8004190:	4b2e      	ldr	r3, [pc, #184]	; (800424c <LCD_IO_Init+0x114>)
 8004192:	2201      	movs	r2, #1
 8004194:	601a      	str	r2, [r3, #0]
  LCD_CS_OFF;
 8004196:	4b2e      	ldr	r3, [pc, #184]	; (8004250 <LCD_IO_Init+0x118>)
 8004198:	2201      	movs	r2, #1
 800419a:	601a      	str	r2, [r3, #0]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_RS);
 800419c:	4b28      	ldr	r3, [pc, #160]	; (8004240 <LCD_IO_Init+0x108>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80041a4:	4a26      	ldr	r2, [pc, #152]	; (8004240 <LCD_IO_Init+0x108>)
 80041a6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80041aa:	6013      	str	r3, [r2, #0]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_CS);
 80041ac:	4b24      	ldr	r3, [pc, #144]	; (8004240 <LCD_IO_Init+0x108>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80041b4:	4a22      	ldr	r2, [pc, #136]	; (8004240 <LCD_IO_Init+0x108>)
 80041b6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 80041ba:	6013      	str	r3, [r2, #0]

  GPIOX_ODR(LCD_SCK) = 1;               // SCK = 1
 80041bc:	4b25      	ldr	r3, [pc, #148]	; (8004254 <LCD_IO_Init+0x11c>)
 80041be:	2201      	movs	r2, #1
 80041c0:	601a      	str	r2, [r3, #0]
  GPIOX_MODE(MODE_PP_OUT_50MHZ, LCD_MOSI);

  #else

  /* Hardware SPI */
  LCD_SPI_RCC_EN;
 80041c2:	4b25      	ldr	r3, [pc, #148]	; (8004258 <LCD_IO_Init+0x120>)
 80041c4:	2201      	movs	r2, #1
 80041c6:	601a      	str	r2, [r3, #0]

  GPIOX_MODE(MODE_PP_ALTER_50MHZ, LCD_SCK);
 80041c8:	4b1d      	ldr	r3, [pc, #116]	; (8004240 <LCD_IO_Init+0x108>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80041d0:	4a1b      	ldr	r2, [pc, #108]	; (8004240 <LCD_IO_Init+0x108>)
 80041d2:	f443 0330 	orr.w	r3, r3, #11534336	; 0xb00000
 80041d6:	6013      	str	r3, [r2, #0]
  GPIOX_MODE(MODE_PP_ALTER_50MHZ, LCD_MOSI);
 80041d8:	4b19      	ldr	r3, [pc, #100]	; (8004240 <LCD_IO_Init+0x108>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80041e0:	4a17      	ldr	r2, [pc, #92]	; (8004240 <LCD_IO_Init+0x108>)
 80041e2:	f043 4330 	orr.w	r3, r3, #2952790016	; 0xb0000000
 80041e6:	6013      	str	r3, [r2, #0]
  #if LCD_SPI_MODE == 1
  /* Half duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SPE | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos) | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE;
  #else // #if LCD_SPI_MODE == 1
  /* TX or full duplex */
  SPIX->CR1 = SPI_CR1_CPHA | SPI_CR1_CPOL | SPI_CR1_MSTR | SPI_CR1_SPE | SPI_CR1_SSM | SPI_CR1_SSI | (LCD_SPI_SPD_WRITE << SPI_CR1_BR_Pos);
 80041e8:	4b1c      	ldr	r3, [pc, #112]	; (800425c <LCD_IO_Init+0x124>)
 80041ea:	f240 324f 	movw	r2, #847	; 0x34f
 80041ee:	601a      	str	r2, [r3, #0]

  #endif // #else LCD_SPI_MODE == 1

  SPIX->CR1 |= SPI_CR1_SPE;
 80041f0:	4b1a      	ldr	r3, [pc, #104]	; (800425c <LCD_IO_Init+0x124>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a19      	ldr	r2, [pc, #100]	; (800425c <LCD_IO_Init+0x124>)
 80041f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80041fa:	6013      	str	r3, [r2, #0]

  #endif // #else LCD_SPI == 0

  /* Reset the LCD */
  #if GPIOX_PORTNUM(LCD_RST) >= GPIOX_PORTNUM_A // reset
  LCD_Delay(10);
 80041fc:	200a      	movs	r0, #10
 80041fe:	f7ff ff79 	bl	80040f4 <LCD_Delay>
  LCD_RST_ON;
 8004202:	4b11      	ldr	r3, [pc, #68]	; (8004248 <LCD_IO_Init+0x110>)
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]
  LCD_Delay(10);
 8004208:	200a      	movs	r0, #10
 800420a:	f7ff ff73 	bl	80040f4 <LCD_Delay>
  LCD_RST_OFF;
 800420e:	4b0e      	ldr	r3, [pc, #56]	; (8004248 <LCD_IO_Init+0x110>)
 8004210:	2201      	movs	r2, #1
 8004212:	601a      	str	r2, [r3, #0]
  #endif
  LCD_Delay(10);
 8004214:	200a      	movs	r0, #10
 8004216:	f7ff ff6d 	bl	80040f4 <LCD_Delay>

  #if (DMANUM(LCD_DMA_TX) > 0 || DMANUM(LCD_DMA_RX) > 0) && LCD_SPI > 0
  #if DMANUM(LCD_DMA_TX) > 0
  NVIC_SetPriority(DMAX_CHANNEL_IRQ(LCD_DMA_TX), LCD_DMA_IRQ_PR);
 800421a:	210f      	movs	r1, #15
 800421c:	200f      	movs	r0, #15
 800421e:	f7ff fb9d 	bl	800395c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMAX_CHANNEL_IRQ(LCD_DMA_TX));
 8004222:	200f      	movs	r0, #15
 8004224:	f7ff fb7e 	bl	8003924 <__NVIC_EnableIRQ>
  #endif
  #if DMANUM(LCD_DMA_RX) > 0
  NVIC_SetPriority(DMAX_CHANNEL_IRQ(LCD_DMA_RX), LCD_DMA_IRQ_PR);
 8004228:	210f      	movs	r1, #15
 800422a:	200e      	movs	r0, #14
 800422c:	f7ff fb96 	bl	800395c <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMAX_CHANNEL_IRQ(LCD_DMA_RX));
 8004230:	200e      	movs	r0, #14
 8004232:	f7ff fb77 	bl	8003924 <__NVIC_EnableIRQ>
  osSemaphoreDef(spiDmaBinSem);
  spiDmaBinSemHandle = osSemaphoreCreate(osSemaphore(spiDmaBinSem), 1);
  osSemaphoreWait(spiDmaBinSemHandle, 1);
  #endif
  #endif  // #if DMANUM(LCD_DMA_RX) > 0
} // void LCD_IO_Init(void)
 8004236:	bf00      	nop
 8004238:	bd80      	pop	{r7, pc}
 800423a:	bf00      	nop
 800423c:	40021000 	.word	0x40021000
 8004240:	40010c04 	.word	0x40010c04
 8004244:	40011000 	.word	0x40011000
 8004248:	422181a8 	.word	0x422181a8
 800424c:	422181ac 	.word	0x422181ac
 8004250:	422181b0 	.word	0x422181b0
 8004254:	422181b4 	.word	0x422181b4
 8004258:	424203b8 	.word	0x424203b8
 800425c:	40003800 	.word	0x40003800

08004260 <LCD_IO_WriteCmd8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8(uint8_t Cmd)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	4603      	mov	r3, r0
 8004268:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
 800426a:	f7ff fc4d 	bl	8003b08 <WaitForDmaEnd>
  LcdSpiMode8();
 800426e:	4b08      	ldr	r3, [pc, #32]	; (8004290 <LCD_IO_WriteCmd8+0x30>)
 8004270:	2200      	movs	r2, #0
 8004272:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8004274:	4b07      	ldr	r3, [pc, #28]	; (8004294 <LCD_IO_WriteCmd8+0x34>)
 8004276:	2200      	movs	r2, #0
 8004278:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 800427a:	79fb      	ldrb	r3, [r7, #7]
 800427c:	4618      	mov	r0, r3
 800427e:	f7ff fc23 	bl	8003ac8 <LcdCmdWrite8>
  LCD_CS_OFF;
 8004282:	4b04      	ldr	r3, [pc, #16]	; (8004294 <LCD_IO_WriteCmd8+0x34>)
 8004284:	2201      	movs	r2, #1
 8004286:	601a      	str	r2, [r3, #0]
}
 8004288:	bf00      	nop
 800428a:	3708      	adds	r7, #8
 800428c:	46bd      	mov	sp, r7
 800428e:	bd80      	pop	{r7, pc}
 8004290:	4207002c 	.word	0x4207002c
 8004294:	422181b0 	.word	0x422181b0

08004298 <LCD_IO_WriteData8>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteData8(uint8_t Data)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b082      	sub	sp, #8
 800429c:	af00      	add	r7, sp, #0
 800429e:	4603      	mov	r3, r0
 80042a0:	71fb      	strb	r3, [r7, #7]
  WaitForDmaEnd();
 80042a2:	f7ff fc31 	bl	8003b08 <WaitForDmaEnd>
  LcdSpiMode8();
 80042a6:	4b08      	ldr	r3, [pc, #32]	; (80042c8 <LCD_IO_WriteData8+0x30>)
 80042a8:	2200      	movs	r2, #0
 80042aa:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 80042ac:	4b07      	ldr	r3, [pc, #28]	; (80042cc <LCD_IO_WriteData8+0x34>)
 80042ae:	2200      	movs	r2, #0
 80042b0:	601a      	str	r2, [r3, #0]
  LcdWrite8(Data);
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	4618      	mov	r0, r3
 80042b6:	f7ff fbed 	bl	8003a94 <LcdWrite8>
  LCD_CS_OFF;
 80042ba:	4b04      	ldr	r3, [pc, #16]	; (80042cc <LCD_IO_WriteData8+0x34>)
 80042bc:	2201      	movs	r2, #1
 80042be:	601a      	str	r2, [r3, #0]
}
 80042c0:	bf00      	nop
 80042c2:	3708      	adds	r7, #8
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	4207002c 	.word	0x4207002c
 80042cc:	422181b0 	.word	0x422181b0

080042d0 <LCD_IO_WriteCmd8DataFill16>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8DataFill16(uint8_t Cmd, uint16_t Data, uint32_t Size)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b082      	sub	sp, #8
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	603a      	str	r2, [r7, #0]
 80042da:	71fb      	strb	r3, [r7, #7]
 80042dc:	460b      	mov	r3, r1
 80042de:	80bb      	strh	r3, [r7, #4]
  WaitForDmaEnd();
 80042e0:	f7ff fc12 	bl	8003b08 <WaitForDmaEnd>
  LcdSpiMode8();
 80042e4:	4b0b      	ldr	r3, [pc, #44]	; (8004314 <LCD_IO_WriteCmd8DataFill16+0x44>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 80042ea:	4b0b      	ldr	r3, [pc, #44]	; (8004318 <LCD_IO_WriteCmd8DataFill16+0x48>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 80042f0:	79fb      	ldrb	r3, [r7, #7]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f7ff fbe8 	bl	8003ac8 <LcdCmdWrite8>
  LcdSpiMode16();
 80042f8:	4b06      	ldr	r3, [pc, #24]	; (8004314 <LCD_IO_WriteCmd8DataFill16+0x44>)
 80042fa:	2201      	movs	r2, #1
 80042fc:	601a      	str	r2, [r3, #0]
  LCD_IO_WriteMultiData16(&Data, Size, 0);
 80042fe:	1d3b      	adds	r3, r7, #4
 8004300:	2200      	movs	r2, #0
 8004302:	6839      	ldr	r1, [r7, #0]
 8004304:	4618      	mov	r0, r3
 8004306:	f7ff fcdf 	bl	8003cc8 <LCD_IO_WriteMultiData16>
}
 800430a:	bf00      	nop
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	4207002c 	.word	0x4207002c
 8004318:	422181b0 	.word	0x422181b0

0800431c <LCD_IO_WriteCmd8MultipleData8>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	4603      	mov	r3, r0
 8004324:	60b9      	str	r1, [r7, #8]
 8004326:	607a      	str	r2, [r7, #4]
 8004328:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 800432a:	f7ff fbed 	bl	8003b08 <WaitForDmaEnd>
  LcdSpiMode8();
 800432e:	4b09      	ldr	r3, [pc, #36]	; (8004354 <LCD_IO_WriteCmd8MultipleData8+0x38>)
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8004334:	4b08      	ldr	r3, [pc, #32]	; (8004358 <LCD_IO_WriteCmd8MultipleData8+0x3c>)
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	4618      	mov	r0, r3
 800433e:	f7ff fbc3 	bl	8003ac8 <LcdCmdWrite8>
  LCD_IO_WriteMultiData8(pData, Size, 1);
 8004342:	2201      	movs	r2, #1
 8004344:	6879      	ldr	r1, [r7, #4]
 8004346:	68b8      	ldr	r0, [r7, #8]
 8004348:	f7ff fc6e 	bl	8003c28 <LCD_IO_WriteMultiData8>
}
 800434c:	bf00      	nop
 800434e:	3710      	adds	r7, #16
 8004350:	46bd      	mov	sp, r7
 8004352:	bd80      	pop	{r7, pc}
 8004354:	4207002c 	.word	0x4207002c
 8004358:	422181b0 	.word	0x422181b0

0800435c <LCD_IO_WriteCmd8MultipleData16>:

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd8MultipleData16(uint8_t Cmd, uint16_t *pData, uint32_t Size)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	b084      	sub	sp, #16
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	60b9      	str	r1, [r7, #8]
 8004366:	607a      	str	r2, [r7, #4]
 8004368:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 800436a:	f7ff fbcd 	bl	8003b08 <WaitForDmaEnd>
  LcdSpiMode8();
 800436e:	4b0b      	ldr	r3, [pc, #44]	; (800439c <LCD_IO_WriteCmd8MultipleData16+0x40>)
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 8004374:	4b0a      	ldr	r3, [pc, #40]	; (80043a0 <LCD_IO_WriteCmd8MultipleData16+0x44>)
 8004376:	2200      	movs	r2, #0
 8004378:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 800437a:	7bfb      	ldrb	r3, [r7, #15]
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff fba3 	bl	8003ac8 <LcdCmdWrite8>
  LcdSpiMode16();
 8004382:	4b06      	ldr	r3, [pc, #24]	; (800439c <LCD_IO_WriteCmd8MultipleData16+0x40>)
 8004384:	2201      	movs	r2, #1
 8004386:	601a      	str	r2, [r3, #0]
  LCD_IO_WriteMultiData16(pData, Size, 1);
 8004388:	2201      	movs	r2, #1
 800438a:	6879      	ldr	r1, [r7, #4]
 800438c:	68b8      	ldr	r0, [r7, #8]
 800438e:	f7ff fc9b 	bl	8003cc8 <LCD_IO_WriteMultiData16>
}
 8004392:	bf00      	nop
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	4207002c 	.word	0x4207002c
 80043a0:	422181b0 	.word	0x422181b0

080043a4 <LCD_IO_ReadCmd8MultipleData8>:
__weak void LCD_IO_ReadCmd16MultipleData24to16(uint16_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize) {}
#else

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData8(uint8_t Cmd, uint8_t *pData, uint32_t Size, uint32_t DummySize)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	603b      	str	r3, [r7, #0]
 80043b0:	4603      	mov	r3, r0
 80043b2:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 80043b4:	f7ff fba8 	bl	8003b08 <WaitForDmaEnd>
  LcdSpiMode8();
 80043b8:	4b0b      	ldr	r3, [pc, #44]	; (80043e8 <LCD_IO_ReadCmd8MultipleData8+0x44>)
 80043ba:	2200      	movs	r2, #0
 80043bc:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 80043be:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <LCD_IO_ReadCmd8MultipleData8+0x48>)
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 80043c4:	7bfb      	ldrb	r3, [r7, #15]
 80043c6:	4618      	mov	r0, r3
 80043c8:	f7ff fb7e 	bl	8003ac8 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 80043d2:	6838      	ldr	r0, [r7, #0]
 80043d4:	f7ff faec 	bl	80039b0 <LcdDirRead>
  LCD_IO_ReadMultiData8(pData, Size);
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	68b8      	ldr	r0, [r7, #8]
 80043dc:	f7ff fd7a 	bl	8003ed4 <LCD_IO_ReadMultiData8>
}
 80043e0:	bf00      	nop
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}
 80043e8:	4207002c 	.word	0x4207002c
 80043ec:	422181b0 	.word	0x422181b0

080043f0 <LCD_IO_ReadCmd8MultipleData24to16>:
  LCD_IO_ReadMultiData16(pData, Size);
}

//-----------------------------------------------------------------------------
void LCD_IO_ReadCmd8MultipleData24to16(uint8_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
 80043fa:	603b      	str	r3, [r7, #0]
 80043fc:	4603      	mov	r3, r0
 80043fe:	73fb      	strb	r3, [r7, #15]
  WaitForDmaEnd();
 8004400:	f7ff fb82 	bl	8003b08 <WaitForDmaEnd>
  LcdSpiMode8();
 8004404:	4b0b      	ldr	r3, [pc, #44]	; (8004434 <LCD_IO_ReadCmd8MultipleData24to16+0x44>)
 8004406:	2200      	movs	r2, #0
 8004408:	601a      	str	r2, [r3, #0]
  LCD_CS_ON;
 800440a:	4b0b      	ldr	r3, [pc, #44]	; (8004438 <LCD_IO_ReadCmd8MultipleData24to16+0x48>)
 800440c:	2200      	movs	r2, #0
 800440e:	601a      	str	r2, [r3, #0]
  LcdCmdWrite8(Cmd);
 8004410:	7bfb      	ldrb	r3, [r7, #15]
 8004412:	4618      	mov	r0, r3
 8004414:	f7ff fb58 	bl	8003ac8 <LcdCmdWrite8>

  DummySize = (DummySize << 3) + LCD_SCK_EXTRACLK;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	603b      	str	r3, [r7, #0]
  LcdDirRead(DummySize);
 800441e:	6838      	ldr	r0, [r7, #0]
 8004420:	f7ff fac6 	bl	80039b0 <LcdDirRead>
  LCD_IO_ReadMultiData16to24(pData, Size);
 8004424:	6879      	ldr	r1, [r7, #4]
 8004426:	68b8      	ldr	r0, [r7, #8]
 8004428:	f7ff fd92 	bl	8003f50 <LCD_IO_ReadMultiData16to24>
}
 800442c:	bf00      	nop
 800442e:	3710      	adds	r7, #16
 8004430:	46bd      	mov	sp, r7
 8004432:	bd80      	pop	{r7, pc}
 8004434:	4207002c 	.word	0x4207002c
 8004438:	422181b0 	.word	0x422181b0

0800443c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004440:	4b08      	ldr	r3, [pc, #32]	; (8004464 <HAL_Init+0x28>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a07      	ldr	r2, [pc, #28]	; (8004464 <HAL_Init+0x28>)
 8004446:	f043 0310 	orr.w	r3, r3, #16
 800444a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800444c:	2003      	movs	r0, #3
 800444e:	f000 fb59 	bl	8004b04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004452:	200f      	movs	r0, #15
 8004454:	f000 f808 	bl	8004468 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004458:	f7fe f87e 	bl	8002558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800445c:	2300      	movs	r3, #0
}
 800445e:	4618      	mov	r0, r3
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	40022000 	.word	0x40022000

08004468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004470:	4b12      	ldr	r3, [pc, #72]	; (80044bc <HAL_InitTick+0x54>)
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	4b12      	ldr	r3, [pc, #72]	; (80044c0 <HAL_InitTick+0x58>)
 8004476:	781b      	ldrb	r3, [r3, #0]
 8004478:	4619      	mov	r1, r3
 800447a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800447e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004482:	fbb2 f3f3 	udiv	r3, r2, r3
 8004486:	4618      	mov	r0, r3
 8004488:	f000 fb71 	bl	8004b6e <HAL_SYSTICK_Config>
 800448c:	4603      	mov	r3, r0
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e00e      	b.n	80044b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b0f      	cmp	r3, #15
 800449a:	d80a      	bhi.n	80044b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800449c:	2200      	movs	r2, #0
 800449e:	6879      	ldr	r1, [r7, #4]
 80044a0:	f04f 30ff 	mov.w	r0, #4294967295
 80044a4:	f000 fb39 	bl	8004b1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80044a8:	4a06      	ldr	r2, [pc, #24]	; (80044c4 <HAL_InitTick+0x5c>)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
 80044b0:	e000      	b.n	80044b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3708      	adds	r7, #8
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	20000040 	.word	0x20000040
 80044c0:	20000090 	.word	0x20000090
 80044c4:	2000008c 	.word	0x2000008c

080044c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80044cc:	4b05      	ldr	r3, [pc, #20]	; (80044e4 <HAL_IncTick+0x1c>)
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	461a      	mov	r2, r3
 80044d2:	4b05      	ldr	r3, [pc, #20]	; (80044e8 <HAL_IncTick+0x20>)
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	4413      	add	r3, r2
 80044d8:	4a03      	ldr	r2, [pc, #12]	; (80044e8 <HAL_IncTick+0x20>)
 80044da:	6013      	str	r3, [r2, #0]
}
 80044dc:	bf00      	nop
 80044de:	46bd      	mov	sp, r7
 80044e0:	bc80      	pop	{r7}
 80044e2:	4770      	bx	lr
 80044e4:	20000090 	.word	0x20000090
 80044e8:	20000940 	.word	0x20000940

080044ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
  return uwTick;
 80044f0:	4b02      	ldr	r3, [pc, #8]	; (80044fc <HAL_GetTick+0x10>)
 80044f2:	681b      	ldr	r3, [r3, #0]
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bc80      	pop	{r7}
 80044fa:	4770      	bx	lr
 80044fc:	20000940 	.word	0x20000940

08004500 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004508:	f7ff fff0 	bl	80044ec <HAL_GetTick>
 800450c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004518:	d005      	beq.n	8004526 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800451a:	4b0a      	ldr	r3, [pc, #40]	; (8004544 <HAL_Delay+0x44>)
 800451c:	781b      	ldrb	r3, [r3, #0]
 800451e:	461a      	mov	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4413      	add	r3, r2
 8004524:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004526:	bf00      	nop
 8004528:	f7ff ffe0 	bl	80044ec <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	68bb      	ldr	r3, [r7, #8]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	429a      	cmp	r2, r3
 8004536:	d8f7      	bhi.n	8004528 <HAL_Delay+0x28>
  {
  }
}
 8004538:	bf00      	nop
 800453a:	bf00      	nop
 800453c:	3710      	adds	r7, #16
 800453e:	46bd      	mov	sp, r7
 8004540:	bd80      	pop	{r7, pc}
 8004542:	bf00      	nop
 8004544:	20000090 	.word	0x20000090

08004548 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b086      	sub	sp, #24
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004550:	2300      	movs	r3, #0
 8004552:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800455c:	2300      	movs	r3, #0
 800455e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d101      	bne.n	800456a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	e0be      	b.n	80046e8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	d109      	bne.n	800458c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f7fe f818 	bl	80025bc <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f000 f9ab 	bl	80048e8 <ADC_ConversionStop_Disable>
 8004592:	4603      	mov	r3, r0
 8004594:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800459a:	f003 0310 	and.w	r3, r3, #16
 800459e:	2b00      	cmp	r3, #0
 80045a0:	f040 8099 	bne.w	80046d6 <HAL_ADC_Init+0x18e>
 80045a4:	7dfb      	ldrb	r3, [r7, #23]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	f040 8095 	bne.w	80046d6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045b0:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80045b4:	f023 0302 	bic.w	r3, r3, #2
 80045b8:	f043 0202 	orr.w	r2, r3, #2
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80045c8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	7b1b      	ldrb	r3, [r3, #12]
 80045ce:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80045d0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80045d2:	68ba      	ldr	r2, [r7, #8]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045e0:	d003      	beq.n	80045ea <HAL_ADC_Init+0xa2>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d102      	bne.n	80045f0 <HAL_ADC_Init+0xa8>
 80045ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80045ee:	e000      	b.n	80045f2 <HAL_ADC_Init+0xaa>
 80045f0:	2300      	movs	r3, #0
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	7d1b      	ldrb	r3, [r3, #20]
 80045fc:	2b01      	cmp	r3, #1
 80045fe:	d119      	bne.n	8004634 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	7b1b      	ldrb	r3, [r3, #12]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d109      	bne.n	800461c <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	699b      	ldr	r3, [r3, #24]
 800460c:	3b01      	subs	r3, #1
 800460e:	035a      	lsls	r2, r3, #13
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	4313      	orrs	r3, r2
 8004614:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004618:	613b      	str	r3, [r7, #16]
 800461a:	e00b      	b.n	8004634 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004620:	f043 0220 	orr.w	r2, r3, #32
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462c:	f043 0201 	orr.w	r2, r3, #1
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	693a      	ldr	r2, [r7, #16]
 8004644:	430a      	orrs	r2, r1
 8004646:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689a      	ldr	r2, [r3, #8]
 800464e:	4b28      	ldr	r3, [pc, #160]	; (80046f0 <HAL_ADC_Init+0x1a8>)
 8004650:	4013      	ands	r3, r2
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	6812      	ldr	r2, [r2, #0]
 8004656:	68b9      	ldr	r1, [r7, #8]
 8004658:	430b      	orrs	r3, r1
 800465a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004664:	d003      	beq.n	800466e <HAL_ADC_Init+0x126>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	2b01      	cmp	r3, #1
 800466c:	d104      	bne.n	8004678 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	691b      	ldr	r3, [r3, #16]
 8004672:	3b01      	subs	r3, #1
 8004674:	051b      	lsls	r3, r3, #20
 8004676:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	68fa      	ldr	r2, [r7, #12]
 8004688:	430a      	orrs	r2, r1
 800468a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	689a      	ldr	r2, [r3, #8]
 8004692:	4b18      	ldr	r3, [pc, #96]	; (80046f4 <HAL_ADC_Init+0x1ac>)
 8004694:	4013      	ands	r3, r2
 8004696:	68ba      	ldr	r2, [r7, #8]
 8004698:	429a      	cmp	r2, r3
 800469a:	d10b      	bne.n	80046b4 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	f023 0303 	bic.w	r3, r3, #3
 80046aa:	f043 0201 	orr.w	r2, r3, #1
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80046b2:	e018      	b.n	80046e6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b8:	f023 0312 	bic.w	r3, r3, #18
 80046bc:	f043 0210 	orr.w	r2, r3, #16
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c8:	f043 0201 	orr.w	r2, r3, #1
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80046d4:	e007      	b.n	80046e6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046da:	f043 0210 	orr.w	r2, r3, #16
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80046e2:	2301      	movs	r3, #1
 80046e4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80046e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80046e8:	4618      	mov	r0, r3
 80046ea:	3718      	adds	r7, #24
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	ffe1f7fd 	.word	0xffe1f7fd
 80046f4:	ff1f0efe 	.word	0xff1f0efe

080046f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80046f8:	b480      	push	{r7}
 80046fa:	b085      	sub	sp, #20
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	6078      	str	r0, [r7, #4]
 8004700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004702:	2300      	movs	r3, #0
 8004704:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004710:	2b01      	cmp	r3, #1
 8004712:	d101      	bne.n	8004718 <HAL_ADC_ConfigChannel+0x20>
 8004714:	2302      	movs	r3, #2
 8004716:	e0dc      	b.n	80048d2 <HAL_ADC_ConfigChannel+0x1da>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2201      	movs	r2, #1
 800471c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	2b06      	cmp	r3, #6
 8004726:	d81c      	bhi.n	8004762 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685a      	ldr	r2, [r3, #4]
 8004732:	4613      	mov	r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	4413      	add	r3, r2
 8004738:	3b05      	subs	r3, #5
 800473a:	221f      	movs	r2, #31
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	43db      	mvns	r3, r3
 8004742:	4019      	ands	r1, r3
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	6818      	ldr	r0, [r3, #0]
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	685a      	ldr	r2, [r3, #4]
 800474c:	4613      	mov	r3, r2
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	4413      	add	r3, r2
 8004752:	3b05      	subs	r3, #5
 8004754:	fa00 f203 	lsl.w	r2, r0, r3
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	635a      	str	r2, [r3, #52]	; 0x34
 8004760:	e03c      	b.n	80047dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	2b0c      	cmp	r3, #12
 8004768:	d81c      	bhi.n	80047a4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685a      	ldr	r2, [r3, #4]
 8004774:	4613      	mov	r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	4413      	add	r3, r2
 800477a:	3b23      	subs	r3, #35	; 0x23
 800477c:	221f      	movs	r2, #31
 800477e:	fa02 f303 	lsl.w	r3, r2, r3
 8004782:	43db      	mvns	r3, r3
 8004784:	4019      	ands	r1, r3
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	6818      	ldr	r0, [r3, #0]
 800478a:	683b      	ldr	r3, [r7, #0]
 800478c:	685a      	ldr	r2, [r3, #4]
 800478e:	4613      	mov	r3, r2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	4413      	add	r3, r2
 8004794:	3b23      	subs	r3, #35	; 0x23
 8004796:	fa00 f203 	lsl.w	r2, r0, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	430a      	orrs	r2, r1
 80047a0:	631a      	str	r2, [r3, #48]	; 0x30
 80047a2:	e01b      	b.n	80047dc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	685a      	ldr	r2, [r3, #4]
 80047ae:	4613      	mov	r3, r2
 80047b0:	009b      	lsls	r3, r3, #2
 80047b2:	4413      	add	r3, r2
 80047b4:	3b41      	subs	r3, #65	; 0x41
 80047b6:	221f      	movs	r2, #31
 80047b8:	fa02 f303 	lsl.w	r3, r2, r3
 80047bc:	43db      	mvns	r3, r3
 80047be:	4019      	ands	r1, r3
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	6818      	ldr	r0, [r3, #0]
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	685a      	ldr	r2, [r3, #4]
 80047c8:	4613      	mov	r3, r2
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4413      	add	r3, r2
 80047ce:	3b41      	subs	r3, #65	; 0x41
 80047d0:	fa00 f203 	lsl.w	r2, r0, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	430a      	orrs	r2, r1
 80047da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2b09      	cmp	r3, #9
 80047e2:	d91c      	bls.n	800481e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	68d9      	ldr	r1, [r3, #12]
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	681a      	ldr	r2, [r3, #0]
 80047ee:	4613      	mov	r3, r2
 80047f0:	005b      	lsls	r3, r3, #1
 80047f2:	4413      	add	r3, r2
 80047f4:	3b1e      	subs	r3, #30
 80047f6:	2207      	movs	r2, #7
 80047f8:	fa02 f303 	lsl.w	r3, r2, r3
 80047fc:	43db      	mvns	r3, r3
 80047fe:	4019      	ands	r1, r3
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	6898      	ldr	r0, [r3, #8]
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681a      	ldr	r2, [r3, #0]
 8004808:	4613      	mov	r3, r2
 800480a:	005b      	lsls	r3, r3, #1
 800480c:	4413      	add	r3, r2
 800480e:	3b1e      	subs	r3, #30
 8004810:	fa00 f203 	lsl.w	r2, r0, r3
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	430a      	orrs	r2, r1
 800481a:	60da      	str	r2, [r3, #12]
 800481c:	e019      	b.n	8004852 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6919      	ldr	r1, [r3, #16]
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	4613      	mov	r3, r2
 800482a:	005b      	lsls	r3, r3, #1
 800482c:	4413      	add	r3, r2
 800482e:	2207      	movs	r2, #7
 8004830:	fa02 f303 	lsl.w	r3, r2, r3
 8004834:	43db      	mvns	r3, r3
 8004836:	4019      	ands	r1, r3
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	6898      	ldr	r0, [r3, #8]
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	4613      	mov	r3, r2
 8004842:	005b      	lsls	r3, r3, #1
 8004844:	4413      	add	r3, r2
 8004846:	fa00 f203 	lsl.w	r2, r0, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	430a      	orrs	r2, r1
 8004850:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b10      	cmp	r3, #16
 8004858:	d003      	beq.n	8004862 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800485e:	2b11      	cmp	r3, #17
 8004860:	d132      	bne.n	80048c8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a1d      	ldr	r2, [pc, #116]	; (80048dc <HAL_ADC_ConfigChannel+0x1e4>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d125      	bne.n	80048b8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004876:	2b00      	cmp	r3, #0
 8004878:	d126      	bne.n	80048c8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	689a      	ldr	r2, [r3, #8]
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004888:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800488a:	683b      	ldr	r3, [r7, #0]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2b10      	cmp	r3, #16
 8004890:	d11a      	bne.n	80048c8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004892:	4b13      	ldr	r3, [pc, #76]	; (80048e0 <HAL_ADC_ConfigChannel+0x1e8>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a13      	ldr	r2, [pc, #76]	; (80048e4 <HAL_ADC_ConfigChannel+0x1ec>)
 8004898:	fba2 2303 	umull	r2, r3, r2, r3
 800489c:	0c9a      	lsrs	r2, r3, #18
 800489e:	4613      	mov	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4413      	add	r3, r2
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80048a8:	e002      	b.n	80048b0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	3b01      	subs	r3, #1
 80048ae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1f9      	bne.n	80048aa <HAL_ADC_ConfigChannel+0x1b2>
 80048b6:	e007      	b.n	80048c8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048bc:	f043 0220 	orr.w	r2, r3, #32
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80048c4:	2301      	movs	r3, #1
 80048c6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80048d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3714      	adds	r7, #20
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bc80      	pop	{r7}
 80048da:	4770      	bx	lr
 80048dc:	40012400 	.word	0x40012400
 80048e0:	20000040 	.word	0x20000040
 80048e4:	431bde83 	.word	0x431bde83

080048e8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80048f0:	2300      	movs	r3, #0
 80048f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	689b      	ldr	r3, [r3, #8]
 80048fa:	f003 0301 	and.w	r3, r3, #1
 80048fe:	2b01      	cmp	r3, #1
 8004900:	d12e      	bne.n	8004960 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f022 0201 	bic.w	r2, r2, #1
 8004910:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004912:	f7ff fdeb 	bl	80044ec <HAL_GetTick>
 8004916:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004918:	e01b      	b.n	8004952 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800491a:	f7ff fde7 	bl	80044ec <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d914      	bls.n	8004952 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	689b      	ldr	r3, [r3, #8]
 800492e:	f003 0301 	and.w	r3, r3, #1
 8004932:	2b01      	cmp	r3, #1
 8004934:	d10d      	bne.n	8004952 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493a:	f043 0210 	orr.w	r2, r3, #16
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004946:	f043 0201 	orr.w	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e007      	b.n	8004962 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f003 0301 	and.w	r3, r3, #1
 800495c:	2b01      	cmp	r3, #1
 800495e:	d0dc      	beq.n	800491a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
	...

0800496c <__NVIC_SetPriorityGrouping>:
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f003 0307 	and.w	r3, r3, #7
 800497a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800497c:	4b0c      	ldr	r3, [pc, #48]	; (80049b0 <__NVIC_SetPriorityGrouping+0x44>)
 800497e:	68db      	ldr	r3, [r3, #12]
 8004980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004982:	68ba      	ldr	r2, [r7, #8]
 8004984:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004988:	4013      	ands	r3, r2
 800498a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004994:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004998:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800499c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800499e:	4a04      	ldr	r2, [pc, #16]	; (80049b0 <__NVIC_SetPriorityGrouping+0x44>)
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	60d3      	str	r3, [r2, #12]
}
 80049a4:	bf00      	nop
 80049a6:	3714      	adds	r7, #20
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr
 80049ae:	bf00      	nop
 80049b0:	e000ed00 	.word	0xe000ed00

080049b4 <__NVIC_GetPriorityGrouping>:
{
 80049b4:	b480      	push	{r7}
 80049b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80049b8:	4b04      	ldr	r3, [pc, #16]	; (80049cc <__NVIC_GetPriorityGrouping+0x18>)
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	0a1b      	lsrs	r3, r3, #8
 80049be:	f003 0307 	and.w	r3, r3, #7
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	46bd      	mov	sp, r7
 80049c6:	bc80      	pop	{r7}
 80049c8:	4770      	bx	lr
 80049ca:	bf00      	nop
 80049cc:	e000ed00 	.word	0xe000ed00

080049d0 <__NVIC_EnableIRQ>:
{
 80049d0:	b480      	push	{r7}
 80049d2:	b083      	sub	sp, #12
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	4603      	mov	r3, r0
 80049d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80049da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	db0b      	blt.n	80049fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80049e2:	79fb      	ldrb	r3, [r7, #7]
 80049e4:	f003 021f 	and.w	r2, r3, #31
 80049e8:	4906      	ldr	r1, [pc, #24]	; (8004a04 <__NVIC_EnableIRQ+0x34>)
 80049ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049ee:	095b      	lsrs	r3, r3, #5
 80049f0:	2001      	movs	r0, #1
 80049f2:	fa00 f202 	lsl.w	r2, r0, r2
 80049f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80049fa:	bf00      	nop
 80049fc:	370c      	adds	r7, #12
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bc80      	pop	{r7}
 8004a02:	4770      	bx	lr
 8004a04:	e000e100 	.word	0xe000e100

08004a08 <__NVIC_SetPriority>:
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b083      	sub	sp, #12
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	4603      	mov	r3, r0
 8004a10:	6039      	str	r1, [r7, #0]
 8004a12:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004a14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	db0a      	blt.n	8004a32 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	b2da      	uxtb	r2, r3
 8004a20:	490c      	ldr	r1, [pc, #48]	; (8004a54 <__NVIC_SetPriority+0x4c>)
 8004a22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a26:	0112      	lsls	r2, r2, #4
 8004a28:	b2d2      	uxtb	r2, r2
 8004a2a:	440b      	add	r3, r1
 8004a2c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004a30:	e00a      	b.n	8004a48 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	b2da      	uxtb	r2, r3
 8004a36:	4908      	ldr	r1, [pc, #32]	; (8004a58 <__NVIC_SetPriority+0x50>)
 8004a38:	79fb      	ldrb	r3, [r7, #7]
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	3b04      	subs	r3, #4
 8004a40:	0112      	lsls	r2, r2, #4
 8004a42:	b2d2      	uxtb	r2, r2
 8004a44:	440b      	add	r3, r1
 8004a46:	761a      	strb	r2, [r3, #24]
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bc80      	pop	{r7}
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	e000e100 	.word	0xe000e100
 8004a58:	e000ed00 	.word	0xe000ed00

08004a5c <NVIC_EncodePriority>:
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b089      	sub	sp, #36	; 0x24
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	60f8      	str	r0, [r7, #12]
 8004a64:	60b9      	str	r1, [r7, #8]
 8004a66:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f003 0307 	and.w	r3, r3, #7
 8004a6e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004a70:	69fb      	ldr	r3, [r7, #28]
 8004a72:	f1c3 0307 	rsb	r3, r3, #7
 8004a76:	2b04      	cmp	r3, #4
 8004a78:	bf28      	it	cs
 8004a7a:	2304      	movcs	r3, #4
 8004a7c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	3304      	adds	r3, #4
 8004a82:	2b06      	cmp	r3, #6
 8004a84:	d902      	bls.n	8004a8c <NVIC_EncodePriority+0x30>
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	3b03      	subs	r3, #3
 8004a8a:	e000      	b.n	8004a8e <NVIC_EncodePriority+0x32>
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004a90:	f04f 32ff 	mov.w	r2, #4294967295
 8004a94:	69bb      	ldr	r3, [r7, #24]
 8004a96:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9a:	43da      	mvns	r2, r3
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	401a      	ands	r2, r3
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004aa4:	f04f 31ff 	mov.w	r1, #4294967295
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004aae:	43d9      	mvns	r1, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ab4:	4313      	orrs	r3, r2
}
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	3724      	adds	r7, #36	; 0x24
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bc80      	pop	{r7}
 8004abe:	4770      	bx	lr

08004ac0 <SysTick_Config>:
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b082      	sub	sp, #8
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	3b01      	subs	r3, #1
 8004acc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ad0:	d301      	bcc.n	8004ad6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e00f      	b.n	8004af6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ad6:	4a0a      	ldr	r2, [pc, #40]	; (8004b00 <SysTick_Config+0x40>)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3b01      	subs	r3, #1
 8004adc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ade:	210f      	movs	r1, #15
 8004ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae4:	f7ff ff90 	bl	8004a08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ae8:	4b05      	ldr	r3, [pc, #20]	; (8004b00 <SysTick_Config+0x40>)
 8004aea:	2200      	movs	r2, #0
 8004aec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004aee:	4b04      	ldr	r3, [pc, #16]	; (8004b00 <SysTick_Config+0x40>)
 8004af0:	2207      	movs	r2, #7
 8004af2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3708      	adds	r7, #8
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}
 8004afe:	bf00      	nop
 8004b00:	e000e010 	.word	0xe000e010

08004b04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b082      	sub	sp, #8
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f7ff ff2d 	bl	800496c <__NVIC_SetPriorityGrouping>
}
 8004b12:	bf00      	nop
 8004b14:	3708      	adds	r7, #8
 8004b16:	46bd      	mov	sp, r7
 8004b18:	bd80      	pop	{r7, pc}

08004b1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004b1a:	b580      	push	{r7, lr}
 8004b1c:	b086      	sub	sp, #24
 8004b1e:	af00      	add	r7, sp, #0
 8004b20:	4603      	mov	r3, r0
 8004b22:	60b9      	str	r1, [r7, #8]
 8004b24:	607a      	str	r2, [r7, #4]
 8004b26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004b2c:	f7ff ff42 	bl	80049b4 <__NVIC_GetPriorityGrouping>
 8004b30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	68b9      	ldr	r1, [r7, #8]
 8004b36:	6978      	ldr	r0, [r7, #20]
 8004b38:	f7ff ff90 	bl	8004a5c <NVIC_EncodePriority>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004b42:	4611      	mov	r1, r2
 8004b44:	4618      	mov	r0, r3
 8004b46:	f7ff ff5f 	bl	8004a08 <__NVIC_SetPriority>
}
 8004b4a:	bf00      	nop
 8004b4c:	3718      	adds	r7, #24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}

08004b52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b52:	b580      	push	{r7, lr}
 8004b54:	b082      	sub	sp, #8
 8004b56:	af00      	add	r7, sp, #0
 8004b58:	4603      	mov	r3, r0
 8004b5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7ff ff35 	bl	80049d0 <__NVIC_EnableIRQ>
}
 8004b66:	bf00      	nop
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}

08004b6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004b6e:	b580      	push	{r7, lr}
 8004b70:	b082      	sub	sp, #8
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004b76:	6878      	ldr	r0, [r7, #4]
 8004b78:	f7ff ffa2 	bl	8004ac0 <SysTick_Config>
 8004b7c:	4603      	mov	r3, r0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
	...

08004b88 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e043      	b.n	8004c26 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	4b22      	ldr	r3, [pc, #136]	; (8004c30 <HAL_DMA_Init+0xa8>)
 8004ba6:	4413      	add	r3, r2
 8004ba8:	4a22      	ldr	r2, [pc, #136]	; (8004c34 <HAL_DMA_Init+0xac>)
 8004baa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bae:	091b      	lsrs	r3, r3, #4
 8004bb0:	009a      	lsls	r2, r3, #2
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a1f      	ldr	r2, [pc, #124]	; (8004c38 <HAL_DMA_Init+0xb0>)
 8004bba:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2202      	movs	r2, #2
 8004bc0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004bd2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004bd6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004be0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	68db      	ldr	r3, [r3, #12]
 8004be6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004bec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004bf8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	69db      	ldr	r3, [r3, #28]
 8004bfe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	4313      	orrs	r3, r2
 8004c04:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	68fa      	ldr	r2, [r7, #12]
 8004c0c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2200      	movs	r2, #0
 8004c12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004c24:	2300      	movs	r3, #0
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3714      	adds	r7, #20
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bc80      	pop	{r7}
 8004c2e:	4770      	bx	lr
 8004c30:	bffdfff8 	.word	0xbffdfff8
 8004c34:	cccccccd 	.word	0xcccccccd
 8004c38:	40020000 	.word	0x40020000

08004c3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b08b      	sub	sp, #44	; 0x2c
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c46:	2300      	movs	r3, #0
 8004c48:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c4e:	e169      	b.n	8004f24 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004c50:	2201      	movs	r2, #1
 8004c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c54:	fa02 f303 	lsl.w	r3, r2, r3
 8004c58:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	69fa      	ldr	r2, [r7, #28]
 8004c60:	4013      	ands	r3, r2
 8004c62:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004c64:	69ba      	ldr	r2, [r7, #24]
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	f040 8158 	bne.w	8004f1e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	4a9a      	ldr	r2, [pc, #616]	; (8004edc <HAL_GPIO_Init+0x2a0>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d05e      	beq.n	8004d36 <HAL_GPIO_Init+0xfa>
 8004c78:	4a98      	ldr	r2, [pc, #608]	; (8004edc <HAL_GPIO_Init+0x2a0>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d875      	bhi.n	8004d6a <HAL_GPIO_Init+0x12e>
 8004c7e:	4a98      	ldr	r2, [pc, #608]	; (8004ee0 <HAL_GPIO_Init+0x2a4>)
 8004c80:	4293      	cmp	r3, r2
 8004c82:	d058      	beq.n	8004d36 <HAL_GPIO_Init+0xfa>
 8004c84:	4a96      	ldr	r2, [pc, #600]	; (8004ee0 <HAL_GPIO_Init+0x2a4>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d86f      	bhi.n	8004d6a <HAL_GPIO_Init+0x12e>
 8004c8a:	4a96      	ldr	r2, [pc, #600]	; (8004ee4 <HAL_GPIO_Init+0x2a8>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d052      	beq.n	8004d36 <HAL_GPIO_Init+0xfa>
 8004c90:	4a94      	ldr	r2, [pc, #592]	; (8004ee4 <HAL_GPIO_Init+0x2a8>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d869      	bhi.n	8004d6a <HAL_GPIO_Init+0x12e>
 8004c96:	4a94      	ldr	r2, [pc, #592]	; (8004ee8 <HAL_GPIO_Init+0x2ac>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d04c      	beq.n	8004d36 <HAL_GPIO_Init+0xfa>
 8004c9c:	4a92      	ldr	r2, [pc, #584]	; (8004ee8 <HAL_GPIO_Init+0x2ac>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d863      	bhi.n	8004d6a <HAL_GPIO_Init+0x12e>
 8004ca2:	4a92      	ldr	r2, [pc, #584]	; (8004eec <HAL_GPIO_Init+0x2b0>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d046      	beq.n	8004d36 <HAL_GPIO_Init+0xfa>
 8004ca8:	4a90      	ldr	r2, [pc, #576]	; (8004eec <HAL_GPIO_Init+0x2b0>)
 8004caa:	4293      	cmp	r3, r2
 8004cac:	d85d      	bhi.n	8004d6a <HAL_GPIO_Init+0x12e>
 8004cae:	2b12      	cmp	r3, #18
 8004cb0:	d82a      	bhi.n	8004d08 <HAL_GPIO_Init+0xcc>
 8004cb2:	2b12      	cmp	r3, #18
 8004cb4:	d859      	bhi.n	8004d6a <HAL_GPIO_Init+0x12e>
 8004cb6:	a201      	add	r2, pc, #4	; (adr r2, 8004cbc <HAL_GPIO_Init+0x80>)
 8004cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cbc:	08004d37 	.word	0x08004d37
 8004cc0:	08004d11 	.word	0x08004d11
 8004cc4:	08004d23 	.word	0x08004d23
 8004cc8:	08004d65 	.word	0x08004d65
 8004ccc:	08004d6b 	.word	0x08004d6b
 8004cd0:	08004d6b 	.word	0x08004d6b
 8004cd4:	08004d6b 	.word	0x08004d6b
 8004cd8:	08004d6b 	.word	0x08004d6b
 8004cdc:	08004d6b 	.word	0x08004d6b
 8004ce0:	08004d6b 	.word	0x08004d6b
 8004ce4:	08004d6b 	.word	0x08004d6b
 8004ce8:	08004d6b 	.word	0x08004d6b
 8004cec:	08004d6b 	.word	0x08004d6b
 8004cf0:	08004d6b 	.word	0x08004d6b
 8004cf4:	08004d6b 	.word	0x08004d6b
 8004cf8:	08004d6b 	.word	0x08004d6b
 8004cfc:	08004d6b 	.word	0x08004d6b
 8004d00:	08004d19 	.word	0x08004d19
 8004d04:	08004d2d 	.word	0x08004d2d
 8004d08:	4a79      	ldr	r2, [pc, #484]	; (8004ef0 <HAL_GPIO_Init+0x2b4>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d013      	beq.n	8004d36 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004d0e:	e02c      	b.n	8004d6a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	68db      	ldr	r3, [r3, #12]
 8004d14:	623b      	str	r3, [r7, #32]
          break;
 8004d16:	e029      	b.n	8004d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	3304      	adds	r3, #4
 8004d1e:	623b      	str	r3, [r7, #32]
          break;
 8004d20:	e024      	b.n	8004d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	3308      	adds	r3, #8
 8004d28:	623b      	str	r3, [r7, #32]
          break;
 8004d2a:	e01f      	b.n	8004d6c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	68db      	ldr	r3, [r3, #12]
 8004d30:	330c      	adds	r3, #12
 8004d32:	623b      	str	r3, [r7, #32]
          break;
 8004d34:	e01a      	b.n	8004d6c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	689b      	ldr	r3, [r3, #8]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d102      	bne.n	8004d44 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004d3e:	2304      	movs	r3, #4
 8004d40:	623b      	str	r3, [r7, #32]
          break;
 8004d42:	e013      	b.n	8004d6c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	2b01      	cmp	r3, #1
 8004d4a:	d105      	bne.n	8004d58 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004d4c:	2308      	movs	r3, #8
 8004d4e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	69fa      	ldr	r2, [r7, #28]
 8004d54:	611a      	str	r2, [r3, #16]
          break;
 8004d56:	e009      	b.n	8004d6c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004d58:	2308      	movs	r3, #8
 8004d5a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	69fa      	ldr	r2, [r7, #28]
 8004d60:	615a      	str	r2, [r3, #20]
          break;
 8004d62:	e003      	b.n	8004d6c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004d64:	2300      	movs	r3, #0
 8004d66:	623b      	str	r3, [r7, #32]
          break;
 8004d68:	e000      	b.n	8004d6c <HAL_GPIO_Init+0x130>
          break;
 8004d6a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004d6c:	69bb      	ldr	r3, [r7, #24]
 8004d6e:	2bff      	cmp	r3, #255	; 0xff
 8004d70:	d801      	bhi.n	8004d76 <HAL_GPIO_Init+0x13a>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	e001      	b.n	8004d7a <HAL_GPIO_Init+0x13e>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	3304      	adds	r3, #4
 8004d7a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004d7c:	69bb      	ldr	r3, [r7, #24]
 8004d7e:	2bff      	cmp	r3, #255	; 0xff
 8004d80:	d802      	bhi.n	8004d88 <HAL_GPIO_Init+0x14c>
 8004d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	e002      	b.n	8004d8e <HAL_GPIO_Init+0x152>
 8004d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8a:	3b08      	subs	r3, #8
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	210f      	movs	r1, #15
 8004d96:	693b      	ldr	r3, [r7, #16]
 8004d98:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	401a      	ands	r2, r3
 8004da0:	6a39      	ldr	r1, [r7, #32]
 8004da2:	693b      	ldr	r3, [r7, #16]
 8004da4:	fa01 f303 	lsl.w	r3, r1, r3
 8004da8:	431a      	orrs	r2, r3
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	f000 80b1 	beq.w	8004f1e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004dbc:	4b4d      	ldr	r3, [pc, #308]	; (8004ef4 <HAL_GPIO_Init+0x2b8>)
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	4a4c      	ldr	r2, [pc, #304]	; (8004ef4 <HAL_GPIO_Init+0x2b8>)
 8004dc2:	f043 0301 	orr.w	r3, r3, #1
 8004dc6:	6193      	str	r3, [r2, #24]
 8004dc8:	4b4a      	ldr	r3, [pc, #296]	; (8004ef4 <HAL_GPIO_Init+0x2b8>)
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	60bb      	str	r3, [r7, #8]
 8004dd2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004dd4:	4a48      	ldr	r2, [pc, #288]	; (8004ef8 <HAL_GPIO_Init+0x2bc>)
 8004dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dd8:	089b      	lsrs	r3, r3, #2
 8004dda:	3302      	adds	r3, #2
 8004ddc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004de0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004de4:	f003 0303 	and.w	r3, r3, #3
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	220f      	movs	r2, #15
 8004dec:	fa02 f303 	lsl.w	r3, r2, r3
 8004df0:	43db      	mvns	r3, r3
 8004df2:	68fa      	ldr	r2, [r7, #12]
 8004df4:	4013      	ands	r3, r2
 8004df6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a40      	ldr	r2, [pc, #256]	; (8004efc <HAL_GPIO_Init+0x2c0>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d013      	beq.n	8004e28 <HAL_GPIO_Init+0x1ec>
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	4a3f      	ldr	r2, [pc, #252]	; (8004f00 <HAL_GPIO_Init+0x2c4>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d00d      	beq.n	8004e24 <HAL_GPIO_Init+0x1e8>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a3e      	ldr	r2, [pc, #248]	; (8004f04 <HAL_GPIO_Init+0x2c8>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d007      	beq.n	8004e20 <HAL_GPIO_Init+0x1e4>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a3d      	ldr	r2, [pc, #244]	; (8004f08 <HAL_GPIO_Init+0x2cc>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d101      	bne.n	8004e1c <HAL_GPIO_Init+0x1e0>
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e006      	b.n	8004e2a <HAL_GPIO_Init+0x1ee>
 8004e1c:	2304      	movs	r3, #4
 8004e1e:	e004      	b.n	8004e2a <HAL_GPIO_Init+0x1ee>
 8004e20:	2302      	movs	r3, #2
 8004e22:	e002      	b.n	8004e2a <HAL_GPIO_Init+0x1ee>
 8004e24:	2301      	movs	r3, #1
 8004e26:	e000      	b.n	8004e2a <HAL_GPIO_Init+0x1ee>
 8004e28:	2300      	movs	r3, #0
 8004e2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e2c:	f002 0203 	and.w	r2, r2, #3
 8004e30:	0092      	lsls	r2, r2, #2
 8004e32:	4093      	lsls	r3, r2
 8004e34:	68fa      	ldr	r2, [r7, #12]
 8004e36:	4313      	orrs	r3, r2
 8004e38:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004e3a:	492f      	ldr	r1, [pc, #188]	; (8004ef8 <HAL_GPIO_Init+0x2bc>)
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	089b      	lsrs	r3, r3, #2
 8004e40:	3302      	adds	r3, #2
 8004e42:	68fa      	ldr	r2, [r7, #12]
 8004e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d006      	beq.n	8004e62 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004e54:	4b2d      	ldr	r3, [pc, #180]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	492c      	ldr	r1, [pc, #176]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	4313      	orrs	r3, r2
 8004e5e:	600b      	str	r3, [r1, #0]
 8004e60:	e006      	b.n	8004e70 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004e62:	4b2a      	ldr	r3, [pc, #168]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e64:	681a      	ldr	r2, [r3, #0]
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	43db      	mvns	r3, r3
 8004e6a:	4928      	ldr	r1, [pc, #160]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e6c:	4013      	ands	r3, r2
 8004e6e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d006      	beq.n	8004e8a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004e7c:	4b23      	ldr	r3, [pc, #140]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e7e:	685a      	ldr	r2, [r3, #4]
 8004e80:	4922      	ldr	r1, [pc, #136]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	604b      	str	r3, [r1, #4]
 8004e88:	e006      	b.n	8004e98 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004e8a:	4b20      	ldr	r3, [pc, #128]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e8c:	685a      	ldr	r2, [r3, #4]
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	43db      	mvns	r3, r3
 8004e92:	491e      	ldr	r1, [pc, #120]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004e94:	4013      	ands	r3, r2
 8004e96:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d006      	beq.n	8004eb2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004ea4:	4b19      	ldr	r3, [pc, #100]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004ea6:	689a      	ldr	r2, [r3, #8]
 8004ea8:	4918      	ldr	r1, [pc, #96]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004eaa:	69bb      	ldr	r3, [r7, #24]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	608b      	str	r3, [r1, #8]
 8004eb0:	e006      	b.n	8004ec0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004eb2:	4b16      	ldr	r3, [pc, #88]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004eb4:	689a      	ldr	r2, [r3, #8]
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	43db      	mvns	r3, r3
 8004eba:	4914      	ldr	r1, [pc, #80]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d021      	beq.n	8004f10 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004ecc:	4b0f      	ldr	r3, [pc, #60]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004ece:	68da      	ldr	r2, [r3, #12]
 8004ed0:	490e      	ldr	r1, [pc, #56]	; (8004f0c <HAL_GPIO_Init+0x2d0>)
 8004ed2:	69bb      	ldr	r3, [r7, #24]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	60cb      	str	r3, [r1, #12]
 8004ed8:	e021      	b.n	8004f1e <HAL_GPIO_Init+0x2e2>
 8004eda:	bf00      	nop
 8004edc:	10320000 	.word	0x10320000
 8004ee0:	10310000 	.word	0x10310000
 8004ee4:	10220000 	.word	0x10220000
 8004ee8:	10210000 	.word	0x10210000
 8004eec:	10120000 	.word	0x10120000
 8004ef0:	10110000 	.word	0x10110000
 8004ef4:	40021000 	.word	0x40021000
 8004ef8:	40010000 	.word	0x40010000
 8004efc:	40010800 	.word	0x40010800
 8004f00:	40010c00 	.word	0x40010c00
 8004f04:	40011000 	.word	0x40011000
 8004f08:	40011400 	.word	0x40011400
 8004f0c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004f10:	4b0b      	ldr	r3, [pc, #44]	; (8004f40 <HAL_GPIO_Init+0x304>)
 8004f12:	68da      	ldr	r2, [r3, #12]
 8004f14:	69bb      	ldr	r3, [r7, #24]
 8004f16:	43db      	mvns	r3, r3
 8004f18:	4909      	ldr	r1, [pc, #36]	; (8004f40 <HAL_GPIO_Init+0x304>)
 8004f1a:	4013      	ands	r3, r2
 8004f1c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8004f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f20:	3301      	adds	r3, #1
 8004f22:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681a      	ldr	r2, [r3, #0]
 8004f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f2a:	fa22 f303 	lsr.w	r3, r2, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f47f ae8e 	bne.w	8004c50 <HAL_GPIO_Init+0x14>
  }
}
 8004f34:	bf00      	nop
 8004f36:	bf00      	nop
 8004f38:	372c      	adds	r7, #44	; 0x2c
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bc80      	pop	{r7}
 8004f3e:	4770      	bx	lr
 8004f40:	40010400 	.word	0x40010400

08004f44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
 8004f4c:	460b      	mov	r3, r1
 8004f4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	689a      	ldr	r2, [r3, #8]
 8004f54:	887b      	ldrh	r3, [r7, #2]
 8004f56:	4013      	ands	r3, r2
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	73fb      	strb	r3, [r7, #15]
 8004f60:	e001      	b.n	8004f66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f62:	2300      	movs	r3, #0
 8004f64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f66:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	3714      	adds	r7, #20
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	bc80      	pop	{r7}
 8004f70:	4770      	bx	lr

08004f72 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f72:	b480      	push	{r7}
 8004f74:	b083      	sub	sp, #12
 8004f76:	af00      	add	r7, sp, #0
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	807b      	strh	r3, [r7, #2]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f82:	787b      	ldrb	r3, [r7, #1]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d003      	beq.n	8004f90 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f88:	887a      	ldrh	r2, [r7, #2]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004f8e:	e003      	b.n	8004f98 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004f90:	887b      	ldrh	r3, [r7, #2]
 8004f92:	041a      	lsls	r2, r3, #16
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	611a      	str	r2, [r3, #16]
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bc80      	pop	{r7}
 8004fa0:	4770      	bx	lr
	...

08004fa4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	4603      	mov	r3, r0
 8004fac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004fae:	4b08      	ldr	r3, [pc, #32]	; (8004fd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fb0:	695a      	ldr	r2, [r3, #20]
 8004fb2:	88fb      	ldrh	r3, [r7, #6]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d006      	beq.n	8004fc8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004fba:	4a05      	ldr	r2, [pc, #20]	; (8004fd0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fbc:	88fb      	ldrh	r3, [r7, #6]
 8004fbe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004fc0:	88fb      	ldrh	r3, [r7, #6]
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	f7fc ffda 	bl	8001f7c <HAL_GPIO_EXTI_Callback>
  }
}
 8004fc8:	bf00      	nop
 8004fca:	3708      	adds	r7, #8
 8004fcc:	46bd      	mov	sp, r7
 8004fce:	bd80      	pop	{r7, pc}
 8004fd0:	40010400 	.word	0x40010400

08004fd4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d101      	bne.n	8004fe6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e12b      	b.n	800523e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fec:	b2db      	uxtb	r3, r3
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d106      	bne.n	8005000 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f7fd fb1a 	bl	8002634 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2224      	movs	r2, #36	; 0x24
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0201 	bic.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005026:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005036:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005038:	f000 fce4 	bl	8005a04 <HAL_RCC_GetPCLK1Freq>
 800503c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	4a81      	ldr	r2, [pc, #516]	; (8005248 <HAL_I2C_Init+0x274>)
 8005044:	4293      	cmp	r3, r2
 8005046:	d807      	bhi.n	8005058 <HAL_I2C_Init+0x84>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	4a80      	ldr	r2, [pc, #512]	; (800524c <HAL_I2C_Init+0x278>)
 800504c:	4293      	cmp	r3, r2
 800504e:	bf94      	ite	ls
 8005050:	2301      	movls	r3, #1
 8005052:	2300      	movhi	r3, #0
 8005054:	b2db      	uxtb	r3, r3
 8005056:	e006      	b.n	8005066 <HAL_I2C_Init+0x92>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	4a7d      	ldr	r2, [pc, #500]	; (8005250 <HAL_I2C_Init+0x27c>)
 800505c:	4293      	cmp	r3, r2
 800505e:	bf94      	ite	ls
 8005060:	2301      	movls	r3, #1
 8005062:	2300      	movhi	r3, #0
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e0e7      	b.n	800523e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	4a78      	ldr	r2, [pc, #480]	; (8005254 <HAL_I2C_Init+0x280>)
 8005072:	fba2 2303 	umull	r2, r3, r2, r3
 8005076:	0c9b      	lsrs	r3, r3, #18
 8005078:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68ba      	ldr	r2, [r7, #8]
 800508a:	430a      	orrs	r2, r1
 800508c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	4a6a      	ldr	r2, [pc, #424]	; (8005248 <HAL_I2C_Init+0x274>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d802      	bhi.n	80050a8 <HAL_I2C_Init+0xd4>
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	3301      	adds	r3, #1
 80050a6:	e009      	b.n	80050bc <HAL_I2C_Init+0xe8>
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80050ae:	fb02 f303 	mul.w	r3, r2, r3
 80050b2:	4a69      	ldr	r2, [pc, #420]	; (8005258 <HAL_I2C_Init+0x284>)
 80050b4:	fba2 2303 	umull	r2, r3, r2, r3
 80050b8:	099b      	lsrs	r3, r3, #6
 80050ba:	3301      	adds	r3, #1
 80050bc:	687a      	ldr	r2, [r7, #4]
 80050be:	6812      	ldr	r2, [r2, #0]
 80050c0:	430b      	orrs	r3, r1
 80050c2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80050ce:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	495c      	ldr	r1, [pc, #368]	; (8005248 <HAL_I2C_Init+0x274>)
 80050d8:	428b      	cmp	r3, r1
 80050da:	d819      	bhi.n	8005110 <HAL_I2C_Init+0x13c>
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	1e59      	subs	r1, r3, #1
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	fbb1 f3f3 	udiv	r3, r1, r3
 80050ea:	1c59      	adds	r1, r3, #1
 80050ec:	f640 73fc 	movw	r3, #4092	; 0xffc
 80050f0:	400b      	ands	r3, r1
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00a      	beq.n	800510c <HAL_I2C_Init+0x138>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	1e59      	subs	r1, r3, #1
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	005b      	lsls	r3, r3, #1
 8005100:	fbb1 f3f3 	udiv	r3, r1, r3
 8005104:	3301      	adds	r3, #1
 8005106:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800510a:	e051      	b.n	80051b0 <HAL_I2C_Init+0x1dc>
 800510c:	2304      	movs	r3, #4
 800510e:	e04f      	b.n	80051b0 <HAL_I2C_Init+0x1dc>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689b      	ldr	r3, [r3, #8]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d111      	bne.n	800513c <HAL_I2C_Init+0x168>
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	1e58      	subs	r0, r3, #1
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	6859      	ldr	r1, [r3, #4]
 8005120:	460b      	mov	r3, r1
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	440b      	add	r3, r1
 8005126:	fbb0 f3f3 	udiv	r3, r0, r3
 800512a:	3301      	adds	r3, #1
 800512c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005130:	2b00      	cmp	r3, #0
 8005132:	bf0c      	ite	eq
 8005134:	2301      	moveq	r3, #1
 8005136:	2300      	movne	r3, #0
 8005138:	b2db      	uxtb	r3, r3
 800513a:	e012      	b.n	8005162 <HAL_I2C_Init+0x18e>
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	1e58      	subs	r0, r3, #1
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6859      	ldr	r1, [r3, #4]
 8005144:	460b      	mov	r3, r1
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	440b      	add	r3, r1
 800514a:	0099      	lsls	r1, r3, #2
 800514c:	440b      	add	r3, r1
 800514e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005152:	3301      	adds	r3, #1
 8005154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005158:	2b00      	cmp	r3, #0
 800515a:	bf0c      	ite	eq
 800515c:	2301      	moveq	r3, #1
 800515e:	2300      	movne	r3, #0
 8005160:	b2db      	uxtb	r3, r3
 8005162:	2b00      	cmp	r3, #0
 8005164:	d001      	beq.n	800516a <HAL_I2C_Init+0x196>
 8005166:	2301      	movs	r3, #1
 8005168:	e022      	b.n	80051b0 <HAL_I2C_Init+0x1dc>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	689b      	ldr	r3, [r3, #8]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10e      	bne.n	8005190 <HAL_I2C_Init+0x1bc>
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	1e58      	subs	r0, r3, #1
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6859      	ldr	r1, [r3, #4]
 800517a:	460b      	mov	r3, r1
 800517c:	005b      	lsls	r3, r3, #1
 800517e:	440b      	add	r3, r1
 8005180:	fbb0 f3f3 	udiv	r3, r0, r3
 8005184:	3301      	adds	r3, #1
 8005186:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800518a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800518e:	e00f      	b.n	80051b0 <HAL_I2C_Init+0x1dc>
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	1e58      	subs	r0, r3, #1
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	6859      	ldr	r1, [r3, #4]
 8005198:	460b      	mov	r3, r1
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	440b      	add	r3, r1
 800519e:	0099      	lsls	r1, r3, #2
 80051a0:	440b      	add	r3, r1
 80051a2:	fbb0 f3f3 	udiv	r3, r0, r3
 80051a6:	3301      	adds	r3, #1
 80051a8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051ac:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80051b0:	6879      	ldr	r1, [r7, #4]
 80051b2:	6809      	ldr	r1, [r1, #0]
 80051b4:	4313      	orrs	r3, r2
 80051b6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	69da      	ldr	r2, [r3, #28]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	431a      	orrs	r2, r3
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	430a      	orrs	r2, r1
 80051d2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	689b      	ldr	r3, [r3, #8]
 80051da:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80051de:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6911      	ldr	r1, [r2, #16]
 80051e6:	687a      	ldr	r2, [r7, #4]
 80051e8:	68d2      	ldr	r2, [r2, #12]
 80051ea:	4311      	orrs	r1, r2
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	6812      	ldr	r2, [r2, #0]
 80051f0:	430b      	orrs	r3, r1
 80051f2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	68db      	ldr	r3, [r3, #12]
 80051fa:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	695a      	ldr	r2, [r3, #20]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	431a      	orrs	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	430a      	orrs	r2, r1
 800520e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0201 	orr.w	r2, r2, #1
 800521e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2200      	movs	r2, #0
 8005224:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2220      	movs	r2, #32
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2200      	movs	r2, #0
 8005232:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800523c:	2300      	movs	r3, #0
}
 800523e:	4618      	mov	r0, r3
 8005240:	3710      	adds	r7, #16
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}
 8005246:	bf00      	nop
 8005248:	000186a0 	.word	0x000186a0
 800524c:	001e847f 	.word	0x001e847f
 8005250:	003d08ff 	.word	0x003d08ff
 8005254:	431bde83 	.word	0x431bde83
 8005258:	10624dd3 	.word	0x10624dd3

0800525c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b086      	sub	sp, #24
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e272      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0301 	and.w	r3, r3, #1
 8005276:	2b00      	cmp	r3, #0
 8005278:	f000 8087 	beq.w	800538a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800527c:	4b92      	ldr	r3, [pc, #584]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f003 030c 	and.w	r3, r3, #12
 8005284:	2b04      	cmp	r3, #4
 8005286:	d00c      	beq.n	80052a2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005288:	4b8f      	ldr	r3, [pc, #572]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f003 030c 	and.w	r3, r3, #12
 8005290:	2b08      	cmp	r3, #8
 8005292:	d112      	bne.n	80052ba <HAL_RCC_OscConfig+0x5e>
 8005294:	4b8c      	ldr	r3, [pc, #560]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800529c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052a0:	d10b      	bne.n	80052ba <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052a2:	4b89      	ldr	r3, [pc, #548]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d06c      	beq.n	8005388 <HAL_RCC_OscConfig+0x12c>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d168      	bne.n	8005388 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	e24c      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	685b      	ldr	r3, [r3, #4]
 80052be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052c2:	d106      	bne.n	80052d2 <HAL_RCC_OscConfig+0x76>
 80052c4:	4b80      	ldr	r3, [pc, #512]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a7f      	ldr	r2, [pc, #508]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80052ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052ce:	6013      	str	r3, [r2, #0]
 80052d0:	e02e      	b.n	8005330 <HAL_RCC_OscConfig+0xd4>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d10c      	bne.n	80052f4 <HAL_RCC_OscConfig+0x98>
 80052da:	4b7b      	ldr	r3, [pc, #492]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a7a      	ldr	r2, [pc, #488]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80052e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052e4:	6013      	str	r3, [r2, #0]
 80052e6:	4b78      	ldr	r3, [pc, #480]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a77      	ldr	r2, [pc, #476]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80052ec:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80052f0:	6013      	str	r3, [r2, #0]
 80052f2:	e01d      	b.n	8005330 <HAL_RCC_OscConfig+0xd4>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80052fc:	d10c      	bne.n	8005318 <HAL_RCC_OscConfig+0xbc>
 80052fe:	4b72      	ldr	r3, [pc, #456]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a71      	ldr	r2, [pc, #452]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	4b6f      	ldr	r3, [pc, #444]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a6e      	ldr	r2, [pc, #440]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005314:	6013      	str	r3, [r2, #0]
 8005316:	e00b      	b.n	8005330 <HAL_RCC_OscConfig+0xd4>
 8005318:	4b6b      	ldr	r3, [pc, #428]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	4a6a      	ldr	r2, [pc, #424]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800531e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005322:	6013      	str	r3, [r2, #0]
 8005324:	4b68      	ldr	r3, [pc, #416]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a67      	ldr	r2, [pc, #412]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800532a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800532e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d013      	beq.n	8005360 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005338:	f7ff f8d8 	bl	80044ec <HAL_GetTick>
 800533c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800533e:	e008      	b.n	8005352 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005340:	f7ff f8d4 	bl	80044ec <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	2b64      	cmp	r3, #100	; 0x64
 800534c:	d901      	bls.n	8005352 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e200      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005352:	4b5d      	ldr	r3, [pc, #372]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800535a:	2b00      	cmp	r3, #0
 800535c:	d0f0      	beq.n	8005340 <HAL_RCC_OscConfig+0xe4>
 800535e:	e014      	b.n	800538a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005360:	f7ff f8c4 	bl	80044ec <HAL_GetTick>
 8005364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005366:	e008      	b.n	800537a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005368:	f7ff f8c0 	bl	80044ec <HAL_GetTick>
 800536c:	4602      	mov	r2, r0
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	1ad3      	subs	r3, r2, r3
 8005372:	2b64      	cmp	r3, #100	; 0x64
 8005374:	d901      	bls.n	800537a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005376:	2303      	movs	r3, #3
 8005378:	e1ec      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800537a:	4b53      	ldr	r3, [pc, #332]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1f0      	bne.n	8005368 <HAL_RCC_OscConfig+0x10c>
 8005386:	e000      	b.n	800538a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f003 0302 	and.w	r3, r3, #2
 8005392:	2b00      	cmp	r3, #0
 8005394:	d063      	beq.n	800545e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005396:	4b4c      	ldr	r3, [pc, #304]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	f003 030c 	and.w	r3, r3, #12
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d00b      	beq.n	80053ba <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80053a2:	4b49      	ldr	r3, [pc, #292]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	f003 030c 	and.w	r3, r3, #12
 80053aa:	2b08      	cmp	r3, #8
 80053ac:	d11c      	bne.n	80053e8 <HAL_RCC_OscConfig+0x18c>
 80053ae:	4b46      	ldr	r3, [pc, #280]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80053b0:	685b      	ldr	r3, [r3, #4]
 80053b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d116      	bne.n	80053e8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ba:	4b43      	ldr	r3, [pc, #268]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d005      	beq.n	80053d2 <HAL_RCC_OscConfig+0x176>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	691b      	ldr	r3, [r3, #16]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	d001      	beq.n	80053d2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e1c0      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80053d2:	4b3d      	ldr	r3, [pc, #244]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	00db      	lsls	r3, r3, #3
 80053e0:	4939      	ldr	r1, [pc, #228]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 80053e2:	4313      	orrs	r3, r2
 80053e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053e6:	e03a      	b.n	800545e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d020      	beq.n	8005432 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80053f0:	4b36      	ldr	r3, [pc, #216]	; (80054cc <HAL_RCC_OscConfig+0x270>)
 80053f2:	2201      	movs	r2, #1
 80053f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053f6:	f7ff f879 	bl	80044ec <HAL_GetTick>
 80053fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053fc:	e008      	b.n	8005410 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80053fe:	f7ff f875 	bl	80044ec <HAL_GetTick>
 8005402:	4602      	mov	r2, r0
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	2b02      	cmp	r3, #2
 800540a:	d901      	bls.n	8005410 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800540c:	2303      	movs	r3, #3
 800540e:	e1a1      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005410:	4b2d      	ldr	r3, [pc, #180]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f003 0302 	and.w	r3, r3, #2
 8005418:	2b00      	cmp	r3, #0
 800541a:	d0f0      	beq.n	80053fe <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800541c:	4b2a      	ldr	r3, [pc, #168]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	695b      	ldr	r3, [r3, #20]
 8005428:	00db      	lsls	r3, r3, #3
 800542a:	4927      	ldr	r1, [pc, #156]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 800542c:	4313      	orrs	r3, r2
 800542e:	600b      	str	r3, [r1, #0]
 8005430:	e015      	b.n	800545e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005432:	4b26      	ldr	r3, [pc, #152]	; (80054cc <HAL_RCC_OscConfig+0x270>)
 8005434:	2200      	movs	r2, #0
 8005436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005438:	f7ff f858 	bl	80044ec <HAL_GetTick>
 800543c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800543e:	e008      	b.n	8005452 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005440:	f7ff f854 	bl	80044ec <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	2b02      	cmp	r3, #2
 800544c:	d901      	bls.n	8005452 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800544e:	2303      	movs	r3, #3
 8005450:	e180      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005452:	4b1d      	ldr	r3, [pc, #116]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d1f0      	bne.n	8005440 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f003 0308 	and.w	r3, r3, #8
 8005466:	2b00      	cmp	r3, #0
 8005468:	d03a      	beq.n	80054e0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	699b      	ldr	r3, [r3, #24]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d019      	beq.n	80054a6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005472:	4b17      	ldr	r3, [pc, #92]	; (80054d0 <HAL_RCC_OscConfig+0x274>)
 8005474:	2201      	movs	r2, #1
 8005476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005478:	f7ff f838 	bl	80044ec <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800547e:	e008      	b.n	8005492 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005480:	f7ff f834 	bl	80044ec <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	2b02      	cmp	r3, #2
 800548c:	d901      	bls.n	8005492 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800548e:	2303      	movs	r3, #3
 8005490:	e160      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005492:	4b0d      	ldr	r3, [pc, #52]	; (80054c8 <HAL_RCC_OscConfig+0x26c>)
 8005494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005496:	f003 0302 	and.w	r3, r3, #2
 800549a:	2b00      	cmp	r3, #0
 800549c:	d0f0      	beq.n	8005480 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800549e:	2001      	movs	r0, #1
 80054a0:	f000 fac4 	bl	8005a2c <RCC_Delay>
 80054a4:	e01c      	b.n	80054e0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054a6:	4b0a      	ldr	r3, [pc, #40]	; (80054d0 <HAL_RCC_OscConfig+0x274>)
 80054a8:	2200      	movs	r2, #0
 80054aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054ac:	f7ff f81e 	bl	80044ec <HAL_GetTick>
 80054b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054b2:	e00f      	b.n	80054d4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054b4:	f7ff f81a 	bl	80044ec <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d908      	bls.n	80054d4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e146      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
 80054c6:	bf00      	nop
 80054c8:	40021000 	.word	0x40021000
 80054cc:	42420000 	.word	0x42420000
 80054d0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054d4:	4b92      	ldr	r3, [pc, #584]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80054d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054d8:	f003 0302 	and.w	r3, r3, #2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d1e9      	bne.n	80054b4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f003 0304 	and.w	r3, r3, #4
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	f000 80a6 	beq.w	800563a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80054ee:	2300      	movs	r3, #0
 80054f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054f2:	4b8b      	ldr	r3, [pc, #556]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d10d      	bne.n	800551a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054fe:	4b88      	ldr	r3, [pc, #544]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005500:	69db      	ldr	r3, [r3, #28]
 8005502:	4a87      	ldr	r2, [pc, #540]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005504:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005508:	61d3      	str	r3, [r2, #28]
 800550a:	4b85      	ldr	r3, [pc, #532]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 800550c:	69db      	ldr	r3, [r3, #28]
 800550e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005512:	60bb      	str	r3, [r7, #8]
 8005514:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005516:	2301      	movs	r3, #1
 8005518:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800551a:	4b82      	ldr	r3, [pc, #520]	; (8005724 <HAL_RCC_OscConfig+0x4c8>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005522:	2b00      	cmp	r3, #0
 8005524:	d118      	bne.n	8005558 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005526:	4b7f      	ldr	r3, [pc, #508]	; (8005724 <HAL_RCC_OscConfig+0x4c8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a7e      	ldr	r2, [pc, #504]	; (8005724 <HAL_RCC_OscConfig+0x4c8>)
 800552c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005530:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005532:	f7fe ffdb 	bl	80044ec <HAL_GetTick>
 8005536:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005538:	e008      	b.n	800554c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800553a:	f7fe ffd7 	bl	80044ec <HAL_GetTick>
 800553e:	4602      	mov	r2, r0
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	2b64      	cmp	r3, #100	; 0x64
 8005546:	d901      	bls.n	800554c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005548:	2303      	movs	r3, #3
 800554a:	e103      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800554c:	4b75      	ldr	r3, [pc, #468]	; (8005724 <HAL_RCC_OscConfig+0x4c8>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0f0      	beq.n	800553a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	68db      	ldr	r3, [r3, #12]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d106      	bne.n	800556e <HAL_RCC_OscConfig+0x312>
 8005560:	4b6f      	ldr	r3, [pc, #444]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005562:	6a1b      	ldr	r3, [r3, #32]
 8005564:	4a6e      	ldr	r2, [pc, #440]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005566:	f043 0301 	orr.w	r3, r3, #1
 800556a:	6213      	str	r3, [r2, #32]
 800556c:	e02d      	b.n	80055ca <HAL_RCC_OscConfig+0x36e>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	68db      	ldr	r3, [r3, #12]
 8005572:	2b00      	cmp	r3, #0
 8005574:	d10c      	bne.n	8005590 <HAL_RCC_OscConfig+0x334>
 8005576:	4b6a      	ldr	r3, [pc, #424]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005578:	6a1b      	ldr	r3, [r3, #32]
 800557a:	4a69      	ldr	r2, [pc, #420]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 800557c:	f023 0301 	bic.w	r3, r3, #1
 8005580:	6213      	str	r3, [r2, #32]
 8005582:	4b67      	ldr	r3, [pc, #412]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005584:	6a1b      	ldr	r3, [r3, #32]
 8005586:	4a66      	ldr	r2, [pc, #408]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005588:	f023 0304 	bic.w	r3, r3, #4
 800558c:	6213      	str	r3, [r2, #32]
 800558e:	e01c      	b.n	80055ca <HAL_RCC_OscConfig+0x36e>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	2b05      	cmp	r3, #5
 8005596:	d10c      	bne.n	80055b2 <HAL_RCC_OscConfig+0x356>
 8005598:	4b61      	ldr	r3, [pc, #388]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 800559a:	6a1b      	ldr	r3, [r3, #32]
 800559c:	4a60      	ldr	r2, [pc, #384]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 800559e:	f043 0304 	orr.w	r3, r3, #4
 80055a2:	6213      	str	r3, [r2, #32]
 80055a4:	4b5e      	ldr	r3, [pc, #376]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80055a6:	6a1b      	ldr	r3, [r3, #32]
 80055a8:	4a5d      	ldr	r2, [pc, #372]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80055aa:	f043 0301 	orr.w	r3, r3, #1
 80055ae:	6213      	str	r3, [r2, #32]
 80055b0:	e00b      	b.n	80055ca <HAL_RCC_OscConfig+0x36e>
 80055b2:	4b5b      	ldr	r3, [pc, #364]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80055b4:	6a1b      	ldr	r3, [r3, #32]
 80055b6:	4a5a      	ldr	r2, [pc, #360]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80055b8:	f023 0301 	bic.w	r3, r3, #1
 80055bc:	6213      	str	r3, [r2, #32]
 80055be:	4b58      	ldr	r3, [pc, #352]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80055c0:	6a1b      	ldr	r3, [r3, #32]
 80055c2:	4a57      	ldr	r2, [pc, #348]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80055c4:	f023 0304 	bic.w	r3, r3, #4
 80055c8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d015      	beq.n	80055fe <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055d2:	f7fe ff8b 	bl	80044ec <HAL_GetTick>
 80055d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055d8:	e00a      	b.n	80055f0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80055da:	f7fe ff87 	bl	80044ec <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d901      	bls.n	80055f0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e0b1      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055f0:	4b4b      	ldr	r3, [pc, #300]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80055f2:	6a1b      	ldr	r3, [r3, #32]
 80055f4:	f003 0302 	and.w	r3, r3, #2
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d0ee      	beq.n	80055da <HAL_RCC_OscConfig+0x37e>
 80055fc:	e014      	b.n	8005628 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055fe:	f7fe ff75 	bl	80044ec <HAL_GetTick>
 8005602:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005604:	e00a      	b.n	800561c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005606:	f7fe ff71 	bl	80044ec <HAL_GetTick>
 800560a:	4602      	mov	r2, r0
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	f241 3288 	movw	r2, #5000	; 0x1388
 8005614:	4293      	cmp	r3, r2
 8005616:	d901      	bls.n	800561c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005618:	2303      	movs	r3, #3
 800561a:	e09b      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800561c:	4b40      	ldr	r3, [pc, #256]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	f003 0302 	and.w	r3, r3, #2
 8005624:	2b00      	cmp	r3, #0
 8005626:	d1ee      	bne.n	8005606 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005628:	7dfb      	ldrb	r3, [r7, #23]
 800562a:	2b01      	cmp	r3, #1
 800562c:	d105      	bne.n	800563a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800562e:	4b3c      	ldr	r3, [pc, #240]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005630:	69db      	ldr	r3, [r3, #28]
 8005632:	4a3b      	ldr	r2, [pc, #236]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005634:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005638:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	69db      	ldr	r3, [r3, #28]
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 8087 	beq.w	8005752 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005644:	4b36      	ldr	r3, [pc, #216]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f003 030c 	and.w	r3, r3, #12
 800564c:	2b08      	cmp	r3, #8
 800564e:	d061      	beq.n	8005714 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	69db      	ldr	r3, [r3, #28]
 8005654:	2b02      	cmp	r3, #2
 8005656:	d146      	bne.n	80056e6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005658:	4b33      	ldr	r3, [pc, #204]	; (8005728 <HAL_RCC_OscConfig+0x4cc>)
 800565a:	2200      	movs	r2, #0
 800565c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800565e:	f7fe ff45 	bl	80044ec <HAL_GetTick>
 8005662:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005664:	e008      	b.n	8005678 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005666:	f7fe ff41 	bl	80044ec <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e06d      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005678:	4b29      	ldr	r3, [pc, #164]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005680:	2b00      	cmp	r3, #0
 8005682:	d1f0      	bne.n	8005666 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	6a1b      	ldr	r3, [r3, #32]
 8005688:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800568c:	d108      	bne.n	80056a0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800568e:	4b24      	ldr	r3, [pc, #144]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	4921      	ldr	r1, [pc, #132]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 800569c:	4313      	orrs	r3, r2
 800569e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056a0:	4b1f      	ldr	r3, [pc, #124]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a19      	ldr	r1, [r3, #32]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b0:	430b      	orrs	r3, r1
 80056b2:	491b      	ldr	r1, [pc, #108]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056b8:	4b1b      	ldr	r3, [pc, #108]	; (8005728 <HAL_RCC_OscConfig+0x4cc>)
 80056ba:	2201      	movs	r2, #1
 80056bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056be:	f7fe ff15 	bl	80044ec <HAL_GetTick>
 80056c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056c4:	e008      	b.n	80056d8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056c6:	f7fe ff11 	bl	80044ec <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	1ad3      	subs	r3, r2, r3
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d901      	bls.n	80056d8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80056d4:	2303      	movs	r3, #3
 80056d6:	e03d      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80056d8:	4b11      	ldr	r3, [pc, #68]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0f0      	beq.n	80056c6 <HAL_RCC_OscConfig+0x46a>
 80056e4:	e035      	b.n	8005752 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056e6:	4b10      	ldr	r3, [pc, #64]	; (8005728 <HAL_RCC_OscConfig+0x4cc>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056ec:	f7fe fefe 	bl	80044ec <HAL_GetTick>
 80056f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80056f2:	e008      	b.n	8005706 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056f4:	f7fe fefa 	bl	80044ec <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d901      	bls.n	8005706 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	e026      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005706:	4b06      	ldr	r3, [pc, #24]	; (8005720 <HAL_RCC_OscConfig+0x4c4>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800570e:	2b00      	cmp	r3, #0
 8005710:	d1f0      	bne.n	80056f4 <HAL_RCC_OscConfig+0x498>
 8005712:	e01e      	b.n	8005752 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	69db      	ldr	r3, [r3, #28]
 8005718:	2b01      	cmp	r3, #1
 800571a:	d107      	bne.n	800572c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	e019      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
 8005720:	40021000 	.word	0x40021000
 8005724:	40007000 	.word	0x40007000
 8005728:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800572c:	4b0b      	ldr	r3, [pc, #44]	; (800575c <HAL_RCC_OscConfig+0x500>)
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	429a      	cmp	r2, r3
 800573e:	d106      	bne.n	800574e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800574a:	429a      	cmp	r2, r3
 800574c:	d001      	beq.n	8005752 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800574e:	2301      	movs	r3, #1
 8005750:	e000      	b.n	8005754 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005752:	2300      	movs	r3, #0
}
 8005754:	4618      	mov	r0, r3
 8005756:	3718      	adds	r7, #24
 8005758:	46bd      	mov	sp, r7
 800575a:	bd80      	pop	{r7, pc}
 800575c:	40021000 	.word	0x40021000

08005760 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
 8005768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2b00      	cmp	r3, #0
 800576e:	d101      	bne.n	8005774 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e0d0      	b.n	8005916 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005774:	4b6a      	ldr	r3, [pc, #424]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0307 	and.w	r3, r3, #7
 800577c:	683a      	ldr	r2, [r7, #0]
 800577e:	429a      	cmp	r2, r3
 8005780:	d910      	bls.n	80057a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005782:	4b67      	ldr	r3, [pc, #412]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f023 0207 	bic.w	r2, r3, #7
 800578a:	4965      	ldr	r1, [pc, #404]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	4313      	orrs	r3, r2
 8005790:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005792:	4b63      	ldr	r3, [pc, #396]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 0307 	and.w	r3, r3, #7
 800579a:	683a      	ldr	r2, [r7, #0]
 800579c:	429a      	cmp	r2, r3
 800579e:	d001      	beq.n	80057a4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e0b8      	b.n	8005916 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f003 0302 	and.w	r3, r3, #2
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d020      	beq.n	80057f2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f003 0304 	and.w	r3, r3, #4
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d005      	beq.n	80057c8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057bc:	4b59      	ldr	r3, [pc, #356]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	4a58      	ldr	r2, [pc, #352]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80057c2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80057c6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f003 0308 	and.w	r3, r3, #8
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d005      	beq.n	80057e0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80057d4:	4b53      	ldr	r3, [pc, #332]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	4a52      	ldr	r2, [pc, #328]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80057da:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80057de:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80057e0:	4b50      	ldr	r3, [pc, #320]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80057e2:	685b      	ldr	r3, [r3, #4]
 80057e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	494d      	ldr	r1, [pc, #308]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d040      	beq.n	8005880 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2b01      	cmp	r3, #1
 8005804:	d107      	bne.n	8005816 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005806:	4b47      	ldr	r3, [pc, #284]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d115      	bne.n	800583e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e07f      	b.n	8005916 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	2b02      	cmp	r3, #2
 800581c:	d107      	bne.n	800582e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800581e:	4b41      	ldr	r3, [pc, #260]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d109      	bne.n	800583e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800582a:	2301      	movs	r3, #1
 800582c:	e073      	b.n	8005916 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800582e:	4b3d      	ldr	r3, [pc, #244]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d101      	bne.n	800583e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800583a:	2301      	movs	r3, #1
 800583c:	e06b      	b.n	8005916 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800583e:	4b39      	ldr	r3, [pc, #228]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 8005840:	685b      	ldr	r3, [r3, #4]
 8005842:	f023 0203 	bic.w	r2, r3, #3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	4936      	ldr	r1, [pc, #216]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 800584c:	4313      	orrs	r3, r2
 800584e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005850:	f7fe fe4c 	bl	80044ec <HAL_GetTick>
 8005854:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005856:	e00a      	b.n	800586e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005858:	f7fe fe48 	bl	80044ec <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	f241 3288 	movw	r2, #5000	; 0x1388
 8005866:	4293      	cmp	r3, r2
 8005868:	d901      	bls.n	800586e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e053      	b.n	8005916 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800586e:	4b2d      	ldr	r3, [pc, #180]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	f003 020c 	and.w	r2, r3, #12
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	685b      	ldr	r3, [r3, #4]
 800587a:	009b      	lsls	r3, r3, #2
 800587c:	429a      	cmp	r2, r3
 800587e:	d1eb      	bne.n	8005858 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005880:	4b27      	ldr	r3, [pc, #156]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f003 0307 	and.w	r3, r3, #7
 8005888:	683a      	ldr	r2, [r7, #0]
 800588a:	429a      	cmp	r2, r3
 800588c:	d210      	bcs.n	80058b0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800588e:	4b24      	ldr	r3, [pc, #144]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	f023 0207 	bic.w	r2, r3, #7
 8005896:	4922      	ldr	r1, [pc, #136]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	4313      	orrs	r3, r2
 800589c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800589e:	4b20      	ldr	r3, [pc, #128]	; (8005920 <HAL_RCC_ClockConfig+0x1c0>)
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f003 0307 	and.w	r3, r3, #7
 80058a6:	683a      	ldr	r2, [r7, #0]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d001      	beq.n	80058b0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e032      	b.n	8005916 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 0304 	and.w	r3, r3, #4
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d008      	beq.n	80058ce <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058bc:	4b19      	ldr	r3, [pc, #100]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	4916      	ldr	r1, [pc, #88]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0308 	and.w	r3, r3, #8
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d009      	beq.n	80058ee <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80058da:	4b12      	ldr	r3, [pc, #72]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	490e      	ldr	r1, [pc, #56]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80058ee:	f000 f821 	bl	8005934 <HAL_RCC_GetSysClockFreq>
 80058f2:	4602      	mov	r2, r0
 80058f4:	4b0b      	ldr	r3, [pc, #44]	; (8005924 <HAL_RCC_ClockConfig+0x1c4>)
 80058f6:	685b      	ldr	r3, [r3, #4]
 80058f8:	091b      	lsrs	r3, r3, #4
 80058fa:	f003 030f 	and.w	r3, r3, #15
 80058fe:	490a      	ldr	r1, [pc, #40]	; (8005928 <HAL_RCC_ClockConfig+0x1c8>)
 8005900:	5ccb      	ldrb	r3, [r1, r3]
 8005902:	fa22 f303 	lsr.w	r3, r2, r3
 8005906:	4a09      	ldr	r2, [pc, #36]	; (800592c <HAL_RCC_ClockConfig+0x1cc>)
 8005908:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800590a:	4b09      	ldr	r3, [pc, #36]	; (8005930 <HAL_RCC_ClockConfig+0x1d0>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4618      	mov	r0, r3
 8005910:	f7fe fdaa 	bl	8004468 <HAL_InitTick>

  return HAL_OK;
 8005914:	2300      	movs	r3, #0
}
 8005916:	4618      	mov	r0, r3
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bd80      	pop	{r7, pc}
 800591e:	bf00      	nop
 8005920:	40022000 	.word	0x40022000
 8005924:	40021000 	.word	0x40021000
 8005928:	0800e0c8 	.word	0x0800e0c8
 800592c:	20000040 	.word	0x20000040
 8005930:	2000008c 	.word	0x2000008c

08005934 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005934:	b490      	push	{r4, r7}
 8005936:	b08a      	sub	sp, #40	; 0x28
 8005938:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800593a:	4b29      	ldr	r3, [pc, #164]	; (80059e0 <HAL_RCC_GetSysClockFreq+0xac>)
 800593c:	1d3c      	adds	r4, r7, #4
 800593e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005940:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005944:	f240 2301 	movw	r3, #513	; 0x201
 8005948:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800594a:	2300      	movs	r3, #0
 800594c:	61fb      	str	r3, [r7, #28]
 800594e:	2300      	movs	r3, #0
 8005950:	61bb      	str	r3, [r7, #24]
 8005952:	2300      	movs	r3, #0
 8005954:	627b      	str	r3, [r7, #36]	; 0x24
 8005956:	2300      	movs	r3, #0
 8005958:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800595a:	2300      	movs	r3, #0
 800595c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800595e:	4b21      	ldr	r3, [pc, #132]	; (80059e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005964:	69fb      	ldr	r3, [r7, #28]
 8005966:	f003 030c 	and.w	r3, r3, #12
 800596a:	2b04      	cmp	r3, #4
 800596c:	d002      	beq.n	8005974 <HAL_RCC_GetSysClockFreq+0x40>
 800596e:	2b08      	cmp	r3, #8
 8005970:	d003      	beq.n	800597a <HAL_RCC_GetSysClockFreq+0x46>
 8005972:	e02b      	b.n	80059cc <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005974:	4b1c      	ldr	r3, [pc, #112]	; (80059e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005976:	623b      	str	r3, [r7, #32]
      break;
 8005978:	e02b      	b.n	80059d2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800597a:	69fb      	ldr	r3, [r7, #28]
 800597c:	0c9b      	lsrs	r3, r3, #18
 800597e:	f003 030f 	and.w	r3, r3, #15
 8005982:	3328      	adds	r3, #40	; 0x28
 8005984:	443b      	add	r3, r7
 8005986:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800598a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005992:	2b00      	cmp	r3, #0
 8005994:	d012      	beq.n	80059bc <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005996:	4b13      	ldr	r3, [pc, #76]	; (80059e4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	0c5b      	lsrs	r3, r3, #17
 800599c:	f003 0301 	and.w	r3, r3, #1
 80059a0:	3328      	adds	r3, #40	; 0x28
 80059a2:	443b      	add	r3, r7
 80059a4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80059a8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	4a0e      	ldr	r2, [pc, #56]	; (80059e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80059ae:	fb03 f202 	mul.w	r2, r3, r2
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059b8:	627b      	str	r3, [r7, #36]	; 0x24
 80059ba:	e004      	b.n	80059c6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80059bc:	697b      	ldr	r3, [r7, #20]
 80059be:	4a0b      	ldr	r2, [pc, #44]	; (80059ec <HAL_RCC_GetSysClockFreq+0xb8>)
 80059c0:	fb02 f303 	mul.w	r3, r2, r3
 80059c4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80059c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059c8:	623b      	str	r3, [r7, #32]
      break;
 80059ca:	e002      	b.n	80059d2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80059cc:	4b06      	ldr	r3, [pc, #24]	; (80059e8 <HAL_RCC_GetSysClockFreq+0xb4>)
 80059ce:	623b      	str	r3, [r7, #32]
      break;
 80059d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059d2:	6a3b      	ldr	r3, [r7, #32]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3728      	adds	r7, #40	; 0x28
 80059d8:	46bd      	mov	sp, r7
 80059da:	bc90      	pop	{r4, r7}
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	080077fc 	.word	0x080077fc
 80059e4:	40021000 	.word	0x40021000
 80059e8:	007a1200 	.word	0x007a1200
 80059ec:	003d0900 	.word	0x003d0900

080059f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059f4:	4b02      	ldr	r3, [pc, #8]	; (8005a00 <HAL_RCC_GetHCLKFreq+0x10>)
 80059f6:	681b      	ldr	r3, [r3, #0]
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bc80      	pop	{r7}
 80059fe:	4770      	bx	lr
 8005a00:	20000040 	.word	0x20000040

08005a04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005a08:	f7ff fff2 	bl	80059f0 <HAL_RCC_GetHCLKFreq>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	4b05      	ldr	r3, [pc, #20]	; (8005a24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	0a1b      	lsrs	r3, r3, #8
 8005a14:	f003 0307 	and.w	r3, r3, #7
 8005a18:	4903      	ldr	r1, [pc, #12]	; (8005a28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a1a:	5ccb      	ldrb	r3, [r1, r3]
 8005a1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	40021000 	.word	0x40021000
 8005a28:	0800e0d8 	.word	0x0800e0d8

08005a2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005a34:	4b0a      	ldr	r3, [pc, #40]	; (8005a60 <RCC_Delay+0x34>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a0a      	ldr	r2, [pc, #40]	; (8005a64 <RCC_Delay+0x38>)
 8005a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3e:	0a5b      	lsrs	r3, r3, #9
 8005a40:	687a      	ldr	r2, [r7, #4]
 8005a42:	fb02 f303 	mul.w	r3, r2, r3
 8005a46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005a48:	bf00      	nop
  }
  while (Delay --);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	1e5a      	subs	r2, r3, #1
 8005a4e:	60fa      	str	r2, [r7, #12]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d1f9      	bne.n	8005a48 <RCC_Delay+0x1c>
}
 8005a54:	bf00      	nop
 8005a56:	bf00      	nop
 8005a58:	3714      	adds	r7, #20
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bc80      	pop	{r7}
 8005a5e:	4770      	bx	lr
 8005a60:	20000040 	.word	0x20000040
 8005a64:	10624dd3 	.word	0x10624dd3

08005a68 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005a70:	2300      	movs	r3, #0
 8005a72:	613b      	str	r3, [r7, #16]
 8005a74:	2300      	movs	r3, #0
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d07d      	beq.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005a84:	2300      	movs	r3, #0
 8005a86:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005a88:	4b4f      	ldr	r3, [pc, #316]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a8a:	69db      	ldr	r3, [r3, #28]
 8005a8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d10d      	bne.n	8005ab0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a94:	4b4c      	ldr	r3, [pc, #304]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a96:	69db      	ldr	r3, [r3, #28]
 8005a98:	4a4b      	ldr	r2, [pc, #300]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005a9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a9e:	61d3      	str	r3, [r2, #28]
 8005aa0:	4b49      	ldr	r3, [pc, #292]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005aa2:	69db      	ldr	r3, [r3, #28]
 8005aa4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005aa8:	60bb      	str	r3, [r7, #8]
 8005aaa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005aac:	2301      	movs	r3, #1
 8005aae:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ab0:	4b46      	ldr	r3, [pc, #280]	; (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d118      	bne.n	8005aee <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005abc:	4b43      	ldr	r3, [pc, #268]	; (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a42      	ldr	r2, [pc, #264]	; (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ac2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ac6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005ac8:	f7fe fd10 	bl	80044ec <HAL_GetTick>
 8005acc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ace:	e008      	b.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ad0:	f7fe fd0c 	bl	80044ec <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	2b64      	cmp	r3, #100	; 0x64
 8005adc:	d901      	bls.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e06d      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ae2:	4b3a      	ldr	r3, [pc, #232]	; (8005bcc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0f0      	beq.n	8005ad0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005aee:	4b36      	ldr	r3, [pc, #216]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005af0:	6a1b      	ldr	r3, [r3, #32]
 8005af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005af6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d02e      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b06:	68fa      	ldr	r2, [r7, #12]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d027      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005b0c:	4b2e      	ldr	r3, [pc, #184]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b0e:	6a1b      	ldr	r3, [r3, #32]
 8005b10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b14:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005b16:	4b2e      	ldr	r3, [pc, #184]	; (8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005b18:	2201      	movs	r2, #1
 8005b1a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005b1c:	4b2c      	ldr	r3, [pc, #176]	; (8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005b1e:	2200      	movs	r2, #0
 8005b20:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005b22:	4a29      	ldr	r2, [pc, #164]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d014      	beq.n	8005b5c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b32:	f7fe fcdb 	bl	80044ec <HAL_GetTick>
 8005b36:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b38:	e00a      	b.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b3a:	f7fe fcd7 	bl	80044ec <HAL_GetTick>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	693b      	ldr	r3, [r7, #16]
 8005b42:	1ad3      	subs	r3, r2, r3
 8005b44:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d901      	bls.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005b4c:	2303      	movs	r3, #3
 8005b4e:	e036      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005b50:	4b1d      	ldr	r3, [pc, #116]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b52:	6a1b      	ldr	r3, [r3, #32]
 8005b54:	f003 0302 	and.w	r3, r3, #2
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d0ee      	beq.n	8005b3a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005b5c:	4b1a      	ldr	r3, [pc, #104]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b5e:	6a1b      	ldr	r3, [r3, #32]
 8005b60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	4917      	ldr	r1, [pc, #92]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b6e:	7dfb      	ldrb	r3, [r7, #23]
 8005b70:	2b01      	cmp	r3, #1
 8005b72:	d105      	bne.n	8005b80 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b74:	4b14      	ldr	r3, [pc, #80]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b76:	69db      	ldr	r3, [r3, #28]
 8005b78:	4a13      	ldr	r2, [pc, #76]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b7a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b7e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0302 	and.w	r3, r3, #2
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b8c:	4b0e      	ldr	r3, [pc, #56]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b8e:	685b      	ldr	r3, [r3, #4]
 8005b90:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	490b      	ldr	r1, [pc, #44]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0310 	and.w	r3, r3, #16
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d008      	beq.n	8005bbc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005baa:	4b07      	ldr	r3, [pc, #28]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	68db      	ldr	r3, [r3, #12]
 8005bb6:	4904      	ldr	r1, [pc, #16]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005bb8:	4313      	orrs	r3, r2
 8005bba:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3718      	adds	r7, #24
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
 8005bc6:	bf00      	nop
 8005bc8:	40021000 	.word	0x40021000
 8005bcc:	40007000 	.word	0x40007000
 8005bd0:	42420440 	.word	0x42420440

08005bd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d101      	bne.n	8005be6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e076      	b.n	8005cd4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d108      	bne.n	8005c00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bf6:	d009      	beq.n	8005c0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	61da      	str	r2, [r3, #28]
 8005bfe:	e005      	b.n	8005c0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2200      	movs	r2, #0
 8005c04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d106      	bne.n	8005c2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2200      	movs	r2, #0
 8005c22:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f7fc fd42 	bl	80026b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	681a      	ldr	r2, [r3, #0]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c42:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c54:	431a      	orrs	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c5e:	431a      	orrs	r2, r3
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	f003 0302 	and.w	r3, r3, #2
 8005c68:	431a      	orrs	r2, r3
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	695b      	ldr	r3, [r3, #20]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	431a      	orrs	r2, r3
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c7c:	431a      	orrs	r2, r3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	69db      	ldr	r3, [r3, #28]
 8005c82:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c86:	431a      	orrs	r2, r3
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c90:	ea42 0103 	orr.w	r1, r2, r3
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c98:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	430a      	orrs	r2, r1
 8005ca2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	0c1a      	lsrs	r2, r3, #16
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	f002 0204 	and.w	r2, r2, #4
 8005cb2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	69da      	ldr	r2, [r3, #28]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005cc2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	2201      	movs	r2, #1
 8005cce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3708      	adds	r7, #8
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d101      	bne.n	8005cf0 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e041      	b.n	8005d74 <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d106      	bne.n	8005d0a <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 8005d04:	6878      	ldr	r0, [r7, #4]
 8005d06:	f7fc fd73 	bl	80027f0 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2202      	movs	r2, #2
 8005d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	3304      	adds	r3, #4
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	4610      	mov	r0, r2
 8005d1e:	f000 f82d 	bl	8005d7c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	681a      	ldr	r2, [r3, #0]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f022 0208 	bic.w	r2, r2, #8
 8005d30:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	6819      	ldr	r1, [r3, #0]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	683a      	ldr	r2, [r7, #0]
 8005d3e:	430a      	orrs	r2, r1
 8005d40:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2201      	movs	r2, #1
 8005d56:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2201      	movs	r2, #1
 8005d5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2201      	movs	r2, #1
 8005d66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005d72:	2300      	movs	r3, #0
}
 8005d74:	4618      	mov	r0, r3
 8005d76:	3708      	adds	r7, #8
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	bd80      	pop	{r7, pc}

08005d7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	4a29      	ldr	r2, [pc, #164]	; (8005e34 <TIM_Base_SetConfig+0xb8>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d00b      	beq.n	8005dac <TIM_Base_SetConfig+0x30>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d9a:	d007      	beq.n	8005dac <TIM_Base_SetConfig+0x30>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a26      	ldr	r2, [pc, #152]	; (8005e38 <TIM_Base_SetConfig+0xbc>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d003      	beq.n	8005dac <TIM_Base_SetConfig+0x30>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a25      	ldr	r2, [pc, #148]	; (8005e3c <TIM_Base_SetConfig+0xc0>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d108      	bne.n	8005dbe <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005db2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	685b      	ldr	r3, [r3, #4]
 8005db8:	68fa      	ldr	r2, [r7, #12]
 8005dba:	4313      	orrs	r3, r2
 8005dbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a1c      	ldr	r2, [pc, #112]	; (8005e34 <TIM_Base_SetConfig+0xb8>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d00b      	beq.n	8005dde <TIM_Base_SetConfig+0x62>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dcc:	d007      	beq.n	8005dde <TIM_Base_SetConfig+0x62>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a19      	ldr	r2, [pc, #100]	; (8005e38 <TIM_Base_SetConfig+0xbc>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d003      	beq.n	8005dde <TIM_Base_SetConfig+0x62>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a18      	ldr	r2, [pc, #96]	; (8005e3c <TIM_Base_SetConfig+0xc0>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d108      	bne.n	8005df0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005de4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	695b      	ldr	r3, [r3, #20]
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	689a      	ldr	r2, [r3, #8]
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	4a07      	ldr	r2, [pc, #28]	; (8005e34 <TIM_Base_SetConfig+0xb8>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d103      	bne.n	8005e24 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e1c:	683b      	ldr	r3, [r7, #0]
 8005e1e:	691a      	ldr	r2, [r3, #16]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2201      	movs	r2, #1
 8005e28:	615a      	str	r2, [r3, #20]
}
 8005e2a:	bf00      	nop
 8005e2c:	3714      	adds	r7, #20
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bc80      	pop	{r7}
 8005e32:	4770      	bx	lr
 8005e34:	40012c00 	.word	0x40012c00
 8005e38:	40000400 	.word	0x40000400
 8005e3c:	40000800 	.word	0x40000800

08005e40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e50:	2b01      	cmp	r3, #1
 8005e52:	d101      	bne.n	8005e58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005e54:	2302      	movs	r3, #2
 8005e56:	e046      	b.n	8005ee6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	2202      	movs	r2, #2
 8005e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	685b      	ldr	r3, [r3, #4]
 8005e6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	4313      	orrs	r3, r2
 8005e88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a16      	ldr	r2, [pc, #88]	; (8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d00e      	beq.n	8005eba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ea4:	d009      	beq.n	8005eba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a12      	ldr	r2, [pc, #72]	; (8005ef4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d004      	beq.n	8005eba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a10      	ldr	r2, [pc, #64]	; (8005ef8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d10c      	bne.n	8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ec0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ec2:	683b      	ldr	r3, [r7, #0]
 8005ec4:	685b      	ldr	r3, [r3, #4]
 8005ec6:	68ba      	ldr	r2, [r7, #8]
 8005ec8:	4313      	orrs	r3, r2
 8005eca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	68ba      	ldr	r2, [r7, #8]
 8005ed2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr
 8005ef0:	40012c00 	.word	0x40012c00
 8005ef4:	40000400 	.word	0x40000400
 8005ef8:	40000800 	.word	0x40000800

08005efc <__assert_func>:
 8005efc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005efe:	4614      	mov	r4, r2
 8005f00:	461a      	mov	r2, r3
 8005f02:	4b09      	ldr	r3, [pc, #36]	; (8005f28 <__assert_func+0x2c>)
 8005f04:	4605      	mov	r5, r0
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	68d8      	ldr	r0, [r3, #12]
 8005f0a:	b14c      	cbz	r4, 8005f20 <__assert_func+0x24>
 8005f0c:	4b07      	ldr	r3, [pc, #28]	; (8005f2c <__assert_func+0x30>)
 8005f0e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005f12:	9100      	str	r1, [sp, #0]
 8005f14:	462b      	mov	r3, r5
 8005f16:	4906      	ldr	r1, [pc, #24]	; (8005f30 <__assert_func+0x34>)
 8005f18:	f000 f814 	bl	8005f44 <fiprintf>
 8005f1c:	f000 fda0 	bl	8006a60 <abort>
 8005f20:	4b04      	ldr	r3, [pc, #16]	; (8005f34 <__assert_func+0x38>)
 8005f22:	461c      	mov	r4, r3
 8005f24:	e7f3      	b.n	8005f0e <__assert_func+0x12>
 8005f26:	bf00      	nop
 8005f28:	20000094 	.word	0x20000094
 8005f2c:	0800e0e0 	.word	0x0800e0e0
 8005f30:	0800e0ed 	.word	0x0800e0ed
 8005f34:	0800e11b 	.word	0x0800e11b

08005f38 <__errno>:
 8005f38:	4b01      	ldr	r3, [pc, #4]	; (8005f40 <__errno+0x8>)
 8005f3a:	6818      	ldr	r0, [r3, #0]
 8005f3c:	4770      	bx	lr
 8005f3e:	bf00      	nop
 8005f40:	20000094 	.word	0x20000094

08005f44 <fiprintf>:
 8005f44:	b40e      	push	{r1, r2, r3}
 8005f46:	b503      	push	{r0, r1, lr}
 8005f48:	4601      	mov	r1, r0
 8005f4a:	ab03      	add	r3, sp, #12
 8005f4c:	4805      	ldr	r0, [pc, #20]	; (8005f64 <fiprintf+0x20>)
 8005f4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f52:	6800      	ldr	r0, [r0, #0]
 8005f54:	9301      	str	r3, [sp, #4]
 8005f56:	f000 f93f 	bl	80061d8 <_vfiprintf_r>
 8005f5a:	b002      	add	sp, #8
 8005f5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f60:	b003      	add	sp, #12
 8005f62:	4770      	bx	lr
 8005f64:	20000094 	.word	0x20000094

08005f68 <__libc_init_array>:
 8005f68:	b570      	push	{r4, r5, r6, lr}
 8005f6a:	2600      	movs	r6, #0
 8005f6c:	4d0c      	ldr	r5, [pc, #48]	; (8005fa0 <__libc_init_array+0x38>)
 8005f6e:	4c0d      	ldr	r4, [pc, #52]	; (8005fa4 <__libc_init_array+0x3c>)
 8005f70:	1b64      	subs	r4, r4, r5
 8005f72:	10a4      	asrs	r4, r4, #2
 8005f74:	42a6      	cmp	r6, r4
 8005f76:	d109      	bne.n	8005f8c <__libc_init_array+0x24>
 8005f78:	f001 fa5a 	bl	8007430 <_init>
 8005f7c:	2600      	movs	r6, #0
 8005f7e:	4d0a      	ldr	r5, [pc, #40]	; (8005fa8 <__libc_init_array+0x40>)
 8005f80:	4c0a      	ldr	r4, [pc, #40]	; (8005fac <__libc_init_array+0x44>)
 8005f82:	1b64      	subs	r4, r4, r5
 8005f84:	10a4      	asrs	r4, r4, #2
 8005f86:	42a6      	cmp	r6, r4
 8005f88:	d105      	bne.n	8005f96 <__libc_init_array+0x2e>
 8005f8a:	bd70      	pop	{r4, r5, r6, pc}
 8005f8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f90:	4798      	blx	r3
 8005f92:	3601      	adds	r6, #1
 8005f94:	e7ee      	b.n	8005f74 <__libc_init_array+0xc>
 8005f96:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f9a:	4798      	blx	r3
 8005f9c:	3601      	adds	r6, #1
 8005f9e:	e7f2      	b.n	8005f86 <__libc_init_array+0x1e>
 8005fa0:	0800e1b4 	.word	0x0800e1b4
 8005fa4:	0800e1b4 	.word	0x0800e1b4
 8005fa8:	0800e1b4 	.word	0x0800e1b4
 8005fac:	0800e1b8 	.word	0x0800e1b8

08005fb0 <malloc>:
 8005fb0:	4b02      	ldr	r3, [pc, #8]	; (8005fbc <malloc+0xc>)
 8005fb2:	4601      	mov	r1, r0
 8005fb4:	6818      	ldr	r0, [r3, #0]
 8005fb6:	f000 b873 	b.w	80060a0 <_malloc_r>
 8005fba:	bf00      	nop
 8005fbc:	20000094 	.word	0x20000094

08005fc0 <memset>:
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	4402      	add	r2, r0
 8005fc4:	4293      	cmp	r3, r2
 8005fc6:	d100      	bne.n	8005fca <memset+0xa>
 8005fc8:	4770      	bx	lr
 8005fca:	f803 1b01 	strb.w	r1, [r3], #1
 8005fce:	e7f9      	b.n	8005fc4 <memset+0x4>

08005fd0 <_free_r>:
 8005fd0:	b538      	push	{r3, r4, r5, lr}
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	2900      	cmp	r1, #0
 8005fd6:	d040      	beq.n	800605a <_free_r+0x8a>
 8005fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fdc:	1f0c      	subs	r4, r1, #4
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	bfb8      	it	lt
 8005fe2:	18e4      	addlt	r4, r4, r3
 8005fe4:	f000 ff96 	bl	8006f14 <__malloc_lock>
 8005fe8:	4a1c      	ldr	r2, [pc, #112]	; (800605c <_free_r+0x8c>)
 8005fea:	6813      	ldr	r3, [r2, #0]
 8005fec:	b933      	cbnz	r3, 8005ffc <_free_r+0x2c>
 8005fee:	6063      	str	r3, [r4, #4]
 8005ff0:	6014      	str	r4, [r2, #0]
 8005ff2:	4628      	mov	r0, r5
 8005ff4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ff8:	f000 bf92 	b.w	8006f20 <__malloc_unlock>
 8005ffc:	42a3      	cmp	r3, r4
 8005ffe:	d908      	bls.n	8006012 <_free_r+0x42>
 8006000:	6820      	ldr	r0, [r4, #0]
 8006002:	1821      	adds	r1, r4, r0
 8006004:	428b      	cmp	r3, r1
 8006006:	bf01      	itttt	eq
 8006008:	6819      	ldreq	r1, [r3, #0]
 800600a:	685b      	ldreq	r3, [r3, #4]
 800600c:	1809      	addeq	r1, r1, r0
 800600e:	6021      	streq	r1, [r4, #0]
 8006010:	e7ed      	b.n	8005fee <_free_r+0x1e>
 8006012:	461a      	mov	r2, r3
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	b10b      	cbz	r3, 800601c <_free_r+0x4c>
 8006018:	42a3      	cmp	r3, r4
 800601a:	d9fa      	bls.n	8006012 <_free_r+0x42>
 800601c:	6811      	ldr	r1, [r2, #0]
 800601e:	1850      	adds	r0, r2, r1
 8006020:	42a0      	cmp	r0, r4
 8006022:	d10b      	bne.n	800603c <_free_r+0x6c>
 8006024:	6820      	ldr	r0, [r4, #0]
 8006026:	4401      	add	r1, r0
 8006028:	1850      	adds	r0, r2, r1
 800602a:	4283      	cmp	r3, r0
 800602c:	6011      	str	r1, [r2, #0]
 800602e:	d1e0      	bne.n	8005ff2 <_free_r+0x22>
 8006030:	6818      	ldr	r0, [r3, #0]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	4401      	add	r1, r0
 8006036:	6011      	str	r1, [r2, #0]
 8006038:	6053      	str	r3, [r2, #4]
 800603a:	e7da      	b.n	8005ff2 <_free_r+0x22>
 800603c:	d902      	bls.n	8006044 <_free_r+0x74>
 800603e:	230c      	movs	r3, #12
 8006040:	602b      	str	r3, [r5, #0]
 8006042:	e7d6      	b.n	8005ff2 <_free_r+0x22>
 8006044:	6820      	ldr	r0, [r4, #0]
 8006046:	1821      	adds	r1, r4, r0
 8006048:	428b      	cmp	r3, r1
 800604a:	bf01      	itttt	eq
 800604c:	6819      	ldreq	r1, [r3, #0]
 800604e:	685b      	ldreq	r3, [r3, #4]
 8006050:	1809      	addeq	r1, r1, r0
 8006052:	6021      	streq	r1, [r4, #0]
 8006054:	6063      	str	r3, [r4, #4]
 8006056:	6054      	str	r4, [r2, #4]
 8006058:	e7cb      	b.n	8005ff2 <_free_r+0x22>
 800605a:	bd38      	pop	{r3, r4, r5, pc}
 800605c:	20000944 	.word	0x20000944

08006060 <sbrk_aligned>:
 8006060:	b570      	push	{r4, r5, r6, lr}
 8006062:	4e0e      	ldr	r6, [pc, #56]	; (800609c <sbrk_aligned+0x3c>)
 8006064:	460c      	mov	r4, r1
 8006066:	6831      	ldr	r1, [r6, #0]
 8006068:	4605      	mov	r5, r0
 800606a:	b911      	cbnz	r1, 8006072 <sbrk_aligned+0x12>
 800606c:	f000 fc08 	bl	8006880 <_sbrk_r>
 8006070:	6030      	str	r0, [r6, #0]
 8006072:	4621      	mov	r1, r4
 8006074:	4628      	mov	r0, r5
 8006076:	f000 fc03 	bl	8006880 <_sbrk_r>
 800607a:	1c43      	adds	r3, r0, #1
 800607c:	d00a      	beq.n	8006094 <sbrk_aligned+0x34>
 800607e:	1cc4      	adds	r4, r0, #3
 8006080:	f024 0403 	bic.w	r4, r4, #3
 8006084:	42a0      	cmp	r0, r4
 8006086:	d007      	beq.n	8006098 <sbrk_aligned+0x38>
 8006088:	1a21      	subs	r1, r4, r0
 800608a:	4628      	mov	r0, r5
 800608c:	f000 fbf8 	bl	8006880 <_sbrk_r>
 8006090:	3001      	adds	r0, #1
 8006092:	d101      	bne.n	8006098 <sbrk_aligned+0x38>
 8006094:	f04f 34ff 	mov.w	r4, #4294967295
 8006098:	4620      	mov	r0, r4
 800609a:	bd70      	pop	{r4, r5, r6, pc}
 800609c:	20000948 	.word	0x20000948

080060a0 <_malloc_r>:
 80060a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a4:	1ccd      	adds	r5, r1, #3
 80060a6:	f025 0503 	bic.w	r5, r5, #3
 80060aa:	3508      	adds	r5, #8
 80060ac:	2d0c      	cmp	r5, #12
 80060ae:	bf38      	it	cc
 80060b0:	250c      	movcc	r5, #12
 80060b2:	2d00      	cmp	r5, #0
 80060b4:	4607      	mov	r7, r0
 80060b6:	db01      	blt.n	80060bc <_malloc_r+0x1c>
 80060b8:	42a9      	cmp	r1, r5
 80060ba:	d905      	bls.n	80060c8 <_malloc_r+0x28>
 80060bc:	230c      	movs	r3, #12
 80060be:	2600      	movs	r6, #0
 80060c0:	603b      	str	r3, [r7, #0]
 80060c2:	4630      	mov	r0, r6
 80060c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060c8:	4e2e      	ldr	r6, [pc, #184]	; (8006184 <_malloc_r+0xe4>)
 80060ca:	f000 ff23 	bl	8006f14 <__malloc_lock>
 80060ce:	6833      	ldr	r3, [r6, #0]
 80060d0:	461c      	mov	r4, r3
 80060d2:	bb34      	cbnz	r4, 8006122 <_malloc_r+0x82>
 80060d4:	4629      	mov	r1, r5
 80060d6:	4638      	mov	r0, r7
 80060d8:	f7ff ffc2 	bl	8006060 <sbrk_aligned>
 80060dc:	1c43      	adds	r3, r0, #1
 80060de:	4604      	mov	r4, r0
 80060e0:	d14d      	bne.n	800617e <_malloc_r+0xde>
 80060e2:	6834      	ldr	r4, [r6, #0]
 80060e4:	4626      	mov	r6, r4
 80060e6:	2e00      	cmp	r6, #0
 80060e8:	d140      	bne.n	800616c <_malloc_r+0xcc>
 80060ea:	6823      	ldr	r3, [r4, #0]
 80060ec:	4631      	mov	r1, r6
 80060ee:	4638      	mov	r0, r7
 80060f0:	eb04 0803 	add.w	r8, r4, r3
 80060f4:	f000 fbc4 	bl	8006880 <_sbrk_r>
 80060f8:	4580      	cmp	r8, r0
 80060fa:	d13a      	bne.n	8006172 <_malloc_r+0xd2>
 80060fc:	6821      	ldr	r1, [r4, #0]
 80060fe:	3503      	adds	r5, #3
 8006100:	1a6d      	subs	r5, r5, r1
 8006102:	f025 0503 	bic.w	r5, r5, #3
 8006106:	3508      	adds	r5, #8
 8006108:	2d0c      	cmp	r5, #12
 800610a:	bf38      	it	cc
 800610c:	250c      	movcc	r5, #12
 800610e:	4638      	mov	r0, r7
 8006110:	4629      	mov	r1, r5
 8006112:	f7ff ffa5 	bl	8006060 <sbrk_aligned>
 8006116:	3001      	adds	r0, #1
 8006118:	d02b      	beq.n	8006172 <_malloc_r+0xd2>
 800611a:	6823      	ldr	r3, [r4, #0]
 800611c:	442b      	add	r3, r5
 800611e:	6023      	str	r3, [r4, #0]
 8006120:	e00e      	b.n	8006140 <_malloc_r+0xa0>
 8006122:	6822      	ldr	r2, [r4, #0]
 8006124:	1b52      	subs	r2, r2, r5
 8006126:	d41e      	bmi.n	8006166 <_malloc_r+0xc6>
 8006128:	2a0b      	cmp	r2, #11
 800612a:	d916      	bls.n	800615a <_malloc_r+0xba>
 800612c:	1961      	adds	r1, r4, r5
 800612e:	42a3      	cmp	r3, r4
 8006130:	6025      	str	r5, [r4, #0]
 8006132:	bf18      	it	ne
 8006134:	6059      	strne	r1, [r3, #4]
 8006136:	6863      	ldr	r3, [r4, #4]
 8006138:	bf08      	it	eq
 800613a:	6031      	streq	r1, [r6, #0]
 800613c:	5162      	str	r2, [r4, r5]
 800613e:	604b      	str	r3, [r1, #4]
 8006140:	4638      	mov	r0, r7
 8006142:	f104 060b 	add.w	r6, r4, #11
 8006146:	f000 feeb 	bl	8006f20 <__malloc_unlock>
 800614a:	f026 0607 	bic.w	r6, r6, #7
 800614e:	1d23      	adds	r3, r4, #4
 8006150:	1af2      	subs	r2, r6, r3
 8006152:	d0b6      	beq.n	80060c2 <_malloc_r+0x22>
 8006154:	1b9b      	subs	r3, r3, r6
 8006156:	50a3      	str	r3, [r4, r2]
 8006158:	e7b3      	b.n	80060c2 <_malloc_r+0x22>
 800615a:	6862      	ldr	r2, [r4, #4]
 800615c:	42a3      	cmp	r3, r4
 800615e:	bf0c      	ite	eq
 8006160:	6032      	streq	r2, [r6, #0]
 8006162:	605a      	strne	r2, [r3, #4]
 8006164:	e7ec      	b.n	8006140 <_malloc_r+0xa0>
 8006166:	4623      	mov	r3, r4
 8006168:	6864      	ldr	r4, [r4, #4]
 800616a:	e7b2      	b.n	80060d2 <_malloc_r+0x32>
 800616c:	4634      	mov	r4, r6
 800616e:	6876      	ldr	r6, [r6, #4]
 8006170:	e7b9      	b.n	80060e6 <_malloc_r+0x46>
 8006172:	230c      	movs	r3, #12
 8006174:	4638      	mov	r0, r7
 8006176:	603b      	str	r3, [r7, #0]
 8006178:	f000 fed2 	bl	8006f20 <__malloc_unlock>
 800617c:	e7a1      	b.n	80060c2 <_malloc_r+0x22>
 800617e:	6025      	str	r5, [r4, #0]
 8006180:	e7de      	b.n	8006140 <_malloc_r+0xa0>
 8006182:	bf00      	nop
 8006184:	20000944 	.word	0x20000944

08006188 <__sfputc_r>:
 8006188:	6893      	ldr	r3, [r2, #8]
 800618a:	b410      	push	{r4}
 800618c:	3b01      	subs	r3, #1
 800618e:	2b00      	cmp	r3, #0
 8006190:	6093      	str	r3, [r2, #8]
 8006192:	da07      	bge.n	80061a4 <__sfputc_r+0x1c>
 8006194:	6994      	ldr	r4, [r2, #24]
 8006196:	42a3      	cmp	r3, r4
 8006198:	db01      	blt.n	800619e <__sfputc_r+0x16>
 800619a:	290a      	cmp	r1, #10
 800619c:	d102      	bne.n	80061a4 <__sfputc_r+0x1c>
 800619e:	bc10      	pop	{r4}
 80061a0:	f000 bb9e 	b.w	80068e0 <__swbuf_r>
 80061a4:	6813      	ldr	r3, [r2, #0]
 80061a6:	1c58      	adds	r0, r3, #1
 80061a8:	6010      	str	r0, [r2, #0]
 80061aa:	7019      	strb	r1, [r3, #0]
 80061ac:	4608      	mov	r0, r1
 80061ae:	bc10      	pop	{r4}
 80061b0:	4770      	bx	lr

080061b2 <__sfputs_r>:
 80061b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061b4:	4606      	mov	r6, r0
 80061b6:	460f      	mov	r7, r1
 80061b8:	4614      	mov	r4, r2
 80061ba:	18d5      	adds	r5, r2, r3
 80061bc:	42ac      	cmp	r4, r5
 80061be:	d101      	bne.n	80061c4 <__sfputs_r+0x12>
 80061c0:	2000      	movs	r0, #0
 80061c2:	e007      	b.n	80061d4 <__sfputs_r+0x22>
 80061c4:	463a      	mov	r2, r7
 80061c6:	4630      	mov	r0, r6
 80061c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061cc:	f7ff ffdc 	bl	8006188 <__sfputc_r>
 80061d0:	1c43      	adds	r3, r0, #1
 80061d2:	d1f3      	bne.n	80061bc <__sfputs_r+0xa>
 80061d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080061d8 <_vfiprintf_r>:
 80061d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061dc:	460d      	mov	r5, r1
 80061de:	4614      	mov	r4, r2
 80061e0:	4698      	mov	r8, r3
 80061e2:	4606      	mov	r6, r0
 80061e4:	b09d      	sub	sp, #116	; 0x74
 80061e6:	b118      	cbz	r0, 80061f0 <_vfiprintf_r+0x18>
 80061e8:	6983      	ldr	r3, [r0, #24]
 80061ea:	b90b      	cbnz	r3, 80061f0 <_vfiprintf_r+0x18>
 80061ec:	f000 fd56 	bl	8006c9c <__sinit>
 80061f0:	4b89      	ldr	r3, [pc, #548]	; (8006418 <_vfiprintf_r+0x240>)
 80061f2:	429d      	cmp	r5, r3
 80061f4:	d11b      	bne.n	800622e <_vfiprintf_r+0x56>
 80061f6:	6875      	ldr	r5, [r6, #4]
 80061f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80061fa:	07d9      	lsls	r1, r3, #31
 80061fc:	d405      	bmi.n	800620a <_vfiprintf_r+0x32>
 80061fe:	89ab      	ldrh	r3, [r5, #12]
 8006200:	059a      	lsls	r2, r3, #22
 8006202:	d402      	bmi.n	800620a <_vfiprintf_r+0x32>
 8006204:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006206:	f000 fde7 	bl	8006dd8 <__retarget_lock_acquire_recursive>
 800620a:	89ab      	ldrh	r3, [r5, #12]
 800620c:	071b      	lsls	r3, r3, #28
 800620e:	d501      	bpl.n	8006214 <_vfiprintf_r+0x3c>
 8006210:	692b      	ldr	r3, [r5, #16]
 8006212:	b9eb      	cbnz	r3, 8006250 <_vfiprintf_r+0x78>
 8006214:	4629      	mov	r1, r5
 8006216:	4630      	mov	r0, r6
 8006218:	f000 fbb4 	bl	8006984 <__swsetup_r>
 800621c:	b1c0      	cbz	r0, 8006250 <_vfiprintf_r+0x78>
 800621e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006220:	07dc      	lsls	r4, r3, #31
 8006222:	d50e      	bpl.n	8006242 <_vfiprintf_r+0x6a>
 8006224:	f04f 30ff 	mov.w	r0, #4294967295
 8006228:	b01d      	add	sp, #116	; 0x74
 800622a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800622e:	4b7b      	ldr	r3, [pc, #492]	; (800641c <_vfiprintf_r+0x244>)
 8006230:	429d      	cmp	r5, r3
 8006232:	d101      	bne.n	8006238 <_vfiprintf_r+0x60>
 8006234:	68b5      	ldr	r5, [r6, #8]
 8006236:	e7df      	b.n	80061f8 <_vfiprintf_r+0x20>
 8006238:	4b79      	ldr	r3, [pc, #484]	; (8006420 <_vfiprintf_r+0x248>)
 800623a:	429d      	cmp	r5, r3
 800623c:	bf08      	it	eq
 800623e:	68f5      	ldreq	r5, [r6, #12]
 8006240:	e7da      	b.n	80061f8 <_vfiprintf_r+0x20>
 8006242:	89ab      	ldrh	r3, [r5, #12]
 8006244:	0598      	lsls	r0, r3, #22
 8006246:	d4ed      	bmi.n	8006224 <_vfiprintf_r+0x4c>
 8006248:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800624a:	f000 fdc6 	bl	8006dda <__retarget_lock_release_recursive>
 800624e:	e7e9      	b.n	8006224 <_vfiprintf_r+0x4c>
 8006250:	2300      	movs	r3, #0
 8006252:	9309      	str	r3, [sp, #36]	; 0x24
 8006254:	2320      	movs	r3, #32
 8006256:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800625a:	2330      	movs	r3, #48	; 0x30
 800625c:	f04f 0901 	mov.w	r9, #1
 8006260:	f8cd 800c 	str.w	r8, [sp, #12]
 8006264:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006424 <_vfiprintf_r+0x24c>
 8006268:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800626c:	4623      	mov	r3, r4
 800626e:	469a      	mov	sl, r3
 8006270:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006274:	b10a      	cbz	r2, 800627a <_vfiprintf_r+0xa2>
 8006276:	2a25      	cmp	r2, #37	; 0x25
 8006278:	d1f9      	bne.n	800626e <_vfiprintf_r+0x96>
 800627a:	ebba 0b04 	subs.w	fp, sl, r4
 800627e:	d00b      	beq.n	8006298 <_vfiprintf_r+0xc0>
 8006280:	465b      	mov	r3, fp
 8006282:	4622      	mov	r2, r4
 8006284:	4629      	mov	r1, r5
 8006286:	4630      	mov	r0, r6
 8006288:	f7ff ff93 	bl	80061b2 <__sfputs_r>
 800628c:	3001      	adds	r0, #1
 800628e:	f000 80aa 	beq.w	80063e6 <_vfiprintf_r+0x20e>
 8006292:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006294:	445a      	add	r2, fp
 8006296:	9209      	str	r2, [sp, #36]	; 0x24
 8006298:	f89a 3000 	ldrb.w	r3, [sl]
 800629c:	2b00      	cmp	r3, #0
 800629e:	f000 80a2 	beq.w	80063e6 <_vfiprintf_r+0x20e>
 80062a2:	2300      	movs	r3, #0
 80062a4:	f04f 32ff 	mov.w	r2, #4294967295
 80062a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80062ac:	f10a 0a01 	add.w	sl, sl, #1
 80062b0:	9304      	str	r3, [sp, #16]
 80062b2:	9307      	str	r3, [sp, #28]
 80062b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062b8:	931a      	str	r3, [sp, #104]	; 0x68
 80062ba:	4654      	mov	r4, sl
 80062bc:	2205      	movs	r2, #5
 80062be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062c2:	4858      	ldr	r0, [pc, #352]	; (8006424 <_vfiprintf_r+0x24c>)
 80062c4:	f000 fdf0 	bl	8006ea8 <memchr>
 80062c8:	9a04      	ldr	r2, [sp, #16]
 80062ca:	b9d8      	cbnz	r0, 8006304 <_vfiprintf_r+0x12c>
 80062cc:	06d1      	lsls	r1, r2, #27
 80062ce:	bf44      	itt	mi
 80062d0:	2320      	movmi	r3, #32
 80062d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062d6:	0713      	lsls	r3, r2, #28
 80062d8:	bf44      	itt	mi
 80062da:	232b      	movmi	r3, #43	; 0x2b
 80062dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062e0:	f89a 3000 	ldrb.w	r3, [sl]
 80062e4:	2b2a      	cmp	r3, #42	; 0x2a
 80062e6:	d015      	beq.n	8006314 <_vfiprintf_r+0x13c>
 80062e8:	4654      	mov	r4, sl
 80062ea:	2000      	movs	r0, #0
 80062ec:	f04f 0c0a 	mov.w	ip, #10
 80062f0:	9a07      	ldr	r2, [sp, #28]
 80062f2:	4621      	mov	r1, r4
 80062f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062f8:	3b30      	subs	r3, #48	; 0x30
 80062fa:	2b09      	cmp	r3, #9
 80062fc:	d94e      	bls.n	800639c <_vfiprintf_r+0x1c4>
 80062fe:	b1b0      	cbz	r0, 800632e <_vfiprintf_r+0x156>
 8006300:	9207      	str	r2, [sp, #28]
 8006302:	e014      	b.n	800632e <_vfiprintf_r+0x156>
 8006304:	eba0 0308 	sub.w	r3, r0, r8
 8006308:	fa09 f303 	lsl.w	r3, r9, r3
 800630c:	4313      	orrs	r3, r2
 800630e:	46a2      	mov	sl, r4
 8006310:	9304      	str	r3, [sp, #16]
 8006312:	e7d2      	b.n	80062ba <_vfiprintf_r+0xe2>
 8006314:	9b03      	ldr	r3, [sp, #12]
 8006316:	1d19      	adds	r1, r3, #4
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	9103      	str	r1, [sp, #12]
 800631c:	2b00      	cmp	r3, #0
 800631e:	bfbb      	ittet	lt
 8006320:	425b      	neglt	r3, r3
 8006322:	f042 0202 	orrlt.w	r2, r2, #2
 8006326:	9307      	strge	r3, [sp, #28]
 8006328:	9307      	strlt	r3, [sp, #28]
 800632a:	bfb8      	it	lt
 800632c:	9204      	strlt	r2, [sp, #16]
 800632e:	7823      	ldrb	r3, [r4, #0]
 8006330:	2b2e      	cmp	r3, #46	; 0x2e
 8006332:	d10c      	bne.n	800634e <_vfiprintf_r+0x176>
 8006334:	7863      	ldrb	r3, [r4, #1]
 8006336:	2b2a      	cmp	r3, #42	; 0x2a
 8006338:	d135      	bne.n	80063a6 <_vfiprintf_r+0x1ce>
 800633a:	9b03      	ldr	r3, [sp, #12]
 800633c:	3402      	adds	r4, #2
 800633e:	1d1a      	adds	r2, r3, #4
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	9203      	str	r2, [sp, #12]
 8006344:	2b00      	cmp	r3, #0
 8006346:	bfb8      	it	lt
 8006348:	f04f 33ff 	movlt.w	r3, #4294967295
 800634c:	9305      	str	r3, [sp, #20]
 800634e:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006428 <_vfiprintf_r+0x250>
 8006352:	2203      	movs	r2, #3
 8006354:	4650      	mov	r0, sl
 8006356:	7821      	ldrb	r1, [r4, #0]
 8006358:	f000 fda6 	bl	8006ea8 <memchr>
 800635c:	b140      	cbz	r0, 8006370 <_vfiprintf_r+0x198>
 800635e:	2340      	movs	r3, #64	; 0x40
 8006360:	eba0 000a 	sub.w	r0, r0, sl
 8006364:	fa03 f000 	lsl.w	r0, r3, r0
 8006368:	9b04      	ldr	r3, [sp, #16]
 800636a:	3401      	adds	r4, #1
 800636c:	4303      	orrs	r3, r0
 800636e:	9304      	str	r3, [sp, #16]
 8006370:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006374:	2206      	movs	r2, #6
 8006376:	482d      	ldr	r0, [pc, #180]	; (800642c <_vfiprintf_r+0x254>)
 8006378:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800637c:	f000 fd94 	bl	8006ea8 <memchr>
 8006380:	2800      	cmp	r0, #0
 8006382:	d03f      	beq.n	8006404 <_vfiprintf_r+0x22c>
 8006384:	4b2a      	ldr	r3, [pc, #168]	; (8006430 <_vfiprintf_r+0x258>)
 8006386:	bb1b      	cbnz	r3, 80063d0 <_vfiprintf_r+0x1f8>
 8006388:	9b03      	ldr	r3, [sp, #12]
 800638a:	3307      	adds	r3, #7
 800638c:	f023 0307 	bic.w	r3, r3, #7
 8006390:	3308      	adds	r3, #8
 8006392:	9303      	str	r3, [sp, #12]
 8006394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006396:	443b      	add	r3, r7
 8006398:	9309      	str	r3, [sp, #36]	; 0x24
 800639a:	e767      	b.n	800626c <_vfiprintf_r+0x94>
 800639c:	460c      	mov	r4, r1
 800639e:	2001      	movs	r0, #1
 80063a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80063a4:	e7a5      	b.n	80062f2 <_vfiprintf_r+0x11a>
 80063a6:	2300      	movs	r3, #0
 80063a8:	f04f 0c0a 	mov.w	ip, #10
 80063ac:	4619      	mov	r1, r3
 80063ae:	3401      	adds	r4, #1
 80063b0:	9305      	str	r3, [sp, #20]
 80063b2:	4620      	mov	r0, r4
 80063b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80063b8:	3a30      	subs	r2, #48	; 0x30
 80063ba:	2a09      	cmp	r2, #9
 80063bc:	d903      	bls.n	80063c6 <_vfiprintf_r+0x1ee>
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d0c5      	beq.n	800634e <_vfiprintf_r+0x176>
 80063c2:	9105      	str	r1, [sp, #20]
 80063c4:	e7c3      	b.n	800634e <_vfiprintf_r+0x176>
 80063c6:	4604      	mov	r4, r0
 80063c8:	2301      	movs	r3, #1
 80063ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80063ce:	e7f0      	b.n	80063b2 <_vfiprintf_r+0x1da>
 80063d0:	ab03      	add	r3, sp, #12
 80063d2:	9300      	str	r3, [sp, #0]
 80063d4:	462a      	mov	r2, r5
 80063d6:	4630      	mov	r0, r6
 80063d8:	4b16      	ldr	r3, [pc, #88]	; (8006434 <_vfiprintf_r+0x25c>)
 80063da:	a904      	add	r1, sp, #16
 80063dc:	f3af 8000 	nop.w
 80063e0:	4607      	mov	r7, r0
 80063e2:	1c78      	adds	r0, r7, #1
 80063e4:	d1d6      	bne.n	8006394 <_vfiprintf_r+0x1bc>
 80063e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80063e8:	07d9      	lsls	r1, r3, #31
 80063ea:	d405      	bmi.n	80063f8 <_vfiprintf_r+0x220>
 80063ec:	89ab      	ldrh	r3, [r5, #12]
 80063ee:	059a      	lsls	r2, r3, #22
 80063f0:	d402      	bmi.n	80063f8 <_vfiprintf_r+0x220>
 80063f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80063f4:	f000 fcf1 	bl	8006dda <__retarget_lock_release_recursive>
 80063f8:	89ab      	ldrh	r3, [r5, #12]
 80063fa:	065b      	lsls	r3, r3, #25
 80063fc:	f53f af12 	bmi.w	8006224 <_vfiprintf_r+0x4c>
 8006400:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006402:	e711      	b.n	8006228 <_vfiprintf_r+0x50>
 8006404:	ab03      	add	r3, sp, #12
 8006406:	9300      	str	r3, [sp, #0]
 8006408:	462a      	mov	r2, r5
 800640a:	4630      	mov	r0, r6
 800640c:	4b09      	ldr	r3, [pc, #36]	; (8006434 <_vfiprintf_r+0x25c>)
 800640e:	a904      	add	r1, sp, #16
 8006410:	f000 f882 	bl	8006518 <_printf_i>
 8006414:	e7e4      	b.n	80063e0 <_vfiprintf_r+0x208>
 8006416:	bf00      	nop
 8006418:	0800e174 	.word	0x0800e174
 800641c:	0800e194 	.word	0x0800e194
 8006420:	0800e154 	.word	0x0800e154
 8006424:	0800e120 	.word	0x0800e120
 8006428:	0800e126 	.word	0x0800e126
 800642c:	0800e12a 	.word	0x0800e12a
 8006430:	00000000 	.word	0x00000000
 8006434:	080061b3 	.word	0x080061b3

08006438 <_printf_common>:
 8006438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800643c:	4616      	mov	r6, r2
 800643e:	4699      	mov	r9, r3
 8006440:	688a      	ldr	r2, [r1, #8]
 8006442:	690b      	ldr	r3, [r1, #16]
 8006444:	4607      	mov	r7, r0
 8006446:	4293      	cmp	r3, r2
 8006448:	bfb8      	it	lt
 800644a:	4613      	movlt	r3, r2
 800644c:	6033      	str	r3, [r6, #0]
 800644e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006452:	460c      	mov	r4, r1
 8006454:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006458:	b10a      	cbz	r2, 800645e <_printf_common+0x26>
 800645a:	3301      	adds	r3, #1
 800645c:	6033      	str	r3, [r6, #0]
 800645e:	6823      	ldr	r3, [r4, #0]
 8006460:	0699      	lsls	r1, r3, #26
 8006462:	bf42      	ittt	mi
 8006464:	6833      	ldrmi	r3, [r6, #0]
 8006466:	3302      	addmi	r3, #2
 8006468:	6033      	strmi	r3, [r6, #0]
 800646a:	6825      	ldr	r5, [r4, #0]
 800646c:	f015 0506 	ands.w	r5, r5, #6
 8006470:	d106      	bne.n	8006480 <_printf_common+0x48>
 8006472:	f104 0a19 	add.w	sl, r4, #25
 8006476:	68e3      	ldr	r3, [r4, #12]
 8006478:	6832      	ldr	r2, [r6, #0]
 800647a:	1a9b      	subs	r3, r3, r2
 800647c:	42ab      	cmp	r3, r5
 800647e:	dc28      	bgt.n	80064d2 <_printf_common+0x9a>
 8006480:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006484:	1e13      	subs	r3, r2, #0
 8006486:	6822      	ldr	r2, [r4, #0]
 8006488:	bf18      	it	ne
 800648a:	2301      	movne	r3, #1
 800648c:	0692      	lsls	r2, r2, #26
 800648e:	d42d      	bmi.n	80064ec <_printf_common+0xb4>
 8006490:	4649      	mov	r1, r9
 8006492:	4638      	mov	r0, r7
 8006494:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006498:	47c0      	blx	r8
 800649a:	3001      	adds	r0, #1
 800649c:	d020      	beq.n	80064e0 <_printf_common+0xa8>
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	68e5      	ldr	r5, [r4, #12]
 80064a2:	f003 0306 	and.w	r3, r3, #6
 80064a6:	2b04      	cmp	r3, #4
 80064a8:	bf18      	it	ne
 80064aa:	2500      	movne	r5, #0
 80064ac:	6832      	ldr	r2, [r6, #0]
 80064ae:	f04f 0600 	mov.w	r6, #0
 80064b2:	68a3      	ldr	r3, [r4, #8]
 80064b4:	bf08      	it	eq
 80064b6:	1aad      	subeq	r5, r5, r2
 80064b8:	6922      	ldr	r2, [r4, #16]
 80064ba:	bf08      	it	eq
 80064bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064c0:	4293      	cmp	r3, r2
 80064c2:	bfc4      	itt	gt
 80064c4:	1a9b      	subgt	r3, r3, r2
 80064c6:	18ed      	addgt	r5, r5, r3
 80064c8:	341a      	adds	r4, #26
 80064ca:	42b5      	cmp	r5, r6
 80064cc:	d11a      	bne.n	8006504 <_printf_common+0xcc>
 80064ce:	2000      	movs	r0, #0
 80064d0:	e008      	b.n	80064e4 <_printf_common+0xac>
 80064d2:	2301      	movs	r3, #1
 80064d4:	4652      	mov	r2, sl
 80064d6:	4649      	mov	r1, r9
 80064d8:	4638      	mov	r0, r7
 80064da:	47c0      	blx	r8
 80064dc:	3001      	adds	r0, #1
 80064de:	d103      	bne.n	80064e8 <_printf_common+0xb0>
 80064e0:	f04f 30ff 	mov.w	r0, #4294967295
 80064e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064e8:	3501      	adds	r5, #1
 80064ea:	e7c4      	b.n	8006476 <_printf_common+0x3e>
 80064ec:	2030      	movs	r0, #48	; 0x30
 80064ee:	18e1      	adds	r1, r4, r3
 80064f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80064f4:	1c5a      	adds	r2, r3, #1
 80064f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80064fa:	4422      	add	r2, r4
 80064fc:	3302      	adds	r3, #2
 80064fe:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006502:	e7c5      	b.n	8006490 <_printf_common+0x58>
 8006504:	2301      	movs	r3, #1
 8006506:	4622      	mov	r2, r4
 8006508:	4649      	mov	r1, r9
 800650a:	4638      	mov	r0, r7
 800650c:	47c0      	blx	r8
 800650e:	3001      	adds	r0, #1
 8006510:	d0e6      	beq.n	80064e0 <_printf_common+0xa8>
 8006512:	3601      	adds	r6, #1
 8006514:	e7d9      	b.n	80064ca <_printf_common+0x92>
	...

08006518 <_printf_i>:
 8006518:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800651c:	7e0f      	ldrb	r7, [r1, #24]
 800651e:	4691      	mov	r9, r2
 8006520:	2f78      	cmp	r7, #120	; 0x78
 8006522:	4680      	mov	r8, r0
 8006524:	460c      	mov	r4, r1
 8006526:	469a      	mov	sl, r3
 8006528:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800652a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800652e:	d807      	bhi.n	8006540 <_printf_i+0x28>
 8006530:	2f62      	cmp	r7, #98	; 0x62
 8006532:	d80a      	bhi.n	800654a <_printf_i+0x32>
 8006534:	2f00      	cmp	r7, #0
 8006536:	f000 80d9 	beq.w	80066ec <_printf_i+0x1d4>
 800653a:	2f58      	cmp	r7, #88	; 0x58
 800653c:	f000 80a4 	beq.w	8006688 <_printf_i+0x170>
 8006540:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006544:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006548:	e03a      	b.n	80065c0 <_printf_i+0xa8>
 800654a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800654e:	2b15      	cmp	r3, #21
 8006550:	d8f6      	bhi.n	8006540 <_printf_i+0x28>
 8006552:	a101      	add	r1, pc, #4	; (adr r1, 8006558 <_printf_i+0x40>)
 8006554:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006558:	080065b1 	.word	0x080065b1
 800655c:	080065c5 	.word	0x080065c5
 8006560:	08006541 	.word	0x08006541
 8006564:	08006541 	.word	0x08006541
 8006568:	08006541 	.word	0x08006541
 800656c:	08006541 	.word	0x08006541
 8006570:	080065c5 	.word	0x080065c5
 8006574:	08006541 	.word	0x08006541
 8006578:	08006541 	.word	0x08006541
 800657c:	08006541 	.word	0x08006541
 8006580:	08006541 	.word	0x08006541
 8006584:	080066d3 	.word	0x080066d3
 8006588:	080065f5 	.word	0x080065f5
 800658c:	080066b5 	.word	0x080066b5
 8006590:	08006541 	.word	0x08006541
 8006594:	08006541 	.word	0x08006541
 8006598:	080066f5 	.word	0x080066f5
 800659c:	08006541 	.word	0x08006541
 80065a0:	080065f5 	.word	0x080065f5
 80065a4:	08006541 	.word	0x08006541
 80065a8:	08006541 	.word	0x08006541
 80065ac:	080066bd 	.word	0x080066bd
 80065b0:	682b      	ldr	r3, [r5, #0]
 80065b2:	1d1a      	adds	r2, r3, #4
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	602a      	str	r2, [r5, #0]
 80065b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065bc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065c0:	2301      	movs	r3, #1
 80065c2:	e0a4      	b.n	800670e <_printf_i+0x1f6>
 80065c4:	6820      	ldr	r0, [r4, #0]
 80065c6:	6829      	ldr	r1, [r5, #0]
 80065c8:	0606      	lsls	r6, r0, #24
 80065ca:	f101 0304 	add.w	r3, r1, #4
 80065ce:	d50a      	bpl.n	80065e6 <_printf_i+0xce>
 80065d0:	680e      	ldr	r6, [r1, #0]
 80065d2:	602b      	str	r3, [r5, #0]
 80065d4:	2e00      	cmp	r6, #0
 80065d6:	da03      	bge.n	80065e0 <_printf_i+0xc8>
 80065d8:	232d      	movs	r3, #45	; 0x2d
 80065da:	4276      	negs	r6, r6
 80065dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065e0:	230a      	movs	r3, #10
 80065e2:	485e      	ldr	r0, [pc, #376]	; (800675c <_printf_i+0x244>)
 80065e4:	e019      	b.n	800661a <_printf_i+0x102>
 80065e6:	680e      	ldr	r6, [r1, #0]
 80065e8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80065ec:	602b      	str	r3, [r5, #0]
 80065ee:	bf18      	it	ne
 80065f0:	b236      	sxthne	r6, r6
 80065f2:	e7ef      	b.n	80065d4 <_printf_i+0xbc>
 80065f4:	682b      	ldr	r3, [r5, #0]
 80065f6:	6820      	ldr	r0, [r4, #0]
 80065f8:	1d19      	adds	r1, r3, #4
 80065fa:	6029      	str	r1, [r5, #0]
 80065fc:	0601      	lsls	r1, r0, #24
 80065fe:	d501      	bpl.n	8006604 <_printf_i+0xec>
 8006600:	681e      	ldr	r6, [r3, #0]
 8006602:	e002      	b.n	800660a <_printf_i+0xf2>
 8006604:	0646      	lsls	r6, r0, #25
 8006606:	d5fb      	bpl.n	8006600 <_printf_i+0xe8>
 8006608:	881e      	ldrh	r6, [r3, #0]
 800660a:	2f6f      	cmp	r7, #111	; 0x6f
 800660c:	bf0c      	ite	eq
 800660e:	2308      	moveq	r3, #8
 8006610:	230a      	movne	r3, #10
 8006612:	4852      	ldr	r0, [pc, #328]	; (800675c <_printf_i+0x244>)
 8006614:	2100      	movs	r1, #0
 8006616:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800661a:	6865      	ldr	r5, [r4, #4]
 800661c:	2d00      	cmp	r5, #0
 800661e:	bfa8      	it	ge
 8006620:	6821      	ldrge	r1, [r4, #0]
 8006622:	60a5      	str	r5, [r4, #8]
 8006624:	bfa4      	itt	ge
 8006626:	f021 0104 	bicge.w	r1, r1, #4
 800662a:	6021      	strge	r1, [r4, #0]
 800662c:	b90e      	cbnz	r6, 8006632 <_printf_i+0x11a>
 800662e:	2d00      	cmp	r5, #0
 8006630:	d04d      	beq.n	80066ce <_printf_i+0x1b6>
 8006632:	4615      	mov	r5, r2
 8006634:	fbb6 f1f3 	udiv	r1, r6, r3
 8006638:	fb03 6711 	mls	r7, r3, r1, r6
 800663c:	5dc7      	ldrb	r7, [r0, r7]
 800663e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006642:	4637      	mov	r7, r6
 8006644:	42bb      	cmp	r3, r7
 8006646:	460e      	mov	r6, r1
 8006648:	d9f4      	bls.n	8006634 <_printf_i+0x11c>
 800664a:	2b08      	cmp	r3, #8
 800664c:	d10b      	bne.n	8006666 <_printf_i+0x14e>
 800664e:	6823      	ldr	r3, [r4, #0]
 8006650:	07de      	lsls	r6, r3, #31
 8006652:	d508      	bpl.n	8006666 <_printf_i+0x14e>
 8006654:	6923      	ldr	r3, [r4, #16]
 8006656:	6861      	ldr	r1, [r4, #4]
 8006658:	4299      	cmp	r1, r3
 800665a:	bfde      	ittt	le
 800665c:	2330      	movle	r3, #48	; 0x30
 800665e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006662:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006666:	1b52      	subs	r2, r2, r5
 8006668:	6122      	str	r2, [r4, #16]
 800666a:	464b      	mov	r3, r9
 800666c:	4621      	mov	r1, r4
 800666e:	4640      	mov	r0, r8
 8006670:	f8cd a000 	str.w	sl, [sp]
 8006674:	aa03      	add	r2, sp, #12
 8006676:	f7ff fedf 	bl	8006438 <_printf_common>
 800667a:	3001      	adds	r0, #1
 800667c:	d14c      	bne.n	8006718 <_printf_i+0x200>
 800667e:	f04f 30ff 	mov.w	r0, #4294967295
 8006682:	b004      	add	sp, #16
 8006684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006688:	4834      	ldr	r0, [pc, #208]	; (800675c <_printf_i+0x244>)
 800668a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800668e:	6829      	ldr	r1, [r5, #0]
 8006690:	6823      	ldr	r3, [r4, #0]
 8006692:	f851 6b04 	ldr.w	r6, [r1], #4
 8006696:	6029      	str	r1, [r5, #0]
 8006698:	061d      	lsls	r5, r3, #24
 800669a:	d514      	bpl.n	80066c6 <_printf_i+0x1ae>
 800669c:	07df      	lsls	r7, r3, #31
 800669e:	bf44      	itt	mi
 80066a0:	f043 0320 	orrmi.w	r3, r3, #32
 80066a4:	6023      	strmi	r3, [r4, #0]
 80066a6:	b91e      	cbnz	r6, 80066b0 <_printf_i+0x198>
 80066a8:	6823      	ldr	r3, [r4, #0]
 80066aa:	f023 0320 	bic.w	r3, r3, #32
 80066ae:	6023      	str	r3, [r4, #0]
 80066b0:	2310      	movs	r3, #16
 80066b2:	e7af      	b.n	8006614 <_printf_i+0xfc>
 80066b4:	6823      	ldr	r3, [r4, #0]
 80066b6:	f043 0320 	orr.w	r3, r3, #32
 80066ba:	6023      	str	r3, [r4, #0]
 80066bc:	2378      	movs	r3, #120	; 0x78
 80066be:	4828      	ldr	r0, [pc, #160]	; (8006760 <_printf_i+0x248>)
 80066c0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80066c4:	e7e3      	b.n	800668e <_printf_i+0x176>
 80066c6:	0659      	lsls	r1, r3, #25
 80066c8:	bf48      	it	mi
 80066ca:	b2b6      	uxthmi	r6, r6
 80066cc:	e7e6      	b.n	800669c <_printf_i+0x184>
 80066ce:	4615      	mov	r5, r2
 80066d0:	e7bb      	b.n	800664a <_printf_i+0x132>
 80066d2:	682b      	ldr	r3, [r5, #0]
 80066d4:	6826      	ldr	r6, [r4, #0]
 80066d6:	1d18      	adds	r0, r3, #4
 80066d8:	6961      	ldr	r1, [r4, #20]
 80066da:	6028      	str	r0, [r5, #0]
 80066dc:	0635      	lsls	r5, r6, #24
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	d501      	bpl.n	80066e6 <_printf_i+0x1ce>
 80066e2:	6019      	str	r1, [r3, #0]
 80066e4:	e002      	b.n	80066ec <_printf_i+0x1d4>
 80066e6:	0670      	lsls	r0, r6, #25
 80066e8:	d5fb      	bpl.n	80066e2 <_printf_i+0x1ca>
 80066ea:	8019      	strh	r1, [r3, #0]
 80066ec:	2300      	movs	r3, #0
 80066ee:	4615      	mov	r5, r2
 80066f0:	6123      	str	r3, [r4, #16]
 80066f2:	e7ba      	b.n	800666a <_printf_i+0x152>
 80066f4:	682b      	ldr	r3, [r5, #0]
 80066f6:	2100      	movs	r1, #0
 80066f8:	1d1a      	adds	r2, r3, #4
 80066fa:	602a      	str	r2, [r5, #0]
 80066fc:	681d      	ldr	r5, [r3, #0]
 80066fe:	6862      	ldr	r2, [r4, #4]
 8006700:	4628      	mov	r0, r5
 8006702:	f000 fbd1 	bl	8006ea8 <memchr>
 8006706:	b108      	cbz	r0, 800670c <_printf_i+0x1f4>
 8006708:	1b40      	subs	r0, r0, r5
 800670a:	6060      	str	r0, [r4, #4]
 800670c:	6863      	ldr	r3, [r4, #4]
 800670e:	6123      	str	r3, [r4, #16]
 8006710:	2300      	movs	r3, #0
 8006712:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006716:	e7a8      	b.n	800666a <_printf_i+0x152>
 8006718:	462a      	mov	r2, r5
 800671a:	4649      	mov	r1, r9
 800671c:	4640      	mov	r0, r8
 800671e:	6923      	ldr	r3, [r4, #16]
 8006720:	47d0      	blx	sl
 8006722:	3001      	adds	r0, #1
 8006724:	d0ab      	beq.n	800667e <_printf_i+0x166>
 8006726:	6823      	ldr	r3, [r4, #0]
 8006728:	079b      	lsls	r3, r3, #30
 800672a:	d413      	bmi.n	8006754 <_printf_i+0x23c>
 800672c:	68e0      	ldr	r0, [r4, #12]
 800672e:	9b03      	ldr	r3, [sp, #12]
 8006730:	4298      	cmp	r0, r3
 8006732:	bfb8      	it	lt
 8006734:	4618      	movlt	r0, r3
 8006736:	e7a4      	b.n	8006682 <_printf_i+0x16a>
 8006738:	2301      	movs	r3, #1
 800673a:	4632      	mov	r2, r6
 800673c:	4649      	mov	r1, r9
 800673e:	4640      	mov	r0, r8
 8006740:	47d0      	blx	sl
 8006742:	3001      	adds	r0, #1
 8006744:	d09b      	beq.n	800667e <_printf_i+0x166>
 8006746:	3501      	adds	r5, #1
 8006748:	68e3      	ldr	r3, [r4, #12]
 800674a:	9903      	ldr	r1, [sp, #12]
 800674c:	1a5b      	subs	r3, r3, r1
 800674e:	42ab      	cmp	r3, r5
 8006750:	dcf2      	bgt.n	8006738 <_printf_i+0x220>
 8006752:	e7eb      	b.n	800672c <_printf_i+0x214>
 8006754:	2500      	movs	r5, #0
 8006756:	f104 0619 	add.w	r6, r4, #25
 800675a:	e7f5      	b.n	8006748 <_printf_i+0x230>
 800675c:	0800e131 	.word	0x0800e131
 8006760:	0800e142 	.word	0x0800e142

08006764 <iprintf>:
 8006764:	b40f      	push	{r0, r1, r2, r3}
 8006766:	4b0a      	ldr	r3, [pc, #40]	; (8006790 <iprintf+0x2c>)
 8006768:	b513      	push	{r0, r1, r4, lr}
 800676a:	681c      	ldr	r4, [r3, #0]
 800676c:	b124      	cbz	r4, 8006778 <iprintf+0x14>
 800676e:	69a3      	ldr	r3, [r4, #24]
 8006770:	b913      	cbnz	r3, 8006778 <iprintf+0x14>
 8006772:	4620      	mov	r0, r4
 8006774:	f000 fa92 	bl	8006c9c <__sinit>
 8006778:	ab05      	add	r3, sp, #20
 800677a:	4620      	mov	r0, r4
 800677c:	9a04      	ldr	r2, [sp, #16]
 800677e:	68a1      	ldr	r1, [r4, #8]
 8006780:	9301      	str	r3, [sp, #4]
 8006782:	f7ff fd29 	bl	80061d8 <_vfiprintf_r>
 8006786:	b002      	add	sp, #8
 8006788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800678c:	b004      	add	sp, #16
 800678e:	4770      	bx	lr
 8006790:	20000094 	.word	0x20000094

08006794 <_puts_r>:
 8006794:	b570      	push	{r4, r5, r6, lr}
 8006796:	460e      	mov	r6, r1
 8006798:	4605      	mov	r5, r0
 800679a:	b118      	cbz	r0, 80067a4 <_puts_r+0x10>
 800679c:	6983      	ldr	r3, [r0, #24]
 800679e:	b90b      	cbnz	r3, 80067a4 <_puts_r+0x10>
 80067a0:	f000 fa7c 	bl	8006c9c <__sinit>
 80067a4:	69ab      	ldr	r3, [r5, #24]
 80067a6:	68ac      	ldr	r4, [r5, #8]
 80067a8:	b913      	cbnz	r3, 80067b0 <_puts_r+0x1c>
 80067aa:	4628      	mov	r0, r5
 80067ac:	f000 fa76 	bl	8006c9c <__sinit>
 80067b0:	4b2c      	ldr	r3, [pc, #176]	; (8006864 <_puts_r+0xd0>)
 80067b2:	429c      	cmp	r4, r3
 80067b4:	d120      	bne.n	80067f8 <_puts_r+0x64>
 80067b6:	686c      	ldr	r4, [r5, #4]
 80067b8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067ba:	07db      	lsls	r3, r3, #31
 80067bc:	d405      	bmi.n	80067ca <_puts_r+0x36>
 80067be:	89a3      	ldrh	r3, [r4, #12]
 80067c0:	0598      	lsls	r0, r3, #22
 80067c2:	d402      	bmi.n	80067ca <_puts_r+0x36>
 80067c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067c6:	f000 fb07 	bl	8006dd8 <__retarget_lock_acquire_recursive>
 80067ca:	89a3      	ldrh	r3, [r4, #12]
 80067cc:	0719      	lsls	r1, r3, #28
 80067ce:	d51d      	bpl.n	800680c <_puts_r+0x78>
 80067d0:	6923      	ldr	r3, [r4, #16]
 80067d2:	b1db      	cbz	r3, 800680c <_puts_r+0x78>
 80067d4:	3e01      	subs	r6, #1
 80067d6:	68a3      	ldr	r3, [r4, #8]
 80067d8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80067dc:	3b01      	subs	r3, #1
 80067de:	60a3      	str	r3, [r4, #8]
 80067e0:	bb39      	cbnz	r1, 8006832 <_puts_r+0x9e>
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	da38      	bge.n	8006858 <_puts_r+0xc4>
 80067e6:	4622      	mov	r2, r4
 80067e8:	210a      	movs	r1, #10
 80067ea:	4628      	mov	r0, r5
 80067ec:	f000 f878 	bl	80068e0 <__swbuf_r>
 80067f0:	3001      	adds	r0, #1
 80067f2:	d011      	beq.n	8006818 <_puts_r+0x84>
 80067f4:	250a      	movs	r5, #10
 80067f6:	e011      	b.n	800681c <_puts_r+0x88>
 80067f8:	4b1b      	ldr	r3, [pc, #108]	; (8006868 <_puts_r+0xd4>)
 80067fa:	429c      	cmp	r4, r3
 80067fc:	d101      	bne.n	8006802 <_puts_r+0x6e>
 80067fe:	68ac      	ldr	r4, [r5, #8]
 8006800:	e7da      	b.n	80067b8 <_puts_r+0x24>
 8006802:	4b1a      	ldr	r3, [pc, #104]	; (800686c <_puts_r+0xd8>)
 8006804:	429c      	cmp	r4, r3
 8006806:	bf08      	it	eq
 8006808:	68ec      	ldreq	r4, [r5, #12]
 800680a:	e7d5      	b.n	80067b8 <_puts_r+0x24>
 800680c:	4621      	mov	r1, r4
 800680e:	4628      	mov	r0, r5
 8006810:	f000 f8b8 	bl	8006984 <__swsetup_r>
 8006814:	2800      	cmp	r0, #0
 8006816:	d0dd      	beq.n	80067d4 <_puts_r+0x40>
 8006818:	f04f 35ff 	mov.w	r5, #4294967295
 800681c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800681e:	07da      	lsls	r2, r3, #31
 8006820:	d405      	bmi.n	800682e <_puts_r+0x9a>
 8006822:	89a3      	ldrh	r3, [r4, #12]
 8006824:	059b      	lsls	r3, r3, #22
 8006826:	d402      	bmi.n	800682e <_puts_r+0x9a>
 8006828:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800682a:	f000 fad6 	bl	8006dda <__retarget_lock_release_recursive>
 800682e:	4628      	mov	r0, r5
 8006830:	bd70      	pop	{r4, r5, r6, pc}
 8006832:	2b00      	cmp	r3, #0
 8006834:	da04      	bge.n	8006840 <_puts_r+0xac>
 8006836:	69a2      	ldr	r2, [r4, #24]
 8006838:	429a      	cmp	r2, r3
 800683a:	dc06      	bgt.n	800684a <_puts_r+0xb6>
 800683c:	290a      	cmp	r1, #10
 800683e:	d004      	beq.n	800684a <_puts_r+0xb6>
 8006840:	6823      	ldr	r3, [r4, #0]
 8006842:	1c5a      	adds	r2, r3, #1
 8006844:	6022      	str	r2, [r4, #0]
 8006846:	7019      	strb	r1, [r3, #0]
 8006848:	e7c5      	b.n	80067d6 <_puts_r+0x42>
 800684a:	4622      	mov	r2, r4
 800684c:	4628      	mov	r0, r5
 800684e:	f000 f847 	bl	80068e0 <__swbuf_r>
 8006852:	3001      	adds	r0, #1
 8006854:	d1bf      	bne.n	80067d6 <_puts_r+0x42>
 8006856:	e7df      	b.n	8006818 <_puts_r+0x84>
 8006858:	250a      	movs	r5, #10
 800685a:	6823      	ldr	r3, [r4, #0]
 800685c:	1c5a      	adds	r2, r3, #1
 800685e:	6022      	str	r2, [r4, #0]
 8006860:	701d      	strb	r5, [r3, #0]
 8006862:	e7db      	b.n	800681c <_puts_r+0x88>
 8006864:	0800e174 	.word	0x0800e174
 8006868:	0800e194 	.word	0x0800e194
 800686c:	0800e154 	.word	0x0800e154

08006870 <puts>:
 8006870:	4b02      	ldr	r3, [pc, #8]	; (800687c <puts+0xc>)
 8006872:	4601      	mov	r1, r0
 8006874:	6818      	ldr	r0, [r3, #0]
 8006876:	f7ff bf8d 	b.w	8006794 <_puts_r>
 800687a:	bf00      	nop
 800687c:	20000094 	.word	0x20000094

08006880 <_sbrk_r>:
 8006880:	b538      	push	{r3, r4, r5, lr}
 8006882:	2300      	movs	r3, #0
 8006884:	4d05      	ldr	r5, [pc, #20]	; (800689c <_sbrk_r+0x1c>)
 8006886:	4604      	mov	r4, r0
 8006888:	4608      	mov	r0, r1
 800688a:	602b      	str	r3, [r5, #0]
 800688c:	f7fc f866 	bl	800295c <_sbrk>
 8006890:	1c43      	adds	r3, r0, #1
 8006892:	d102      	bne.n	800689a <_sbrk_r+0x1a>
 8006894:	682b      	ldr	r3, [r5, #0]
 8006896:	b103      	cbz	r3, 800689a <_sbrk_r+0x1a>
 8006898:	6023      	str	r3, [r4, #0]
 800689a:	bd38      	pop	{r3, r4, r5, pc}
 800689c:	20000950 	.word	0x20000950

080068a0 <siprintf>:
 80068a0:	b40e      	push	{r1, r2, r3}
 80068a2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068a6:	b500      	push	{lr}
 80068a8:	b09c      	sub	sp, #112	; 0x70
 80068aa:	ab1d      	add	r3, sp, #116	; 0x74
 80068ac:	9002      	str	r0, [sp, #8]
 80068ae:	9006      	str	r0, [sp, #24]
 80068b0:	9107      	str	r1, [sp, #28]
 80068b2:	9104      	str	r1, [sp, #16]
 80068b4:	4808      	ldr	r0, [pc, #32]	; (80068d8 <siprintf+0x38>)
 80068b6:	4909      	ldr	r1, [pc, #36]	; (80068dc <siprintf+0x3c>)
 80068b8:	f853 2b04 	ldr.w	r2, [r3], #4
 80068bc:	9105      	str	r1, [sp, #20]
 80068be:	6800      	ldr	r0, [r0, #0]
 80068c0:	a902      	add	r1, sp, #8
 80068c2:	9301      	str	r3, [sp, #4]
 80068c4:	f000 fbbc 	bl	8007040 <_svfiprintf_r>
 80068c8:	2200      	movs	r2, #0
 80068ca:	9b02      	ldr	r3, [sp, #8]
 80068cc:	701a      	strb	r2, [r3, #0]
 80068ce:	b01c      	add	sp, #112	; 0x70
 80068d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068d4:	b003      	add	sp, #12
 80068d6:	4770      	bx	lr
 80068d8:	20000094 	.word	0x20000094
 80068dc:	ffff0208 	.word	0xffff0208

080068e0 <__swbuf_r>:
 80068e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068e2:	460e      	mov	r6, r1
 80068e4:	4614      	mov	r4, r2
 80068e6:	4605      	mov	r5, r0
 80068e8:	b118      	cbz	r0, 80068f2 <__swbuf_r+0x12>
 80068ea:	6983      	ldr	r3, [r0, #24]
 80068ec:	b90b      	cbnz	r3, 80068f2 <__swbuf_r+0x12>
 80068ee:	f000 f9d5 	bl	8006c9c <__sinit>
 80068f2:	4b21      	ldr	r3, [pc, #132]	; (8006978 <__swbuf_r+0x98>)
 80068f4:	429c      	cmp	r4, r3
 80068f6:	d12b      	bne.n	8006950 <__swbuf_r+0x70>
 80068f8:	686c      	ldr	r4, [r5, #4]
 80068fa:	69a3      	ldr	r3, [r4, #24]
 80068fc:	60a3      	str	r3, [r4, #8]
 80068fe:	89a3      	ldrh	r3, [r4, #12]
 8006900:	071a      	lsls	r2, r3, #28
 8006902:	d52f      	bpl.n	8006964 <__swbuf_r+0x84>
 8006904:	6923      	ldr	r3, [r4, #16]
 8006906:	b36b      	cbz	r3, 8006964 <__swbuf_r+0x84>
 8006908:	6923      	ldr	r3, [r4, #16]
 800690a:	6820      	ldr	r0, [r4, #0]
 800690c:	b2f6      	uxtb	r6, r6
 800690e:	1ac0      	subs	r0, r0, r3
 8006910:	6963      	ldr	r3, [r4, #20]
 8006912:	4637      	mov	r7, r6
 8006914:	4283      	cmp	r3, r0
 8006916:	dc04      	bgt.n	8006922 <__swbuf_r+0x42>
 8006918:	4621      	mov	r1, r4
 800691a:	4628      	mov	r0, r5
 800691c:	f000 f92a 	bl	8006b74 <_fflush_r>
 8006920:	bb30      	cbnz	r0, 8006970 <__swbuf_r+0x90>
 8006922:	68a3      	ldr	r3, [r4, #8]
 8006924:	3001      	adds	r0, #1
 8006926:	3b01      	subs	r3, #1
 8006928:	60a3      	str	r3, [r4, #8]
 800692a:	6823      	ldr	r3, [r4, #0]
 800692c:	1c5a      	adds	r2, r3, #1
 800692e:	6022      	str	r2, [r4, #0]
 8006930:	701e      	strb	r6, [r3, #0]
 8006932:	6963      	ldr	r3, [r4, #20]
 8006934:	4283      	cmp	r3, r0
 8006936:	d004      	beq.n	8006942 <__swbuf_r+0x62>
 8006938:	89a3      	ldrh	r3, [r4, #12]
 800693a:	07db      	lsls	r3, r3, #31
 800693c:	d506      	bpl.n	800694c <__swbuf_r+0x6c>
 800693e:	2e0a      	cmp	r6, #10
 8006940:	d104      	bne.n	800694c <__swbuf_r+0x6c>
 8006942:	4621      	mov	r1, r4
 8006944:	4628      	mov	r0, r5
 8006946:	f000 f915 	bl	8006b74 <_fflush_r>
 800694a:	b988      	cbnz	r0, 8006970 <__swbuf_r+0x90>
 800694c:	4638      	mov	r0, r7
 800694e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006950:	4b0a      	ldr	r3, [pc, #40]	; (800697c <__swbuf_r+0x9c>)
 8006952:	429c      	cmp	r4, r3
 8006954:	d101      	bne.n	800695a <__swbuf_r+0x7a>
 8006956:	68ac      	ldr	r4, [r5, #8]
 8006958:	e7cf      	b.n	80068fa <__swbuf_r+0x1a>
 800695a:	4b09      	ldr	r3, [pc, #36]	; (8006980 <__swbuf_r+0xa0>)
 800695c:	429c      	cmp	r4, r3
 800695e:	bf08      	it	eq
 8006960:	68ec      	ldreq	r4, [r5, #12]
 8006962:	e7ca      	b.n	80068fa <__swbuf_r+0x1a>
 8006964:	4621      	mov	r1, r4
 8006966:	4628      	mov	r0, r5
 8006968:	f000 f80c 	bl	8006984 <__swsetup_r>
 800696c:	2800      	cmp	r0, #0
 800696e:	d0cb      	beq.n	8006908 <__swbuf_r+0x28>
 8006970:	f04f 37ff 	mov.w	r7, #4294967295
 8006974:	e7ea      	b.n	800694c <__swbuf_r+0x6c>
 8006976:	bf00      	nop
 8006978:	0800e174 	.word	0x0800e174
 800697c:	0800e194 	.word	0x0800e194
 8006980:	0800e154 	.word	0x0800e154

08006984 <__swsetup_r>:
 8006984:	4b32      	ldr	r3, [pc, #200]	; (8006a50 <__swsetup_r+0xcc>)
 8006986:	b570      	push	{r4, r5, r6, lr}
 8006988:	681d      	ldr	r5, [r3, #0]
 800698a:	4606      	mov	r6, r0
 800698c:	460c      	mov	r4, r1
 800698e:	b125      	cbz	r5, 800699a <__swsetup_r+0x16>
 8006990:	69ab      	ldr	r3, [r5, #24]
 8006992:	b913      	cbnz	r3, 800699a <__swsetup_r+0x16>
 8006994:	4628      	mov	r0, r5
 8006996:	f000 f981 	bl	8006c9c <__sinit>
 800699a:	4b2e      	ldr	r3, [pc, #184]	; (8006a54 <__swsetup_r+0xd0>)
 800699c:	429c      	cmp	r4, r3
 800699e:	d10f      	bne.n	80069c0 <__swsetup_r+0x3c>
 80069a0:	686c      	ldr	r4, [r5, #4]
 80069a2:	89a3      	ldrh	r3, [r4, #12]
 80069a4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069a8:	0719      	lsls	r1, r3, #28
 80069aa:	d42c      	bmi.n	8006a06 <__swsetup_r+0x82>
 80069ac:	06dd      	lsls	r5, r3, #27
 80069ae:	d411      	bmi.n	80069d4 <__swsetup_r+0x50>
 80069b0:	2309      	movs	r3, #9
 80069b2:	6033      	str	r3, [r6, #0]
 80069b4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80069b8:	f04f 30ff 	mov.w	r0, #4294967295
 80069bc:	81a3      	strh	r3, [r4, #12]
 80069be:	e03e      	b.n	8006a3e <__swsetup_r+0xba>
 80069c0:	4b25      	ldr	r3, [pc, #148]	; (8006a58 <__swsetup_r+0xd4>)
 80069c2:	429c      	cmp	r4, r3
 80069c4:	d101      	bne.n	80069ca <__swsetup_r+0x46>
 80069c6:	68ac      	ldr	r4, [r5, #8]
 80069c8:	e7eb      	b.n	80069a2 <__swsetup_r+0x1e>
 80069ca:	4b24      	ldr	r3, [pc, #144]	; (8006a5c <__swsetup_r+0xd8>)
 80069cc:	429c      	cmp	r4, r3
 80069ce:	bf08      	it	eq
 80069d0:	68ec      	ldreq	r4, [r5, #12]
 80069d2:	e7e6      	b.n	80069a2 <__swsetup_r+0x1e>
 80069d4:	0758      	lsls	r0, r3, #29
 80069d6:	d512      	bpl.n	80069fe <__swsetup_r+0x7a>
 80069d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069da:	b141      	cbz	r1, 80069ee <__swsetup_r+0x6a>
 80069dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069e0:	4299      	cmp	r1, r3
 80069e2:	d002      	beq.n	80069ea <__swsetup_r+0x66>
 80069e4:	4630      	mov	r0, r6
 80069e6:	f7ff faf3 	bl	8005fd0 <_free_r>
 80069ea:	2300      	movs	r3, #0
 80069ec:	6363      	str	r3, [r4, #52]	; 0x34
 80069ee:	89a3      	ldrh	r3, [r4, #12]
 80069f0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80069f4:	81a3      	strh	r3, [r4, #12]
 80069f6:	2300      	movs	r3, #0
 80069f8:	6063      	str	r3, [r4, #4]
 80069fa:	6923      	ldr	r3, [r4, #16]
 80069fc:	6023      	str	r3, [r4, #0]
 80069fe:	89a3      	ldrh	r3, [r4, #12]
 8006a00:	f043 0308 	orr.w	r3, r3, #8
 8006a04:	81a3      	strh	r3, [r4, #12]
 8006a06:	6923      	ldr	r3, [r4, #16]
 8006a08:	b94b      	cbnz	r3, 8006a1e <__swsetup_r+0x9a>
 8006a0a:	89a3      	ldrh	r3, [r4, #12]
 8006a0c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006a10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a14:	d003      	beq.n	8006a1e <__swsetup_r+0x9a>
 8006a16:	4621      	mov	r1, r4
 8006a18:	4630      	mov	r0, r6
 8006a1a:	f000 fa05 	bl	8006e28 <__smakebuf_r>
 8006a1e:	89a0      	ldrh	r0, [r4, #12]
 8006a20:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006a24:	f010 0301 	ands.w	r3, r0, #1
 8006a28:	d00a      	beq.n	8006a40 <__swsetup_r+0xbc>
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60a3      	str	r3, [r4, #8]
 8006a2e:	6963      	ldr	r3, [r4, #20]
 8006a30:	425b      	negs	r3, r3
 8006a32:	61a3      	str	r3, [r4, #24]
 8006a34:	6923      	ldr	r3, [r4, #16]
 8006a36:	b943      	cbnz	r3, 8006a4a <__swsetup_r+0xc6>
 8006a38:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a3c:	d1ba      	bne.n	80069b4 <__swsetup_r+0x30>
 8006a3e:	bd70      	pop	{r4, r5, r6, pc}
 8006a40:	0781      	lsls	r1, r0, #30
 8006a42:	bf58      	it	pl
 8006a44:	6963      	ldrpl	r3, [r4, #20]
 8006a46:	60a3      	str	r3, [r4, #8]
 8006a48:	e7f4      	b.n	8006a34 <__swsetup_r+0xb0>
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	e7f7      	b.n	8006a3e <__swsetup_r+0xba>
 8006a4e:	bf00      	nop
 8006a50:	20000094 	.word	0x20000094
 8006a54:	0800e174 	.word	0x0800e174
 8006a58:	0800e194 	.word	0x0800e194
 8006a5c:	0800e154 	.word	0x0800e154

08006a60 <abort>:
 8006a60:	2006      	movs	r0, #6
 8006a62:	b508      	push	{r3, lr}
 8006a64:	f000 fc14 	bl	8007290 <raise>
 8006a68:	2001      	movs	r0, #1
 8006a6a:	f7fb ff1f 	bl	80028ac <_exit>
	...

08006a70 <__sflush_r>:
 8006a70:	898a      	ldrh	r2, [r1, #12]
 8006a72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a74:	4605      	mov	r5, r0
 8006a76:	0710      	lsls	r0, r2, #28
 8006a78:	460c      	mov	r4, r1
 8006a7a:	d457      	bmi.n	8006b2c <__sflush_r+0xbc>
 8006a7c:	684b      	ldr	r3, [r1, #4]
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	dc04      	bgt.n	8006a8c <__sflush_r+0x1c>
 8006a82:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	dc01      	bgt.n	8006a8c <__sflush_r+0x1c>
 8006a88:	2000      	movs	r0, #0
 8006a8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a8e:	2e00      	cmp	r6, #0
 8006a90:	d0fa      	beq.n	8006a88 <__sflush_r+0x18>
 8006a92:	2300      	movs	r3, #0
 8006a94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a98:	682f      	ldr	r7, [r5, #0]
 8006a9a:	602b      	str	r3, [r5, #0]
 8006a9c:	d032      	beq.n	8006b04 <__sflush_r+0x94>
 8006a9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006aa0:	89a3      	ldrh	r3, [r4, #12]
 8006aa2:	075a      	lsls	r2, r3, #29
 8006aa4:	d505      	bpl.n	8006ab2 <__sflush_r+0x42>
 8006aa6:	6863      	ldr	r3, [r4, #4]
 8006aa8:	1ac0      	subs	r0, r0, r3
 8006aaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006aac:	b10b      	cbz	r3, 8006ab2 <__sflush_r+0x42>
 8006aae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ab0:	1ac0      	subs	r0, r0, r3
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ab8:	4628      	mov	r0, r5
 8006aba:	6a21      	ldr	r1, [r4, #32]
 8006abc:	47b0      	blx	r6
 8006abe:	1c43      	adds	r3, r0, #1
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	d106      	bne.n	8006ad2 <__sflush_r+0x62>
 8006ac4:	6829      	ldr	r1, [r5, #0]
 8006ac6:	291d      	cmp	r1, #29
 8006ac8:	d82c      	bhi.n	8006b24 <__sflush_r+0xb4>
 8006aca:	4a29      	ldr	r2, [pc, #164]	; (8006b70 <__sflush_r+0x100>)
 8006acc:	40ca      	lsrs	r2, r1
 8006ace:	07d6      	lsls	r6, r2, #31
 8006ad0:	d528      	bpl.n	8006b24 <__sflush_r+0xb4>
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	6062      	str	r2, [r4, #4]
 8006ad6:	6922      	ldr	r2, [r4, #16]
 8006ad8:	04d9      	lsls	r1, r3, #19
 8006ada:	6022      	str	r2, [r4, #0]
 8006adc:	d504      	bpl.n	8006ae8 <__sflush_r+0x78>
 8006ade:	1c42      	adds	r2, r0, #1
 8006ae0:	d101      	bne.n	8006ae6 <__sflush_r+0x76>
 8006ae2:	682b      	ldr	r3, [r5, #0]
 8006ae4:	b903      	cbnz	r3, 8006ae8 <__sflush_r+0x78>
 8006ae6:	6560      	str	r0, [r4, #84]	; 0x54
 8006ae8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006aea:	602f      	str	r7, [r5, #0]
 8006aec:	2900      	cmp	r1, #0
 8006aee:	d0cb      	beq.n	8006a88 <__sflush_r+0x18>
 8006af0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006af4:	4299      	cmp	r1, r3
 8006af6:	d002      	beq.n	8006afe <__sflush_r+0x8e>
 8006af8:	4628      	mov	r0, r5
 8006afa:	f7ff fa69 	bl	8005fd0 <_free_r>
 8006afe:	2000      	movs	r0, #0
 8006b00:	6360      	str	r0, [r4, #52]	; 0x34
 8006b02:	e7c2      	b.n	8006a8a <__sflush_r+0x1a>
 8006b04:	6a21      	ldr	r1, [r4, #32]
 8006b06:	2301      	movs	r3, #1
 8006b08:	4628      	mov	r0, r5
 8006b0a:	47b0      	blx	r6
 8006b0c:	1c41      	adds	r1, r0, #1
 8006b0e:	d1c7      	bne.n	8006aa0 <__sflush_r+0x30>
 8006b10:	682b      	ldr	r3, [r5, #0]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d0c4      	beq.n	8006aa0 <__sflush_r+0x30>
 8006b16:	2b1d      	cmp	r3, #29
 8006b18:	d001      	beq.n	8006b1e <__sflush_r+0xae>
 8006b1a:	2b16      	cmp	r3, #22
 8006b1c:	d101      	bne.n	8006b22 <__sflush_r+0xb2>
 8006b1e:	602f      	str	r7, [r5, #0]
 8006b20:	e7b2      	b.n	8006a88 <__sflush_r+0x18>
 8006b22:	89a3      	ldrh	r3, [r4, #12]
 8006b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b28:	81a3      	strh	r3, [r4, #12]
 8006b2a:	e7ae      	b.n	8006a8a <__sflush_r+0x1a>
 8006b2c:	690f      	ldr	r7, [r1, #16]
 8006b2e:	2f00      	cmp	r7, #0
 8006b30:	d0aa      	beq.n	8006a88 <__sflush_r+0x18>
 8006b32:	0793      	lsls	r3, r2, #30
 8006b34:	bf18      	it	ne
 8006b36:	2300      	movne	r3, #0
 8006b38:	680e      	ldr	r6, [r1, #0]
 8006b3a:	bf08      	it	eq
 8006b3c:	694b      	ldreq	r3, [r1, #20]
 8006b3e:	1bf6      	subs	r6, r6, r7
 8006b40:	600f      	str	r7, [r1, #0]
 8006b42:	608b      	str	r3, [r1, #8]
 8006b44:	2e00      	cmp	r6, #0
 8006b46:	dd9f      	ble.n	8006a88 <__sflush_r+0x18>
 8006b48:	4633      	mov	r3, r6
 8006b4a:	463a      	mov	r2, r7
 8006b4c:	4628      	mov	r0, r5
 8006b4e:	6a21      	ldr	r1, [r4, #32]
 8006b50:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006b54:	47e0      	blx	ip
 8006b56:	2800      	cmp	r0, #0
 8006b58:	dc06      	bgt.n	8006b68 <__sflush_r+0xf8>
 8006b5a:	89a3      	ldrh	r3, [r4, #12]
 8006b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b64:	81a3      	strh	r3, [r4, #12]
 8006b66:	e790      	b.n	8006a8a <__sflush_r+0x1a>
 8006b68:	4407      	add	r7, r0
 8006b6a:	1a36      	subs	r6, r6, r0
 8006b6c:	e7ea      	b.n	8006b44 <__sflush_r+0xd4>
 8006b6e:	bf00      	nop
 8006b70:	20400001 	.word	0x20400001

08006b74 <_fflush_r>:
 8006b74:	b538      	push	{r3, r4, r5, lr}
 8006b76:	690b      	ldr	r3, [r1, #16]
 8006b78:	4605      	mov	r5, r0
 8006b7a:	460c      	mov	r4, r1
 8006b7c:	b913      	cbnz	r3, 8006b84 <_fflush_r+0x10>
 8006b7e:	2500      	movs	r5, #0
 8006b80:	4628      	mov	r0, r5
 8006b82:	bd38      	pop	{r3, r4, r5, pc}
 8006b84:	b118      	cbz	r0, 8006b8e <_fflush_r+0x1a>
 8006b86:	6983      	ldr	r3, [r0, #24]
 8006b88:	b90b      	cbnz	r3, 8006b8e <_fflush_r+0x1a>
 8006b8a:	f000 f887 	bl	8006c9c <__sinit>
 8006b8e:	4b14      	ldr	r3, [pc, #80]	; (8006be0 <_fflush_r+0x6c>)
 8006b90:	429c      	cmp	r4, r3
 8006b92:	d11b      	bne.n	8006bcc <_fflush_r+0x58>
 8006b94:	686c      	ldr	r4, [r5, #4]
 8006b96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d0ef      	beq.n	8006b7e <_fflush_r+0xa>
 8006b9e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006ba0:	07d0      	lsls	r0, r2, #31
 8006ba2:	d404      	bmi.n	8006bae <_fflush_r+0x3a>
 8006ba4:	0599      	lsls	r1, r3, #22
 8006ba6:	d402      	bmi.n	8006bae <_fflush_r+0x3a>
 8006ba8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006baa:	f000 f915 	bl	8006dd8 <__retarget_lock_acquire_recursive>
 8006bae:	4628      	mov	r0, r5
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	f7ff ff5d 	bl	8006a70 <__sflush_r>
 8006bb6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bb8:	4605      	mov	r5, r0
 8006bba:	07da      	lsls	r2, r3, #31
 8006bbc:	d4e0      	bmi.n	8006b80 <_fflush_r+0xc>
 8006bbe:	89a3      	ldrh	r3, [r4, #12]
 8006bc0:	059b      	lsls	r3, r3, #22
 8006bc2:	d4dd      	bmi.n	8006b80 <_fflush_r+0xc>
 8006bc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bc6:	f000 f908 	bl	8006dda <__retarget_lock_release_recursive>
 8006bca:	e7d9      	b.n	8006b80 <_fflush_r+0xc>
 8006bcc:	4b05      	ldr	r3, [pc, #20]	; (8006be4 <_fflush_r+0x70>)
 8006bce:	429c      	cmp	r4, r3
 8006bd0:	d101      	bne.n	8006bd6 <_fflush_r+0x62>
 8006bd2:	68ac      	ldr	r4, [r5, #8]
 8006bd4:	e7df      	b.n	8006b96 <_fflush_r+0x22>
 8006bd6:	4b04      	ldr	r3, [pc, #16]	; (8006be8 <_fflush_r+0x74>)
 8006bd8:	429c      	cmp	r4, r3
 8006bda:	bf08      	it	eq
 8006bdc:	68ec      	ldreq	r4, [r5, #12]
 8006bde:	e7da      	b.n	8006b96 <_fflush_r+0x22>
 8006be0:	0800e174 	.word	0x0800e174
 8006be4:	0800e194 	.word	0x0800e194
 8006be8:	0800e154 	.word	0x0800e154

08006bec <std>:
 8006bec:	2300      	movs	r3, #0
 8006bee:	b510      	push	{r4, lr}
 8006bf0:	4604      	mov	r4, r0
 8006bf2:	e9c0 3300 	strd	r3, r3, [r0]
 8006bf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006bfa:	6083      	str	r3, [r0, #8]
 8006bfc:	8181      	strh	r1, [r0, #12]
 8006bfe:	6643      	str	r3, [r0, #100]	; 0x64
 8006c00:	81c2      	strh	r2, [r0, #14]
 8006c02:	6183      	str	r3, [r0, #24]
 8006c04:	4619      	mov	r1, r3
 8006c06:	2208      	movs	r2, #8
 8006c08:	305c      	adds	r0, #92	; 0x5c
 8006c0a:	f7ff f9d9 	bl	8005fc0 <memset>
 8006c0e:	4b05      	ldr	r3, [pc, #20]	; (8006c24 <std+0x38>)
 8006c10:	6224      	str	r4, [r4, #32]
 8006c12:	6263      	str	r3, [r4, #36]	; 0x24
 8006c14:	4b04      	ldr	r3, [pc, #16]	; (8006c28 <std+0x3c>)
 8006c16:	62a3      	str	r3, [r4, #40]	; 0x28
 8006c18:	4b04      	ldr	r3, [pc, #16]	; (8006c2c <std+0x40>)
 8006c1a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006c1c:	4b04      	ldr	r3, [pc, #16]	; (8006c30 <std+0x44>)
 8006c1e:	6323      	str	r3, [r4, #48]	; 0x30
 8006c20:	bd10      	pop	{r4, pc}
 8006c22:	bf00      	nop
 8006c24:	080072c9 	.word	0x080072c9
 8006c28:	080072eb 	.word	0x080072eb
 8006c2c:	08007323 	.word	0x08007323
 8006c30:	08007347 	.word	0x08007347

08006c34 <_cleanup_r>:
 8006c34:	4901      	ldr	r1, [pc, #4]	; (8006c3c <_cleanup_r+0x8>)
 8006c36:	f000 b8af 	b.w	8006d98 <_fwalk_reent>
 8006c3a:	bf00      	nop
 8006c3c:	08006b75 	.word	0x08006b75

08006c40 <__sfmoreglue>:
 8006c40:	2268      	movs	r2, #104	; 0x68
 8006c42:	b570      	push	{r4, r5, r6, lr}
 8006c44:	1e4d      	subs	r5, r1, #1
 8006c46:	4355      	muls	r5, r2
 8006c48:	460e      	mov	r6, r1
 8006c4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006c4e:	f7ff fa27 	bl	80060a0 <_malloc_r>
 8006c52:	4604      	mov	r4, r0
 8006c54:	b140      	cbz	r0, 8006c68 <__sfmoreglue+0x28>
 8006c56:	2100      	movs	r1, #0
 8006c58:	e9c0 1600 	strd	r1, r6, [r0]
 8006c5c:	300c      	adds	r0, #12
 8006c5e:	60a0      	str	r0, [r4, #8]
 8006c60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006c64:	f7ff f9ac 	bl	8005fc0 <memset>
 8006c68:	4620      	mov	r0, r4
 8006c6a:	bd70      	pop	{r4, r5, r6, pc}

08006c6c <__sfp_lock_acquire>:
 8006c6c:	4801      	ldr	r0, [pc, #4]	; (8006c74 <__sfp_lock_acquire+0x8>)
 8006c6e:	f000 b8b3 	b.w	8006dd8 <__retarget_lock_acquire_recursive>
 8006c72:	bf00      	nop
 8006c74:	2000094d 	.word	0x2000094d

08006c78 <__sfp_lock_release>:
 8006c78:	4801      	ldr	r0, [pc, #4]	; (8006c80 <__sfp_lock_release+0x8>)
 8006c7a:	f000 b8ae 	b.w	8006dda <__retarget_lock_release_recursive>
 8006c7e:	bf00      	nop
 8006c80:	2000094d 	.word	0x2000094d

08006c84 <__sinit_lock_acquire>:
 8006c84:	4801      	ldr	r0, [pc, #4]	; (8006c8c <__sinit_lock_acquire+0x8>)
 8006c86:	f000 b8a7 	b.w	8006dd8 <__retarget_lock_acquire_recursive>
 8006c8a:	bf00      	nop
 8006c8c:	2000094e 	.word	0x2000094e

08006c90 <__sinit_lock_release>:
 8006c90:	4801      	ldr	r0, [pc, #4]	; (8006c98 <__sinit_lock_release+0x8>)
 8006c92:	f000 b8a2 	b.w	8006dda <__retarget_lock_release_recursive>
 8006c96:	bf00      	nop
 8006c98:	2000094e 	.word	0x2000094e

08006c9c <__sinit>:
 8006c9c:	b510      	push	{r4, lr}
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	f7ff fff0 	bl	8006c84 <__sinit_lock_acquire>
 8006ca4:	69a3      	ldr	r3, [r4, #24]
 8006ca6:	b11b      	cbz	r3, 8006cb0 <__sinit+0x14>
 8006ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cac:	f7ff bff0 	b.w	8006c90 <__sinit_lock_release>
 8006cb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006cb4:	6523      	str	r3, [r4, #80]	; 0x50
 8006cb6:	4b13      	ldr	r3, [pc, #76]	; (8006d04 <__sinit+0x68>)
 8006cb8:	4a13      	ldr	r2, [pc, #76]	; (8006d08 <__sinit+0x6c>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	62a2      	str	r2, [r4, #40]	; 0x28
 8006cbe:	42a3      	cmp	r3, r4
 8006cc0:	bf08      	it	eq
 8006cc2:	2301      	moveq	r3, #1
 8006cc4:	4620      	mov	r0, r4
 8006cc6:	bf08      	it	eq
 8006cc8:	61a3      	streq	r3, [r4, #24]
 8006cca:	f000 f81f 	bl	8006d0c <__sfp>
 8006cce:	6060      	str	r0, [r4, #4]
 8006cd0:	4620      	mov	r0, r4
 8006cd2:	f000 f81b 	bl	8006d0c <__sfp>
 8006cd6:	60a0      	str	r0, [r4, #8]
 8006cd8:	4620      	mov	r0, r4
 8006cda:	f000 f817 	bl	8006d0c <__sfp>
 8006cde:	2200      	movs	r2, #0
 8006ce0:	2104      	movs	r1, #4
 8006ce2:	60e0      	str	r0, [r4, #12]
 8006ce4:	6860      	ldr	r0, [r4, #4]
 8006ce6:	f7ff ff81 	bl	8006bec <std>
 8006cea:	2201      	movs	r2, #1
 8006cec:	2109      	movs	r1, #9
 8006cee:	68a0      	ldr	r0, [r4, #8]
 8006cf0:	f7ff ff7c 	bl	8006bec <std>
 8006cf4:	2202      	movs	r2, #2
 8006cf6:	2112      	movs	r1, #18
 8006cf8:	68e0      	ldr	r0, [r4, #12]
 8006cfa:	f7ff ff77 	bl	8006bec <std>
 8006cfe:	2301      	movs	r3, #1
 8006d00:	61a3      	str	r3, [r4, #24]
 8006d02:	e7d1      	b.n	8006ca8 <__sinit+0xc>
 8006d04:	0800e11c 	.word	0x0800e11c
 8006d08:	08006c35 	.word	0x08006c35

08006d0c <__sfp>:
 8006d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0e:	4607      	mov	r7, r0
 8006d10:	f7ff ffac 	bl	8006c6c <__sfp_lock_acquire>
 8006d14:	4b1e      	ldr	r3, [pc, #120]	; (8006d90 <__sfp+0x84>)
 8006d16:	681e      	ldr	r6, [r3, #0]
 8006d18:	69b3      	ldr	r3, [r6, #24]
 8006d1a:	b913      	cbnz	r3, 8006d22 <__sfp+0x16>
 8006d1c:	4630      	mov	r0, r6
 8006d1e:	f7ff ffbd 	bl	8006c9c <__sinit>
 8006d22:	3648      	adds	r6, #72	; 0x48
 8006d24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	d503      	bpl.n	8006d34 <__sfp+0x28>
 8006d2c:	6833      	ldr	r3, [r6, #0]
 8006d2e:	b30b      	cbz	r3, 8006d74 <__sfp+0x68>
 8006d30:	6836      	ldr	r6, [r6, #0]
 8006d32:	e7f7      	b.n	8006d24 <__sfp+0x18>
 8006d34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006d38:	b9d5      	cbnz	r5, 8006d70 <__sfp+0x64>
 8006d3a:	4b16      	ldr	r3, [pc, #88]	; (8006d94 <__sfp+0x88>)
 8006d3c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006d40:	60e3      	str	r3, [r4, #12]
 8006d42:	6665      	str	r5, [r4, #100]	; 0x64
 8006d44:	f000 f847 	bl	8006dd6 <__retarget_lock_init_recursive>
 8006d48:	f7ff ff96 	bl	8006c78 <__sfp_lock_release>
 8006d4c:	2208      	movs	r2, #8
 8006d4e:	4629      	mov	r1, r5
 8006d50:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006d54:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006d58:	6025      	str	r5, [r4, #0]
 8006d5a:	61a5      	str	r5, [r4, #24]
 8006d5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006d60:	f7ff f92e 	bl	8005fc0 <memset>
 8006d64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006d68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006d6c:	4620      	mov	r0, r4
 8006d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d70:	3468      	adds	r4, #104	; 0x68
 8006d72:	e7d9      	b.n	8006d28 <__sfp+0x1c>
 8006d74:	2104      	movs	r1, #4
 8006d76:	4638      	mov	r0, r7
 8006d78:	f7ff ff62 	bl	8006c40 <__sfmoreglue>
 8006d7c:	4604      	mov	r4, r0
 8006d7e:	6030      	str	r0, [r6, #0]
 8006d80:	2800      	cmp	r0, #0
 8006d82:	d1d5      	bne.n	8006d30 <__sfp+0x24>
 8006d84:	f7ff ff78 	bl	8006c78 <__sfp_lock_release>
 8006d88:	230c      	movs	r3, #12
 8006d8a:	603b      	str	r3, [r7, #0]
 8006d8c:	e7ee      	b.n	8006d6c <__sfp+0x60>
 8006d8e:	bf00      	nop
 8006d90:	0800e11c 	.word	0x0800e11c
 8006d94:	ffff0001 	.word	0xffff0001

08006d98 <_fwalk_reent>:
 8006d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d9c:	4606      	mov	r6, r0
 8006d9e:	4688      	mov	r8, r1
 8006da0:	2700      	movs	r7, #0
 8006da2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006da6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006daa:	f1b9 0901 	subs.w	r9, r9, #1
 8006dae:	d505      	bpl.n	8006dbc <_fwalk_reent+0x24>
 8006db0:	6824      	ldr	r4, [r4, #0]
 8006db2:	2c00      	cmp	r4, #0
 8006db4:	d1f7      	bne.n	8006da6 <_fwalk_reent+0xe>
 8006db6:	4638      	mov	r0, r7
 8006db8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dbc:	89ab      	ldrh	r3, [r5, #12]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d907      	bls.n	8006dd2 <_fwalk_reent+0x3a>
 8006dc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006dc6:	3301      	adds	r3, #1
 8006dc8:	d003      	beq.n	8006dd2 <_fwalk_reent+0x3a>
 8006dca:	4629      	mov	r1, r5
 8006dcc:	4630      	mov	r0, r6
 8006dce:	47c0      	blx	r8
 8006dd0:	4307      	orrs	r7, r0
 8006dd2:	3568      	adds	r5, #104	; 0x68
 8006dd4:	e7e9      	b.n	8006daa <_fwalk_reent+0x12>

08006dd6 <__retarget_lock_init_recursive>:
 8006dd6:	4770      	bx	lr

08006dd8 <__retarget_lock_acquire_recursive>:
 8006dd8:	4770      	bx	lr

08006dda <__retarget_lock_release_recursive>:
 8006dda:	4770      	bx	lr

08006ddc <__swhatbuf_r>:
 8006ddc:	b570      	push	{r4, r5, r6, lr}
 8006dde:	460e      	mov	r6, r1
 8006de0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006de4:	4614      	mov	r4, r2
 8006de6:	2900      	cmp	r1, #0
 8006de8:	461d      	mov	r5, r3
 8006dea:	b096      	sub	sp, #88	; 0x58
 8006dec:	da08      	bge.n	8006e00 <__swhatbuf_r+0x24>
 8006dee:	2200      	movs	r2, #0
 8006df0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006df4:	602a      	str	r2, [r5, #0]
 8006df6:	061a      	lsls	r2, r3, #24
 8006df8:	d410      	bmi.n	8006e1c <__swhatbuf_r+0x40>
 8006dfa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dfe:	e00e      	b.n	8006e1e <__swhatbuf_r+0x42>
 8006e00:	466a      	mov	r2, sp
 8006e02:	f000 fac7 	bl	8007394 <_fstat_r>
 8006e06:	2800      	cmp	r0, #0
 8006e08:	dbf1      	blt.n	8006dee <__swhatbuf_r+0x12>
 8006e0a:	9a01      	ldr	r2, [sp, #4]
 8006e0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e14:	425a      	negs	r2, r3
 8006e16:	415a      	adcs	r2, r3
 8006e18:	602a      	str	r2, [r5, #0]
 8006e1a:	e7ee      	b.n	8006dfa <__swhatbuf_r+0x1e>
 8006e1c:	2340      	movs	r3, #64	; 0x40
 8006e1e:	2000      	movs	r0, #0
 8006e20:	6023      	str	r3, [r4, #0]
 8006e22:	b016      	add	sp, #88	; 0x58
 8006e24:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e28 <__smakebuf_r>:
 8006e28:	898b      	ldrh	r3, [r1, #12]
 8006e2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e2c:	079d      	lsls	r5, r3, #30
 8006e2e:	4606      	mov	r6, r0
 8006e30:	460c      	mov	r4, r1
 8006e32:	d507      	bpl.n	8006e44 <__smakebuf_r+0x1c>
 8006e34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e38:	6023      	str	r3, [r4, #0]
 8006e3a:	6123      	str	r3, [r4, #16]
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	6163      	str	r3, [r4, #20]
 8006e40:	b002      	add	sp, #8
 8006e42:	bd70      	pop	{r4, r5, r6, pc}
 8006e44:	466a      	mov	r2, sp
 8006e46:	ab01      	add	r3, sp, #4
 8006e48:	f7ff ffc8 	bl	8006ddc <__swhatbuf_r>
 8006e4c:	9900      	ldr	r1, [sp, #0]
 8006e4e:	4605      	mov	r5, r0
 8006e50:	4630      	mov	r0, r6
 8006e52:	f7ff f925 	bl	80060a0 <_malloc_r>
 8006e56:	b948      	cbnz	r0, 8006e6c <__smakebuf_r+0x44>
 8006e58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e5c:	059a      	lsls	r2, r3, #22
 8006e5e:	d4ef      	bmi.n	8006e40 <__smakebuf_r+0x18>
 8006e60:	f023 0303 	bic.w	r3, r3, #3
 8006e64:	f043 0302 	orr.w	r3, r3, #2
 8006e68:	81a3      	strh	r3, [r4, #12]
 8006e6a:	e7e3      	b.n	8006e34 <__smakebuf_r+0xc>
 8006e6c:	4b0d      	ldr	r3, [pc, #52]	; (8006ea4 <__smakebuf_r+0x7c>)
 8006e6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e70:	89a3      	ldrh	r3, [r4, #12]
 8006e72:	6020      	str	r0, [r4, #0]
 8006e74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e78:	81a3      	strh	r3, [r4, #12]
 8006e7a:	9b00      	ldr	r3, [sp, #0]
 8006e7c:	6120      	str	r0, [r4, #16]
 8006e7e:	6163      	str	r3, [r4, #20]
 8006e80:	9b01      	ldr	r3, [sp, #4]
 8006e82:	b15b      	cbz	r3, 8006e9c <__smakebuf_r+0x74>
 8006e84:	4630      	mov	r0, r6
 8006e86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e8a:	f000 fa95 	bl	80073b8 <_isatty_r>
 8006e8e:	b128      	cbz	r0, 8006e9c <__smakebuf_r+0x74>
 8006e90:	89a3      	ldrh	r3, [r4, #12]
 8006e92:	f023 0303 	bic.w	r3, r3, #3
 8006e96:	f043 0301 	orr.w	r3, r3, #1
 8006e9a:	81a3      	strh	r3, [r4, #12]
 8006e9c:	89a0      	ldrh	r0, [r4, #12]
 8006e9e:	4305      	orrs	r5, r0
 8006ea0:	81a5      	strh	r5, [r4, #12]
 8006ea2:	e7cd      	b.n	8006e40 <__smakebuf_r+0x18>
 8006ea4:	08006c35 	.word	0x08006c35

08006ea8 <memchr>:
 8006ea8:	4603      	mov	r3, r0
 8006eaa:	b510      	push	{r4, lr}
 8006eac:	b2c9      	uxtb	r1, r1
 8006eae:	4402      	add	r2, r0
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	d101      	bne.n	8006eba <memchr+0x12>
 8006eb6:	2000      	movs	r0, #0
 8006eb8:	e003      	b.n	8006ec2 <memchr+0x1a>
 8006eba:	7804      	ldrb	r4, [r0, #0]
 8006ebc:	3301      	adds	r3, #1
 8006ebe:	428c      	cmp	r4, r1
 8006ec0:	d1f6      	bne.n	8006eb0 <memchr+0x8>
 8006ec2:	bd10      	pop	{r4, pc}

08006ec4 <memcpy>:
 8006ec4:	440a      	add	r2, r1
 8006ec6:	4291      	cmp	r1, r2
 8006ec8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006ecc:	d100      	bne.n	8006ed0 <memcpy+0xc>
 8006ece:	4770      	bx	lr
 8006ed0:	b510      	push	{r4, lr}
 8006ed2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ed6:	4291      	cmp	r1, r2
 8006ed8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006edc:	d1f9      	bne.n	8006ed2 <memcpy+0xe>
 8006ede:	bd10      	pop	{r4, pc}

08006ee0 <memmove>:
 8006ee0:	4288      	cmp	r0, r1
 8006ee2:	b510      	push	{r4, lr}
 8006ee4:	eb01 0402 	add.w	r4, r1, r2
 8006ee8:	d902      	bls.n	8006ef0 <memmove+0x10>
 8006eea:	4284      	cmp	r4, r0
 8006eec:	4623      	mov	r3, r4
 8006eee:	d807      	bhi.n	8006f00 <memmove+0x20>
 8006ef0:	1e43      	subs	r3, r0, #1
 8006ef2:	42a1      	cmp	r1, r4
 8006ef4:	d008      	beq.n	8006f08 <memmove+0x28>
 8006ef6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006efa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006efe:	e7f8      	b.n	8006ef2 <memmove+0x12>
 8006f00:	4601      	mov	r1, r0
 8006f02:	4402      	add	r2, r0
 8006f04:	428a      	cmp	r2, r1
 8006f06:	d100      	bne.n	8006f0a <memmove+0x2a>
 8006f08:	bd10      	pop	{r4, pc}
 8006f0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f12:	e7f7      	b.n	8006f04 <memmove+0x24>

08006f14 <__malloc_lock>:
 8006f14:	4801      	ldr	r0, [pc, #4]	; (8006f1c <__malloc_lock+0x8>)
 8006f16:	f7ff bf5f 	b.w	8006dd8 <__retarget_lock_acquire_recursive>
 8006f1a:	bf00      	nop
 8006f1c:	2000094c 	.word	0x2000094c

08006f20 <__malloc_unlock>:
 8006f20:	4801      	ldr	r0, [pc, #4]	; (8006f28 <__malloc_unlock+0x8>)
 8006f22:	f7ff bf5a 	b.w	8006dda <__retarget_lock_release_recursive>
 8006f26:	bf00      	nop
 8006f28:	2000094c 	.word	0x2000094c

08006f2c <_realloc_r>:
 8006f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f30:	4680      	mov	r8, r0
 8006f32:	4614      	mov	r4, r2
 8006f34:	460e      	mov	r6, r1
 8006f36:	b921      	cbnz	r1, 8006f42 <_realloc_r+0x16>
 8006f38:	4611      	mov	r1, r2
 8006f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f3e:	f7ff b8af 	b.w	80060a0 <_malloc_r>
 8006f42:	b92a      	cbnz	r2, 8006f50 <_realloc_r+0x24>
 8006f44:	f7ff f844 	bl	8005fd0 <_free_r>
 8006f48:	4625      	mov	r5, r4
 8006f4a:	4628      	mov	r0, r5
 8006f4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f50:	f000 fa54 	bl	80073fc <_malloc_usable_size_r>
 8006f54:	4284      	cmp	r4, r0
 8006f56:	4607      	mov	r7, r0
 8006f58:	d802      	bhi.n	8006f60 <_realloc_r+0x34>
 8006f5a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f5e:	d812      	bhi.n	8006f86 <_realloc_r+0x5a>
 8006f60:	4621      	mov	r1, r4
 8006f62:	4640      	mov	r0, r8
 8006f64:	f7ff f89c 	bl	80060a0 <_malloc_r>
 8006f68:	4605      	mov	r5, r0
 8006f6a:	2800      	cmp	r0, #0
 8006f6c:	d0ed      	beq.n	8006f4a <_realloc_r+0x1e>
 8006f6e:	42bc      	cmp	r4, r7
 8006f70:	4622      	mov	r2, r4
 8006f72:	4631      	mov	r1, r6
 8006f74:	bf28      	it	cs
 8006f76:	463a      	movcs	r2, r7
 8006f78:	f7ff ffa4 	bl	8006ec4 <memcpy>
 8006f7c:	4631      	mov	r1, r6
 8006f7e:	4640      	mov	r0, r8
 8006f80:	f7ff f826 	bl	8005fd0 <_free_r>
 8006f84:	e7e1      	b.n	8006f4a <_realloc_r+0x1e>
 8006f86:	4635      	mov	r5, r6
 8006f88:	e7df      	b.n	8006f4a <_realloc_r+0x1e>

08006f8a <__ssputs_r>:
 8006f8a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f8e:	688e      	ldr	r6, [r1, #8]
 8006f90:	4682      	mov	sl, r0
 8006f92:	429e      	cmp	r6, r3
 8006f94:	460c      	mov	r4, r1
 8006f96:	4690      	mov	r8, r2
 8006f98:	461f      	mov	r7, r3
 8006f9a:	d838      	bhi.n	800700e <__ssputs_r+0x84>
 8006f9c:	898a      	ldrh	r2, [r1, #12]
 8006f9e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006fa2:	d032      	beq.n	800700a <__ssputs_r+0x80>
 8006fa4:	6825      	ldr	r5, [r4, #0]
 8006fa6:	6909      	ldr	r1, [r1, #16]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	eba5 0901 	sub.w	r9, r5, r1
 8006fae:	6965      	ldr	r5, [r4, #20]
 8006fb0:	444b      	add	r3, r9
 8006fb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006fba:	106d      	asrs	r5, r5, #1
 8006fbc:	429d      	cmp	r5, r3
 8006fbe:	bf38      	it	cc
 8006fc0:	461d      	movcc	r5, r3
 8006fc2:	0553      	lsls	r3, r2, #21
 8006fc4:	d531      	bpl.n	800702a <__ssputs_r+0xa0>
 8006fc6:	4629      	mov	r1, r5
 8006fc8:	f7ff f86a 	bl	80060a0 <_malloc_r>
 8006fcc:	4606      	mov	r6, r0
 8006fce:	b950      	cbnz	r0, 8006fe6 <__ssputs_r+0x5c>
 8006fd0:	230c      	movs	r3, #12
 8006fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd6:	f8ca 3000 	str.w	r3, [sl]
 8006fda:	89a3      	ldrh	r3, [r4, #12]
 8006fdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fe0:	81a3      	strh	r3, [r4, #12]
 8006fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe6:	464a      	mov	r2, r9
 8006fe8:	6921      	ldr	r1, [r4, #16]
 8006fea:	f7ff ff6b 	bl	8006ec4 <memcpy>
 8006fee:	89a3      	ldrh	r3, [r4, #12]
 8006ff0:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006ff4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006ff8:	81a3      	strh	r3, [r4, #12]
 8006ffa:	6126      	str	r6, [r4, #16]
 8006ffc:	444e      	add	r6, r9
 8006ffe:	6026      	str	r6, [r4, #0]
 8007000:	463e      	mov	r6, r7
 8007002:	6165      	str	r5, [r4, #20]
 8007004:	eba5 0509 	sub.w	r5, r5, r9
 8007008:	60a5      	str	r5, [r4, #8]
 800700a:	42be      	cmp	r6, r7
 800700c:	d900      	bls.n	8007010 <__ssputs_r+0x86>
 800700e:	463e      	mov	r6, r7
 8007010:	4632      	mov	r2, r6
 8007012:	4641      	mov	r1, r8
 8007014:	6820      	ldr	r0, [r4, #0]
 8007016:	f7ff ff63 	bl	8006ee0 <memmove>
 800701a:	68a3      	ldr	r3, [r4, #8]
 800701c:	2000      	movs	r0, #0
 800701e:	1b9b      	subs	r3, r3, r6
 8007020:	60a3      	str	r3, [r4, #8]
 8007022:	6823      	ldr	r3, [r4, #0]
 8007024:	4433      	add	r3, r6
 8007026:	6023      	str	r3, [r4, #0]
 8007028:	e7db      	b.n	8006fe2 <__ssputs_r+0x58>
 800702a:	462a      	mov	r2, r5
 800702c:	f7ff ff7e 	bl	8006f2c <_realloc_r>
 8007030:	4606      	mov	r6, r0
 8007032:	2800      	cmp	r0, #0
 8007034:	d1e1      	bne.n	8006ffa <__ssputs_r+0x70>
 8007036:	4650      	mov	r0, sl
 8007038:	6921      	ldr	r1, [r4, #16]
 800703a:	f7fe ffc9 	bl	8005fd0 <_free_r>
 800703e:	e7c7      	b.n	8006fd0 <__ssputs_r+0x46>

08007040 <_svfiprintf_r>:
 8007040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007044:	4698      	mov	r8, r3
 8007046:	898b      	ldrh	r3, [r1, #12]
 8007048:	4607      	mov	r7, r0
 800704a:	061b      	lsls	r3, r3, #24
 800704c:	460d      	mov	r5, r1
 800704e:	4614      	mov	r4, r2
 8007050:	b09d      	sub	sp, #116	; 0x74
 8007052:	d50e      	bpl.n	8007072 <_svfiprintf_r+0x32>
 8007054:	690b      	ldr	r3, [r1, #16]
 8007056:	b963      	cbnz	r3, 8007072 <_svfiprintf_r+0x32>
 8007058:	2140      	movs	r1, #64	; 0x40
 800705a:	f7ff f821 	bl	80060a0 <_malloc_r>
 800705e:	6028      	str	r0, [r5, #0]
 8007060:	6128      	str	r0, [r5, #16]
 8007062:	b920      	cbnz	r0, 800706e <_svfiprintf_r+0x2e>
 8007064:	230c      	movs	r3, #12
 8007066:	603b      	str	r3, [r7, #0]
 8007068:	f04f 30ff 	mov.w	r0, #4294967295
 800706c:	e0d1      	b.n	8007212 <_svfiprintf_r+0x1d2>
 800706e:	2340      	movs	r3, #64	; 0x40
 8007070:	616b      	str	r3, [r5, #20]
 8007072:	2300      	movs	r3, #0
 8007074:	9309      	str	r3, [sp, #36]	; 0x24
 8007076:	2320      	movs	r3, #32
 8007078:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800707c:	2330      	movs	r3, #48	; 0x30
 800707e:	f04f 0901 	mov.w	r9, #1
 8007082:	f8cd 800c 	str.w	r8, [sp, #12]
 8007086:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800722c <_svfiprintf_r+0x1ec>
 800708a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800708e:	4623      	mov	r3, r4
 8007090:	469a      	mov	sl, r3
 8007092:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007096:	b10a      	cbz	r2, 800709c <_svfiprintf_r+0x5c>
 8007098:	2a25      	cmp	r2, #37	; 0x25
 800709a:	d1f9      	bne.n	8007090 <_svfiprintf_r+0x50>
 800709c:	ebba 0b04 	subs.w	fp, sl, r4
 80070a0:	d00b      	beq.n	80070ba <_svfiprintf_r+0x7a>
 80070a2:	465b      	mov	r3, fp
 80070a4:	4622      	mov	r2, r4
 80070a6:	4629      	mov	r1, r5
 80070a8:	4638      	mov	r0, r7
 80070aa:	f7ff ff6e 	bl	8006f8a <__ssputs_r>
 80070ae:	3001      	adds	r0, #1
 80070b0:	f000 80aa 	beq.w	8007208 <_svfiprintf_r+0x1c8>
 80070b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070b6:	445a      	add	r2, fp
 80070b8:	9209      	str	r2, [sp, #36]	; 0x24
 80070ba:	f89a 3000 	ldrb.w	r3, [sl]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	f000 80a2 	beq.w	8007208 <_svfiprintf_r+0x1c8>
 80070c4:	2300      	movs	r3, #0
 80070c6:	f04f 32ff 	mov.w	r2, #4294967295
 80070ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070ce:	f10a 0a01 	add.w	sl, sl, #1
 80070d2:	9304      	str	r3, [sp, #16]
 80070d4:	9307      	str	r3, [sp, #28]
 80070d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070da:	931a      	str	r3, [sp, #104]	; 0x68
 80070dc:	4654      	mov	r4, sl
 80070de:	2205      	movs	r2, #5
 80070e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e4:	4851      	ldr	r0, [pc, #324]	; (800722c <_svfiprintf_r+0x1ec>)
 80070e6:	f7ff fedf 	bl	8006ea8 <memchr>
 80070ea:	9a04      	ldr	r2, [sp, #16]
 80070ec:	b9d8      	cbnz	r0, 8007126 <_svfiprintf_r+0xe6>
 80070ee:	06d0      	lsls	r0, r2, #27
 80070f0:	bf44      	itt	mi
 80070f2:	2320      	movmi	r3, #32
 80070f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070f8:	0711      	lsls	r1, r2, #28
 80070fa:	bf44      	itt	mi
 80070fc:	232b      	movmi	r3, #43	; 0x2b
 80070fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007102:	f89a 3000 	ldrb.w	r3, [sl]
 8007106:	2b2a      	cmp	r3, #42	; 0x2a
 8007108:	d015      	beq.n	8007136 <_svfiprintf_r+0xf6>
 800710a:	4654      	mov	r4, sl
 800710c:	2000      	movs	r0, #0
 800710e:	f04f 0c0a 	mov.w	ip, #10
 8007112:	9a07      	ldr	r2, [sp, #28]
 8007114:	4621      	mov	r1, r4
 8007116:	f811 3b01 	ldrb.w	r3, [r1], #1
 800711a:	3b30      	subs	r3, #48	; 0x30
 800711c:	2b09      	cmp	r3, #9
 800711e:	d94e      	bls.n	80071be <_svfiprintf_r+0x17e>
 8007120:	b1b0      	cbz	r0, 8007150 <_svfiprintf_r+0x110>
 8007122:	9207      	str	r2, [sp, #28]
 8007124:	e014      	b.n	8007150 <_svfiprintf_r+0x110>
 8007126:	eba0 0308 	sub.w	r3, r0, r8
 800712a:	fa09 f303 	lsl.w	r3, r9, r3
 800712e:	4313      	orrs	r3, r2
 8007130:	46a2      	mov	sl, r4
 8007132:	9304      	str	r3, [sp, #16]
 8007134:	e7d2      	b.n	80070dc <_svfiprintf_r+0x9c>
 8007136:	9b03      	ldr	r3, [sp, #12]
 8007138:	1d19      	adds	r1, r3, #4
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	9103      	str	r1, [sp, #12]
 800713e:	2b00      	cmp	r3, #0
 8007140:	bfbb      	ittet	lt
 8007142:	425b      	neglt	r3, r3
 8007144:	f042 0202 	orrlt.w	r2, r2, #2
 8007148:	9307      	strge	r3, [sp, #28]
 800714a:	9307      	strlt	r3, [sp, #28]
 800714c:	bfb8      	it	lt
 800714e:	9204      	strlt	r2, [sp, #16]
 8007150:	7823      	ldrb	r3, [r4, #0]
 8007152:	2b2e      	cmp	r3, #46	; 0x2e
 8007154:	d10c      	bne.n	8007170 <_svfiprintf_r+0x130>
 8007156:	7863      	ldrb	r3, [r4, #1]
 8007158:	2b2a      	cmp	r3, #42	; 0x2a
 800715a:	d135      	bne.n	80071c8 <_svfiprintf_r+0x188>
 800715c:	9b03      	ldr	r3, [sp, #12]
 800715e:	3402      	adds	r4, #2
 8007160:	1d1a      	adds	r2, r3, #4
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	9203      	str	r2, [sp, #12]
 8007166:	2b00      	cmp	r3, #0
 8007168:	bfb8      	it	lt
 800716a:	f04f 33ff 	movlt.w	r3, #4294967295
 800716e:	9305      	str	r3, [sp, #20]
 8007170:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007230 <_svfiprintf_r+0x1f0>
 8007174:	2203      	movs	r2, #3
 8007176:	4650      	mov	r0, sl
 8007178:	7821      	ldrb	r1, [r4, #0]
 800717a:	f7ff fe95 	bl	8006ea8 <memchr>
 800717e:	b140      	cbz	r0, 8007192 <_svfiprintf_r+0x152>
 8007180:	2340      	movs	r3, #64	; 0x40
 8007182:	eba0 000a 	sub.w	r0, r0, sl
 8007186:	fa03 f000 	lsl.w	r0, r3, r0
 800718a:	9b04      	ldr	r3, [sp, #16]
 800718c:	3401      	adds	r4, #1
 800718e:	4303      	orrs	r3, r0
 8007190:	9304      	str	r3, [sp, #16]
 8007192:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007196:	2206      	movs	r2, #6
 8007198:	4826      	ldr	r0, [pc, #152]	; (8007234 <_svfiprintf_r+0x1f4>)
 800719a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800719e:	f7ff fe83 	bl	8006ea8 <memchr>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	d038      	beq.n	8007218 <_svfiprintf_r+0x1d8>
 80071a6:	4b24      	ldr	r3, [pc, #144]	; (8007238 <_svfiprintf_r+0x1f8>)
 80071a8:	bb1b      	cbnz	r3, 80071f2 <_svfiprintf_r+0x1b2>
 80071aa:	9b03      	ldr	r3, [sp, #12]
 80071ac:	3307      	adds	r3, #7
 80071ae:	f023 0307 	bic.w	r3, r3, #7
 80071b2:	3308      	adds	r3, #8
 80071b4:	9303      	str	r3, [sp, #12]
 80071b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071b8:	4433      	add	r3, r6
 80071ba:	9309      	str	r3, [sp, #36]	; 0x24
 80071bc:	e767      	b.n	800708e <_svfiprintf_r+0x4e>
 80071be:	460c      	mov	r4, r1
 80071c0:	2001      	movs	r0, #1
 80071c2:	fb0c 3202 	mla	r2, ip, r2, r3
 80071c6:	e7a5      	b.n	8007114 <_svfiprintf_r+0xd4>
 80071c8:	2300      	movs	r3, #0
 80071ca:	f04f 0c0a 	mov.w	ip, #10
 80071ce:	4619      	mov	r1, r3
 80071d0:	3401      	adds	r4, #1
 80071d2:	9305      	str	r3, [sp, #20]
 80071d4:	4620      	mov	r0, r4
 80071d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071da:	3a30      	subs	r2, #48	; 0x30
 80071dc:	2a09      	cmp	r2, #9
 80071de:	d903      	bls.n	80071e8 <_svfiprintf_r+0x1a8>
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d0c5      	beq.n	8007170 <_svfiprintf_r+0x130>
 80071e4:	9105      	str	r1, [sp, #20]
 80071e6:	e7c3      	b.n	8007170 <_svfiprintf_r+0x130>
 80071e8:	4604      	mov	r4, r0
 80071ea:	2301      	movs	r3, #1
 80071ec:	fb0c 2101 	mla	r1, ip, r1, r2
 80071f0:	e7f0      	b.n	80071d4 <_svfiprintf_r+0x194>
 80071f2:	ab03      	add	r3, sp, #12
 80071f4:	9300      	str	r3, [sp, #0]
 80071f6:	462a      	mov	r2, r5
 80071f8:	4638      	mov	r0, r7
 80071fa:	4b10      	ldr	r3, [pc, #64]	; (800723c <_svfiprintf_r+0x1fc>)
 80071fc:	a904      	add	r1, sp, #16
 80071fe:	f3af 8000 	nop.w
 8007202:	1c42      	adds	r2, r0, #1
 8007204:	4606      	mov	r6, r0
 8007206:	d1d6      	bne.n	80071b6 <_svfiprintf_r+0x176>
 8007208:	89ab      	ldrh	r3, [r5, #12]
 800720a:	065b      	lsls	r3, r3, #25
 800720c:	f53f af2c 	bmi.w	8007068 <_svfiprintf_r+0x28>
 8007210:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007212:	b01d      	add	sp, #116	; 0x74
 8007214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007218:	ab03      	add	r3, sp, #12
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	462a      	mov	r2, r5
 800721e:	4638      	mov	r0, r7
 8007220:	4b06      	ldr	r3, [pc, #24]	; (800723c <_svfiprintf_r+0x1fc>)
 8007222:	a904      	add	r1, sp, #16
 8007224:	f7ff f978 	bl	8006518 <_printf_i>
 8007228:	e7eb      	b.n	8007202 <_svfiprintf_r+0x1c2>
 800722a:	bf00      	nop
 800722c:	0800e120 	.word	0x0800e120
 8007230:	0800e126 	.word	0x0800e126
 8007234:	0800e12a 	.word	0x0800e12a
 8007238:	00000000 	.word	0x00000000
 800723c:	08006f8b 	.word	0x08006f8b

08007240 <_raise_r>:
 8007240:	291f      	cmp	r1, #31
 8007242:	b538      	push	{r3, r4, r5, lr}
 8007244:	4604      	mov	r4, r0
 8007246:	460d      	mov	r5, r1
 8007248:	d904      	bls.n	8007254 <_raise_r+0x14>
 800724a:	2316      	movs	r3, #22
 800724c:	6003      	str	r3, [r0, #0]
 800724e:	f04f 30ff 	mov.w	r0, #4294967295
 8007252:	bd38      	pop	{r3, r4, r5, pc}
 8007254:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007256:	b112      	cbz	r2, 800725e <_raise_r+0x1e>
 8007258:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800725c:	b94b      	cbnz	r3, 8007272 <_raise_r+0x32>
 800725e:	4620      	mov	r0, r4
 8007260:	f000 f830 	bl	80072c4 <_getpid_r>
 8007264:	462a      	mov	r2, r5
 8007266:	4601      	mov	r1, r0
 8007268:	4620      	mov	r0, r4
 800726a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800726e:	f000 b817 	b.w	80072a0 <_kill_r>
 8007272:	2b01      	cmp	r3, #1
 8007274:	d00a      	beq.n	800728c <_raise_r+0x4c>
 8007276:	1c59      	adds	r1, r3, #1
 8007278:	d103      	bne.n	8007282 <_raise_r+0x42>
 800727a:	2316      	movs	r3, #22
 800727c:	6003      	str	r3, [r0, #0]
 800727e:	2001      	movs	r0, #1
 8007280:	e7e7      	b.n	8007252 <_raise_r+0x12>
 8007282:	2400      	movs	r4, #0
 8007284:	4628      	mov	r0, r5
 8007286:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800728a:	4798      	blx	r3
 800728c:	2000      	movs	r0, #0
 800728e:	e7e0      	b.n	8007252 <_raise_r+0x12>

08007290 <raise>:
 8007290:	4b02      	ldr	r3, [pc, #8]	; (800729c <raise+0xc>)
 8007292:	4601      	mov	r1, r0
 8007294:	6818      	ldr	r0, [r3, #0]
 8007296:	f7ff bfd3 	b.w	8007240 <_raise_r>
 800729a:	bf00      	nop
 800729c:	20000094 	.word	0x20000094

080072a0 <_kill_r>:
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	2300      	movs	r3, #0
 80072a4:	4d06      	ldr	r5, [pc, #24]	; (80072c0 <_kill_r+0x20>)
 80072a6:	4604      	mov	r4, r0
 80072a8:	4608      	mov	r0, r1
 80072aa:	4611      	mov	r1, r2
 80072ac:	602b      	str	r3, [r5, #0]
 80072ae:	f7fb faed 	bl	800288c <_kill>
 80072b2:	1c43      	adds	r3, r0, #1
 80072b4:	d102      	bne.n	80072bc <_kill_r+0x1c>
 80072b6:	682b      	ldr	r3, [r5, #0]
 80072b8:	b103      	cbz	r3, 80072bc <_kill_r+0x1c>
 80072ba:	6023      	str	r3, [r4, #0]
 80072bc:	bd38      	pop	{r3, r4, r5, pc}
 80072be:	bf00      	nop
 80072c0:	20000950 	.word	0x20000950

080072c4 <_getpid_r>:
 80072c4:	f7fb badb 	b.w	800287e <_getpid>

080072c8 <__sread>:
 80072c8:	b510      	push	{r4, lr}
 80072ca:	460c      	mov	r4, r1
 80072cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80072d0:	f000 f89c 	bl	800740c <_read_r>
 80072d4:	2800      	cmp	r0, #0
 80072d6:	bfab      	itete	ge
 80072d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80072da:	89a3      	ldrhlt	r3, [r4, #12]
 80072dc:	181b      	addge	r3, r3, r0
 80072de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80072e2:	bfac      	ite	ge
 80072e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80072e6:	81a3      	strhlt	r3, [r4, #12]
 80072e8:	bd10      	pop	{r4, pc}

080072ea <__swrite>:
 80072ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ee:	461f      	mov	r7, r3
 80072f0:	898b      	ldrh	r3, [r1, #12]
 80072f2:	4605      	mov	r5, r0
 80072f4:	05db      	lsls	r3, r3, #23
 80072f6:	460c      	mov	r4, r1
 80072f8:	4616      	mov	r6, r2
 80072fa:	d505      	bpl.n	8007308 <__swrite+0x1e>
 80072fc:	2302      	movs	r3, #2
 80072fe:	2200      	movs	r2, #0
 8007300:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007304:	f000 f868 	bl	80073d8 <_lseek_r>
 8007308:	89a3      	ldrh	r3, [r4, #12]
 800730a:	4632      	mov	r2, r6
 800730c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007310:	81a3      	strh	r3, [r4, #12]
 8007312:	4628      	mov	r0, r5
 8007314:	463b      	mov	r3, r7
 8007316:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800731a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800731e:	f000 b817 	b.w	8007350 <_write_r>

08007322 <__sseek>:
 8007322:	b510      	push	{r4, lr}
 8007324:	460c      	mov	r4, r1
 8007326:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800732a:	f000 f855 	bl	80073d8 <_lseek_r>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	89a3      	ldrh	r3, [r4, #12]
 8007332:	bf15      	itete	ne
 8007334:	6560      	strne	r0, [r4, #84]	; 0x54
 8007336:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800733a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800733e:	81a3      	strheq	r3, [r4, #12]
 8007340:	bf18      	it	ne
 8007342:	81a3      	strhne	r3, [r4, #12]
 8007344:	bd10      	pop	{r4, pc}

08007346 <__sclose>:
 8007346:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800734a:	f000 b813 	b.w	8007374 <_close_r>
	...

08007350 <_write_r>:
 8007350:	b538      	push	{r3, r4, r5, lr}
 8007352:	4604      	mov	r4, r0
 8007354:	4608      	mov	r0, r1
 8007356:	4611      	mov	r1, r2
 8007358:	2200      	movs	r2, #0
 800735a:	4d05      	ldr	r5, [pc, #20]	; (8007370 <_write_r+0x20>)
 800735c:	602a      	str	r2, [r5, #0]
 800735e:	461a      	mov	r2, r3
 8007360:	f7f9 fe5b 	bl	800101a <_write>
 8007364:	1c43      	adds	r3, r0, #1
 8007366:	d102      	bne.n	800736e <_write_r+0x1e>
 8007368:	682b      	ldr	r3, [r5, #0]
 800736a:	b103      	cbz	r3, 800736e <_write_r+0x1e>
 800736c:	6023      	str	r3, [r4, #0]
 800736e:	bd38      	pop	{r3, r4, r5, pc}
 8007370:	20000950 	.word	0x20000950

08007374 <_close_r>:
 8007374:	b538      	push	{r3, r4, r5, lr}
 8007376:	2300      	movs	r3, #0
 8007378:	4d05      	ldr	r5, [pc, #20]	; (8007390 <_close_r+0x1c>)
 800737a:	4604      	mov	r4, r0
 800737c:	4608      	mov	r0, r1
 800737e:	602b      	str	r3, [r5, #0]
 8007380:	f7fb fabb 	bl	80028fa <_close>
 8007384:	1c43      	adds	r3, r0, #1
 8007386:	d102      	bne.n	800738e <_close_r+0x1a>
 8007388:	682b      	ldr	r3, [r5, #0]
 800738a:	b103      	cbz	r3, 800738e <_close_r+0x1a>
 800738c:	6023      	str	r3, [r4, #0]
 800738e:	bd38      	pop	{r3, r4, r5, pc}
 8007390:	20000950 	.word	0x20000950

08007394 <_fstat_r>:
 8007394:	b538      	push	{r3, r4, r5, lr}
 8007396:	2300      	movs	r3, #0
 8007398:	4d06      	ldr	r5, [pc, #24]	; (80073b4 <_fstat_r+0x20>)
 800739a:	4604      	mov	r4, r0
 800739c:	4608      	mov	r0, r1
 800739e:	4611      	mov	r1, r2
 80073a0:	602b      	str	r3, [r5, #0]
 80073a2:	f7fb fab5 	bl	8002910 <_fstat>
 80073a6:	1c43      	adds	r3, r0, #1
 80073a8:	d102      	bne.n	80073b0 <_fstat_r+0x1c>
 80073aa:	682b      	ldr	r3, [r5, #0]
 80073ac:	b103      	cbz	r3, 80073b0 <_fstat_r+0x1c>
 80073ae:	6023      	str	r3, [r4, #0]
 80073b0:	bd38      	pop	{r3, r4, r5, pc}
 80073b2:	bf00      	nop
 80073b4:	20000950 	.word	0x20000950

080073b8 <_isatty_r>:
 80073b8:	b538      	push	{r3, r4, r5, lr}
 80073ba:	2300      	movs	r3, #0
 80073bc:	4d05      	ldr	r5, [pc, #20]	; (80073d4 <_isatty_r+0x1c>)
 80073be:	4604      	mov	r4, r0
 80073c0:	4608      	mov	r0, r1
 80073c2:	602b      	str	r3, [r5, #0]
 80073c4:	f7fb fab3 	bl	800292e <_isatty>
 80073c8:	1c43      	adds	r3, r0, #1
 80073ca:	d102      	bne.n	80073d2 <_isatty_r+0x1a>
 80073cc:	682b      	ldr	r3, [r5, #0]
 80073ce:	b103      	cbz	r3, 80073d2 <_isatty_r+0x1a>
 80073d0:	6023      	str	r3, [r4, #0]
 80073d2:	bd38      	pop	{r3, r4, r5, pc}
 80073d4:	20000950 	.word	0x20000950

080073d8 <_lseek_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	4604      	mov	r4, r0
 80073dc:	4608      	mov	r0, r1
 80073de:	4611      	mov	r1, r2
 80073e0:	2200      	movs	r2, #0
 80073e2:	4d05      	ldr	r5, [pc, #20]	; (80073f8 <_lseek_r+0x20>)
 80073e4:	602a      	str	r2, [r5, #0]
 80073e6:	461a      	mov	r2, r3
 80073e8:	f7fb faab 	bl	8002942 <_lseek>
 80073ec:	1c43      	adds	r3, r0, #1
 80073ee:	d102      	bne.n	80073f6 <_lseek_r+0x1e>
 80073f0:	682b      	ldr	r3, [r5, #0]
 80073f2:	b103      	cbz	r3, 80073f6 <_lseek_r+0x1e>
 80073f4:	6023      	str	r3, [r4, #0]
 80073f6:	bd38      	pop	{r3, r4, r5, pc}
 80073f8:	20000950 	.word	0x20000950

080073fc <_malloc_usable_size_r>:
 80073fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007400:	1f18      	subs	r0, r3, #4
 8007402:	2b00      	cmp	r3, #0
 8007404:	bfbc      	itt	lt
 8007406:	580b      	ldrlt	r3, [r1, r0]
 8007408:	18c0      	addlt	r0, r0, r3
 800740a:	4770      	bx	lr

0800740c <_read_r>:
 800740c:	b538      	push	{r3, r4, r5, lr}
 800740e:	4604      	mov	r4, r0
 8007410:	4608      	mov	r0, r1
 8007412:	4611      	mov	r1, r2
 8007414:	2200      	movs	r2, #0
 8007416:	4d05      	ldr	r5, [pc, #20]	; (800742c <_read_r+0x20>)
 8007418:	602a      	str	r2, [r5, #0]
 800741a:	461a      	mov	r2, r3
 800741c:	f7fb fa50 	bl	80028c0 <_read>
 8007420:	1c43      	adds	r3, r0, #1
 8007422:	d102      	bne.n	800742a <_read_r+0x1e>
 8007424:	682b      	ldr	r3, [r5, #0]
 8007426:	b103      	cbz	r3, 800742a <_read_r+0x1e>
 8007428:	6023      	str	r3, [r4, #0]
 800742a:	bd38      	pop	{r3, r4, r5, pc}
 800742c:	20000950 	.word	0x20000950

08007430 <_init>:
 8007430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007432:	bf00      	nop
 8007434:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007436:	bc08      	pop	{r3}
 8007438:	469e      	mov	lr, r3
 800743a:	4770      	bx	lr

0800743c <_fini>:
 800743c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743e:	bf00      	nop
 8007440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007442:	bc08      	pop	{r3}
 8007444:	469e      	mov	lr, r3
 8007446:	4770      	bx	lr
