#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Sep 27 13:26:07 2019
# Process ID: 9792
# Current directory: C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16764 C:\Users\Mathi\Desktop\Skole\ERTS\Assignments\ERTS_Assignment2\Assignment2\lab4\lab4.xpr
# Log file: C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/vivado.log
# Journal file: C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  {c:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment_2_zip/EmbeddedSystem_labs/led_ip_1.0 C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/matrix_ip_1.0} [current_project]
update_ip_catalog
open_bd_design {C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:matrix_ip:1.0 matrix_ip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/processing_system7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins matrix_ip_0/S00_AXI]
save_bd_design
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.srcs/sources_1/bd/system/system.bd] -directory C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.ip_user_files -ipstatic_source_dir C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.cache/compile_simlib/modelsim} {questa=C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.cache/compile_simlib/questa} {riviera=C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.cache/compile_simlib/riviera} {activehdl=C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_bd_design
write_hwdef -force  -file C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.sdk/system_wrapper.hdf
launch_sdk -workspace C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.sdk -hwspec C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.sdk/system_wrapper.hdf
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
write_hwdef -force  -file C:/Users/Mathi/Desktop/Skole/ERTS/Assignments/ERTS_Assignment2/Assignment2/lab4/lab4.sdk/system_wrapper.hdf
