// Seed: 3837980263
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  tri1  id_2
    , id_5,
    output logic id_3
);
  always @(posedge 1 == -1 or posedge -1'd0 == id_2) id_3 <= -1;
  module_0 modCall_1 (
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_11 = 32'd59,
    parameter id_13 = 32'd44
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    _id_13,
    id_14
);
  input wire id_14;
  inout wire _id_13;
  inout wire id_12;
  output wire _id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_12,
      id_4
  );
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_15;
  logic id_16;
  logic [1 'b0 : id_11] id_17;
  logic id_18;
  ;
  logic [id_13 : 1] id_19;
  ;
endmodule
