$date
	Thu Apr 30 16:07:10 2020
$end
$version
	ModelSim Version 10.6d
$end
$timescale
	1ns
$end

$scope module proc_hier_pbench $end
$var wire 1 ! PC [15] $end
$var wire 1 " PC [14] $end
$var wire 1 # PC [13] $end
$var wire 1 $ PC [12] $end
$var wire 1 % PC [11] $end
$var wire 1 & PC [10] $end
$var wire 1 ' PC [9] $end
$var wire 1 ( PC [8] $end
$var wire 1 ) PC [7] $end
$var wire 1 * PC [6] $end
$var wire 1 + PC [5] $end
$var wire 1 , PC [4] $end
$var wire 1 - PC [3] $end
$var wire 1 . PC [2] $end
$var wire 1 / PC [1] $end
$var wire 1 0 PC [0] $end
$var wire 1 1 Inst [15] $end
$var wire 1 2 Inst [14] $end
$var wire 1 3 Inst [13] $end
$var wire 1 4 Inst [12] $end
$var wire 1 5 Inst [11] $end
$var wire 1 6 Inst [10] $end
$var wire 1 7 Inst [9] $end
$var wire 1 8 Inst [8] $end
$var wire 1 9 Inst [7] $end
$var wire 1 : Inst [6] $end
$var wire 1 ; Inst [5] $end
$var wire 1 < Inst [4] $end
$var wire 1 = Inst [3] $end
$var wire 1 > Inst [2] $end
$var wire 1 ? Inst [1] $end
$var wire 1 @ Inst [0] $end
$var wire 1 A RegWrite $end
$var wire 1 B WriteRegister [2] $end
$var wire 1 C WriteRegister [1] $end
$var wire 1 D WriteRegister [0] $end
$var wire 1 E WriteData [15] $end
$var wire 1 F WriteData [14] $end
$var wire 1 G WriteData [13] $end
$var wire 1 H WriteData [12] $end
$var wire 1 I WriteData [11] $end
$var wire 1 J WriteData [10] $end
$var wire 1 K WriteData [9] $end
$var wire 1 L WriteData [8] $end
$var wire 1 M WriteData [7] $end
$var wire 1 N WriteData [6] $end
$var wire 1 O WriteData [5] $end
$var wire 1 P WriteData [4] $end
$var wire 1 Q WriteData [3] $end
$var wire 1 R WriteData [2] $end
$var wire 1 S WriteData [1] $end
$var wire 1 T WriteData [0] $end
$var wire 1 U MemWrite $end
$var wire 1 V MemRead $end
$var wire 1 W MemAddress [15] $end
$var wire 1 X MemAddress [14] $end
$var wire 1 Y MemAddress [13] $end
$var wire 1 Z MemAddress [12] $end
$var wire 1 [ MemAddress [11] $end
$var wire 1 \ MemAddress [10] $end
$var wire 1 ] MemAddress [9] $end
$var wire 1 ^ MemAddress [8] $end
$var wire 1 _ MemAddress [7] $end
$var wire 1 ` MemAddress [6] $end
$var wire 1 a MemAddress [5] $end
$var wire 1 b MemAddress [4] $end
$var wire 1 c MemAddress [3] $end
$var wire 1 d MemAddress [2] $end
$var wire 1 e MemAddress [1] $end
$var wire 1 f MemAddress [0] $end
$var wire 1 g MemDataIn [15] $end
$var wire 1 h MemDataIn [14] $end
$var wire 1 i MemDataIn [13] $end
$var wire 1 j MemDataIn [12] $end
$var wire 1 k MemDataIn [11] $end
$var wire 1 l MemDataIn [10] $end
$var wire 1 m MemDataIn [9] $end
$var wire 1 n MemDataIn [8] $end
$var wire 1 o MemDataIn [7] $end
$var wire 1 p MemDataIn [6] $end
$var wire 1 q MemDataIn [5] $end
$var wire 1 r MemDataIn [4] $end
$var wire 1 s MemDataIn [3] $end
$var wire 1 t MemDataIn [2] $end
$var wire 1 u MemDataIn [1] $end
$var wire 1 v MemDataIn [0] $end
$var wire 1 w MemDataOut [15] $end
$var wire 1 x MemDataOut [14] $end
$var wire 1 y MemDataOut [13] $end
$var wire 1 z MemDataOut [12] $end
$var wire 1 { MemDataOut [11] $end
$var wire 1 | MemDataOut [10] $end
$var wire 1 } MemDataOut [9] $end
$var wire 1 ~ MemDataOut [8] $end
$var wire 1 !! MemDataOut [7] $end
$var wire 1 "! MemDataOut [6] $end
$var wire 1 #! MemDataOut [5] $end
$var wire 1 $! MemDataOut [4] $end
$var wire 1 %! MemDataOut [3] $end
$var wire 1 &! MemDataOut [2] $end
$var wire 1 '! MemDataOut [1] $end
$var wire 1 (! MemDataOut [0] $end
$var wire 1 )! DCacheHit $end
$var wire 1 *! ICacheHit $end
$var wire 1 +! DCacheReq $end
$var wire 1 ,! ICacheReq $end
$var wire 1 -! Halt $end
$var integer 32 .! inst_count $end
$var integer 32 /! trace_file $end
$var integer 32 0! sim_log_file $end
$var integer 32 1! DCacheHit_count $end
$var integer 32 2! ICacheHit_count $end
$var integer 32 3! DCacheReq_count $end
$var integer 32 4! ICacheReq_count $end
$var wire 1 5! PC_IFID [15] $end
$var wire 1 6! PC_IFID [14] $end
$var wire 1 7! PC_IFID [13] $end
$var wire 1 8! PC_IFID [12] $end
$var wire 1 9! PC_IFID [11] $end
$var wire 1 :! PC_IFID [10] $end
$var wire 1 ;! PC_IFID [9] $end
$var wire 1 <! PC_IFID [8] $end
$var wire 1 =! PC_IFID [7] $end
$var wire 1 >! PC_IFID [6] $end
$var wire 1 ?! PC_IFID [5] $end
$var wire 1 @! PC_IFID [4] $end
$var wire 1 A! PC_IFID [3] $end
$var wire 1 B! PC_IFID [2] $end
$var wire 1 C! PC_IFID [1] $end
$var wire 1 D! PC_IFID [0] $end
$var wire 1 E! PC_IDEX [15] $end
$var wire 1 F! PC_IDEX [14] $end
$var wire 1 G! PC_IDEX [13] $end
$var wire 1 H! PC_IDEX [12] $end
$var wire 1 I! PC_IDEX [11] $end
$var wire 1 J! PC_IDEX [10] $end
$var wire 1 K! PC_IDEX [9] $end
$var wire 1 L! PC_IDEX [8] $end
$var wire 1 M! PC_IDEX [7] $end
$var wire 1 N! PC_IDEX [6] $end
$var wire 1 O! PC_IDEX [5] $end
$var wire 1 P! PC_IDEX [4] $end
$var wire 1 Q! PC_IDEX [3] $end
$var wire 1 R! PC_IDEX [2] $end
$var wire 1 S! PC_IDEX [1] $end
$var wire 1 T! PC_IDEX [0] $end
$var wire 1 U! PC_EXMEM [15] $end
$var wire 1 V! PC_EXMEM [14] $end
$var wire 1 W! PC_EXMEM [13] $end
$var wire 1 X! PC_EXMEM [12] $end
$var wire 1 Y! PC_EXMEM [11] $end
$var wire 1 Z! PC_EXMEM [10] $end
$var wire 1 [! PC_EXMEM [9] $end
$var wire 1 \! PC_EXMEM [8] $end
$var wire 1 ]! PC_EXMEM [7] $end
$var wire 1 ^! PC_EXMEM [6] $end
$var wire 1 _! PC_EXMEM [5] $end
$var wire 1 `! PC_EXMEM [4] $end
$var wire 1 a! PC_EXMEM [3] $end
$var wire 1 b! PC_EXMEM [2] $end
$var wire 1 c! PC_EXMEM [1] $end
$var wire 1 d! PC_EXMEM [0] $end
$var wire 1 e! PC_MEMWB [15] $end
$var wire 1 f! PC_MEMWB [14] $end
$var wire 1 g! PC_MEMWB [13] $end
$var wire 1 h! PC_MEMWB [12] $end
$var wire 1 i! PC_MEMWB [11] $end
$var wire 1 j! PC_MEMWB [10] $end
$var wire 1 k! PC_MEMWB [9] $end
$var wire 1 l! PC_MEMWB [8] $end
$var wire 1 m! PC_MEMWB [7] $end
$var wire 1 n! PC_MEMWB [6] $end
$var wire 1 o! PC_MEMWB [5] $end
$var wire 1 p! PC_MEMWB [4] $end
$var wire 1 q! PC_MEMWB [3] $end
$var wire 1 r! PC_MEMWB [2] $end
$var wire 1 s! PC_MEMWB [1] $end
$var wire 1 t! PC_MEMWB [0] $end

$scope module DUT $end
$var wire 1 u! clk $end
$var wire 1 v! err $end
$var wire 1 w! rst $end

$scope module c0 $end
$var reg 1 x! clk $end
$var reg 1 y! rst $end
$var wire 1 v! err $end
$var integer 32 z! cycle_count $end
$upscope $end

$scope module p0 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 v! err $end
$var wire 1 {! regWriteIn $end
$var wire 1 |! regWriteOut $end
$var wire 1 }! btr $end
$var wire 1 ~! aluSrc $end
$var wire 1 !" memWrite $end
$var wire 1 "" memRead $end
$var wire 1 #" MemToReg $end
$var wire 1 $" noOp $end
$var wire 1 %" slbi $end
$var wire 1 &" lbi $end
$var wire 1 '" stuCtl $end
$var wire 1 (" PCsrc $end
$var wire 1 )" decode_err $end
$var wire 1 *" sl $end
$var wire 1 +" sco $end
$var wire 1 ," seq $end
$var wire 1 -" ror $end
$var wire 1 ." Decode_Rs [2] $end
$var wire 1 /" Decode_Rs [1] $end
$var wire 1 0" Decode_Rs [0] $end
$var wire 1 1" Decode_Rt [2] $end
$var wire 1 2" Decode_Rt [1] $end
$var wire 1 3" Decode_Rt [0] $end
$var wire 1 4" RdIn [2] $end
$var wire 1 5" RdIn [1] $end
$var wire 1 6" RdIn [0] $end
$var wire 1 7" RdOut [2] $end
$var wire 1 8" RdOut [1] $end
$var wire 1 9" RdOut [0] $end
$var wire 1 :" aluOp [2] $end
$var wire 1 ;" aluOp [1] $end
$var wire 1 <" aluOp [0] $end
$var wire 1 =" branchCtl [2] $end
$var wire 1 >" branchCtl [1] $end
$var wire 1 ?" branchCtl [0] $end
$var wire 1 @" jumpCtl [2] $end
$var wire 1 A" jumpCtl [1] $end
$var wire 1 B" jumpCtl [0] $end
$var wire 1 C" Fetch_Rs [2] $end
$var wire 1 D" Fetch_Rs [1] $end
$var wire 1 E" Fetch_Rs [0] $end
$var wire 1 F" Fetch_Rt [2] $end
$var wire 1 G" Fetch_Rt [1] $end
$var wire 1 H" Fetch_Rt [0] $end
$var wire 1 I" instr [15] $end
$var wire 1 J" instr [14] $end
$var wire 1 K" instr [13] $end
$var wire 1 L" instr [12] $end
$var wire 1 M" instr [11] $end
$var wire 1 N" instr [10] $end
$var wire 1 O" instr [9] $end
$var wire 1 P" instr [8] $end
$var wire 1 Q" instr [7] $end
$var wire 1 R" instr [6] $end
$var wire 1 S" instr [5] $end
$var wire 1 T" instr [4] $end
$var wire 1 U" instr [3] $end
$var wire 1 V" instr [2] $end
$var wire 1 W" instr [1] $end
$var wire 1 X" instr [0] $end
$var wire 1 Y" fetch_instr [15] $end
$var wire 1 Z" fetch_instr [14] $end
$var wire 1 [" fetch_instr [13] $end
$var wire 1 \" fetch_instr [12] $end
$var wire 1 ]" fetch_instr [11] $end
$var wire 1 ^" fetch_instr [10] $end
$var wire 1 _" fetch_instr [9] $end
$var wire 1 `" fetch_instr [8] $end
$var wire 1 a" fetch_instr [7] $end
$var wire 1 b" fetch_instr [6] $end
$var wire 1 c" fetch_instr [5] $end
$var wire 1 d" fetch_instr [4] $end
$var wire 1 e" fetch_instr [3] $end
$var wire 1 f" fetch_instr [2] $end
$var wire 1 g" fetch_instr [1] $end
$var wire 1 h" fetch_instr [0] $end
$var wire 1 i" decode_instr [15] $end
$var wire 1 j" decode_instr [14] $end
$var wire 1 k" decode_instr [13] $end
$var wire 1 l" decode_instr [12] $end
$var wire 1 m" decode_instr [11] $end
$var wire 1 n" decode_instr [10] $end
$var wire 1 o" decode_instr [9] $end
$var wire 1 p" decode_instr [8] $end
$var wire 1 q" decode_instr [7] $end
$var wire 1 r" decode_instr [6] $end
$var wire 1 s" decode_instr [5] $end
$var wire 1 t" decode_instr [4] $end
$var wire 1 u" decode_instr [3] $end
$var wire 1 v" decode_instr [2] $end
$var wire 1 w" decode_instr [1] $end
$var wire 1 x" decode_instr [0] $end
$var wire 1 y" next_pc [15] $end
$var wire 1 z" next_pc [14] $end
$var wire 1 {" next_pc [13] $end
$var wire 1 |" next_pc [12] $end
$var wire 1 }" next_pc [11] $end
$var wire 1 ~" next_pc [10] $end
$var wire 1 !# next_pc [9] $end
$var wire 1 "# next_pc [8] $end
$var wire 1 ## next_pc [7] $end
$var wire 1 $# next_pc [6] $end
$var wire 1 %# next_pc [5] $end
$var wire 1 &# next_pc [4] $end
$var wire 1 '# next_pc [3] $end
$var wire 1 (# next_pc [2] $end
$var wire 1 )# next_pc [1] $end
$var wire 1 *# next_pc [0] $end
$var wire 1 +# exImmVal [15] $end
$var wire 1 ,# exImmVal [14] $end
$var wire 1 -# exImmVal [13] $end
$var wire 1 .# exImmVal [12] $end
$var wire 1 /# exImmVal [11] $end
$var wire 1 0# exImmVal [10] $end
$var wire 1 1# exImmVal [9] $end
$var wire 1 2# exImmVal [8] $end
$var wire 1 3# exImmVal [7] $end
$var wire 1 4# exImmVal [6] $end
$var wire 1 5# exImmVal [5] $end
$var wire 1 6# exImmVal [4] $end
$var wire 1 7# exImmVal [3] $end
$var wire 1 8# exImmVal [2] $end
$var wire 1 9# exImmVal [1] $end
$var wire 1 :# exImmVal [0] $end
$var wire 1 ;# jump [15] $end
$var wire 1 <# jump [14] $end
$var wire 1 =# jump [13] $end
$var wire 1 ># jump [12] $end
$var wire 1 ?# jump [11] $end
$var wire 1 @# jump [10] $end
$var wire 1 A# jump [9] $end
$var wire 1 B# jump [8] $end
$var wire 1 C# jump [7] $end
$var wire 1 D# jump [6] $end
$var wire 1 E# jump [5] $end
$var wire 1 F# jump [4] $end
$var wire 1 G# jump [3] $end
$var wire 1 H# jump [2] $end
$var wire 1 I# jump [1] $end
$var wire 1 J# jump [0] $end
$var wire 1 K# Out [15] $end
$var wire 1 L# Out [14] $end
$var wire 1 M# Out [13] $end
$var wire 1 N# Out [12] $end
$var wire 1 O# Out [11] $end
$var wire 1 P# Out [10] $end
$var wire 1 Q# Out [9] $end
$var wire 1 R# Out [8] $end
$var wire 1 S# Out [7] $end
$var wire 1 T# Out [6] $end
$var wire 1 U# Out [5] $end
$var wire 1 V# Out [4] $end
$var wire 1 W# Out [3] $end
$var wire 1 X# Out [2] $end
$var wire 1 Y# Out [1] $end
$var wire 1 Z# Out [0] $end
$var wire 1 [# wrData [15] $end
$var wire 1 \# wrData [14] $end
$var wire 1 ]# wrData [13] $end
$var wire 1 ^# wrData [12] $end
$var wire 1 _# wrData [11] $end
$var wire 1 `# wrData [10] $end
$var wire 1 a# wrData [9] $end
$var wire 1 b# wrData [8] $end
$var wire 1 c# wrData [7] $end
$var wire 1 d# wrData [6] $end
$var wire 1 e# wrData [5] $end
$var wire 1 f# wrData [4] $end
$var wire 1 g# wrData [3] $end
$var wire 1 h# wrData [2] $end
$var wire 1 i# wrData [1] $end
$var wire 1 j# wrData [0] $end
$var wire 1 k# regData1 [15] $end
$var wire 1 l# regData1 [14] $end
$var wire 1 m# regData1 [13] $end
$var wire 1 n# regData1 [12] $end
$var wire 1 o# regData1 [11] $end
$var wire 1 p# regData1 [10] $end
$var wire 1 q# regData1 [9] $end
$var wire 1 r# regData1 [8] $end
$var wire 1 s# regData1 [7] $end
$var wire 1 t# regData1 [6] $end
$var wire 1 u# regData1 [5] $end
$var wire 1 v# regData1 [4] $end
$var wire 1 w# regData1 [3] $end
$var wire 1 x# regData1 [2] $end
$var wire 1 y# regData1 [1] $end
$var wire 1 z# regData1 [0] $end
$var wire 1 {# regData2 [15] $end
$var wire 1 |# regData2 [14] $end
$var wire 1 }# regData2 [13] $end
$var wire 1 ~# regData2 [12] $end
$var wire 1 !$ regData2 [11] $end
$var wire 1 "$ regData2 [10] $end
$var wire 1 #$ regData2 [9] $end
$var wire 1 $$ regData2 [8] $end
$var wire 1 %$ regData2 [7] $end
$var wire 1 &$ regData2 [6] $end
$var wire 1 '$ regData2 [5] $end
$var wire 1 ($ regData2 [4] $end
$var wire 1 )$ regData2 [3] $end
$var wire 1 *$ regData2 [2] $end
$var wire 1 +$ regData2 [1] $end
$var wire 1 ,$ regData2 [0] $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 M$ aluOut [15] $end
$var wire 1 N$ aluOut [14] $end
$var wire 1 O$ aluOut [13] $end
$var wire 1 P$ aluOut [12] $end
$var wire 1 Q$ aluOut [11] $end
$var wire 1 R$ aluOut [10] $end
$var wire 1 S$ aluOut [9] $end
$var wire 1 T$ aluOut [8] $end
$var wire 1 U$ aluOut [7] $end
$var wire 1 V$ aluOut [6] $end
$var wire 1 W$ aluOut [5] $end
$var wire 1 X$ aluOut [4] $end
$var wire 1 Y$ aluOut [3] $end
$var wire 1 Z$ aluOut [2] $end
$var wire 1 [$ aluOut [1] $end
$var wire 1 \$ aluOut [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 m$ memoryOut [15] $end
$var wire 1 n$ memoryOut [14] $end
$var wire 1 o$ memoryOut [13] $end
$var wire 1 p$ memoryOut [12] $end
$var wire 1 q$ memoryOut [11] $end
$var wire 1 r$ memoryOut [10] $end
$var wire 1 s$ memoryOut [9] $end
$var wire 1 t$ memoryOut [8] $end
$var wire 1 u$ memoryOut [7] $end
$var wire 1 v$ memoryOut [6] $end
$var wire 1 w$ memoryOut [5] $end
$var wire 1 x$ memoryOut [4] $end
$var wire 1 y$ memoryOut [3] $end
$var wire 1 z$ memoryOut [2] $end
$var wire 1 {$ memoryOut [1] $end
$var wire 1 |$ memoryOut [0] $end
$var wire 1 }$ PC_inc [15] $end
$var wire 1 ~$ PC_inc [14] $end
$var wire 1 !% PC_inc [13] $end
$var wire 1 "% PC_inc [12] $end
$var wire 1 #% PC_inc [11] $end
$var wire 1 $% PC_inc [10] $end
$var wire 1 %% PC_inc [9] $end
$var wire 1 &% PC_inc [8] $end
$var wire 1 '% PC_inc [7] $end
$var wire 1 (% PC_inc [6] $end
$var wire 1 )% PC_inc [5] $end
$var wire 1 *% PC_inc [4] $end
$var wire 1 +% PC_inc [3] $end
$var wire 1 ,% PC_inc [2] $end
$var wire 1 -% PC_inc [1] $end
$var wire 1 .% PC_inc [0] $end
$var wire 1 /% PC [15] $end
$var wire 1 0% PC [14] $end
$var wire 1 1% PC [13] $end
$var wire 1 2% PC [12] $end
$var wire 1 3% PC [11] $end
$var wire 1 4% PC [10] $end
$var wire 1 5% PC [9] $end
$var wire 1 6% PC [8] $end
$var wire 1 7% PC [7] $end
$var wire 1 8% PC [6] $end
$var wire 1 9% PC [5] $end
$var wire 1 :% PC [4] $end
$var wire 1 ;% PC [3] $end
$var wire 1 <% PC [2] $end
$var wire 1 =% PC [1] $end
$var wire 1 >% PC [0] $end
$var wire 1 ?% PC_new [15] $end
$var wire 1 @% PC_new [14] $end
$var wire 1 A% PC_new [13] $end
$var wire 1 B% PC_new [12] $end
$var wire 1 C% PC_new [11] $end
$var wire 1 D% PC_new [10] $end
$var wire 1 E% PC_new [9] $end
$var wire 1 F% PC_new [8] $end
$var wire 1 G% PC_new [7] $end
$var wire 1 H% PC_new [6] $end
$var wire 1 I% PC_new [5] $end
$var wire 1 J% PC_new [4] $end
$var wire 1 K% PC_new [3] $end
$var wire 1 L% PC_new [2] $end
$var wire 1 M% PC_new [1] $end
$var wire 1 N% PC_new [0] $end
$var wire 1 O% IFID_PC [15] $end
$var wire 1 P% IFID_PC [14] $end
$var wire 1 Q% IFID_PC [13] $end
$var wire 1 R% IFID_PC [12] $end
$var wire 1 S% IFID_PC [11] $end
$var wire 1 T% IFID_PC [10] $end
$var wire 1 U% IFID_PC [9] $end
$var wire 1 V% IFID_PC [8] $end
$var wire 1 W% IFID_PC [7] $end
$var wire 1 X% IFID_PC [6] $end
$var wire 1 Y% IFID_PC [5] $end
$var wire 1 Z% IFID_PC [4] $end
$var wire 1 [% IFID_PC [3] $end
$var wire 1 \% IFID_PC [2] $end
$var wire 1 ]% IFID_PC [1] $end
$var wire 1 ^% IFID_PC [0] $end
$var wire 1 _% IDEX_PC [15] $end
$var wire 1 `% IDEX_PC [14] $end
$var wire 1 a% IDEX_PC [13] $end
$var wire 1 b% IDEX_PC [12] $end
$var wire 1 c% IDEX_PC [11] $end
$var wire 1 d% IDEX_PC [10] $end
$var wire 1 e% IDEX_PC [9] $end
$var wire 1 f% IDEX_PC [8] $end
$var wire 1 g% IDEX_PC [7] $end
$var wire 1 h% IDEX_PC [6] $end
$var wire 1 i% IDEX_PC [5] $end
$var wire 1 j% IDEX_PC [4] $end
$var wire 1 k% IDEX_PC [3] $end
$var wire 1 l% IDEX_PC [2] $end
$var wire 1 m% IDEX_PC [1] $end
$var wire 1 n% IDEX_PC [0] $end
$var wire 1 o% EXMEM_PC [15] $end
$var wire 1 p% EXMEM_PC [14] $end
$var wire 1 q% EXMEM_PC [13] $end
$var wire 1 r% EXMEM_PC [12] $end
$var wire 1 s% EXMEM_PC [11] $end
$var wire 1 t% EXMEM_PC [10] $end
$var wire 1 u% EXMEM_PC [9] $end
$var wire 1 v% EXMEM_PC [8] $end
$var wire 1 w% EXMEM_PC [7] $end
$var wire 1 x% EXMEM_PC [6] $end
$var wire 1 y% EXMEM_PC [5] $end
$var wire 1 z% EXMEM_PC [4] $end
$var wire 1 {% EXMEM_PC [3] $end
$var wire 1 |% EXMEM_PC [2] $end
$var wire 1 }% EXMEM_PC [1] $end
$var wire 1 ~% EXMEM_PC [0] $end
$var wire 1 !& MEMWB_PC [15] $end
$var wire 1 "& MEMWB_PC [14] $end
$var wire 1 #& MEMWB_PC [13] $end
$var wire 1 $& MEMWB_PC [12] $end
$var wire 1 %& MEMWB_PC [11] $end
$var wire 1 && MEMWB_PC [10] $end
$var wire 1 '& MEMWB_PC [9] $end
$var wire 1 (& MEMWB_PC [8] $end
$var wire 1 )& MEMWB_PC [7] $end
$var wire 1 *& MEMWB_PC [6] $end
$var wire 1 +& MEMWB_PC [5] $end
$var wire 1 ,& MEMWB_PC [4] $end
$var wire 1 -& MEMWB_PC [3] $end
$var wire 1 .& MEMWB_PC [2] $end
$var wire 1 /& MEMWB_PC [1] $end
$var wire 1 0& MEMWB_PC [0] $end
$var wire 1 1& FD_flush $end
$var wire 1 2& IFID_PC_inc [15] $end
$var wire 1 3& IFID_PC_inc [14] $end
$var wire 1 4& IFID_PC_inc [13] $end
$var wire 1 5& IFID_PC_inc [12] $end
$var wire 1 6& IFID_PC_inc [11] $end
$var wire 1 7& IFID_PC_inc [10] $end
$var wire 1 8& IFID_PC_inc [9] $end
$var wire 1 9& IFID_PC_inc [8] $end
$var wire 1 :& IFID_PC_inc [7] $end
$var wire 1 ;& IFID_PC_inc [6] $end
$var wire 1 <& IFID_PC_inc [5] $end
$var wire 1 =& IFID_PC_inc [4] $end
$var wire 1 >& IFID_PC_inc [3] $end
$var wire 1 ?& IFID_PC_inc [2] $end
$var wire 1 @& IFID_PC_inc [1] $end
$var wire 1 A& IFID_PC_inc [0] $end
$var wire 1 B& IFID_instr [15] $end
$var wire 1 C& IFID_instr [14] $end
$var wire 1 D& IFID_instr [13] $end
$var wire 1 E& IFID_instr [12] $end
$var wire 1 F& IFID_instr [11] $end
$var wire 1 G& IFID_instr [10] $end
$var wire 1 H& IFID_instr [9] $end
$var wire 1 I& IFID_instr [8] $end
$var wire 1 J& IFID_instr [7] $end
$var wire 1 K& IFID_instr [6] $end
$var wire 1 L& IFID_instr [5] $end
$var wire 1 M& IFID_instr [4] $end
$var wire 1 N& IFID_instr [3] $end
$var wire 1 O& IFID_instr [2] $end
$var wire 1 P& IFID_instr [1] $end
$var wire 1 Q& IFID_instr [0] $end
$var wire 1 R& IFID_Rs [2] $end
$var wire 1 S& IFID_Rs [1] $end
$var wire 1 T& IFID_Rs [0] $end
$var wire 1 U& IFID_Rt [2] $end
$var wire 1 V& IFID_Rt [1] $end
$var wire 1 W& IFID_Rt [0] $end
$var wire 1 X& IDEX_Rs [2] $end
$var wire 1 Y& IDEX_Rs [1] $end
$var wire 1 Z& IDEX_Rs [0] $end
$var wire 1 [& IDEX_Rt [2] $end
$var wire 1 \& IDEX_Rt [1] $end
$var wire 1 ]& IDEX_Rt [0] $end
$var wire 1 ^& IDEX_Rd [2] $end
$var wire 1 _& IDEX_Rd [1] $end
$var wire 1 `& IDEX_Rd [0] $end
$var wire 1 a& IDEX_aluOp [2] $end
$var wire 1 b& IDEX_aluOp [1] $end
$var wire 1 c& IDEX_aluOp [0] $end
$var wire 1 d& IDEX_branchCtl [2] $end
$var wire 1 e& IDEX_branchCtl [1] $end
$var wire 1 f& IDEX_branchCtl [0] $end
$var wire 1 g& IDEX_jumpCtl [2] $end
$var wire 1 h& IDEX_jumpCtl [1] $end
$var wire 1 i& IDEX_jumpCtl [0] $end
$var wire 1 j& IDEX_read1Data [15] $end
$var wire 1 k& IDEX_read1Data [14] $end
$var wire 1 l& IDEX_read1Data [13] $end
$var wire 1 m& IDEX_read1Data [12] $end
$var wire 1 n& IDEX_read1Data [11] $end
$var wire 1 o& IDEX_read1Data [10] $end
$var wire 1 p& IDEX_read1Data [9] $end
$var wire 1 q& IDEX_read1Data [8] $end
$var wire 1 r& IDEX_read1Data [7] $end
$var wire 1 s& IDEX_read1Data [6] $end
$var wire 1 t& IDEX_read1Data [5] $end
$var wire 1 u& IDEX_read1Data [4] $end
$var wire 1 v& IDEX_read1Data [3] $end
$var wire 1 w& IDEX_read1Data [2] $end
$var wire 1 x& IDEX_read1Data [1] $end
$var wire 1 y& IDEX_read1Data [0] $end
$var wire 1 z& IDEX_read2Data [15] $end
$var wire 1 {& IDEX_read2Data [14] $end
$var wire 1 |& IDEX_read2Data [13] $end
$var wire 1 }& IDEX_read2Data [12] $end
$var wire 1 ~& IDEX_read2Data [11] $end
$var wire 1 !' IDEX_read2Data [10] $end
$var wire 1 "' IDEX_read2Data [9] $end
$var wire 1 #' IDEX_read2Data [8] $end
$var wire 1 $' IDEX_read2Data [7] $end
$var wire 1 %' IDEX_read2Data [6] $end
$var wire 1 &' IDEX_read2Data [5] $end
$var wire 1 '' IDEX_read2Data [4] $end
$var wire 1 (' IDEX_read2Data [3] $end
$var wire 1 )' IDEX_read2Data [2] $end
$var wire 1 *' IDEX_read2Data [1] $end
$var wire 1 +' IDEX_read2Data [0] $end
$var wire 1 ,' IDEX_exImmVal [15] $end
$var wire 1 -' IDEX_exImmVal [14] $end
$var wire 1 .' IDEX_exImmVal [13] $end
$var wire 1 /' IDEX_exImmVal [12] $end
$var wire 1 0' IDEX_exImmVal [11] $end
$var wire 1 1' IDEX_exImmVal [10] $end
$var wire 1 2' IDEX_exImmVal [9] $end
$var wire 1 3' IDEX_exImmVal [8] $end
$var wire 1 4' IDEX_exImmVal [7] $end
$var wire 1 5' IDEX_exImmVal [6] $end
$var wire 1 6' IDEX_exImmVal [5] $end
$var wire 1 7' IDEX_exImmVal [4] $end
$var wire 1 8' IDEX_exImmVal [3] $end
$var wire 1 9' IDEX_exImmVal [2] $end
$var wire 1 :' IDEX_exImmVal [1] $end
$var wire 1 ;' IDEX_exImmVal [0] $end
$var wire 1 <' IDEX_PC_new [15] $end
$var wire 1 =' IDEX_PC_new [14] $end
$var wire 1 >' IDEX_PC_new [13] $end
$var wire 1 ?' IDEX_PC_new [12] $end
$var wire 1 @' IDEX_PC_new [11] $end
$var wire 1 A' IDEX_PC_new [10] $end
$var wire 1 B' IDEX_PC_new [9] $end
$var wire 1 C' IDEX_PC_new [8] $end
$var wire 1 D' IDEX_PC_new [7] $end
$var wire 1 E' IDEX_PC_new [6] $end
$var wire 1 F' IDEX_PC_new [5] $end
$var wire 1 G' IDEX_PC_new [4] $end
$var wire 1 H' IDEX_PC_new [3] $end
$var wire 1 I' IDEX_PC_new [2] $end
$var wire 1 J' IDEX_PC_new [1] $end
$var wire 1 K' IDEX_PC_new [0] $end
$var wire 1 L' IDEX_PC_inc [15] $end
$var wire 1 M' IDEX_PC_inc [14] $end
$var wire 1 N' IDEX_PC_inc [13] $end
$var wire 1 O' IDEX_PC_inc [12] $end
$var wire 1 P' IDEX_PC_inc [11] $end
$var wire 1 Q' IDEX_PC_inc [10] $end
$var wire 1 R' IDEX_PC_inc [9] $end
$var wire 1 S' IDEX_PC_inc [8] $end
$var wire 1 T' IDEX_PC_inc [7] $end
$var wire 1 U' IDEX_PC_inc [6] $end
$var wire 1 V' IDEX_PC_inc [5] $end
$var wire 1 W' IDEX_PC_inc [4] $end
$var wire 1 X' IDEX_PC_inc [3] $end
$var wire 1 Y' IDEX_PC_inc [2] $end
$var wire 1 Z' IDEX_PC_inc [1] $end
$var wire 1 [' IDEX_PC_inc [0] $end
$var wire 1 \' IDEX_regWrite $end
$var wire 1 ]' IDEX_aluSrc $end
$var wire 1 ^' IDEX_btr $end
$var wire 1 _' IDEX_memWrite $end
$var wire 1 `' IDEX_memRead $end
$var wire 1 a' IDEX_MemToReg $end
$var wire 1 b' IDEX_slbi $end
$var wire 1 c' IDEX_lbi $end
$var wire 1 d' IDEX_seq $end
$var wire 1 e' IDEX_sl $end
$var wire 1 f' IDEX_sco $end
$var wire 1 g' IDEX_ror $end
$var wire 1 h' IDEX_PCsrc $end
$var wire 1 i' EXMEM_PC_inc [15] $end
$var wire 1 j' EXMEM_PC_inc [14] $end
$var wire 1 k' EXMEM_PC_inc [13] $end
$var wire 1 l' EXMEM_PC_inc [12] $end
$var wire 1 m' EXMEM_PC_inc [11] $end
$var wire 1 n' EXMEM_PC_inc [10] $end
$var wire 1 o' EXMEM_PC_inc [9] $end
$var wire 1 p' EXMEM_PC_inc [8] $end
$var wire 1 q' EXMEM_PC_inc [7] $end
$var wire 1 r' EXMEM_PC_inc [6] $end
$var wire 1 s' EXMEM_PC_inc [5] $end
$var wire 1 t' EXMEM_PC_inc [4] $end
$var wire 1 u' EXMEM_PC_inc [3] $end
$var wire 1 v' EXMEM_PC_inc [2] $end
$var wire 1 w' EXMEM_PC_inc [1] $end
$var wire 1 x' EXMEM_PC_inc [0] $end
$var wire 1 y' EXMEM_memAddr [15] $end
$var wire 1 z' EXMEM_memAddr [14] $end
$var wire 1 {' EXMEM_memAddr [13] $end
$var wire 1 |' EXMEM_memAddr [12] $end
$var wire 1 }' EXMEM_memAddr [11] $end
$var wire 1 ~' EXMEM_memAddr [10] $end
$var wire 1 !( EXMEM_memAddr [9] $end
$var wire 1 "( EXMEM_memAddr [8] $end
$var wire 1 #( EXMEM_memAddr [7] $end
$var wire 1 $( EXMEM_memAddr [6] $end
$var wire 1 %( EXMEM_memAddr [5] $end
$var wire 1 &( EXMEM_memAddr [4] $end
$var wire 1 '( EXMEM_memAddr [3] $end
$var wire 1 (( EXMEM_memAddr [2] $end
$var wire 1 )( EXMEM_memAddr [1] $end
$var wire 1 *( EXMEM_memAddr [0] $end
$var wire 1 +( EXMEM_PC_new [15] $end
$var wire 1 ,( EXMEM_PC_new [14] $end
$var wire 1 -( EXMEM_PC_new [13] $end
$var wire 1 .( EXMEM_PC_new [12] $end
$var wire 1 /( EXMEM_PC_new [11] $end
$var wire 1 0( EXMEM_PC_new [10] $end
$var wire 1 1( EXMEM_PC_new [9] $end
$var wire 1 2( EXMEM_PC_new [8] $end
$var wire 1 3( EXMEM_PC_new [7] $end
$var wire 1 4( EXMEM_PC_new [6] $end
$var wire 1 5( EXMEM_PC_new [5] $end
$var wire 1 6( EXMEM_PC_new [4] $end
$var wire 1 7( EXMEM_PC_new [3] $end
$var wire 1 8( EXMEM_PC_new [2] $end
$var wire 1 9( EXMEM_PC_new [1] $end
$var wire 1 :( EXMEM_PC_new [0] $end
$var wire 1 ;( EXMEM_writeData [15] $end
$var wire 1 <( EXMEM_writeData [14] $end
$var wire 1 =( EXMEM_writeData [13] $end
$var wire 1 >( EXMEM_writeData [12] $end
$var wire 1 ?( EXMEM_writeData [11] $end
$var wire 1 @( EXMEM_writeData [10] $end
$var wire 1 A( EXMEM_writeData [9] $end
$var wire 1 B( EXMEM_writeData [8] $end
$var wire 1 C( EXMEM_writeData [7] $end
$var wire 1 D( EXMEM_writeData [6] $end
$var wire 1 E( EXMEM_writeData [5] $end
$var wire 1 F( EXMEM_writeData [4] $end
$var wire 1 G( EXMEM_writeData [3] $end
$var wire 1 H( EXMEM_writeData [2] $end
$var wire 1 I( EXMEM_writeData [1] $end
$var wire 1 J( EXMEM_writeData [0] $end
$var wire 1 K( EXMEM_Rs [2] $end
$var wire 1 L( EXMEM_Rs [1] $end
$var wire 1 M( EXMEM_Rs [0] $end
$var wire 1 N( EXMEM_Rt [2] $end
$var wire 1 O( EXMEM_Rt [1] $end
$var wire 1 P( EXMEM_Rt [0] $end
$var wire 1 Q( EXMEM_Rd [2] $end
$var wire 1 R( EXMEM_Rd [1] $end
$var wire 1 S( EXMEM_Rd [0] $end
$var wire 1 T( EXMEM_jumpCtl [2] $end
$var wire 1 U( EXMEM_jumpCtl [1] $end
$var wire 1 V( EXMEM_jumpCtl [0] $end
$var wire 1 W( EXMEM_memRead $end
$var wire 1 X( EXMEM_memWrite $end
$var wire 1 Y( EXMEM_PCsrc $end
$var wire 1 Z( EXMEM_regWrite $end
$var wire 1 [( EXMEM_MemToReg $end
$var wire 1 \( EXMEM_lbi $end
$var wire 1 ]( EXMEM_slbi $end
$var wire 1 ^( MEMWB_jumpCtl [2] $end
$var wire 1 _( MEMWB_jumpCtl [1] $end
$var wire 1 `( MEMWB_jumpCtl [0] $end
$var wire 1 a( MEMWB_Rs [2] $end
$var wire 1 b( MEMWB_Rs [1] $end
$var wire 1 c( MEMWB_Rs [0] $end
$var wire 1 d( MEMWB_Rt [2] $end
$var wire 1 e( MEMWB_Rt [1] $end
$var wire 1 f( MEMWB_Rt [0] $end
$var wire 1 g( MEMWB_Rd [2] $end
$var wire 1 h( MEMWB_Rd [1] $end
$var wire 1 i( MEMWB_Rd [0] $end
$var wire 1 j( MEMWB_Out [15] $end
$var wire 1 k( MEMWB_Out [14] $end
$var wire 1 l( MEMWB_Out [13] $end
$var wire 1 m( MEMWB_Out [12] $end
$var wire 1 n( MEMWB_Out [11] $end
$var wire 1 o( MEMWB_Out [10] $end
$var wire 1 p( MEMWB_Out [9] $end
$var wire 1 q( MEMWB_Out [8] $end
$var wire 1 r( MEMWB_Out [7] $end
$var wire 1 s( MEMWB_Out [6] $end
$var wire 1 t( MEMWB_Out [5] $end
$var wire 1 u( MEMWB_Out [4] $end
$var wire 1 v( MEMWB_Out [3] $end
$var wire 1 w( MEMWB_Out [2] $end
$var wire 1 x( MEMWB_Out [1] $end
$var wire 1 y( MEMWB_Out [0] $end
$var wire 1 z( MEMWB_memoryOut [15] $end
$var wire 1 {( MEMWB_memoryOut [14] $end
$var wire 1 |( MEMWB_memoryOut [13] $end
$var wire 1 }( MEMWB_memoryOut [12] $end
$var wire 1 ~( MEMWB_memoryOut [11] $end
$var wire 1 !) MEMWB_memoryOut [10] $end
$var wire 1 ") MEMWB_memoryOut [9] $end
$var wire 1 #) MEMWB_memoryOut [8] $end
$var wire 1 $) MEMWB_memoryOut [7] $end
$var wire 1 %) MEMWB_memoryOut [6] $end
$var wire 1 &) MEMWB_memoryOut [5] $end
$var wire 1 ') MEMWB_memoryOut [4] $end
$var wire 1 () MEMWB_memoryOut [3] $end
$var wire 1 )) MEMWB_memoryOut [2] $end
$var wire 1 *) MEMWB_memoryOut [1] $end
$var wire 1 +) MEMWB_memoryOut [0] $end
$var wire 1 ,) MEMWB_PC_inc [15] $end
$var wire 1 -) MEMWB_PC_inc [14] $end
$var wire 1 .) MEMWB_PC_inc [13] $end
$var wire 1 /) MEMWB_PC_inc [12] $end
$var wire 1 0) MEMWB_PC_inc [11] $end
$var wire 1 1) MEMWB_PC_inc [10] $end
$var wire 1 2) MEMWB_PC_inc [9] $end
$var wire 1 3) MEMWB_PC_inc [8] $end
$var wire 1 4) MEMWB_PC_inc [7] $end
$var wire 1 5) MEMWB_PC_inc [6] $end
$var wire 1 6) MEMWB_PC_inc [5] $end
$var wire 1 7) MEMWB_PC_inc [4] $end
$var wire 1 8) MEMWB_PC_inc [3] $end
$var wire 1 9) MEMWB_PC_inc [2] $end
$var wire 1 :) MEMWB_PC_inc [1] $end
$var wire 1 ;) MEMWB_PC_inc [0] $end
$var wire 1 <) MEMWB_ALUout [15] $end
$var wire 1 =) MEMWB_ALUout [14] $end
$var wire 1 >) MEMWB_ALUout [13] $end
$var wire 1 ?) MEMWB_ALUout [12] $end
$var wire 1 @) MEMWB_ALUout [11] $end
$var wire 1 A) MEMWB_ALUout [10] $end
$var wire 1 B) MEMWB_ALUout [9] $end
$var wire 1 C) MEMWB_ALUout [8] $end
$var wire 1 D) MEMWB_ALUout [7] $end
$var wire 1 E) MEMWB_ALUout [6] $end
$var wire 1 F) MEMWB_ALUout [5] $end
$var wire 1 G) MEMWB_ALUout [4] $end
$var wire 1 H) MEMWB_ALUout [3] $end
$var wire 1 I) MEMWB_ALUout [2] $end
$var wire 1 J) MEMWB_ALUout [1] $end
$var wire 1 K) MEMWB_ALUout [0] $end
$var wire 1 L) MEMWB_MemToReg $end
$var wire 1 M) MEMWB_regWrite $end
$var wire 1 N) MEMWB_lbi $end
$var wire 1 O) MEMWB_slbi $end
$var wire 1 P) flush $end
$var wire 1 Q) stall $end
$var wire 1 R) forwarding_ex_Rs $end
$var wire 1 S) forwarding_ex_Rt $end
$var wire 1 T) forwarding_mem_Rs $end
$var wire 1 U) forwarding_mem_Rt $end
$var wire 1 V) halt $end
$var wire 1 W) halt_out $end
$var wire 1 X) IFID_halt $end
$var wire 1 Y) IDEX_halt $end
$var wire 1 Z) EXMEM_halt $end
$var wire 1 [) MEMWB_halt $end
$var wire 1 \) datamem_err $end
$var wire 1 ]) mem_err $end
$var wire 1 ^) instrmem_err $end

$scope module memerr $end
$var wire 1 ]) q $end
$var wire 1 \) j $end
$var wire 1 _) k $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 `) d_in $end

$scope module dff_0 $end
$var wire 1 ]) q $end
$var wire 1 `) d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 a) state $end
$upscope $end
$upscope $end

$scope module Pipeline_Control $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 X& IDEX_Rs [2] $end
$var wire 1 Y& IDEX_Rs [1] $end
$var wire 1 Z& IDEX_Rs [0] $end
$var wire 1 [& IDEX_Rt [2] $end
$var wire 1 \& IDEX_Rt [1] $end
$var wire 1 ]& IDEX_Rt [0] $end
$var wire 1 ^& IDEX_Rd [2] $end
$var wire 1 _& IDEX_Rd [1] $end
$var wire 1 `& IDEX_Rd [0] $end
$var wire 1 K( EXMEM_Rs [2] $end
$var wire 1 L( EXMEM_Rs [1] $end
$var wire 1 M( EXMEM_Rs [0] $end
$var wire 1 N( EXMEM_Rt [2] $end
$var wire 1 O( EXMEM_Rt [1] $end
$var wire 1 P( EXMEM_Rt [0] $end
$var wire 1 Q( EXMEM_Rd [2] $end
$var wire 1 R( EXMEM_Rd [1] $end
$var wire 1 S( EXMEM_Rd [0] $end
$var wire 1 a( MEMWB_Rs [2] $end
$var wire 1 b( MEMWB_Rs [1] $end
$var wire 1 c( MEMWB_Rs [0] $end
$var wire 1 d( MEMWB_Rt [2] $end
$var wire 1 e( MEMWB_Rt [1] $end
$var wire 1 f( MEMWB_Rt [0] $end
$var wire 1 g( MEMWB_Rd [2] $end
$var wire 1 h( MEMWB_Rd [1] $end
$var wire 1 i( MEMWB_Rd [0] $end
$var wire 1 R& IFID_Rs [2] $end
$var wire 1 S& IFID_Rs [1] $end
$var wire 1 T& IFID_Rs [0] $end
$var wire 1 U& IFID_Rt [2] $end
$var wire 1 V& IFID_Rt [1] $end
$var wire 1 W& IFID_Rt [0] $end
$var wire 1 Z( EXMEM_regWrite $end
$var wire 1 M) MEMWB_regWrite $end
$var wire 1 `' IDEX_memRead $end
$var wire 1 \( EXMEM_lbi $end
$var wire 1 ]( EXMEM_slbi $end
$var wire 1 N) MEMWB_lbi $end
$var wire 1 O) MEMWB_slbi $end
$var wire 1 Q) stall $end
$var wire 1 R) forwarding_ex_Rs $end
$var wire 1 S) forwarding_ex_Rt $end
$var wire 1 T) forwarding_mem_Rs $end
$var wire 1 U) forwarding_mem_Rt $end
$var wire 1 b) count [3] $end
$var wire 1 c) count [2] $end
$var wire 1 d) count [1] $end
$var wire 1 e) count [0] $end
$var wire 1 f) count_out [3] $end
$var wire 1 g) count_out [2] $end
$var wire 1 h) count_out [1] $end
$var wire 1 i) count_out [0] $end
$var wire 1 j) count_in [3] $end
$var wire 1 k) count_in [2] $end
$var wire 1 l) count_in [1] $end
$var wire 1 m) count_in [0] $end
$var wire 1 n) stallCtl $end
$var wire 1 o) stallcounterRst $end
$var wire 1 p) stallcountEn $end
$var wire 1 q) data_hazard $end
$var wire 1 r) jk_out $end

$scope module stall_ctl $end
$var wire 1 r) q $end
$var wire 1 q) j $end
$var wire 1 s) k $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 t) d_in $end

$scope module dff_0 $end
$var wire 1 r) q $end
$var wire 1 t) d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 u) state $end
$upscope $end
$upscope $end
$upscope $end

$scope module fetchStage $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 (" PCsrc $end
$var wire 1 Q) stall $end
$var wire 1 V) halt_in $end
$var wire 1 ]) mem_err $end
$var wire 1 ?% PC_new [15] $end
$var wire 1 @% PC_new [14] $end
$var wire 1 A% PC_new [13] $end
$var wire 1 B% PC_new [12] $end
$var wire 1 C% PC_new [11] $end
$var wire 1 D% PC_new [10] $end
$var wire 1 E% PC_new [9] $end
$var wire 1 F% PC_new [8] $end
$var wire 1 G% PC_new [7] $end
$var wire 1 H% PC_new [6] $end
$var wire 1 I% PC_new [5] $end
$var wire 1 J% PC_new [4] $end
$var wire 1 K% PC_new [3] $end
$var wire 1 L% PC_new [2] $end
$var wire 1 M% PC_new [1] $end
$var wire 1 N% PC_new [0] $end
$var wire 1 }$ PC_inc [15] $end
$var wire 1 ~$ PC_inc [14] $end
$var wire 1 !% PC_inc [13] $end
$var wire 1 "% PC_inc [12] $end
$var wire 1 #% PC_inc [11] $end
$var wire 1 $% PC_inc [10] $end
$var wire 1 %% PC_inc [9] $end
$var wire 1 &% PC_inc [8] $end
$var wire 1 '% PC_inc [7] $end
$var wire 1 (% PC_inc [6] $end
$var wire 1 )% PC_inc [5] $end
$var wire 1 *% PC_inc [4] $end
$var wire 1 +% PC_inc [3] $end
$var wire 1 ,% PC_inc [2] $end
$var wire 1 -% PC_inc [1] $end
$var wire 1 .% PC_inc [0] $end
$var wire 1 I" instr [15] $end
$var wire 1 J" instr [14] $end
$var wire 1 K" instr [13] $end
$var wire 1 L" instr [12] $end
$var wire 1 M" instr [11] $end
$var wire 1 N" instr [10] $end
$var wire 1 O" instr [9] $end
$var wire 1 P" instr [8] $end
$var wire 1 Q" instr [7] $end
$var wire 1 R" instr [6] $end
$var wire 1 S" instr [5] $end
$var wire 1 T" instr [4] $end
$var wire 1 U" instr [3] $end
$var wire 1 V" instr [2] $end
$var wire 1 W" instr [1] $end
$var wire 1 X" instr [0] $end
$var wire 1 /% PC [15] $end
$var wire 1 0% PC [14] $end
$var wire 1 1% PC [13] $end
$var wire 1 2% PC [12] $end
$var wire 1 3% PC [11] $end
$var wire 1 4% PC [10] $end
$var wire 1 5% PC [9] $end
$var wire 1 6% PC [8] $end
$var wire 1 7% PC [7] $end
$var wire 1 8% PC [6] $end
$var wire 1 9% PC [5] $end
$var wire 1 :% PC [4] $end
$var wire 1 ;% PC [3] $end
$var wire 1 <% PC [2] $end
$var wire 1 =% PC [1] $end
$var wire 1 >% PC [0] $end
$var wire 1 C" Rs [2] $end
$var wire 1 D" Rs [1] $end
$var wire 1 E" Rs [0] $end
$var wire 1 F" Rt [2] $end
$var wire 1 G" Rt [1] $end
$var wire 1 H" Rt [0] $end
$var wire 1 W) halt_out $end
$var wire 1 ^) instrmem_err $end
$var wire 1 v) PC_next [15] $end
$var wire 1 w) PC_next [14] $end
$var wire 1 x) PC_next [13] $end
$var wire 1 y) PC_next [12] $end
$var wire 1 z) PC_next [11] $end
$var wire 1 {) PC_next [10] $end
$var wire 1 |) PC_next [9] $end
$var wire 1 }) PC_next [8] $end
$var wire 1 ~) PC_next [7] $end
$var wire 1 !* PC_next [6] $end
$var wire 1 "* PC_next [5] $end
$var wire 1 #* PC_next [4] $end
$var wire 1 $* PC_next [3] $end
$var wire 1 %* PC_next [2] $end
$var wire 1 &* PC_next [1] $end
$var wire 1 '* PC_next [0] $end
$var wire 1 (* instr_out [15] $end
$var wire 1 )* instr_out [14] $end
$var wire 1 ** instr_out [13] $end
$var wire 1 +* instr_out [12] $end
$var wire 1 ,* instr_out [11] $end
$var wire 1 -* instr_out [10] $end
$var wire 1 .* instr_out [9] $end
$var wire 1 /* instr_out [8] $end
$var wire 1 0* instr_out [7] $end
$var wire 1 1* instr_out [6] $end
$var wire 1 2* instr_out [5] $end
$var wire 1 3* instr_out [4] $end
$var wire 1 4* instr_out [3] $end
$var wire 1 5* instr_out [2] $end
$var wire 1 6* instr_out [1] $end
$var wire 1 7* instr_out [0] $end
$var wire 1 8* halt $end
$var wire 1 9* noOp $end

$scope module pcreg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 :* en $end
$var wire 1 v) D [15] $end
$var wire 1 w) D [14] $end
$var wire 1 x) D [13] $end
$var wire 1 y) D [12] $end
$var wire 1 z) D [11] $end
$var wire 1 {) D [10] $end
$var wire 1 |) D [9] $end
$var wire 1 }) D [8] $end
$var wire 1 ~) D [7] $end
$var wire 1 !* D [6] $end
$var wire 1 "* D [5] $end
$var wire 1 #* D [4] $end
$var wire 1 $* D [3] $end
$var wire 1 %* D [2] $end
$var wire 1 &* D [1] $end
$var wire 1 '* D [0] $end
$var wire 1 /% Q [15] $end
$var wire 1 0% Q [14] $end
$var wire 1 1% Q [13] $end
$var wire 1 2% Q [12] $end
$var wire 1 3% Q [11] $end
$var wire 1 4% Q [10] $end
$var wire 1 5% Q [9] $end
$var wire 1 6% Q [8] $end
$var wire 1 7% Q [7] $end
$var wire 1 8% Q [6] $end
$var wire 1 9% Q [5] $end
$var wire 1 :% Q [4] $end
$var wire 1 ;% Q [3] $end
$var wire 1 <% Q [2] $end
$var wire 1 =% Q [1] $end
$var wire 1 >% Q [0] $end
$var wire 1 ;* in [15] $end
$var wire 1 <* in [14] $end
$var wire 1 =* in [13] $end
$var wire 1 >* in [12] $end
$var wire 1 ?* in [11] $end
$var wire 1 @* in [10] $end
$var wire 1 A* in [9] $end
$var wire 1 B* in [8] $end
$var wire 1 C* in [7] $end
$var wire 1 D* in [6] $end
$var wire 1 E* in [5] $end
$var wire 1 F* in [4] $end
$var wire 1 G* in [3] $end
$var wire 1 H* in [2] $end
$var wire 1 I* in [1] $end
$var wire 1 J* in [0] $end
$var wire 1 K* out [15] $end
$var wire 1 L* out [14] $end
$var wire 1 M* out [13] $end
$var wire 1 N* out [12] $end
$var wire 1 O* out [11] $end
$var wire 1 P* out [10] $end
$var wire 1 Q* out [9] $end
$var wire 1 R* out [8] $end
$var wire 1 S* out [7] $end
$var wire 1 T* out [6] $end
$var wire 1 U* out [5] $end
$var wire 1 V* out [4] $end
$var wire 1 W* out [3] $end
$var wire 1 X* out [2] $end
$var wire 1 Y* out [1] $end
$var wire 1 Z* out [0] $end

$scope module dff_0 $end
$var wire 1 Z* q $end
$var wire 1 J* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [* state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 Y* q $end
$var wire 1 I* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 \* state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 X* q $end
$var wire 1 H* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ]* state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 W* q $end
$var wire 1 G* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^* state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 V* q $end
$var wire 1 F* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _* state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 U* q $end
$var wire 1 E* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 `* state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 T* q $end
$var wire 1 D* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 a* state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 S* q $end
$var wire 1 C* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 b* state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 R* q $end
$var wire 1 B* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 c* state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 Q* q $end
$var wire 1 A* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 d* state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 P* q $end
$var wire 1 @* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 e* state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 O* q $end
$var wire 1 ?* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 f* state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 N* q $end
$var wire 1 >* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 g* state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 M* q $end
$var wire 1 =* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 h* state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 L* q $end
$var wire 1 <* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 i* state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 K* q $end
$var wire 1 ;* d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 j* state $end
$upscope $end
$upscope $end

$scope module instr_mem $end
$var wire 1 (* data_out [15] $end
$var wire 1 )* data_out [14] $end
$var wire 1 ** data_out [13] $end
$var wire 1 +* data_out [12] $end
$var wire 1 ,* data_out [11] $end
$var wire 1 -* data_out [10] $end
$var wire 1 .* data_out [9] $end
$var wire 1 /* data_out [8] $end
$var wire 1 0* data_out [7] $end
$var wire 1 1* data_out [6] $end
$var wire 1 2* data_out [5] $end
$var wire 1 3* data_out [4] $end
$var wire 1 4* data_out [3] $end
$var wire 1 5* data_out [2] $end
$var wire 1 6* data_out [1] $end
$var wire 1 7* data_out [0] $end
$var wire 1 /% data_in [15] $end
$var wire 1 0% data_in [14] $end
$var wire 1 1% data_in [13] $end
$var wire 1 2% data_in [12] $end
$var wire 1 3% data_in [11] $end
$var wire 1 4% data_in [10] $end
$var wire 1 5% data_in [9] $end
$var wire 1 6% data_in [8] $end
$var wire 1 7% data_in [7] $end
$var wire 1 8% data_in [6] $end
$var wire 1 9% data_in [5] $end
$var wire 1 :% data_in [4] $end
$var wire 1 ;% data_in [3] $end
$var wire 1 <% data_in [2] $end
$var wire 1 =% data_in [1] $end
$var wire 1 >% data_in [0] $end
$var wire 1 /% addr [15] $end
$var wire 1 0% addr [14] $end
$var wire 1 1% addr [13] $end
$var wire 1 2% addr [12] $end
$var wire 1 3% addr [11] $end
$var wire 1 4% addr [10] $end
$var wire 1 5% addr [9] $end
$var wire 1 6% addr [8] $end
$var wire 1 7% addr [7] $end
$var wire 1 8% addr [6] $end
$var wire 1 9% addr [5] $end
$var wire 1 :% addr [4] $end
$var wire 1 ;% addr [3] $end
$var wire 1 <% addr [2] $end
$var wire 1 =% addr [1] $end
$var wire 1 >% addr [0] $end
$var wire 1 k* enable $end
$var wire 1 l* wr $end
$var wire 1 u! createdump $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ^) err $end
$var reg 1 m* loaded $end
$var reg 17 n* largest [16:0] $end
$var integer 32 o* mcd $end
$var integer 32 p* i $end
$upscope $end

$scope module incPC $end
$var parameter 32 q* N $end
$var wire 1 /% A [15] $end
$var wire 1 0% A [14] $end
$var wire 1 1% A [13] $end
$var wire 1 2% A [12] $end
$var wire 1 3% A [11] $end
$var wire 1 4% A [10] $end
$var wire 1 5% A [9] $end
$var wire 1 6% A [8] $end
$var wire 1 7% A [7] $end
$var wire 1 8% A [6] $end
$var wire 1 9% A [5] $end
$var wire 1 :% A [4] $end
$var wire 1 ;% A [3] $end
$var wire 1 <% A [2] $end
$var wire 1 =% A [1] $end
$var wire 1 >% A [0] $end
$var wire 1 r* B [15] $end
$var wire 1 s* B [14] $end
$var wire 1 t* B [13] $end
$var wire 1 u* B [12] $end
$var wire 1 v* B [11] $end
$var wire 1 w* B [10] $end
$var wire 1 x* B [9] $end
$var wire 1 y* B [8] $end
$var wire 1 z* B [7] $end
$var wire 1 {* B [6] $end
$var wire 1 |* B [5] $end
$var wire 1 }* B [4] $end
$var wire 1 ~* B [3] $end
$var wire 1 !+ B [2] $end
$var wire 1 "+ B [1] $end
$var wire 1 #+ B [0] $end
$var wire 1 $+ C_in $end
$var wire 1 }$ S [15] $end
$var wire 1 ~$ S [14] $end
$var wire 1 !% S [13] $end
$var wire 1 "% S [12] $end
$var wire 1 #% S [11] $end
$var wire 1 $% S [10] $end
$var wire 1 %% S [9] $end
$var wire 1 &% S [8] $end
$var wire 1 '% S [7] $end
$var wire 1 (% S [6] $end
$var wire 1 )% S [5] $end
$var wire 1 *% S [4] $end
$var wire 1 +% S [3] $end
$var wire 1 ,% S [2] $end
$var wire 1 -% S [1] $end
$var wire 1 .% S [0] $end
$var wire 1 %+ C_out $end
$var wire 1 &+ C0 $end
$var wire 1 '+ C1 $end
$var wire 1 (+ C2 $end
$var wire 1 )+ P0 $end
$var wire 1 *+ P0_bar $end
$var wire 1 ++ P1 $end
$var wire 1 ,+ P1_bar $end
$var wire 1 -+ P2 $end
$var wire 1 .+ P2_bar $end
$var wire 1 /+ P3 $end
$var wire 1 0+ P3_bar $end
$var wire 1 1+ G0 $end
$var wire 1 2+ G0_bar $end
$var wire 1 3+ G1 $end
$var wire 1 4+ G1_bar $end
$var wire 1 5+ G2 $end
$var wire 1 6+ G2_bar $end
$var wire 1 7+ G3 $end
$var wire 1 8+ G3_bar $end
$var wire 1 9+ nand2_c0_0_out $end
$var wire 1 :+ nand2_c1_0_out $end
$var wire 1 ;+ nand2_c2_0_out $end
$var wire 1 <+ nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 =+ N $end
$var wire 1 ;% A [3] $end
$var wire 1 <% A [2] $end
$var wire 1 =% A [1] $end
$var wire 1 >% A [0] $end
$var wire 1 ~* B [3] $end
$var wire 1 !+ B [2] $end
$var wire 1 "+ B [1] $end
$var wire 1 #+ B [0] $end
$var wire 1 $+ C_in $end
$var wire 1 +% S [3] $end
$var wire 1 ,% S [2] $end
$var wire 1 -% S [1] $end
$var wire 1 .% S [0] $end
$var wire 1 )+ P $end
$var wire 1 1+ G $end
$var wire 1 >+ C_out $end
$var wire 1 ?+ c0 $end
$var wire 1 @+ c1 $end
$var wire 1 A+ c2 $end
$var wire 1 B+ p0 $end
$var wire 1 C+ g0 $end
$var wire 1 D+ p1 $end
$var wire 1 E+ g1 $end
$var wire 1 F+ p2 $end
$var wire 1 G+ g2 $end
$var wire 1 H+ p3 $end
$var wire 1 I+ g3 $end
$var wire 1 J+ g0_bar $end
$var wire 1 K+ g1_bar $end
$var wire 1 L+ g2_bar $end
$var wire 1 M+ g3_bar $end
$var wire 1 N+ nand2_c0_0_out $end
$var wire 1 O+ nand2_c1_0_out $end
$var wire 1 P+ nand2_c2_0_out $end
$var wire 1 Q+ nand2_c3_0_out $end
$var wire 1 R+ nand2_p3_p2 $end
$var wire 1 S+ nand2_p1_p0 $end
$var wire 1 T+ nand2_p3g2_out $end
$var wire 1 U+ nand2_p3p2g1_out $end
$var wire 1 V+ nand3_G_0_out $end
$var wire 1 W+ nand2_p1g0_out $end
$var wire 1 X+ nor2_G_0_out $end
$var wire 1 Y+ G_bar $end

$scope module not1_c0_0 $end
$var wire 1 C+ in1 $end
$var wire 1 J+ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 B+ in1 $end
$var wire 1 $+ in2 $end
$var wire 1 N+ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 J+ in1 $end
$var wire 1 N+ in2 $end
$var wire 1 ?+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 E+ in1 $end
$var wire 1 K+ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 D+ in1 $end
$var wire 1 ?+ in2 $end
$var wire 1 O+ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 K+ in1 $end
$var wire 1 O+ in2 $end
$var wire 1 @+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 G+ in1 $end
$var wire 1 L+ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 F+ in1 $end
$var wire 1 @+ in2 $end
$var wire 1 P+ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 L+ in1 $end
$var wire 1 P+ in2 $end
$var wire 1 A+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 I+ in1 $end
$var wire 1 M+ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 H+ in1 $end
$var wire 1 A+ in2 $end
$var wire 1 Q+ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 M+ in1 $end
$var wire 1 Q+ in2 $end
$var wire 1 >+ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 H+ in1 $end
$var wire 1 F+ in2 $end
$var wire 1 R+ out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 D+ in1 $end
$var wire 1 B+ in2 $end
$var wire 1 S+ out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 R+ in1 $end
$var wire 1 S+ in2 $end
$var wire 1 )+ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 H+ in1 $end
$var wire 1 G+ in2 $end
$var wire 1 T+ out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 H+ in1 $end
$var wire 1 F+ in2 $end
$var wire 1 E+ in3 $end
$var wire 1 U+ out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 M+ in1 $end
$var wire 1 T+ in2 $end
$var wire 1 U+ in3 $end
$var wire 1 V+ out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 D+ in1 $end
$var wire 1 C+ in2 $end
$var wire 1 W+ out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 R+ in1 $end
$var wire 1 W+ in2 $end
$var wire 1 X+ out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 V+ in1 $end
$var wire 1 X+ in2 $end
$var wire 1 Y+ out $end
$upscope $end

$scope module not1_G $end
$var wire 1 Y+ in1 $end
$var wire 1 1+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 >% A $end
$var wire 1 #+ B $end
$var wire 1 $+ C_in $end
$var wire 1 B+ p $end
$var wire 1 C+ g $end
$var wire 1 .% S $end
$var wire 1 Z+ C_out $end
$var wire 1 [+ g_bar $end
$var wire 1 \+ p_bar $end
$var wire 1 ]+ nand2_1_out $end
$var wire 1 ^+ nand2_2_out $end
$var wire 1 _+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 >% in1 $end
$var wire 1 #+ in2 $end
$var wire 1 [+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 [+ in1 $end
$var wire 1 C+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 >% in1 $end
$var wire 1 #+ in2 $end
$var wire 1 \+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 \+ in1 $end
$var wire 1 B+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 >% in1 $end
$var wire 1 #+ in2 $end
$var wire 1 ]+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 >% in1 $end
$var wire 1 $+ in2 $end
$var wire 1 ^+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 #+ in1 $end
$var wire 1 $+ in2 $end
$var wire 1 _+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ]+ in1 $end
$var wire 1 ^+ in2 $end
$var wire 1 _+ in3 $end
$var wire 1 Z+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 >% in1 $end
$var wire 1 #+ in2 $end
$var wire 1 $+ in3 $end
$var wire 1 .% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 =% A $end
$var wire 1 "+ B $end
$var wire 1 ?+ C_in $end
$var wire 1 D+ p $end
$var wire 1 E+ g $end
$var wire 1 -% S $end
$var wire 1 `+ C_out $end
$var wire 1 a+ g_bar $end
$var wire 1 b+ p_bar $end
$var wire 1 c+ nand2_1_out $end
$var wire 1 d+ nand2_2_out $end
$var wire 1 e+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 =% in1 $end
$var wire 1 "+ in2 $end
$var wire 1 a+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 a+ in1 $end
$var wire 1 E+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 =% in1 $end
$var wire 1 "+ in2 $end
$var wire 1 b+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 b+ in1 $end
$var wire 1 D+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 =% in1 $end
$var wire 1 "+ in2 $end
$var wire 1 c+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 =% in1 $end
$var wire 1 ?+ in2 $end
$var wire 1 d+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 "+ in1 $end
$var wire 1 ?+ in2 $end
$var wire 1 e+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 c+ in1 $end
$var wire 1 d+ in2 $end
$var wire 1 e+ in3 $end
$var wire 1 `+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 =% in1 $end
$var wire 1 "+ in2 $end
$var wire 1 ?+ in3 $end
$var wire 1 -% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 <% A $end
$var wire 1 !+ B $end
$var wire 1 @+ C_in $end
$var wire 1 F+ p $end
$var wire 1 G+ g $end
$var wire 1 ,% S $end
$var wire 1 f+ C_out $end
$var wire 1 g+ g_bar $end
$var wire 1 h+ p_bar $end
$var wire 1 i+ nand2_1_out $end
$var wire 1 j+ nand2_2_out $end
$var wire 1 k+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 <% in1 $end
$var wire 1 !+ in2 $end
$var wire 1 g+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 g+ in1 $end
$var wire 1 G+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 <% in1 $end
$var wire 1 !+ in2 $end
$var wire 1 h+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 h+ in1 $end
$var wire 1 F+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 <% in1 $end
$var wire 1 !+ in2 $end
$var wire 1 i+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 <% in1 $end
$var wire 1 @+ in2 $end
$var wire 1 j+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 !+ in1 $end
$var wire 1 @+ in2 $end
$var wire 1 k+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 i+ in1 $end
$var wire 1 j+ in2 $end
$var wire 1 k+ in3 $end
$var wire 1 f+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 <% in1 $end
$var wire 1 !+ in2 $end
$var wire 1 @+ in3 $end
$var wire 1 ,% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 ;% A $end
$var wire 1 ~* B $end
$var wire 1 A+ C_in $end
$var wire 1 H+ p $end
$var wire 1 I+ g $end
$var wire 1 +% S $end
$var wire 1 l+ C_out $end
$var wire 1 m+ g_bar $end
$var wire 1 n+ p_bar $end
$var wire 1 o+ nand2_1_out $end
$var wire 1 p+ nand2_2_out $end
$var wire 1 q+ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ;% in1 $end
$var wire 1 ~* in2 $end
$var wire 1 m+ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 m+ in1 $end
$var wire 1 I+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ;% in1 $end
$var wire 1 ~* in2 $end
$var wire 1 n+ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 n+ in1 $end
$var wire 1 H+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ;% in1 $end
$var wire 1 ~* in2 $end
$var wire 1 o+ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ;% in1 $end
$var wire 1 A+ in2 $end
$var wire 1 p+ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ~* in1 $end
$var wire 1 A+ in2 $end
$var wire 1 q+ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 o+ in1 $end
$var wire 1 p+ in2 $end
$var wire 1 q+ in3 $end
$var wire 1 l+ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ;% in1 $end
$var wire 1 ~* in2 $end
$var wire 1 A+ in3 $end
$var wire 1 +% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 r+ N $end
$var wire 1 7% A [3] $end
$var wire 1 8% A [2] $end
$var wire 1 9% A [1] $end
$var wire 1 :% A [0] $end
$var wire 1 z* B [3] $end
$var wire 1 {* B [2] $end
$var wire 1 |* B [1] $end
$var wire 1 }* B [0] $end
$var wire 1 &+ C_in $end
$var wire 1 '% S [3] $end
$var wire 1 (% S [2] $end
$var wire 1 )% S [1] $end
$var wire 1 *% S [0] $end
$var wire 1 ++ P $end
$var wire 1 3+ G $end
$var wire 1 s+ C_out $end
$var wire 1 t+ c0 $end
$var wire 1 u+ c1 $end
$var wire 1 v+ c2 $end
$var wire 1 w+ p0 $end
$var wire 1 x+ g0 $end
$var wire 1 y+ p1 $end
$var wire 1 z+ g1 $end
$var wire 1 {+ p2 $end
$var wire 1 |+ g2 $end
$var wire 1 }+ p3 $end
$var wire 1 ~+ g3 $end
$var wire 1 !, g0_bar $end
$var wire 1 ", g1_bar $end
$var wire 1 #, g2_bar $end
$var wire 1 $, g3_bar $end
$var wire 1 %, nand2_c0_0_out $end
$var wire 1 &, nand2_c1_0_out $end
$var wire 1 ', nand2_c2_0_out $end
$var wire 1 (, nand2_c3_0_out $end
$var wire 1 ), nand2_p3_p2 $end
$var wire 1 *, nand2_p1_p0 $end
$var wire 1 +, nand2_p3g2_out $end
$var wire 1 ,, nand2_p3p2g1_out $end
$var wire 1 -, nand3_G_0_out $end
$var wire 1 ., nand2_p1g0_out $end
$var wire 1 /, nor2_G_0_out $end
$var wire 1 0, G_bar $end

$scope module not1_c0_0 $end
$var wire 1 x+ in1 $end
$var wire 1 !, out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 w+ in1 $end
$var wire 1 &+ in2 $end
$var wire 1 %, out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 !, in1 $end
$var wire 1 %, in2 $end
$var wire 1 t+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 z+ in1 $end
$var wire 1 ", out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 y+ in1 $end
$var wire 1 t+ in2 $end
$var wire 1 &, out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ", in1 $end
$var wire 1 &, in2 $end
$var wire 1 u+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 |+ in1 $end
$var wire 1 #, out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 {+ in1 $end
$var wire 1 u+ in2 $end
$var wire 1 ', out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 #, in1 $end
$var wire 1 ', in2 $end
$var wire 1 v+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 ~+ in1 $end
$var wire 1 $, out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 }+ in1 $end
$var wire 1 v+ in2 $end
$var wire 1 (, out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 $, in1 $end
$var wire 1 (, in2 $end
$var wire 1 s+ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 }+ in1 $end
$var wire 1 {+ in2 $end
$var wire 1 ), out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 y+ in1 $end
$var wire 1 w+ in2 $end
$var wire 1 *, out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 ), in1 $end
$var wire 1 *, in2 $end
$var wire 1 ++ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 }+ in1 $end
$var wire 1 |+ in2 $end
$var wire 1 +, out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 }+ in1 $end
$var wire 1 {+ in2 $end
$var wire 1 z+ in3 $end
$var wire 1 ,, out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 $, in1 $end
$var wire 1 +, in2 $end
$var wire 1 ,, in3 $end
$var wire 1 -, out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 y+ in1 $end
$var wire 1 x+ in2 $end
$var wire 1 ., out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 ), in1 $end
$var wire 1 ., in2 $end
$var wire 1 /, out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 -, in1 $end
$var wire 1 /, in2 $end
$var wire 1 0, out $end
$upscope $end

$scope module not1_G $end
$var wire 1 0, in1 $end
$var wire 1 3+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 :% A $end
$var wire 1 }* B $end
$var wire 1 &+ C_in $end
$var wire 1 w+ p $end
$var wire 1 x+ g $end
$var wire 1 *% S $end
$var wire 1 1, C_out $end
$var wire 1 2, g_bar $end
$var wire 1 3, p_bar $end
$var wire 1 4, nand2_1_out $end
$var wire 1 5, nand2_2_out $end
$var wire 1 6, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 :% in1 $end
$var wire 1 }* in2 $end
$var wire 1 2, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 2, in1 $end
$var wire 1 x+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 :% in1 $end
$var wire 1 }* in2 $end
$var wire 1 3, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 3, in1 $end
$var wire 1 w+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 :% in1 $end
$var wire 1 }* in2 $end
$var wire 1 4, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 :% in1 $end
$var wire 1 &+ in2 $end
$var wire 1 5, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 }* in1 $end
$var wire 1 &+ in2 $end
$var wire 1 6, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 4, in1 $end
$var wire 1 5, in2 $end
$var wire 1 6, in3 $end
$var wire 1 1, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 :% in1 $end
$var wire 1 }* in2 $end
$var wire 1 &+ in3 $end
$var wire 1 *% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 9% A $end
$var wire 1 |* B $end
$var wire 1 t+ C_in $end
$var wire 1 y+ p $end
$var wire 1 z+ g $end
$var wire 1 )% S $end
$var wire 1 7, C_out $end
$var wire 1 8, g_bar $end
$var wire 1 9, p_bar $end
$var wire 1 :, nand2_1_out $end
$var wire 1 ;, nand2_2_out $end
$var wire 1 <, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 9% in1 $end
$var wire 1 |* in2 $end
$var wire 1 8, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 8, in1 $end
$var wire 1 z+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 9% in1 $end
$var wire 1 |* in2 $end
$var wire 1 9, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 9, in1 $end
$var wire 1 y+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 9% in1 $end
$var wire 1 |* in2 $end
$var wire 1 :, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 9% in1 $end
$var wire 1 t+ in2 $end
$var wire 1 ;, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 |* in1 $end
$var wire 1 t+ in2 $end
$var wire 1 <, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 :, in1 $end
$var wire 1 ;, in2 $end
$var wire 1 <, in3 $end
$var wire 1 7, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 9% in1 $end
$var wire 1 |* in2 $end
$var wire 1 t+ in3 $end
$var wire 1 )% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 8% A $end
$var wire 1 {* B $end
$var wire 1 u+ C_in $end
$var wire 1 {+ p $end
$var wire 1 |+ g $end
$var wire 1 (% S $end
$var wire 1 =, C_out $end
$var wire 1 >, g_bar $end
$var wire 1 ?, p_bar $end
$var wire 1 @, nand2_1_out $end
$var wire 1 A, nand2_2_out $end
$var wire 1 B, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 8% in1 $end
$var wire 1 {* in2 $end
$var wire 1 >, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 >, in1 $end
$var wire 1 |+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 8% in1 $end
$var wire 1 {* in2 $end
$var wire 1 ?, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ?, in1 $end
$var wire 1 {+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 8% in1 $end
$var wire 1 {* in2 $end
$var wire 1 @, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 8% in1 $end
$var wire 1 u+ in2 $end
$var wire 1 A, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 {* in1 $end
$var wire 1 u+ in2 $end
$var wire 1 B, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 @, in1 $end
$var wire 1 A, in2 $end
$var wire 1 B, in3 $end
$var wire 1 =, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 8% in1 $end
$var wire 1 {* in2 $end
$var wire 1 u+ in3 $end
$var wire 1 (% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 7% A $end
$var wire 1 z* B $end
$var wire 1 v+ C_in $end
$var wire 1 }+ p $end
$var wire 1 ~+ g $end
$var wire 1 '% S $end
$var wire 1 C, C_out $end
$var wire 1 D, g_bar $end
$var wire 1 E, p_bar $end
$var wire 1 F, nand2_1_out $end
$var wire 1 G, nand2_2_out $end
$var wire 1 H, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 7% in1 $end
$var wire 1 z* in2 $end
$var wire 1 D, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 D, in1 $end
$var wire 1 ~+ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 7% in1 $end
$var wire 1 z* in2 $end
$var wire 1 E, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 E, in1 $end
$var wire 1 }+ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 7% in1 $end
$var wire 1 z* in2 $end
$var wire 1 F, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 7% in1 $end
$var wire 1 v+ in2 $end
$var wire 1 G, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 z* in1 $end
$var wire 1 v+ in2 $end
$var wire 1 H, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 F, in1 $end
$var wire 1 G, in2 $end
$var wire 1 H, in3 $end
$var wire 1 C, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 7% in1 $end
$var wire 1 z* in2 $end
$var wire 1 v+ in3 $end
$var wire 1 '% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 I, N $end
$var wire 1 3% A [3] $end
$var wire 1 4% A [2] $end
$var wire 1 5% A [1] $end
$var wire 1 6% A [0] $end
$var wire 1 v* B [3] $end
$var wire 1 w* B [2] $end
$var wire 1 x* B [1] $end
$var wire 1 y* B [0] $end
$var wire 1 '+ C_in $end
$var wire 1 #% S [3] $end
$var wire 1 $% S [2] $end
$var wire 1 %% S [1] $end
$var wire 1 &% S [0] $end
$var wire 1 -+ P $end
$var wire 1 5+ G $end
$var wire 1 J, C_out $end
$var wire 1 K, c0 $end
$var wire 1 L, c1 $end
$var wire 1 M, c2 $end
$var wire 1 N, p0 $end
$var wire 1 O, g0 $end
$var wire 1 P, p1 $end
$var wire 1 Q, g1 $end
$var wire 1 R, p2 $end
$var wire 1 S, g2 $end
$var wire 1 T, p3 $end
$var wire 1 U, g3 $end
$var wire 1 V, g0_bar $end
$var wire 1 W, g1_bar $end
$var wire 1 X, g2_bar $end
$var wire 1 Y, g3_bar $end
$var wire 1 Z, nand2_c0_0_out $end
$var wire 1 [, nand2_c1_0_out $end
$var wire 1 \, nand2_c2_0_out $end
$var wire 1 ], nand2_c3_0_out $end
$var wire 1 ^, nand2_p3_p2 $end
$var wire 1 _, nand2_p1_p0 $end
$var wire 1 `, nand2_p3g2_out $end
$var wire 1 a, nand2_p3p2g1_out $end
$var wire 1 b, nand3_G_0_out $end
$var wire 1 c, nand2_p1g0_out $end
$var wire 1 d, nor2_G_0_out $end
$var wire 1 e, G_bar $end

$scope module not1_c0_0 $end
$var wire 1 O, in1 $end
$var wire 1 V, out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 N, in1 $end
$var wire 1 '+ in2 $end
$var wire 1 Z, out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 V, in1 $end
$var wire 1 Z, in2 $end
$var wire 1 K, out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 Q, in1 $end
$var wire 1 W, out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 P, in1 $end
$var wire 1 K, in2 $end
$var wire 1 [, out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 W, in1 $end
$var wire 1 [, in2 $end
$var wire 1 L, out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 S, in1 $end
$var wire 1 X, out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 R, in1 $end
$var wire 1 L, in2 $end
$var wire 1 \, out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 X, in1 $end
$var wire 1 \, in2 $end
$var wire 1 M, out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 U, in1 $end
$var wire 1 Y, out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 T, in1 $end
$var wire 1 M, in2 $end
$var wire 1 ], out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 Y, in1 $end
$var wire 1 ], in2 $end
$var wire 1 J, out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 T, in1 $end
$var wire 1 R, in2 $end
$var wire 1 ^, out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 P, in1 $end
$var wire 1 N, in2 $end
$var wire 1 _, out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 ^, in1 $end
$var wire 1 _, in2 $end
$var wire 1 -+ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 T, in1 $end
$var wire 1 S, in2 $end
$var wire 1 `, out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 T, in1 $end
$var wire 1 R, in2 $end
$var wire 1 Q, in3 $end
$var wire 1 a, out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 Y, in1 $end
$var wire 1 `, in2 $end
$var wire 1 a, in3 $end
$var wire 1 b, out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 P, in1 $end
$var wire 1 O, in2 $end
$var wire 1 c, out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 ^, in1 $end
$var wire 1 c, in2 $end
$var wire 1 d, out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 b, in1 $end
$var wire 1 d, in2 $end
$var wire 1 e, out $end
$upscope $end

$scope module not1_G $end
$var wire 1 e, in1 $end
$var wire 1 5+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 6% A $end
$var wire 1 y* B $end
$var wire 1 '+ C_in $end
$var wire 1 N, p $end
$var wire 1 O, g $end
$var wire 1 &% S $end
$var wire 1 f, C_out $end
$var wire 1 g, g_bar $end
$var wire 1 h, p_bar $end
$var wire 1 i, nand2_1_out $end
$var wire 1 j, nand2_2_out $end
$var wire 1 k, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 6% in1 $end
$var wire 1 y* in2 $end
$var wire 1 g, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 g, in1 $end
$var wire 1 O, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 6% in1 $end
$var wire 1 y* in2 $end
$var wire 1 h, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 h, in1 $end
$var wire 1 N, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 6% in1 $end
$var wire 1 y* in2 $end
$var wire 1 i, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 6% in1 $end
$var wire 1 '+ in2 $end
$var wire 1 j, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 y* in1 $end
$var wire 1 '+ in2 $end
$var wire 1 k, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 i, in1 $end
$var wire 1 j, in2 $end
$var wire 1 k, in3 $end
$var wire 1 f, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 6% in1 $end
$var wire 1 y* in2 $end
$var wire 1 '+ in3 $end
$var wire 1 &% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 5% A $end
$var wire 1 x* B $end
$var wire 1 K, C_in $end
$var wire 1 P, p $end
$var wire 1 Q, g $end
$var wire 1 %% S $end
$var wire 1 l, C_out $end
$var wire 1 m, g_bar $end
$var wire 1 n, p_bar $end
$var wire 1 o, nand2_1_out $end
$var wire 1 p, nand2_2_out $end
$var wire 1 q, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 5% in1 $end
$var wire 1 x* in2 $end
$var wire 1 m, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 m, in1 $end
$var wire 1 Q, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 5% in1 $end
$var wire 1 x* in2 $end
$var wire 1 n, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 n, in1 $end
$var wire 1 P, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 5% in1 $end
$var wire 1 x* in2 $end
$var wire 1 o, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 5% in1 $end
$var wire 1 K, in2 $end
$var wire 1 p, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 x* in1 $end
$var wire 1 K, in2 $end
$var wire 1 q, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 o, in1 $end
$var wire 1 p, in2 $end
$var wire 1 q, in3 $end
$var wire 1 l, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 5% in1 $end
$var wire 1 x* in2 $end
$var wire 1 K, in3 $end
$var wire 1 %% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 4% A $end
$var wire 1 w* B $end
$var wire 1 L, C_in $end
$var wire 1 R, p $end
$var wire 1 S, g $end
$var wire 1 $% S $end
$var wire 1 r, C_out $end
$var wire 1 s, g_bar $end
$var wire 1 t, p_bar $end
$var wire 1 u, nand2_1_out $end
$var wire 1 v, nand2_2_out $end
$var wire 1 w, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 4% in1 $end
$var wire 1 w* in2 $end
$var wire 1 s, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 s, in1 $end
$var wire 1 S, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 4% in1 $end
$var wire 1 w* in2 $end
$var wire 1 t, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 t, in1 $end
$var wire 1 R, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 4% in1 $end
$var wire 1 w* in2 $end
$var wire 1 u, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 4% in1 $end
$var wire 1 L, in2 $end
$var wire 1 v, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 w* in1 $end
$var wire 1 L, in2 $end
$var wire 1 w, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 u, in1 $end
$var wire 1 v, in2 $end
$var wire 1 w, in3 $end
$var wire 1 r, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 4% in1 $end
$var wire 1 w* in2 $end
$var wire 1 L, in3 $end
$var wire 1 $% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 3% A $end
$var wire 1 v* B $end
$var wire 1 M, C_in $end
$var wire 1 T, p $end
$var wire 1 U, g $end
$var wire 1 #% S $end
$var wire 1 x, C_out $end
$var wire 1 y, g_bar $end
$var wire 1 z, p_bar $end
$var wire 1 {, nand2_1_out $end
$var wire 1 |, nand2_2_out $end
$var wire 1 }, nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 3% in1 $end
$var wire 1 v* in2 $end
$var wire 1 y, out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 y, in1 $end
$var wire 1 U, out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 3% in1 $end
$var wire 1 v* in2 $end
$var wire 1 z, out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 z, in1 $end
$var wire 1 T, out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 3% in1 $end
$var wire 1 v* in2 $end
$var wire 1 {, out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 3% in1 $end
$var wire 1 M, in2 $end
$var wire 1 |, out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 v* in1 $end
$var wire 1 M, in2 $end
$var wire 1 }, out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 {, in1 $end
$var wire 1 |, in2 $end
$var wire 1 }, in3 $end
$var wire 1 x, out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 3% in1 $end
$var wire 1 v* in2 $end
$var wire 1 M, in3 $end
$var wire 1 #% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 ~, N $end
$var wire 1 /% A [3] $end
$var wire 1 0% A [2] $end
$var wire 1 1% A [1] $end
$var wire 1 2% A [0] $end
$var wire 1 r* B [3] $end
$var wire 1 s* B [2] $end
$var wire 1 t* B [1] $end
$var wire 1 u* B [0] $end
$var wire 1 (+ C_in $end
$var wire 1 }$ S [3] $end
$var wire 1 ~$ S [2] $end
$var wire 1 !% S [1] $end
$var wire 1 "% S [0] $end
$var wire 1 /+ P $end
$var wire 1 7+ G $end
$var wire 1 !- C_out $end
$var wire 1 "- c0 $end
$var wire 1 #- c1 $end
$var wire 1 $- c2 $end
$var wire 1 %- p0 $end
$var wire 1 &- g0 $end
$var wire 1 '- p1 $end
$var wire 1 (- g1 $end
$var wire 1 )- p2 $end
$var wire 1 *- g2 $end
$var wire 1 +- p3 $end
$var wire 1 ,- g3 $end
$var wire 1 -- g0_bar $end
$var wire 1 .- g1_bar $end
$var wire 1 /- g2_bar $end
$var wire 1 0- g3_bar $end
$var wire 1 1- nand2_c0_0_out $end
$var wire 1 2- nand2_c1_0_out $end
$var wire 1 3- nand2_c2_0_out $end
$var wire 1 4- nand2_c3_0_out $end
$var wire 1 5- nand2_p3_p2 $end
$var wire 1 6- nand2_p1_p0 $end
$var wire 1 7- nand2_p3g2_out $end
$var wire 1 8- nand2_p3p2g1_out $end
$var wire 1 9- nand3_G_0_out $end
$var wire 1 :- nand2_p1g0_out $end
$var wire 1 ;- nor2_G_0_out $end
$var wire 1 <- G_bar $end

$scope module not1_c0_0 $end
$var wire 1 &- in1 $end
$var wire 1 -- out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 %- in1 $end
$var wire 1 (+ in2 $end
$var wire 1 1- out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 -- in1 $end
$var wire 1 1- in2 $end
$var wire 1 "- out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 (- in1 $end
$var wire 1 .- out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 '- in1 $end
$var wire 1 "- in2 $end
$var wire 1 2- out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 .- in1 $end
$var wire 1 2- in2 $end
$var wire 1 #- out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 *- in1 $end
$var wire 1 /- out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 )- in1 $end
$var wire 1 #- in2 $end
$var wire 1 3- out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 /- in1 $end
$var wire 1 3- in2 $end
$var wire 1 $- out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 ,- in1 $end
$var wire 1 0- out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 +- in1 $end
$var wire 1 $- in2 $end
$var wire 1 4- out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 0- in1 $end
$var wire 1 4- in2 $end
$var wire 1 !- out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 +- in1 $end
$var wire 1 )- in2 $end
$var wire 1 5- out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 '- in1 $end
$var wire 1 %- in2 $end
$var wire 1 6- out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 5- in1 $end
$var wire 1 6- in2 $end
$var wire 1 /+ out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 +- in1 $end
$var wire 1 *- in2 $end
$var wire 1 7- out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 +- in1 $end
$var wire 1 )- in2 $end
$var wire 1 (- in3 $end
$var wire 1 8- out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 0- in1 $end
$var wire 1 7- in2 $end
$var wire 1 8- in3 $end
$var wire 1 9- out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 '- in1 $end
$var wire 1 &- in2 $end
$var wire 1 :- out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 5- in1 $end
$var wire 1 :- in2 $end
$var wire 1 ;- out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 9- in1 $end
$var wire 1 ;- in2 $end
$var wire 1 <- out $end
$upscope $end

$scope module not1_G $end
$var wire 1 <- in1 $end
$var wire 1 7+ out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 2% A $end
$var wire 1 u* B $end
$var wire 1 (+ C_in $end
$var wire 1 %- p $end
$var wire 1 &- g $end
$var wire 1 "% S $end
$var wire 1 =- C_out $end
$var wire 1 >- g_bar $end
$var wire 1 ?- p_bar $end
$var wire 1 @- nand2_1_out $end
$var wire 1 A- nand2_2_out $end
$var wire 1 B- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 2% in1 $end
$var wire 1 u* in2 $end
$var wire 1 >- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 >- in1 $end
$var wire 1 &- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 2% in1 $end
$var wire 1 u* in2 $end
$var wire 1 ?- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ?- in1 $end
$var wire 1 %- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 2% in1 $end
$var wire 1 u* in2 $end
$var wire 1 @- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 2% in1 $end
$var wire 1 (+ in2 $end
$var wire 1 A- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 u* in1 $end
$var wire 1 (+ in2 $end
$var wire 1 B- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 @- in1 $end
$var wire 1 A- in2 $end
$var wire 1 B- in3 $end
$var wire 1 =- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 2% in1 $end
$var wire 1 u* in2 $end
$var wire 1 (+ in3 $end
$var wire 1 "% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 1% A $end
$var wire 1 t* B $end
$var wire 1 "- C_in $end
$var wire 1 '- p $end
$var wire 1 (- g $end
$var wire 1 !% S $end
$var wire 1 C- C_out $end
$var wire 1 D- g_bar $end
$var wire 1 E- p_bar $end
$var wire 1 F- nand2_1_out $end
$var wire 1 G- nand2_2_out $end
$var wire 1 H- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 1% in1 $end
$var wire 1 t* in2 $end
$var wire 1 D- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 D- in1 $end
$var wire 1 (- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 1% in1 $end
$var wire 1 t* in2 $end
$var wire 1 E- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 E- in1 $end
$var wire 1 '- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 1% in1 $end
$var wire 1 t* in2 $end
$var wire 1 F- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 1% in1 $end
$var wire 1 "- in2 $end
$var wire 1 G- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 t* in1 $end
$var wire 1 "- in2 $end
$var wire 1 H- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 F- in1 $end
$var wire 1 G- in2 $end
$var wire 1 H- in3 $end
$var wire 1 C- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 1% in1 $end
$var wire 1 t* in2 $end
$var wire 1 "- in3 $end
$var wire 1 !% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 0% A $end
$var wire 1 s* B $end
$var wire 1 #- C_in $end
$var wire 1 )- p $end
$var wire 1 *- g $end
$var wire 1 ~$ S $end
$var wire 1 I- C_out $end
$var wire 1 J- g_bar $end
$var wire 1 K- p_bar $end
$var wire 1 L- nand2_1_out $end
$var wire 1 M- nand2_2_out $end
$var wire 1 N- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 0% in1 $end
$var wire 1 s* in2 $end
$var wire 1 J- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 J- in1 $end
$var wire 1 *- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 0% in1 $end
$var wire 1 s* in2 $end
$var wire 1 K- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 K- in1 $end
$var wire 1 )- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 0% in1 $end
$var wire 1 s* in2 $end
$var wire 1 L- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 0% in1 $end
$var wire 1 #- in2 $end
$var wire 1 M- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 s* in1 $end
$var wire 1 #- in2 $end
$var wire 1 N- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 L- in1 $end
$var wire 1 M- in2 $end
$var wire 1 N- in3 $end
$var wire 1 I- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 0% in1 $end
$var wire 1 s* in2 $end
$var wire 1 #- in3 $end
$var wire 1 ~$ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 /% A $end
$var wire 1 r* B $end
$var wire 1 $- C_in $end
$var wire 1 +- p $end
$var wire 1 ,- g $end
$var wire 1 }$ S $end
$var wire 1 O- C_out $end
$var wire 1 P- g_bar $end
$var wire 1 Q- p_bar $end
$var wire 1 R- nand2_1_out $end
$var wire 1 S- nand2_2_out $end
$var wire 1 T- nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 /% in1 $end
$var wire 1 r* in2 $end
$var wire 1 P- out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 P- in1 $end
$var wire 1 ,- out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 /% in1 $end
$var wire 1 r* in2 $end
$var wire 1 Q- out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Q- in1 $end
$var wire 1 +- out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 /% in1 $end
$var wire 1 r* in2 $end
$var wire 1 R- out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 /% in1 $end
$var wire 1 $- in2 $end
$var wire 1 S- out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 r* in1 $end
$var wire 1 $- in2 $end
$var wire 1 T- out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 R- in1 $end
$var wire 1 S- in2 $end
$var wire 1 T- in3 $end
$var wire 1 O- out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 /% in1 $end
$var wire 1 r* in2 $end
$var wire 1 $- in3 $end
$var wire 1 }$ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 1+ in1 $end
$var wire 1 2+ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 )+ in1 $end
$var wire 1 $+ in2 $end
$var wire 1 9+ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 2+ in1 $end
$var wire 1 9+ in2 $end
$var wire 1 &+ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 3+ in1 $end
$var wire 1 4+ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 ++ in1 $end
$var wire 1 &+ in2 $end
$var wire 1 :+ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 4+ in1 $end
$var wire 1 :+ in2 $end
$var wire 1 '+ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 5+ in1 $end
$var wire 1 6+ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 -+ in1 $end
$var wire 1 '+ in2 $end
$var wire 1 ;+ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 6+ in1 $end
$var wire 1 ;+ in2 $end
$var wire 1 (+ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 7+ in1 $end
$var wire 1 8+ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 /+ in1 $end
$var wire 1 (+ in2 $end
$var wire 1 <+ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 8+ in1 $end
$var wire 1 <+ in2 $end
$var wire 1 %+ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module IFID $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var wire 1 Q) stall $end
$var wire 1 W) halt $end
$var wire 1 }$ PC_inc [15] $end
$var wire 1 ~$ PC_inc [14] $end
$var wire 1 !% PC_inc [13] $end
$var wire 1 "% PC_inc [12] $end
$var wire 1 #% PC_inc [11] $end
$var wire 1 $% PC_inc [10] $end
$var wire 1 %% PC_inc [9] $end
$var wire 1 &% PC_inc [8] $end
$var wire 1 '% PC_inc [7] $end
$var wire 1 (% PC_inc [6] $end
$var wire 1 )% PC_inc [5] $end
$var wire 1 *% PC_inc [4] $end
$var wire 1 +% PC_inc [3] $end
$var wire 1 ,% PC_inc [2] $end
$var wire 1 -% PC_inc [1] $end
$var wire 1 .% PC_inc [0] $end
$var wire 1 /% PC [15] $end
$var wire 1 0% PC [14] $end
$var wire 1 1% PC [13] $end
$var wire 1 2% PC [12] $end
$var wire 1 3% PC [11] $end
$var wire 1 4% PC [10] $end
$var wire 1 5% PC [9] $end
$var wire 1 6% PC [8] $end
$var wire 1 7% PC [7] $end
$var wire 1 8% PC [6] $end
$var wire 1 9% PC [5] $end
$var wire 1 :% PC [4] $end
$var wire 1 ;% PC [3] $end
$var wire 1 <% PC [2] $end
$var wire 1 =% PC [1] $end
$var wire 1 >% PC [0] $end
$var wire 1 I" instr [15] $end
$var wire 1 J" instr [14] $end
$var wire 1 K" instr [13] $end
$var wire 1 L" instr [12] $end
$var wire 1 M" instr [11] $end
$var wire 1 N" instr [10] $end
$var wire 1 O" instr [9] $end
$var wire 1 P" instr [8] $end
$var wire 1 Q" instr [7] $end
$var wire 1 R" instr [6] $end
$var wire 1 S" instr [5] $end
$var wire 1 T" instr [4] $end
$var wire 1 U" instr [3] $end
$var wire 1 V" instr [2] $end
$var wire 1 W" instr [1] $end
$var wire 1 X" instr [0] $end
$var wire 1 C" Rs [2] $end
$var wire 1 D" Rs [1] $end
$var wire 1 E" Rs [0] $end
$var wire 1 F" Rt [2] $end
$var wire 1 G" Rt [1] $end
$var wire 1 H" Rt [0] $end
$var wire 1 2& IFID_PC_inc [15] $end
$var wire 1 3& IFID_PC_inc [14] $end
$var wire 1 4& IFID_PC_inc [13] $end
$var wire 1 5& IFID_PC_inc [12] $end
$var wire 1 6& IFID_PC_inc [11] $end
$var wire 1 7& IFID_PC_inc [10] $end
$var wire 1 8& IFID_PC_inc [9] $end
$var wire 1 9& IFID_PC_inc [8] $end
$var wire 1 :& IFID_PC_inc [7] $end
$var wire 1 ;& IFID_PC_inc [6] $end
$var wire 1 <& IFID_PC_inc [5] $end
$var wire 1 =& IFID_PC_inc [4] $end
$var wire 1 >& IFID_PC_inc [3] $end
$var wire 1 ?& IFID_PC_inc [2] $end
$var wire 1 @& IFID_PC_inc [1] $end
$var wire 1 A& IFID_PC_inc [0] $end
$var wire 1 O% IFID_PC [15] $end
$var wire 1 P% IFID_PC [14] $end
$var wire 1 Q% IFID_PC [13] $end
$var wire 1 R% IFID_PC [12] $end
$var wire 1 S% IFID_PC [11] $end
$var wire 1 T% IFID_PC [10] $end
$var wire 1 U% IFID_PC [9] $end
$var wire 1 V% IFID_PC [8] $end
$var wire 1 W% IFID_PC [7] $end
$var wire 1 X% IFID_PC [6] $end
$var wire 1 Y% IFID_PC [5] $end
$var wire 1 Z% IFID_PC [4] $end
$var wire 1 [% IFID_PC [3] $end
$var wire 1 \% IFID_PC [2] $end
$var wire 1 ]% IFID_PC [1] $end
$var wire 1 ^% IFID_PC [0] $end
$var wire 1 B& IFID_instr [15] $end
$var wire 1 C& IFID_instr [14] $end
$var wire 1 D& IFID_instr [13] $end
$var wire 1 E& IFID_instr [12] $end
$var wire 1 F& IFID_instr [11] $end
$var wire 1 G& IFID_instr [10] $end
$var wire 1 H& IFID_instr [9] $end
$var wire 1 I& IFID_instr [8] $end
$var wire 1 J& IFID_instr [7] $end
$var wire 1 K& IFID_instr [6] $end
$var wire 1 L& IFID_instr [5] $end
$var wire 1 M& IFID_instr [4] $end
$var wire 1 N& IFID_instr [3] $end
$var wire 1 O& IFID_instr [2] $end
$var wire 1 P& IFID_instr [1] $end
$var wire 1 Q& IFID_instr [0] $end
$var wire 1 R& IFID_Rs [2] $end
$var wire 1 S& IFID_Rs [1] $end
$var wire 1 T& IFID_Rs [0] $end
$var wire 1 U& IFID_Rt [2] $end
$var wire 1 V& IFID_Rt [1] $end
$var wire 1 W& IFID_Rt [0] $end
$var wire 1 X) IFID_halt $end
$var wire 1 V- IFID_PC_inc_reg_out [15] $end
$var wire 1 W- IFID_PC_inc_reg_out [14] $end
$var wire 1 X- IFID_PC_inc_reg_out [13] $end
$var wire 1 Y- IFID_PC_inc_reg_out [12] $end
$var wire 1 Z- IFID_PC_inc_reg_out [11] $end
$var wire 1 [- IFID_PC_inc_reg_out [10] $end
$var wire 1 \- IFID_PC_inc_reg_out [9] $end
$var wire 1 ]- IFID_PC_inc_reg_out [8] $end
$var wire 1 ^- IFID_PC_inc_reg_out [7] $end
$var wire 1 _- IFID_PC_inc_reg_out [6] $end
$var wire 1 `- IFID_PC_inc_reg_out [5] $end
$var wire 1 a- IFID_PC_inc_reg_out [4] $end
$var wire 1 b- IFID_PC_inc_reg_out [3] $end
$var wire 1 c- IFID_PC_inc_reg_out [2] $end
$var wire 1 d- IFID_PC_inc_reg_out [1] $end
$var wire 1 e- IFID_PC_inc_reg_out [0] $end
$var wire 1 f- IFID_PC_reg_out [15] $end
$var wire 1 g- IFID_PC_reg_out [14] $end
$var wire 1 h- IFID_PC_reg_out [13] $end
$var wire 1 i- IFID_PC_reg_out [12] $end
$var wire 1 j- IFID_PC_reg_out [11] $end
$var wire 1 k- IFID_PC_reg_out [10] $end
$var wire 1 l- IFID_PC_reg_out [9] $end
$var wire 1 m- IFID_PC_reg_out [8] $end
$var wire 1 n- IFID_PC_reg_out [7] $end
$var wire 1 o- IFID_PC_reg_out [6] $end
$var wire 1 p- IFID_PC_reg_out [5] $end
$var wire 1 q- IFID_PC_reg_out [4] $end
$var wire 1 r- IFID_PC_reg_out [3] $end
$var wire 1 s- IFID_PC_reg_out [2] $end
$var wire 1 t- IFID_PC_reg_out [1] $end
$var wire 1 u- IFID_PC_reg_out [0] $end
$var wire 1 v- IFID_instr_reg_out [15] $end
$var wire 1 w- IFID_instr_reg_out [14] $end
$var wire 1 x- IFID_instr_reg_out [13] $end
$var wire 1 y- IFID_instr_reg_out [12] $end
$var wire 1 z- IFID_instr_reg_out [11] $end
$var wire 1 {- IFID_instr_reg_out [10] $end
$var wire 1 |- IFID_instr_reg_out [9] $end
$var wire 1 }- IFID_instr_reg_out [8] $end
$var wire 1 ~- IFID_instr_reg_out [7] $end
$var wire 1 !. IFID_instr_reg_out [6] $end
$var wire 1 ". IFID_instr_reg_out [5] $end
$var wire 1 #. IFID_instr_reg_out [4] $end
$var wire 1 $. IFID_instr_reg_out [3] $end
$var wire 1 %. IFID_instr_reg_out [2] $end
$var wire 1 &. IFID_instr_reg_out [1] $end
$var wire 1 '. IFID_instr_reg_out [0] $end

$scope module IFID_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var wire 1 (. en $end
$var wire 1 }$ D [15] $end
$var wire 1 ~$ D [14] $end
$var wire 1 !% D [13] $end
$var wire 1 "% D [12] $end
$var wire 1 #% D [11] $end
$var wire 1 $% D [10] $end
$var wire 1 %% D [9] $end
$var wire 1 &% D [8] $end
$var wire 1 '% D [7] $end
$var wire 1 (% D [6] $end
$var wire 1 )% D [5] $end
$var wire 1 *% D [4] $end
$var wire 1 +% D [3] $end
$var wire 1 ,% D [2] $end
$var wire 1 -% D [1] $end
$var wire 1 .% D [0] $end
$var wire 1 V- Q [15] $end
$var wire 1 W- Q [14] $end
$var wire 1 X- Q [13] $end
$var wire 1 Y- Q [12] $end
$var wire 1 Z- Q [11] $end
$var wire 1 [- Q [10] $end
$var wire 1 \- Q [9] $end
$var wire 1 ]- Q [8] $end
$var wire 1 ^- Q [7] $end
$var wire 1 _- Q [6] $end
$var wire 1 `- Q [5] $end
$var wire 1 a- Q [4] $end
$var wire 1 b- Q [3] $end
$var wire 1 c- Q [2] $end
$var wire 1 d- Q [1] $end
$var wire 1 e- Q [0] $end
$var wire 1 ). in [15] $end
$var wire 1 *. in [14] $end
$var wire 1 +. in [13] $end
$var wire 1 ,. in [12] $end
$var wire 1 -. in [11] $end
$var wire 1 .. in [10] $end
$var wire 1 /. in [9] $end
$var wire 1 0. in [8] $end
$var wire 1 1. in [7] $end
$var wire 1 2. in [6] $end
$var wire 1 3. in [5] $end
$var wire 1 4. in [4] $end
$var wire 1 5. in [3] $end
$var wire 1 6. in [2] $end
$var wire 1 7. in [1] $end
$var wire 1 8. in [0] $end
$var wire 1 9. out [15] $end
$var wire 1 :. out [14] $end
$var wire 1 ;. out [13] $end
$var wire 1 <. out [12] $end
$var wire 1 =. out [11] $end
$var wire 1 >. out [10] $end
$var wire 1 ?. out [9] $end
$var wire 1 @. out [8] $end
$var wire 1 A. out [7] $end
$var wire 1 B. out [6] $end
$var wire 1 C. out [5] $end
$var wire 1 D. out [4] $end
$var wire 1 E. out [3] $end
$var wire 1 F. out [2] $end
$var wire 1 G. out [1] $end
$var wire 1 H. out [0] $end

$scope module dff_0 $end
$var wire 1 H. q $end
$var wire 1 8. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 I. state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 G. q $end
$var wire 1 7. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 J. state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 F. q $end
$var wire 1 6. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 K. state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 E. q $end
$var wire 1 5. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 L. state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 D. q $end
$var wire 1 4. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 M. state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 C. q $end
$var wire 1 3. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 N. state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 B. q $end
$var wire 1 2. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 O. state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 A. q $end
$var wire 1 1. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 P. state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 @. q $end
$var wire 1 0. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 Q. state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 ?. q $end
$var wire 1 /. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 R. state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 >. q $end
$var wire 1 .. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 S. state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 =. q $end
$var wire 1 -. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 T. state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 <. q $end
$var wire 1 ,. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 U. state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ;. q $end
$var wire 1 +. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 V. state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 :. q $end
$var wire 1 *. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 W. state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 9. q $end
$var wire 1 ). d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 X. state $end
$upscope $end
$upscope $end

$scope module IFID_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var wire 1 Y. en $end
$var wire 1 /% D [15] $end
$var wire 1 0% D [14] $end
$var wire 1 1% D [13] $end
$var wire 1 2% D [12] $end
$var wire 1 3% D [11] $end
$var wire 1 4% D [10] $end
$var wire 1 5% D [9] $end
$var wire 1 6% D [8] $end
$var wire 1 7% D [7] $end
$var wire 1 8% D [6] $end
$var wire 1 9% D [5] $end
$var wire 1 :% D [4] $end
$var wire 1 ;% D [3] $end
$var wire 1 <% D [2] $end
$var wire 1 =% D [1] $end
$var wire 1 >% D [0] $end
$var wire 1 f- Q [15] $end
$var wire 1 g- Q [14] $end
$var wire 1 h- Q [13] $end
$var wire 1 i- Q [12] $end
$var wire 1 j- Q [11] $end
$var wire 1 k- Q [10] $end
$var wire 1 l- Q [9] $end
$var wire 1 m- Q [8] $end
$var wire 1 n- Q [7] $end
$var wire 1 o- Q [6] $end
$var wire 1 p- Q [5] $end
$var wire 1 q- Q [4] $end
$var wire 1 r- Q [3] $end
$var wire 1 s- Q [2] $end
$var wire 1 t- Q [1] $end
$var wire 1 u- Q [0] $end
$var wire 1 Z. in [15] $end
$var wire 1 [. in [14] $end
$var wire 1 \. in [13] $end
$var wire 1 ]. in [12] $end
$var wire 1 ^. in [11] $end
$var wire 1 _. in [10] $end
$var wire 1 `. in [9] $end
$var wire 1 a. in [8] $end
$var wire 1 b. in [7] $end
$var wire 1 c. in [6] $end
$var wire 1 d. in [5] $end
$var wire 1 e. in [4] $end
$var wire 1 f. in [3] $end
$var wire 1 g. in [2] $end
$var wire 1 h. in [1] $end
$var wire 1 i. in [0] $end
$var wire 1 j. out [15] $end
$var wire 1 k. out [14] $end
$var wire 1 l. out [13] $end
$var wire 1 m. out [12] $end
$var wire 1 n. out [11] $end
$var wire 1 o. out [10] $end
$var wire 1 p. out [9] $end
$var wire 1 q. out [8] $end
$var wire 1 r. out [7] $end
$var wire 1 s. out [6] $end
$var wire 1 t. out [5] $end
$var wire 1 u. out [4] $end
$var wire 1 v. out [3] $end
$var wire 1 w. out [2] $end
$var wire 1 x. out [1] $end
$var wire 1 y. out [0] $end

$scope module dff_0 $end
$var wire 1 y. q $end
$var wire 1 i. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 z. state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 x. q $end
$var wire 1 h. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 {. state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 w. q $end
$var wire 1 g. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 |. state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 v. q $end
$var wire 1 f. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 }. state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 u. q $end
$var wire 1 e. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 ~. state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 t. q $end
$var wire 1 d. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 !/ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 s. q $end
$var wire 1 c. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 "/ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 r. q $end
$var wire 1 b. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 #/ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 q. q $end
$var wire 1 a. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 $/ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 p. q $end
$var wire 1 `. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 %/ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 o. q $end
$var wire 1 _. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 &/ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 n. q $end
$var wire 1 ^. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 '/ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 m. q $end
$var wire 1 ]. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 (/ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 l. q $end
$var wire 1 \. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 )/ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 k. q $end
$var wire 1 [. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 */ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 j. q $end
$var wire 1 Z. d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 +/ state $end
$upscope $end
$upscope $end

$scope module IFID_instr_reg $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var wire 1 ,/ en $end
$var wire 1 I" D [15] $end
$var wire 1 J" D [14] $end
$var wire 1 K" D [13] $end
$var wire 1 L" D [12] $end
$var wire 1 M" D [11] $end
$var wire 1 N" D [10] $end
$var wire 1 O" D [9] $end
$var wire 1 P" D [8] $end
$var wire 1 Q" D [7] $end
$var wire 1 R" D [6] $end
$var wire 1 S" D [5] $end
$var wire 1 T" D [4] $end
$var wire 1 U" D [3] $end
$var wire 1 V" D [2] $end
$var wire 1 W" D [1] $end
$var wire 1 X" D [0] $end
$var wire 1 v- Q [15] $end
$var wire 1 w- Q [14] $end
$var wire 1 x- Q [13] $end
$var wire 1 y- Q [12] $end
$var wire 1 z- Q [11] $end
$var wire 1 {- Q [10] $end
$var wire 1 |- Q [9] $end
$var wire 1 }- Q [8] $end
$var wire 1 ~- Q [7] $end
$var wire 1 !. Q [6] $end
$var wire 1 ". Q [5] $end
$var wire 1 #. Q [4] $end
$var wire 1 $. Q [3] $end
$var wire 1 %. Q [2] $end
$var wire 1 &. Q [1] $end
$var wire 1 '. Q [0] $end
$var wire 1 -/ in [15] $end
$var wire 1 ./ in [14] $end
$var wire 1 // in [13] $end
$var wire 1 0/ in [12] $end
$var wire 1 1/ in [11] $end
$var wire 1 2/ in [10] $end
$var wire 1 3/ in [9] $end
$var wire 1 4/ in [8] $end
$var wire 1 5/ in [7] $end
$var wire 1 6/ in [6] $end
$var wire 1 7/ in [5] $end
$var wire 1 8/ in [4] $end
$var wire 1 9/ in [3] $end
$var wire 1 :/ in [2] $end
$var wire 1 ;/ in [1] $end
$var wire 1 </ in [0] $end
$var wire 1 =/ out [15] $end
$var wire 1 >/ out [14] $end
$var wire 1 ?/ out [13] $end
$var wire 1 @/ out [12] $end
$var wire 1 A/ out [11] $end
$var wire 1 B/ out [10] $end
$var wire 1 C/ out [9] $end
$var wire 1 D/ out [8] $end
$var wire 1 E/ out [7] $end
$var wire 1 F/ out [6] $end
$var wire 1 G/ out [5] $end
$var wire 1 H/ out [4] $end
$var wire 1 I/ out [3] $end
$var wire 1 J/ out [2] $end
$var wire 1 K/ out [1] $end
$var wire 1 L/ out [0] $end

$scope module dff_0 $end
$var wire 1 L/ q $end
$var wire 1 </ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 M/ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 K/ q $end
$var wire 1 ;/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 N/ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 J/ q $end
$var wire 1 :/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 O/ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 I/ q $end
$var wire 1 9/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 P/ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 H/ q $end
$var wire 1 8/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 Q/ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 G/ q $end
$var wire 1 7/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 R/ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 F/ q $end
$var wire 1 6/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 S/ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 E/ q $end
$var wire 1 5/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 T/ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 D/ q $end
$var wire 1 4/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 U/ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 C/ q $end
$var wire 1 3/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 V/ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 B/ q $end
$var wire 1 2/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 W/ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 A/ q $end
$var wire 1 1/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 X/ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 @/ q $end
$var wire 1 0/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 Y/ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ?/ q $end
$var wire 1 // d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 Z/ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 >/ q $end
$var wire 1 ./ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 [/ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 =/ q $end
$var wire 1 -/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 \/ state $end
$upscope $end
$upscope $end

$scope module IFID_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var wire 1 ]/ en $end
$var wire 1 C" D [2] $end
$var wire 1 D" D [1] $end
$var wire 1 E" D [0] $end
$var wire 1 R& Q [2] $end
$var wire 1 S& Q [1] $end
$var wire 1 T& Q [0] $end
$var wire 1 ^/ in [2] $end
$var wire 1 _/ in [1] $end
$var wire 1 `/ in [0] $end
$var wire 1 a/ out [2] $end
$var wire 1 b/ out [1] $end
$var wire 1 c/ out [0] $end

$scope module dff_0 $end
$var wire 1 c/ q $end
$var wire 1 `/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 d/ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 b/ q $end
$var wire 1 _/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 e/ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 a/ q $end
$var wire 1 ^/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 f/ state $end
$upscope $end
$upscope $end

$scope module IFID_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var wire 1 g/ en $end
$var wire 1 F" D [2] $end
$var wire 1 G" D [1] $end
$var wire 1 H" D [0] $end
$var wire 1 U& Q [2] $end
$var wire 1 V& Q [1] $end
$var wire 1 W& Q [0] $end
$var wire 1 h/ in [2] $end
$var wire 1 i/ in [1] $end
$var wire 1 j/ in [0] $end
$var wire 1 k/ out [2] $end
$var wire 1 l/ out [1] $end
$var wire 1 m/ out [0] $end

$scope module dff_0 $end
$var wire 1 m/ q $end
$var wire 1 j/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 n/ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 l/ q $end
$var wire 1 i/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 o/ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 k/ q $end
$var wire 1 h/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 p/ state $end
$upscope $end
$upscope $end

$scope module IFID_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var wire 1 q/ en $end
$var wire 1 W) D $end
$var wire 1 X) Q $end
$var wire 1 r/ in $end
$var wire 1 s/ out $end

$scope module dff_0 $end
$var wire 1 s/ q $end
$var wire 1 r/ d $end
$var wire 1 u! clk $end
$var wire 1 U- rst $end
$var reg 1 t/ state $end
$upscope $end
$upscope $end
$upscope $end

$scope module decodeStage $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 M) regWriteIn $end
$var wire 1 h& EX_link $end
$var wire 1 U( MEM_link $end
$var wire 1 B& instr [15] $end
$var wire 1 C& instr [14] $end
$var wire 1 D& instr [13] $end
$var wire 1 E& instr [12] $end
$var wire 1 F& instr [11] $end
$var wire 1 G& instr [10] $end
$var wire 1 H& instr [9] $end
$var wire 1 I& instr [8] $end
$var wire 1 J& instr [7] $end
$var wire 1 K& instr [6] $end
$var wire 1 L& instr [5] $end
$var wire 1 M& instr [4] $end
$var wire 1 N& instr [3] $end
$var wire 1 O& instr [2] $end
$var wire 1 P& instr [1] $end
$var wire 1 Q& instr [0] $end
$var wire 1 2& PC_inc [15] $end
$var wire 1 3& PC_inc [14] $end
$var wire 1 4& PC_inc [13] $end
$var wire 1 5& PC_inc [12] $end
$var wire 1 6& PC_inc [11] $end
$var wire 1 7& PC_inc [10] $end
$var wire 1 8& PC_inc [9] $end
$var wire 1 9& PC_inc [8] $end
$var wire 1 :& PC_inc [7] $end
$var wire 1 ;& PC_inc [6] $end
$var wire 1 <& PC_inc [5] $end
$var wire 1 =& PC_inc [4] $end
$var wire 1 >& PC_inc [3] $end
$var wire 1 ?& PC_inc [2] $end
$var wire 1 @& PC_inc [1] $end
$var wire 1 A& PC_inc [0] $end
$var wire 1 K# EX_data [15] $end
$var wire 1 L# EX_data [14] $end
$var wire 1 M# EX_data [13] $end
$var wire 1 N# EX_data [12] $end
$var wire 1 O# EX_data [11] $end
$var wire 1 P# EX_data [10] $end
$var wire 1 Q# EX_data [9] $end
$var wire 1 R# EX_data [8] $end
$var wire 1 S# EX_data [7] $end
$var wire 1 T# EX_data [6] $end
$var wire 1 U# EX_data [5] $end
$var wire 1 V# EX_data [4] $end
$var wire 1 W# EX_data [3] $end
$var wire 1 X# EX_data [2] $end
$var wire 1 Y# EX_data [1] $end
$var wire 1 Z# EX_data [0] $end
$var wire 1 m$ MEM_data [15] $end
$var wire 1 n$ MEM_data [14] $end
$var wire 1 o$ MEM_data [13] $end
$var wire 1 p$ MEM_data [12] $end
$var wire 1 q$ MEM_data [11] $end
$var wire 1 r$ MEM_data [10] $end
$var wire 1 s$ MEM_data [9] $end
$var wire 1 t$ MEM_data [8] $end
$var wire 1 u$ MEM_data [7] $end
$var wire 1 v$ MEM_data [6] $end
$var wire 1 w$ MEM_data [5] $end
$var wire 1 x$ MEM_data [4] $end
$var wire 1 y$ MEM_data [3] $end
$var wire 1 z$ MEM_data [2] $end
$var wire 1 {$ MEM_data [1] $end
$var wire 1 |$ MEM_data [0] $end
$var wire 1 L' EX_PC_inc [15] $end
$var wire 1 M' EX_PC_inc [14] $end
$var wire 1 N' EX_PC_inc [13] $end
$var wire 1 O' EX_PC_inc [12] $end
$var wire 1 P' EX_PC_inc [11] $end
$var wire 1 Q' EX_PC_inc [10] $end
$var wire 1 R' EX_PC_inc [9] $end
$var wire 1 S' EX_PC_inc [8] $end
$var wire 1 T' EX_PC_inc [7] $end
$var wire 1 U' EX_PC_inc [6] $end
$var wire 1 V' EX_PC_inc [5] $end
$var wire 1 W' EX_PC_inc [4] $end
$var wire 1 X' EX_PC_inc [3] $end
$var wire 1 Y' EX_PC_inc [2] $end
$var wire 1 Z' EX_PC_inc [1] $end
$var wire 1 [' EX_PC_inc [0] $end
$var wire 1 i' MEM_PC_inc [15] $end
$var wire 1 j' MEM_PC_inc [14] $end
$var wire 1 k' MEM_PC_inc [13] $end
$var wire 1 l' MEM_PC_inc [12] $end
$var wire 1 m' MEM_PC_inc [11] $end
$var wire 1 n' MEM_PC_inc [10] $end
$var wire 1 o' MEM_PC_inc [9] $end
$var wire 1 p' MEM_PC_inc [8] $end
$var wire 1 q' MEM_PC_inc [7] $end
$var wire 1 r' MEM_PC_inc [6] $end
$var wire 1 s' MEM_PC_inc [5] $end
$var wire 1 t' MEM_PC_inc [4] $end
$var wire 1 u' MEM_PC_inc [3] $end
$var wire 1 v' MEM_PC_inc [2] $end
$var wire 1 w' MEM_PC_inc [1] $end
$var wire 1 x' MEM_PC_inc [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 g( RdIn [2] $end
$var wire 1 h( RdIn [1] $end
$var wire 1 i( RdIn [0] $end
$var wire 1 ^& EX_Rd [2] $end
$var wire 1 _& EX_Rd [1] $end
$var wire 1 `& EX_Rd [0] $end
$var wire 1 Q( MEM_Rd [2] $end
$var wire 1 R( MEM_Rd [1] $end
$var wire 1 S( MEM_Rd [0] $end
$var wire 1 v! err $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 ?% PC_new [15] $end
$var wire 1 @% PC_new [14] $end
$var wire 1 A% PC_new [13] $end
$var wire 1 B% PC_new [12] $end
$var wire 1 C% PC_new [11] $end
$var wire 1 D% PC_new [10] $end
$var wire 1 E% PC_new [9] $end
$var wire 1 F% PC_new [8] $end
$var wire 1 G% PC_new [7] $end
$var wire 1 H% PC_new [6] $end
$var wire 1 I% PC_new [5] $end
$var wire 1 J% PC_new [4] $end
$var wire 1 K% PC_new [3] $end
$var wire 1 L% PC_new [2] $end
$var wire 1 M% PC_new [1] $end
$var wire 1 N% PC_new [0] $end
$var wire 1 +# exImmVal [15] $end
$var wire 1 ,# exImmVal [14] $end
$var wire 1 -# exImmVal [13] $end
$var wire 1 .# exImmVal [12] $end
$var wire 1 /# exImmVal [11] $end
$var wire 1 0# exImmVal [10] $end
$var wire 1 1# exImmVal [9] $end
$var wire 1 2# exImmVal [8] $end
$var wire 1 3# exImmVal [7] $end
$var wire 1 4# exImmVal [6] $end
$var wire 1 5# exImmVal [5] $end
$var wire 1 6# exImmVal [4] $end
$var wire 1 7# exImmVal [3] $end
$var wire 1 8# exImmVal [2] $end
$var wire 1 9# exImmVal [1] $end
$var wire 1 :# exImmVal [0] $end
$var wire 1 :" aluOp [2] $end
$var wire 1 ;" aluOp [1] $end
$var wire 1 <" aluOp [0] $end
$var wire 1 @" jumpCtl [2] $end
$var wire 1 A" jumpCtl [1] $end
$var wire 1 B" jumpCtl [0] $end
$var wire 1 =" branchCtl [2] $end
$var wire 1 >" branchCtl [1] $end
$var wire 1 ?" branchCtl [0] $end
$var wire 1 ." Rs [2] $end
$var wire 1 /" Rs [1] $end
$var wire 1 0" Rs [0] $end
$var wire 1 1" Rt [2] $end
$var wire 1 2" Rt [1] $end
$var wire 1 3" Rt [0] $end
$var wire 1 7" RdOut [2] $end
$var wire 1 8" RdOut [1] $end
$var wire 1 9" RdOut [0] $end
$var wire 1 |! regWriteOut $end
$var wire 1 ~! aluSrc $end
$var wire 1 }! btr $end
$var wire 1 !" memWrite $end
$var wire 1 "" memRead $end
$var wire 1 #" MemToReg $end
$var wire 1 u/ noOp $end
$var wire 1 %" slbi $end
$var wire 1 &" lbi $end
$var wire 1 ," seq $end
$var wire 1 *" sl $end
$var wire 1 +" sco $end
$var wire 1 -" ror $end
$var wire 1 (" PCsrc $end
$var wire 1 P) flush $end
$var wire 1 v/ stu $end
$var wire 1 w/ pc_add [15] $end
$var wire 1 x/ pc_add [14] $end
$var wire 1 y/ pc_add [13] $end
$var wire 1 z/ pc_add [12] $end
$var wire 1 {/ pc_add [11] $end
$var wire 1 |/ pc_add [10] $end
$var wire 1 }/ pc_add [9] $end
$var wire 1 ~/ pc_add [8] $end
$var wire 1 !0 pc_add [7] $end
$var wire 1 "0 pc_add [6] $end
$var wire 1 #0 pc_add [5] $end
$var wire 1 $0 pc_add [4] $end
$var wire 1 %0 pc_add [3] $end
$var wire 1 &0 pc_add [2] $end
$var wire 1 '0 pc_add [1] $end
$var wire 1 (0 pc_add [0] $end
$var wire 1 )0 branch $end

$scope module decodeRegisters $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ." read1RegSel [2] $end
$var wire 1 /" read1RegSel [1] $end
$var wire 1 0" read1RegSel [0] $end
$var wire 1 1" read2RegSel [2] $end
$var wire 1 2" read2RegSel [1] $end
$var wire 1 3" read2RegSel [0] $end
$var wire 1 g( writeRegSel [2] $end
$var wire 1 h( writeRegSel [1] $end
$var wire 1 i( writeRegSel [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 M) writeEn $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 v! err $end
$var wire 1 *0 read1Out [15] $end
$var wire 1 +0 read1Out [14] $end
$var wire 1 ,0 read1Out [13] $end
$var wire 1 -0 read1Out [12] $end
$var wire 1 .0 read1Out [11] $end
$var wire 1 /0 read1Out [10] $end
$var wire 1 00 read1Out [9] $end
$var wire 1 10 read1Out [8] $end
$var wire 1 20 read1Out [7] $end
$var wire 1 30 read1Out [6] $end
$var wire 1 40 read1Out [5] $end
$var wire 1 50 read1Out [4] $end
$var wire 1 60 read1Out [3] $end
$var wire 1 70 read1Out [2] $end
$var wire 1 80 read1Out [1] $end
$var wire 1 90 read1Out [0] $end
$var wire 1 :0 read2Out [15] $end
$var wire 1 ;0 read2Out [14] $end
$var wire 1 <0 read2Out [13] $end
$var wire 1 =0 read2Out [12] $end
$var wire 1 >0 read2Out [11] $end
$var wire 1 ?0 read2Out [10] $end
$var wire 1 @0 read2Out [9] $end
$var wire 1 A0 read2Out [8] $end
$var wire 1 B0 read2Out [7] $end
$var wire 1 C0 read2Out [6] $end
$var wire 1 D0 read2Out [5] $end
$var wire 1 E0 read2Out [4] $end
$var wire 1 F0 read2Out [3] $end
$var wire 1 G0 read2Out [2] $end
$var wire 1 H0 read2Out [1] $end
$var wire 1 I0 read2Out [0] $end

$scope module registers $end
$var parameter 32 J0 N $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ." read1RegSel [2] $end
$var wire 1 /" read1RegSel [1] $end
$var wire 1 0" read1RegSel [0] $end
$var wire 1 1" read2RegSel [2] $end
$var wire 1 2" read2RegSel [1] $end
$var wire 1 3" read2RegSel [0] $end
$var wire 1 g( writeRegSel [2] $end
$var wire 1 h( writeRegSel [1] $end
$var wire 1 i( writeRegSel [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 M) writeEn $end
$var wire 1 *0 read1Data [15] $end
$var wire 1 +0 read1Data [14] $end
$var wire 1 ,0 read1Data [13] $end
$var wire 1 -0 read1Data [12] $end
$var wire 1 .0 read1Data [11] $end
$var wire 1 /0 read1Data [10] $end
$var wire 1 00 read1Data [9] $end
$var wire 1 10 read1Data [8] $end
$var wire 1 20 read1Data [7] $end
$var wire 1 30 read1Data [6] $end
$var wire 1 40 read1Data [5] $end
$var wire 1 50 read1Data [4] $end
$var wire 1 60 read1Data [3] $end
$var wire 1 70 read1Data [2] $end
$var wire 1 80 read1Data [1] $end
$var wire 1 90 read1Data [0] $end
$var wire 1 :0 read2Data [15] $end
$var wire 1 ;0 read2Data [14] $end
$var wire 1 <0 read2Data [13] $end
$var wire 1 =0 read2Data [12] $end
$var wire 1 >0 read2Data [11] $end
$var wire 1 ?0 read2Data [10] $end
$var wire 1 @0 read2Data [9] $end
$var wire 1 A0 read2Data [8] $end
$var wire 1 B0 read2Data [7] $end
$var wire 1 C0 read2Data [6] $end
$var wire 1 D0 read2Data [5] $end
$var wire 1 E0 read2Data [4] $end
$var wire 1 F0 read2Data [3] $end
$var wire 1 G0 read2Data [2] $end
$var wire 1 H0 read2Data [1] $end
$var wire 1 I0 read2Data [0] $end
$var wire 1 v! err $end
$var wire 1 K0 writedec_out [7] $end
$var wire 1 L0 writedec_out [6] $end
$var wire 1 M0 writedec_out [5] $end
$var wire 1 N0 writedec_out [4] $end
$var wire 1 O0 writedec_out [3] $end
$var wire 1 P0 writedec_out [2] $end
$var wire 1 Q0 writedec_out [1] $end
$var wire 1 R0 writedec_out [0] $end
$var wire 1 S0 writeRegSel_dec [7] $end
$var wire 1 T0 writeRegSel_dec [6] $end
$var wire 1 U0 writeRegSel_dec [5] $end
$var wire 1 V0 writeRegSel_dec [4] $end
$var wire 1 W0 writeRegSel_dec [3] $end
$var wire 1 X0 writeRegSel_dec [2] $end
$var wire 1 Y0 writeRegSel_dec [1] $end
$var wire 1 Z0 writeRegSel_dec [0] $end
$var wire 1 [0 R0_out [15] $end
$var wire 1 \0 R0_out [14] $end
$var wire 1 ]0 R0_out [13] $end
$var wire 1 ^0 R0_out [12] $end
$var wire 1 _0 R0_out [11] $end
$var wire 1 `0 R0_out [10] $end
$var wire 1 a0 R0_out [9] $end
$var wire 1 b0 R0_out [8] $end
$var wire 1 c0 R0_out [7] $end
$var wire 1 d0 R0_out [6] $end
$var wire 1 e0 R0_out [5] $end
$var wire 1 f0 R0_out [4] $end
$var wire 1 g0 R0_out [3] $end
$var wire 1 h0 R0_out [2] $end
$var wire 1 i0 R0_out [1] $end
$var wire 1 j0 R0_out [0] $end
$var wire 1 k0 R1_out [15] $end
$var wire 1 l0 R1_out [14] $end
$var wire 1 m0 R1_out [13] $end
$var wire 1 n0 R1_out [12] $end
$var wire 1 o0 R1_out [11] $end
$var wire 1 p0 R1_out [10] $end
$var wire 1 q0 R1_out [9] $end
$var wire 1 r0 R1_out [8] $end
$var wire 1 s0 R1_out [7] $end
$var wire 1 t0 R1_out [6] $end
$var wire 1 u0 R1_out [5] $end
$var wire 1 v0 R1_out [4] $end
$var wire 1 w0 R1_out [3] $end
$var wire 1 x0 R1_out [2] $end
$var wire 1 y0 R1_out [1] $end
$var wire 1 z0 R1_out [0] $end
$var wire 1 {0 R2_out [15] $end
$var wire 1 |0 R2_out [14] $end
$var wire 1 }0 R2_out [13] $end
$var wire 1 ~0 R2_out [12] $end
$var wire 1 !1 R2_out [11] $end
$var wire 1 "1 R2_out [10] $end
$var wire 1 #1 R2_out [9] $end
$var wire 1 $1 R2_out [8] $end
$var wire 1 %1 R2_out [7] $end
$var wire 1 &1 R2_out [6] $end
$var wire 1 '1 R2_out [5] $end
$var wire 1 (1 R2_out [4] $end
$var wire 1 )1 R2_out [3] $end
$var wire 1 *1 R2_out [2] $end
$var wire 1 +1 R2_out [1] $end
$var wire 1 ,1 R2_out [0] $end
$var wire 1 -1 R3_out [15] $end
$var wire 1 .1 R3_out [14] $end
$var wire 1 /1 R3_out [13] $end
$var wire 1 01 R3_out [12] $end
$var wire 1 11 R3_out [11] $end
$var wire 1 21 R3_out [10] $end
$var wire 1 31 R3_out [9] $end
$var wire 1 41 R3_out [8] $end
$var wire 1 51 R3_out [7] $end
$var wire 1 61 R3_out [6] $end
$var wire 1 71 R3_out [5] $end
$var wire 1 81 R3_out [4] $end
$var wire 1 91 R3_out [3] $end
$var wire 1 :1 R3_out [2] $end
$var wire 1 ;1 R3_out [1] $end
$var wire 1 <1 R3_out [0] $end
$var wire 1 =1 R4_out [15] $end
$var wire 1 >1 R4_out [14] $end
$var wire 1 ?1 R4_out [13] $end
$var wire 1 @1 R4_out [12] $end
$var wire 1 A1 R4_out [11] $end
$var wire 1 B1 R4_out [10] $end
$var wire 1 C1 R4_out [9] $end
$var wire 1 D1 R4_out [8] $end
$var wire 1 E1 R4_out [7] $end
$var wire 1 F1 R4_out [6] $end
$var wire 1 G1 R4_out [5] $end
$var wire 1 H1 R4_out [4] $end
$var wire 1 I1 R4_out [3] $end
$var wire 1 J1 R4_out [2] $end
$var wire 1 K1 R4_out [1] $end
$var wire 1 L1 R4_out [0] $end
$var wire 1 M1 R5_out [15] $end
$var wire 1 N1 R5_out [14] $end
$var wire 1 O1 R5_out [13] $end
$var wire 1 P1 R5_out [12] $end
$var wire 1 Q1 R5_out [11] $end
$var wire 1 R1 R5_out [10] $end
$var wire 1 S1 R5_out [9] $end
$var wire 1 T1 R5_out [8] $end
$var wire 1 U1 R5_out [7] $end
$var wire 1 V1 R5_out [6] $end
$var wire 1 W1 R5_out [5] $end
$var wire 1 X1 R5_out [4] $end
$var wire 1 Y1 R5_out [3] $end
$var wire 1 Z1 R5_out [2] $end
$var wire 1 [1 R5_out [1] $end
$var wire 1 \1 R5_out [0] $end
$var wire 1 ]1 R6_out [15] $end
$var wire 1 ^1 R6_out [14] $end
$var wire 1 _1 R6_out [13] $end
$var wire 1 `1 R6_out [12] $end
$var wire 1 a1 R6_out [11] $end
$var wire 1 b1 R6_out [10] $end
$var wire 1 c1 R6_out [9] $end
$var wire 1 d1 R6_out [8] $end
$var wire 1 e1 R6_out [7] $end
$var wire 1 f1 R6_out [6] $end
$var wire 1 g1 R6_out [5] $end
$var wire 1 h1 R6_out [4] $end
$var wire 1 i1 R6_out [3] $end
$var wire 1 j1 R6_out [2] $end
$var wire 1 k1 R6_out [1] $end
$var wire 1 l1 R6_out [0] $end
$var wire 1 m1 R7_out [15] $end
$var wire 1 n1 R7_out [14] $end
$var wire 1 o1 R7_out [13] $end
$var wire 1 p1 R7_out [12] $end
$var wire 1 q1 R7_out [11] $end
$var wire 1 r1 R7_out [10] $end
$var wire 1 s1 R7_out [9] $end
$var wire 1 t1 R7_out [8] $end
$var wire 1 u1 R7_out [7] $end
$var wire 1 v1 R7_out [6] $end
$var wire 1 w1 R7_out [5] $end
$var wire 1 x1 R7_out [4] $end
$var wire 1 y1 R7_out [3] $end
$var wire 1 z1 R7_out [2] $end
$var wire 1 {1 R7_out [1] $end
$var wire 1 |1 R7_out [0] $end
$var wire 1 }1 en0 $end
$var wire 1 ~1 en1 $end
$var wire 1 !2 en2 $end
$var wire 1 "2 en3 $end
$var wire 1 #2 en4 $end
$var wire 1 $2 en5 $end
$var wire 1 %2 en6 $end
$var wire 1 &2 en7 $end

$scope module R0 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 }1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 [0 Q [15] $end
$var wire 1 \0 Q [14] $end
$var wire 1 ]0 Q [13] $end
$var wire 1 ^0 Q [12] $end
$var wire 1 _0 Q [11] $end
$var wire 1 `0 Q [10] $end
$var wire 1 a0 Q [9] $end
$var wire 1 b0 Q [8] $end
$var wire 1 c0 Q [7] $end
$var wire 1 d0 Q [6] $end
$var wire 1 e0 Q [5] $end
$var wire 1 f0 Q [4] $end
$var wire 1 g0 Q [3] $end
$var wire 1 h0 Q [2] $end
$var wire 1 i0 Q [1] $end
$var wire 1 j0 Q [0] $end
$var wire 1 '2 in [15] $end
$var wire 1 (2 in [14] $end
$var wire 1 )2 in [13] $end
$var wire 1 *2 in [12] $end
$var wire 1 +2 in [11] $end
$var wire 1 ,2 in [10] $end
$var wire 1 -2 in [9] $end
$var wire 1 .2 in [8] $end
$var wire 1 /2 in [7] $end
$var wire 1 02 in [6] $end
$var wire 1 12 in [5] $end
$var wire 1 22 in [4] $end
$var wire 1 32 in [3] $end
$var wire 1 42 in [2] $end
$var wire 1 52 in [1] $end
$var wire 1 62 in [0] $end
$var wire 1 72 out [15] $end
$var wire 1 82 out [14] $end
$var wire 1 92 out [13] $end
$var wire 1 :2 out [12] $end
$var wire 1 ;2 out [11] $end
$var wire 1 <2 out [10] $end
$var wire 1 =2 out [9] $end
$var wire 1 >2 out [8] $end
$var wire 1 ?2 out [7] $end
$var wire 1 @2 out [6] $end
$var wire 1 A2 out [5] $end
$var wire 1 B2 out [4] $end
$var wire 1 C2 out [3] $end
$var wire 1 D2 out [2] $end
$var wire 1 E2 out [1] $end
$var wire 1 F2 out [0] $end

$scope module dff_0 $end
$var wire 1 F2 q $end
$var wire 1 62 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 G2 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 E2 q $end
$var wire 1 52 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 H2 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 D2 q $end
$var wire 1 42 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 I2 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 C2 q $end
$var wire 1 32 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 J2 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 B2 q $end
$var wire 1 22 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K2 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 A2 q $end
$var wire 1 12 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L2 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 @2 q $end
$var wire 1 02 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M2 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 ?2 q $end
$var wire 1 /2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N2 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 >2 q $end
$var wire 1 .2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O2 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 =2 q $end
$var wire 1 -2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P2 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 <2 q $end
$var wire 1 ,2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q2 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ;2 q $end
$var wire 1 +2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R2 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 :2 q $end
$var wire 1 *2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S2 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 92 q $end
$var wire 1 )2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T2 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 82 q $end
$var wire 1 (2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U2 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 72 q $end
$var wire 1 '2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V2 state $end
$upscope $end
$upscope $end

$scope module R1 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ~1 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 k0 Q [15] $end
$var wire 1 l0 Q [14] $end
$var wire 1 m0 Q [13] $end
$var wire 1 n0 Q [12] $end
$var wire 1 o0 Q [11] $end
$var wire 1 p0 Q [10] $end
$var wire 1 q0 Q [9] $end
$var wire 1 r0 Q [8] $end
$var wire 1 s0 Q [7] $end
$var wire 1 t0 Q [6] $end
$var wire 1 u0 Q [5] $end
$var wire 1 v0 Q [4] $end
$var wire 1 w0 Q [3] $end
$var wire 1 x0 Q [2] $end
$var wire 1 y0 Q [1] $end
$var wire 1 z0 Q [0] $end
$var wire 1 W2 in [15] $end
$var wire 1 X2 in [14] $end
$var wire 1 Y2 in [13] $end
$var wire 1 Z2 in [12] $end
$var wire 1 [2 in [11] $end
$var wire 1 \2 in [10] $end
$var wire 1 ]2 in [9] $end
$var wire 1 ^2 in [8] $end
$var wire 1 _2 in [7] $end
$var wire 1 `2 in [6] $end
$var wire 1 a2 in [5] $end
$var wire 1 b2 in [4] $end
$var wire 1 c2 in [3] $end
$var wire 1 d2 in [2] $end
$var wire 1 e2 in [1] $end
$var wire 1 f2 in [0] $end
$var wire 1 g2 out [15] $end
$var wire 1 h2 out [14] $end
$var wire 1 i2 out [13] $end
$var wire 1 j2 out [12] $end
$var wire 1 k2 out [11] $end
$var wire 1 l2 out [10] $end
$var wire 1 m2 out [9] $end
$var wire 1 n2 out [8] $end
$var wire 1 o2 out [7] $end
$var wire 1 p2 out [6] $end
$var wire 1 q2 out [5] $end
$var wire 1 r2 out [4] $end
$var wire 1 s2 out [3] $end
$var wire 1 t2 out [2] $end
$var wire 1 u2 out [1] $end
$var wire 1 v2 out [0] $end

$scope module dff_0 $end
$var wire 1 v2 q $end
$var wire 1 f2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 w2 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 u2 q $end
$var wire 1 e2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 x2 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 t2 q $end
$var wire 1 d2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 y2 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 s2 q $end
$var wire 1 c2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 z2 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 r2 q $end
$var wire 1 b2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {2 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 q2 q $end
$var wire 1 a2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |2 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 p2 q $end
$var wire 1 `2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }2 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 o2 q $end
$var wire 1 _2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~2 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 n2 q $end
$var wire 1 ^2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !3 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 m2 q $end
$var wire 1 ]2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "3 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 l2 q $end
$var wire 1 \2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #3 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 k2 q $end
$var wire 1 [2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $3 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 j2 q $end
$var wire 1 Z2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %3 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 i2 q $end
$var wire 1 Y2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &3 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 h2 q $end
$var wire 1 X2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '3 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 g2 q $end
$var wire 1 W2 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (3 state $end
$upscope $end
$upscope $end

$scope module R2 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 !2 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 {0 Q [15] $end
$var wire 1 |0 Q [14] $end
$var wire 1 }0 Q [13] $end
$var wire 1 ~0 Q [12] $end
$var wire 1 !1 Q [11] $end
$var wire 1 "1 Q [10] $end
$var wire 1 #1 Q [9] $end
$var wire 1 $1 Q [8] $end
$var wire 1 %1 Q [7] $end
$var wire 1 &1 Q [6] $end
$var wire 1 '1 Q [5] $end
$var wire 1 (1 Q [4] $end
$var wire 1 )1 Q [3] $end
$var wire 1 *1 Q [2] $end
$var wire 1 +1 Q [1] $end
$var wire 1 ,1 Q [0] $end
$var wire 1 )3 in [15] $end
$var wire 1 *3 in [14] $end
$var wire 1 +3 in [13] $end
$var wire 1 ,3 in [12] $end
$var wire 1 -3 in [11] $end
$var wire 1 .3 in [10] $end
$var wire 1 /3 in [9] $end
$var wire 1 03 in [8] $end
$var wire 1 13 in [7] $end
$var wire 1 23 in [6] $end
$var wire 1 33 in [5] $end
$var wire 1 43 in [4] $end
$var wire 1 53 in [3] $end
$var wire 1 63 in [2] $end
$var wire 1 73 in [1] $end
$var wire 1 83 in [0] $end
$var wire 1 93 out [15] $end
$var wire 1 :3 out [14] $end
$var wire 1 ;3 out [13] $end
$var wire 1 <3 out [12] $end
$var wire 1 =3 out [11] $end
$var wire 1 >3 out [10] $end
$var wire 1 ?3 out [9] $end
$var wire 1 @3 out [8] $end
$var wire 1 A3 out [7] $end
$var wire 1 B3 out [6] $end
$var wire 1 C3 out [5] $end
$var wire 1 D3 out [4] $end
$var wire 1 E3 out [3] $end
$var wire 1 F3 out [2] $end
$var wire 1 G3 out [1] $end
$var wire 1 H3 out [0] $end

$scope module dff_0 $end
$var wire 1 H3 q $end
$var wire 1 83 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 I3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 G3 q $end
$var wire 1 73 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 J3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 F3 q $end
$var wire 1 63 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K3 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 E3 q $end
$var wire 1 53 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L3 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 D3 q $end
$var wire 1 43 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M3 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 C3 q $end
$var wire 1 33 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N3 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 B3 q $end
$var wire 1 23 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O3 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 A3 q $end
$var wire 1 13 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P3 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 @3 q $end
$var wire 1 03 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q3 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 ?3 q $end
$var wire 1 /3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R3 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 >3 q $end
$var wire 1 .3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S3 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 =3 q $end
$var wire 1 -3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T3 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 <3 q $end
$var wire 1 ,3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U3 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ;3 q $end
$var wire 1 +3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V3 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 :3 q $end
$var wire 1 *3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W3 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 93 q $end
$var wire 1 )3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X3 state $end
$upscope $end
$upscope $end

$scope module R3 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 "2 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 -1 Q [15] $end
$var wire 1 .1 Q [14] $end
$var wire 1 /1 Q [13] $end
$var wire 1 01 Q [12] $end
$var wire 1 11 Q [11] $end
$var wire 1 21 Q [10] $end
$var wire 1 31 Q [9] $end
$var wire 1 41 Q [8] $end
$var wire 1 51 Q [7] $end
$var wire 1 61 Q [6] $end
$var wire 1 71 Q [5] $end
$var wire 1 81 Q [4] $end
$var wire 1 91 Q [3] $end
$var wire 1 :1 Q [2] $end
$var wire 1 ;1 Q [1] $end
$var wire 1 <1 Q [0] $end
$var wire 1 Y3 in [15] $end
$var wire 1 Z3 in [14] $end
$var wire 1 [3 in [13] $end
$var wire 1 \3 in [12] $end
$var wire 1 ]3 in [11] $end
$var wire 1 ^3 in [10] $end
$var wire 1 _3 in [9] $end
$var wire 1 `3 in [8] $end
$var wire 1 a3 in [7] $end
$var wire 1 b3 in [6] $end
$var wire 1 c3 in [5] $end
$var wire 1 d3 in [4] $end
$var wire 1 e3 in [3] $end
$var wire 1 f3 in [2] $end
$var wire 1 g3 in [1] $end
$var wire 1 h3 in [0] $end
$var wire 1 i3 out [15] $end
$var wire 1 j3 out [14] $end
$var wire 1 k3 out [13] $end
$var wire 1 l3 out [12] $end
$var wire 1 m3 out [11] $end
$var wire 1 n3 out [10] $end
$var wire 1 o3 out [9] $end
$var wire 1 p3 out [8] $end
$var wire 1 q3 out [7] $end
$var wire 1 r3 out [6] $end
$var wire 1 s3 out [5] $end
$var wire 1 t3 out [4] $end
$var wire 1 u3 out [3] $end
$var wire 1 v3 out [2] $end
$var wire 1 w3 out [1] $end
$var wire 1 x3 out [0] $end

$scope module dff_0 $end
$var wire 1 x3 q $end
$var wire 1 h3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 y3 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 w3 q $end
$var wire 1 g3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 z3 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 v3 q $end
$var wire 1 f3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {3 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 u3 q $end
$var wire 1 e3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |3 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 t3 q $end
$var wire 1 d3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }3 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 s3 q $end
$var wire 1 c3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~3 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 r3 q $end
$var wire 1 b3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !4 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 q3 q $end
$var wire 1 a3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "4 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 p3 q $end
$var wire 1 `3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #4 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 o3 q $end
$var wire 1 _3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $4 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 n3 q $end
$var wire 1 ^3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %4 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 m3 q $end
$var wire 1 ]3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &4 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 l3 q $end
$var wire 1 \3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '4 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 k3 q $end
$var wire 1 [3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (4 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 j3 q $end
$var wire 1 Z3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 )4 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 i3 q $end
$var wire 1 Y3 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 *4 state $end
$upscope $end
$upscope $end

$scope module R4 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 #2 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 =1 Q [15] $end
$var wire 1 >1 Q [14] $end
$var wire 1 ?1 Q [13] $end
$var wire 1 @1 Q [12] $end
$var wire 1 A1 Q [11] $end
$var wire 1 B1 Q [10] $end
$var wire 1 C1 Q [9] $end
$var wire 1 D1 Q [8] $end
$var wire 1 E1 Q [7] $end
$var wire 1 F1 Q [6] $end
$var wire 1 G1 Q [5] $end
$var wire 1 H1 Q [4] $end
$var wire 1 I1 Q [3] $end
$var wire 1 J1 Q [2] $end
$var wire 1 K1 Q [1] $end
$var wire 1 L1 Q [0] $end
$var wire 1 +4 in [15] $end
$var wire 1 ,4 in [14] $end
$var wire 1 -4 in [13] $end
$var wire 1 .4 in [12] $end
$var wire 1 /4 in [11] $end
$var wire 1 04 in [10] $end
$var wire 1 14 in [9] $end
$var wire 1 24 in [8] $end
$var wire 1 34 in [7] $end
$var wire 1 44 in [6] $end
$var wire 1 54 in [5] $end
$var wire 1 64 in [4] $end
$var wire 1 74 in [3] $end
$var wire 1 84 in [2] $end
$var wire 1 94 in [1] $end
$var wire 1 :4 in [0] $end
$var wire 1 ;4 out [15] $end
$var wire 1 <4 out [14] $end
$var wire 1 =4 out [13] $end
$var wire 1 >4 out [12] $end
$var wire 1 ?4 out [11] $end
$var wire 1 @4 out [10] $end
$var wire 1 A4 out [9] $end
$var wire 1 B4 out [8] $end
$var wire 1 C4 out [7] $end
$var wire 1 D4 out [6] $end
$var wire 1 E4 out [5] $end
$var wire 1 F4 out [4] $end
$var wire 1 G4 out [3] $end
$var wire 1 H4 out [2] $end
$var wire 1 I4 out [1] $end
$var wire 1 J4 out [0] $end

$scope module dff_0 $end
$var wire 1 J4 q $end
$var wire 1 :4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 K4 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 I4 q $end
$var wire 1 94 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L4 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 H4 q $end
$var wire 1 84 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M4 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 G4 q $end
$var wire 1 74 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N4 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 F4 q $end
$var wire 1 64 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O4 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 E4 q $end
$var wire 1 54 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P4 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 D4 q $end
$var wire 1 44 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q4 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 C4 q $end
$var wire 1 34 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R4 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 B4 q $end
$var wire 1 24 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S4 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 A4 q $end
$var wire 1 14 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T4 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 @4 q $end
$var wire 1 04 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U4 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ?4 q $end
$var wire 1 /4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V4 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 >4 q $end
$var wire 1 .4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W4 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 =4 q $end
$var wire 1 -4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X4 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 <4 q $end
$var wire 1 ,4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y4 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ;4 q $end
$var wire 1 +4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z4 state $end
$upscope $end
$upscope $end

$scope module R5 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 $2 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 M1 Q [15] $end
$var wire 1 N1 Q [14] $end
$var wire 1 O1 Q [13] $end
$var wire 1 P1 Q [12] $end
$var wire 1 Q1 Q [11] $end
$var wire 1 R1 Q [10] $end
$var wire 1 S1 Q [9] $end
$var wire 1 T1 Q [8] $end
$var wire 1 U1 Q [7] $end
$var wire 1 V1 Q [6] $end
$var wire 1 W1 Q [5] $end
$var wire 1 X1 Q [4] $end
$var wire 1 Y1 Q [3] $end
$var wire 1 Z1 Q [2] $end
$var wire 1 [1 Q [1] $end
$var wire 1 \1 Q [0] $end
$var wire 1 [4 in [15] $end
$var wire 1 \4 in [14] $end
$var wire 1 ]4 in [13] $end
$var wire 1 ^4 in [12] $end
$var wire 1 _4 in [11] $end
$var wire 1 `4 in [10] $end
$var wire 1 a4 in [9] $end
$var wire 1 b4 in [8] $end
$var wire 1 c4 in [7] $end
$var wire 1 d4 in [6] $end
$var wire 1 e4 in [5] $end
$var wire 1 f4 in [4] $end
$var wire 1 g4 in [3] $end
$var wire 1 h4 in [2] $end
$var wire 1 i4 in [1] $end
$var wire 1 j4 in [0] $end
$var wire 1 k4 out [15] $end
$var wire 1 l4 out [14] $end
$var wire 1 m4 out [13] $end
$var wire 1 n4 out [12] $end
$var wire 1 o4 out [11] $end
$var wire 1 p4 out [10] $end
$var wire 1 q4 out [9] $end
$var wire 1 r4 out [8] $end
$var wire 1 s4 out [7] $end
$var wire 1 t4 out [6] $end
$var wire 1 u4 out [5] $end
$var wire 1 v4 out [4] $end
$var wire 1 w4 out [3] $end
$var wire 1 x4 out [2] $end
$var wire 1 y4 out [1] $end
$var wire 1 z4 out [0] $end

$scope module dff_0 $end
$var wire 1 z4 q $end
$var wire 1 j4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {4 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 y4 q $end
$var wire 1 i4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |4 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 x4 q $end
$var wire 1 h4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }4 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 w4 q $end
$var wire 1 g4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~4 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 v4 q $end
$var wire 1 f4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !5 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 u4 q $end
$var wire 1 e4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "5 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 t4 q $end
$var wire 1 d4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #5 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 s4 q $end
$var wire 1 c4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $5 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 r4 q $end
$var wire 1 b4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %5 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 q4 q $end
$var wire 1 a4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &5 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 p4 q $end
$var wire 1 `4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '5 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 o4 q $end
$var wire 1 _4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (5 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 n4 q $end
$var wire 1 ^4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 )5 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 m4 q $end
$var wire 1 ]4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 *5 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 l4 q $end
$var wire 1 \4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 +5 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 k4 q $end
$var wire 1 [4 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ,5 state $end
$upscope $end
$upscope $end

$scope module R6 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 %2 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 ]1 Q [15] $end
$var wire 1 ^1 Q [14] $end
$var wire 1 _1 Q [13] $end
$var wire 1 `1 Q [12] $end
$var wire 1 a1 Q [11] $end
$var wire 1 b1 Q [10] $end
$var wire 1 c1 Q [9] $end
$var wire 1 d1 Q [8] $end
$var wire 1 e1 Q [7] $end
$var wire 1 f1 Q [6] $end
$var wire 1 g1 Q [5] $end
$var wire 1 h1 Q [4] $end
$var wire 1 i1 Q [3] $end
$var wire 1 j1 Q [2] $end
$var wire 1 k1 Q [1] $end
$var wire 1 l1 Q [0] $end
$var wire 1 -5 in [15] $end
$var wire 1 .5 in [14] $end
$var wire 1 /5 in [13] $end
$var wire 1 05 in [12] $end
$var wire 1 15 in [11] $end
$var wire 1 25 in [10] $end
$var wire 1 35 in [9] $end
$var wire 1 45 in [8] $end
$var wire 1 55 in [7] $end
$var wire 1 65 in [6] $end
$var wire 1 75 in [5] $end
$var wire 1 85 in [4] $end
$var wire 1 95 in [3] $end
$var wire 1 :5 in [2] $end
$var wire 1 ;5 in [1] $end
$var wire 1 <5 in [0] $end
$var wire 1 =5 out [15] $end
$var wire 1 >5 out [14] $end
$var wire 1 ?5 out [13] $end
$var wire 1 @5 out [12] $end
$var wire 1 A5 out [11] $end
$var wire 1 B5 out [10] $end
$var wire 1 C5 out [9] $end
$var wire 1 D5 out [8] $end
$var wire 1 E5 out [7] $end
$var wire 1 F5 out [6] $end
$var wire 1 G5 out [5] $end
$var wire 1 H5 out [4] $end
$var wire 1 I5 out [3] $end
$var wire 1 J5 out [2] $end
$var wire 1 K5 out [1] $end
$var wire 1 L5 out [0] $end

$scope module dff_0 $end
$var wire 1 L5 q $end
$var wire 1 <5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 M5 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 K5 q $end
$var wire 1 ;5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 N5 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 J5 q $end
$var wire 1 :5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 O5 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 I5 q $end
$var wire 1 95 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 P5 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 H5 q $end
$var wire 1 85 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q5 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 G5 q $end
$var wire 1 75 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 R5 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 F5 q $end
$var wire 1 65 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 S5 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 E5 q $end
$var wire 1 55 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 T5 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 D5 q $end
$var wire 1 45 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U5 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 C5 q $end
$var wire 1 35 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V5 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 B5 q $end
$var wire 1 25 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W5 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 A5 q $end
$var wire 1 15 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X5 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 @5 q $end
$var wire 1 05 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y5 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 ?5 q $end
$var wire 1 /5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z5 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 >5 q $end
$var wire 1 .5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [5 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 =5 q $end
$var wire 1 -5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 \5 state $end
$upscope $end
$upscope $end

$scope module R7 $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 &2 en $end
$var wire 1 ]$ D [15] $end
$var wire 1 ^$ D [14] $end
$var wire 1 _$ D [13] $end
$var wire 1 `$ D [12] $end
$var wire 1 a$ D [11] $end
$var wire 1 b$ D [10] $end
$var wire 1 c$ D [9] $end
$var wire 1 d$ D [8] $end
$var wire 1 e$ D [7] $end
$var wire 1 f$ D [6] $end
$var wire 1 g$ D [5] $end
$var wire 1 h$ D [4] $end
$var wire 1 i$ D [3] $end
$var wire 1 j$ D [2] $end
$var wire 1 k$ D [1] $end
$var wire 1 l$ D [0] $end
$var wire 1 m1 Q [15] $end
$var wire 1 n1 Q [14] $end
$var wire 1 o1 Q [13] $end
$var wire 1 p1 Q [12] $end
$var wire 1 q1 Q [11] $end
$var wire 1 r1 Q [10] $end
$var wire 1 s1 Q [9] $end
$var wire 1 t1 Q [8] $end
$var wire 1 u1 Q [7] $end
$var wire 1 v1 Q [6] $end
$var wire 1 w1 Q [5] $end
$var wire 1 x1 Q [4] $end
$var wire 1 y1 Q [3] $end
$var wire 1 z1 Q [2] $end
$var wire 1 {1 Q [1] $end
$var wire 1 |1 Q [0] $end
$var wire 1 ]5 in [15] $end
$var wire 1 ^5 in [14] $end
$var wire 1 _5 in [13] $end
$var wire 1 `5 in [12] $end
$var wire 1 a5 in [11] $end
$var wire 1 b5 in [10] $end
$var wire 1 c5 in [9] $end
$var wire 1 d5 in [8] $end
$var wire 1 e5 in [7] $end
$var wire 1 f5 in [6] $end
$var wire 1 g5 in [5] $end
$var wire 1 h5 in [4] $end
$var wire 1 i5 in [3] $end
$var wire 1 j5 in [2] $end
$var wire 1 k5 in [1] $end
$var wire 1 l5 in [0] $end
$var wire 1 m5 out [15] $end
$var wire 1 n5 out [14] $end
$var wire 1 o5 out [13] $end
$var wire 1 p5 out [12] $end
$var wire 1 q5 out [11] $end
$var wire 1 r5 out [10] $end
$var wire 1 s5 out [9] $end
$var wire 1 t5 out [8] $end
$var wire 1 u5 out [7] $end
$var wire 1 v5 out [6] $end
$var wire 1 w5 out [5] $end
$var wire 1 x5 out [4] $end
$var wire 1 y5 out [3] $end
$var wire 1 z5 out [2] $end
$var wire 1 {5 out [1] $end
$var wire 1 |5 out [0] $end

$scope module dff_0 $end
$var wire 1 |5 q $end
$var wire 1 l5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }5 state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 {5 q $end
$var wire 1 k5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~5 state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 z5 q $end
$var wire 1 j5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !6 state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 y5 q $end
$var wire 1 i5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "6 state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 x5 q $end
$var wire 1 h5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #6 state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 w5 q $end
$var wire 1 g5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $6 state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 v5 q $end
$var wire 1 f5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %6 state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 u5 q $end
$var wire 1 e5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &6 state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 t5 q $end
$var wire 1 d5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '6 state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 s5 q $end
$var wire 1 c5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (6 state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 r5 q $end
$var wire 1 b5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 )6 state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 q5 q $end
$var wire 1 a5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 *6 state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 p5 q $end
$var wire 1 `5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 +6 state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 o5 q $end
$var wire 1 _5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ,6 state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 n5 q $end
$var wire 1 ^5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 -6 state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 m5 q $end
$var wire 1 ]5 d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 .6 state $end
$upscope $end
$upscope $end

$scope module decoder_write $end
$var wire 1 g( in [2] $end
$var wire 1 h( in [1] $end
$var wire 1 i( in [0] $end
$var wire 1 S0 out [7] $end
$var wire 1 T0 out [6] $end
$var wire 1 U0 out [5] $end
$var wire 1 V0 out [4] $end
$var wire 1 W0 out [3] $end
$var wire 1 X0 out [2] $end
$var wire 1 Y0 out [1] $end
$var wire 1 Z0 out [0] $end
$upscope $end

$scope module read1mux $end
$var wire 1 ." sel [2] $end
$var wire 1 /" sel [1] $end
$var wire 1 0" sel [0] $end
$var wire 1 [0 in0 [15] $end
$var wire 1 \0 in0 [14] $end
$var wire 1 ]0 in0 [13] $end
$var wire 1 ^0 in0 [12] $end
$var wire 1 _0 in0 [11] $end
$var wire 1 `0 in0 [10] $end
$var wire 1 a0 in0 [9] $end
$var wire 1 b0 in0 [8] $end
$var wire 1 c0 in0 [7] $end
$var wire 1 d0 in0 [6] $end
$var wire 1 e0 in0 [5] $end
$var wire 1 f0 in0 [4] $end
$var wire 1 g0 in0 [3] $end
$var wire 1 h0 in0 [2] $end
$var wire 1 i0 in0 [1] $end
$var wire 1 j0 in0 [0] $end
$var wire 1 k0 in1 [15] $end
$var wire 1 l0 in1 [14] $end
$var wire 1 m0 in1 [13] $end
$var wire 1 n0 in1 [12] $end
$var wire 1 o0 in1 [11] $end
$var wire 1 p0 in1 [10] $end
$var wire 1 q0 in1 [9] $end
$var wire 1 r0 in1 [8] $end
$var wire 1 s0 in1 [7] $end
$var wire 1 t0 in1 [6] $end
$var wire 1 u0 in1 [5] $end
$var wire 1 v0 in1 [4] $end
$var wire 1 w0 in1 [3] $end
$var wire 1 x0 in1 [2] $end
$var wire 1 y0 in1 [1] $end
$var wire 1 z0 in1 [0] $end
$var wire 1 {0 in2 [15] $end
$var wire 1 |0 in2 [14] $end
$var wire 1 }0 in2 [13] $end
$var wire 1 ~0 in2 [12] $end
$var wire 1 !1 in2 [11] $end
$var wire 1 "1 in2 [10] $end
$var wire 1 #1 in2 [9] $end
$var wire 1 $1 in2 [8] $end
$var wire 1 %1 in2 [7] $end
$var wire 1 &1 in2 [6] $end
$var wire 1 '1 in2 [5] $end
$var wire 1 (1 in2 [4] $end
$var wire 1 )1 in2 [3] $end
$var wire 1 *1 in2 [2] $end
$var wire 1 +1 in2 [1] $end
$var wire 1 ,1 in2 [0] $end
$var wire 1 -1 in3 [15] $end
$var wire 1 .1 in3 [14] $end
$var wire 1 /1 in3 [13] $end
$var wire 1 01 in3 [12] $end
$var wire 1 11 in3 [11] $end
$var wire 1 21 in3 [10] $end
$var wire 1 31 in3 [9] $end
$var wire 1 41 in3 [8] $end
$var wire 1 51 in3 [7] $end
$var wire 1 61 in3 [6] $end
$var wire 1 71 in3 [5] $end
$var wire 1 81 in3 [4] $end
$var wire 1 91 in3 [3] $end
$var wire 1 :1 in3 [2] $end
$var wire 1 ;1 in3 [1] $end
$var wire 1 <1 in3 [0] $end
$var wire 1 =1 in4 [15] $end
$var wire 1 >1 in4 [14] $end
$var wire 1 ?1 in4 [13] $end
$var wire 1 @1 in4 [12] $end
$var wire 1 A1 in4 [11] $end
$var wire 1 B1 in4 [10] $end
$var wire 1 C1 in4 [9] $end
$var wire 1 D1 in4 [8] $end
$var wire 1 E1 in4 [7] $end
$var wire 1 F1 in4 [6] $end
$var wire 1 G1 in4 [5] $end
$var wire 1 H1 in4 [4] $end
$var wire 1 I1 in4 [3] $end
$var wire 1 J1 in4 [2] $end
$var wire 1 K1 in4 [1] $end
$var wire 1 L1 in4 [0] $end
$var wire 1 M1 in5 [15] $end
$var wire 1 N1 in5 [14] $end
$var wire 1 O1 in5 [13] $end
$var wire 1 P1 in5 [12] $end
$var wire 1 Q1 in5 [11] $end
$var wire 1 R1 in5 [10] $end
$var wire 1 S1 in5 [9] $end
$var wire 1 T1 in5 [8] $end
$var wire 1 U1 in5 [7] $end
$var wire 1 V1 in5 [6] $end
$var wire 1 W1 in5 [5] $end
$var wire 1 X1 in5 [4] $end
$var wire 1 Y1 in5 [3] $end
$var wire 1 Z1 in5 [2] $end
$var wire 1 [1 in5 [1] $end
$var wire 1 \1 in5 [0] $end
$var wire 1 ]1 in6 [15] $end
$var wire 1 ^1 in6 [14] $end
$var wire 1 _1 in6 [13] $end
$var wire 1 `1 in6 [12] $end
$var wire 1 a1 in6 [11] $end
$var wire 1 b1 in6 [10] $end
$var wire 1 c1 in6 [9] $end
$var wire 1 d1 in6 [8] $end
$var wire 1 e1 in6 [7] $end
$var wire 1 f1 in6 [6] $end
$var wire 1 g1 in6 [5] $end
$var wire 1 h1 in6 [4] $end
$var wire 1 i1 in6 [3] $end
$var wire 1 j1 in6 [2] $end
$var wire 1 k1 in6 [1] $end
$var wire 1 l1 in6 [0] $end
$var wire 1 m1 in7 [15] $end
$var wire 1 n1 in7 [14] $end
$var wire 1 o1 in7 [13] $end
$var wire 1 p1 in7 [12] $end
$var wire 1 q1 in7 [11] $end
$var wire 1 r1 in7 [10] $end
$var wire 1 s1 in7 [9] $end
$var wire 1 t1 in7 [8] $end
$var wire 1 u1 in7 [7] $end
$var wire 1 v1 in7 [6] $end
$var wire 1 w1 in7 [5] $end
$var wire 1 x1 in7 [4] $end
$var wire 1 y1 in7 [3] $end
$var wire 1 z1 in7 [2] $end
$var wire 1 {1 in7 [1] $end
$var wire 1 |1 in7 [0] $end
$var reg 16 /6 out [15:0] $end
$upscope $end

$scope module read2mux $end
$var wire 1 1" sel [2] $end
$var wire 1 2" sel [1] $end
$var wire 1 3" sel [0] $end
$var wire 1 [0 in0 [15] $end
$var wire 1 \0 in0 [14] $end
$var wire 1 ]0 in0 [13] $end
$var wire 1 ^0 in0 [12] $end
$var wire 1 _0 in0 [11] $end
$var wire 1 `0 in0 [10] $end
$var wire 1 a0 in0 [9] $end
$var wire 1 b0 in0 [8] $end
$var wire 1 c0 in0 [7] $end
$var wire 1 d0 in0 [6] $end
$var wire 1 e0 in0 [5] $end
$var wire 1 f0 in0 [4] $end
$var wire 1 g0 in0 [3] $end
$var wire 1 h0 in0 [2] $end
$var wire 1 i0 in0 [1] $end
$var wire 1 j0 in0 [0] $end
$var wire 1 k0 in1 [15] $end
$var wire 1 l0 in1 [14] $end
$var wire 1 m0 in1 [13] $end
$var wire 1 n0 in1 [12] $end
$var wire 1 o0 in1 [11] $end
$var wire 1 p0 in1 [10] $end
$var wire 1 q0 in1 [9] $end
$var wire 1 r0 in1 [8] $end
$var wire 1 s0 in1 [7] $end
$var wire 1 t0 in1 [6] $end
$var wire 1 u0 in1 [5] $end
$var wire 1 v0 in1 [4] $end
$var wire 1 w0 in1 [3] $end
$var wire 1 x0 in1 [2] $end
$var wire 1 y0 in1 [1] $end
$var wire 1 z0 in1 [0] $end
$var wire 1 {0 in2 [15] $end
$var wire 1 |0 in2 [14] $end
$var wire 1 }0 in2 [13] $end
$var wire 1 ~0 in2 [12] $end
$var wire 1 !1 in2 [11] $end
$var wire 1 "1 in2 [10] $end
$var wire 1 #1 in2 [9] $end
$var wire 1 $1 in2 [8] $end
$var wire 1 %1 in2 [7] $end
$var wire 1 &1 in2 [6] $end
$var wire 1 '1 in2 [5] $end
$var wire 1 (1 in2 [4] $end
$var wire 1 )1 in2 [3] $end
$var wire 1 *1 in2 [2] $end
$var wire 1 +1 in2 [1] $end
$var wire 1 ,1 in2 [0] $end
$var wire 1 -1 in3 [15] $end
$var wire 1 .1 in3 [14] $end
$var wire 1 /1 in3 [13] $end
$var wire 1 01 in3 [12] $end
$var wire 1 11 in3 [11] $end
$var wire 1 21 in3 [10] $end
$var wire 1 31 in3 [9] $end
$var wire 1 41 in3 [8] $end
$var wire 1 51 in3 [7] $end
$var wire 1 61 in3 [6] $end
$var wire 1 71 in3 [5] $end
$var wire 1 81 in3 [4] $end
$var wire 1 91 in3 [3] $end
$var wire 1 :1 in3 [2] $end
$var wire 1 ;1 in3 [1] $end
$var wire 1 <1 in3 [0] $end
$var wire 1 =1 in4 [15] $end
$var wire 1 >1 in4 [14] $end
$var wire 1 ?1 in4 [13] $end
$var wire 1 @1 in4 [12] $end
$var wire 1 A1 in4 [11] $end
$var wire 1 B1 in4 [10] $end
$var wire 1 C1 in4 [9] $end
$var wire 1 D1 in4 [8] $end
$var wire 1 E1 in4 [7] $end
$var wire 1 F1 in4 [6] $end
$var wire 1 G1 in4 [5] $end
$var wire 1 H1 in4 [4] $end
$var wire 1 I1 in4 [3] $end
$var wire 1 J1 in4 [2] $end
$var wire 1 K1 in4 [1] $end
$var wire 1 L1 in4 [0] $end
$var wire 1 M1 in5 [15] $end
$var wire 1 N1 in5 [14] $end
$var wire 1 O1 in5 [13] $end
$var wire 1 P1 in5 [12] $end
$var wire 1 Q1 in5 [11] $end
$var wire 1 R1 in5 [10] $end
$var wire 1 S1 in5 [9] $end
$var wire 1 T1 in5 [8] $end
$var wire 1 U1 in5 [7] $end
$var wire 1 V1 in5 [6] $end
$var wire 1 W1 in5 [5] $end
$var wire 1 X1 in5 [4] $end
$var wire 1 Y1 in5 [3] $end
$var wire 1 Z1 in5 [2] $end
$var wire 1 [1 in5 [1] $end
$var wire 1 \1 in5 [0] $end
$var wire 1 ]1 in6 [15] $end
$var wire 1 ^1 in6 [14] $end
$var wire 1 _1 in6 [13] $end
$var wire 1 `1 in6 [12] $end
$var wire 1 a1 in6 [11] $end
$var wire 1 b1 in6 [10] $end
$var wire 1 c1 in6 [9] $end
$var wire 1 d1 in6 [8] $end
$var wire 1 e1 in6 [7] $end
$var wire 1 f1 in6 [6] $end
$var wire 1 g1 in6 [5] $end
$var wire 1 h1 in6 [4] $end
$var wire 1 i1 in6 [3] $end
$var wire 1 j1 in6 [2] $end
$var wire 1 k1 in6 [1] $end
$var wire 1 l1 in6 [0] $end
$var wire 1 m1 in7 [15] $end
$var wire 1 n1 in7 [14] $end
$var wire 1 o1 in7 [13] $end
$var wire 1 p1 in7 [12] $end
$var wire 1 q1 in7 [11] $end
$var wire 1 r1 in7 [10] $end
$var wire 1 s1 in7 [9] $end
$var wire 1 t1 in7 [8] $end
$var wire 1 u1 in7 [7] $end
$var wire 1 v1 in7 [6] $end
$var wire 1 w1 in7 [5] $end
$var wire 1 x1 in7 [4] $end
$var wire 1 y1 in7 [3] $end
$var wire 1 z1 in7 [2] $end
$var wire 1 {1 in7 [1] $end
$var wire 1 |1 in7 [0] $end
$var reg 16 06 out [15:0] $end
$upscope $end
$upscope $end
$upscope $end

$scope module extension $end
$var wire 1 B& instr [15] $end
$var wire 1 C& instr [14] $end
$var wire 1 D& instr [13] $end
$var wire 1 E& instr [12] $end
$var wire 1 F& instr [11] $end
$var wire 1 G& instr [10] $end
$var wire 1 H& instr [9] $end
$var wire 1 I& instr [8] $end
$var wire 1 J& instr [7] $end
$var wire 1 K& instr [6] $end
$var wire 1 L& instr [5] $end
$var wire 1 M& instr [4] $end
$var wire 1 N& instr [3] $end
$var wire 1 O& instr [2] $end
$var wire 1 P& instr [1] $end
$var wire 1 Q& instr [0] $end
$var wire 1 +# extVal [15] $end
$var wire 1 ,# extVal [14] $end
$var wire 1 -# extVal [13] $end
$var wire 1 .# extVal [12] $end
$var wire 1 /# extVal [11] $end
$var wire 1 0# extVal [10] $end
$var wire 1 1# extVal [9] $end
$var wire 1 2# extVal [8] $end
$var wire 1 3# extVal [7] $end
$var wire 1 4# extVal [6] $end
$var wire 1 5# extVal [5] $end
$var wire 1 6# extVal [4] $end
$var wire 1 7# extVal [3] $end
$var wire 1 8# extVal [2] $end
$var wire 1 9# extVal [1] $end
$var wire 1 :# extVal [0] $end
$var wire 1 16 jumpimm [15] $end
$var wire 1 26 jumpimm [14] $end
$var wire 1 36 jumpimm [13] $end
$var wire 1 46 jumpimm [12] $end
$var wire 1 56 jumpimm [11] $end
$var wire 1 66 jumpimm [10] $end
$var wire 1 76 jumpimm [9] $end
$var wire 1 86 jumpimm [8] $end
$var wire 1 96 jumpimm [7] $end
$var wire 1 :6 jumpimm [6] $end
$var wire 1 ;6 jumpimm [5] $end
$var wire 1 <6 jumpimm [4] $end
$var wire 1 =6 jumpimm [3] $end
$var wire 1 >6 jumpimm [2] $end
$var wire 1 ?6 jumpimm [1] $end
$var wire 1 @6 jumpimm [0] $end
$var wire 1 A6 sign5to16 [15] $end
$var wire 1 B6 sign5to16 [14] $end
$var wire 1 C6 sign5to16 [13] $end
$var wire 1 D6 sign5to16 [12] $end
$var wire 1 E6 sign5to16 [11] $end
$var wire 1 F6 sign5to16 [10] $end
$var wire 1 G6 sign5to16 [9] $end
$var wire 1 H6 sign5to16 [8] $end
$var wire 1 I6 sign5to16 [7] $end
$var wire 1 J6 sign5to16 [6] $end
$var wire 1 K6 sign5to16 [5] $end
$var wire 1 L6 sign5to16 [4] $end
$var wire 1 M6 sign5to16 [3] $end
$var wire 1 N6 sign5to16 [2] $end
$var wire 1 O6 sign5to16 [1] $end
$var wire 1 P6 sign5to16 [0] $end
$var wire 1 Q6 zero5to16 [15] $end
$var wire 1 R6 zero5to16 [14] $end
$var wire 1 S6 zero5to16 [13] $end
$var wire 1 T6 zero5to16 [12] $end
$var wire 1 U6 zero5to16 [11] $end
$var wire 1 V6 zero5to16 [10] $end
$var wire 1 W6 zero5to16 [9] $end
$var wire 1 X6 zero5to16 [8] $end
$var wire 1 Y6 zero5to16 [7] $end
$var wire 1 Z6 zero5to16 [6] $end
$var wire 1 [6 zero5to16 [5] $end
$var wire 1 \6 zero5to16 [4] $end
$var wire 1 ]6 zero5to16 [3] $end
$var wire 1 ^6 zero5to16 [2] $end
$var wire 1 _6 zero5to16 [1] $end
$var wire 1 `6 zero5to16 [0] $end
$var wire 1 a6 sign8to16 [15] $end
$var wire 1 b6 sign8to16 [14] $end
$var wire 1 c6 sign8to16 [13] $end
$var wire 1 d6 sign8to16 [12] $end
$var wire 1 e6 sign8to16 [11] $end
$var wire 1 f6 sign8to16 [10] $end
$var wire 1 g6 sign8to16 [9] $end
$var wire 1 h6 sign8to16 [8] $end
$var wire 1 i6 sign8to16 [7] $end
$var wire 1 j6 sign8to16 [6] $end
$var wire 1 k6 sign8to16 [5] $end
$var wire 1 l6 sign8to16 [4] $end
$var wire 1 m6 sign8to16 [3] $end
$var wire 1 n6 sign8to16 [2] $end
$var wire 1 o6 sign8to16 [1] $end
$var wire 1 p6 sign8to16 [0] $end
$var wire 1 q6 zero8to16 [15] $end
$var wire 1 r6 zero8to16 [14] $end
$var wire 1 s6 zero8to16 [13] $end
$var wire 1 t6 zero8to16 [12] $end
$var wire 1 u6 zero8to16 [11] $end
$var wire 1 v6 zero8to16 [10] $end
$var wire 1 w6 zero8to16 [9] $end
$var wire 1 x6 zero8to16 [8] $end
$var wire 1 y6 zero8to16 [7] $end
$var wire 1 z6 zero8to16 [6] $end
$var wire 1 {6 zero8to16 [5] $end
$var wire 1 |6 zero8to16 [4] $end
$var wire 1 }6 zero8to16 [3] $end
$var wire 1 ~6 zero8to16 [2] $end
$var wire 1 !7 zero8to16 [1] $end
$var wire 1 "7 zero8to16 [0] $end
$var wire 1 #7 sign11to16 [15] $end
$var wire 1 $7 sign11to16 [14] $end
$var wire 1 %7 sign11to16 [13] $end
$var wire 1 &7 sign11to16 [12] $end
$var wire 1 '7 sign11to16 [11] $end
$var wire 1 (7 sign11to16 [10] $end
$var wire 1 )7 sign11to16 [9] $end
$var wire 1 *7 sign11to16 [8] $end
$var wire 1 +7 sign11to16 [7] $end
$var wire 1 ,7 sign11to16 [6] $end
$var wire 1 -7 sign11to16 [5] $end
$var wire 1 .7 sign11to16 [4] $end
$var wire 1 /7 sign11to16 [3] $end
$var wire 1 07 sign11to16 [2] $end
$var wire 1 17 sign11to16 [1] $end
$var wire 1 27 sign11to16 [0] $end
$upscope $end

$scope module jb_pc_add $end
$var parameter 32 37 N $end
$var wire 1 47 A [15] $end
$var wire 1 57 A [14] $end
$var wire 1 67 A [13] $end
$var wire 1 77 A [12] $end
$var wire 1 87 A [11] $end
$var wire 1 97 A [10] $end
$var wire 1 :7 A [9] $end
$var wire 1 ;7 A [8] $end
$var wire 1 <7 A [7] $end
$var wire 1 =7 A [6] $end
$var wire 1 >7 A [5] $end
$var wire 1 ?7 A [4] $end
$var wire 1 @7 A [3] $end
$var wire 1 A7 A [2] $end
$var wire 1 B7 A [1] $end
$var wire 1 C7 A [0] $end
$var wire 1 +# B [15] $end
$var wire 1 ,# B [14] $end
$var wire 1 -# B [13] $end
$var wire 1 .# B [12] $end
$var wire 1 /# B [11] $end
$var wire 1 0# B [10] $end
$var wire 1 1# B [9] $end
$var wire 1 2# B [8] $end
$var wire 1 3# B [7] $end
$var wire 1 4# B [6] $end
$var wire 1 5# B [5] $end
$var wire 1 6# B [4] $end
$var wire 1 7# B [3] $end
$var wire 1 8# B [2] $end
$var wire 1 9# B [1] $end
$var wire 1 :# B [0] $end
$var wire 1 D7 C_in $end
$var wire 1 ?% S [15] $end
$var wire 1 @% S [14] $end
$var wire 1 A% S [13] $end
$var wire 1 B% S [12] $end
$var wire 1 C% S [11] $end
$var wire 1 D% S [10] $end
$var wire 1 E% S [9] $end
$var wire 1 F% S [8] $end
$var wire 1 G% S [7] $end
$var wire 1 H% S [6] $end
$var wire 1 I% S [5] $end
$var wire 1 J% S [4] $end
$var wire 1 K% S [3] $end
$var wire 1 L% S [2] $end
$var wire 1 M% S [1] $end
$var wire 1 N% S [0] $end
$var wire 1 E7 C_out $end
$var wire 1 F7 C0 $end
$var wire 1 G7 C1 $end
$var wire 1 H7 C2 $end
$var wire 1 I7 P0 $end
$var wire 1 J7 P0_bar $end
$var wire 1 K7 P1 $end
$var wire 1 L7 P1_bar $end
$var wire 1 M7 P2 $end
$var wire 1 N7 P2_bar $end
$var wire 1 O7 P3 $end
$var wire 1 P7 P3_bar $end
$var wire 1 Q7 G0 $end
$var wire 1 R7 G0_bar $end
$var wire 1 S7 G1 $end
$var wire 1 T7 G1_bar $end
$var wire 1 U7 G2 $end
$var wire 1 V7 G2_bar $end
$var wire 1 W7 G3 $end
$var wire 1 X7 G3_bar $end
$var wire 1 Y7 nand2_c0_0_out $end
$var wire 1 Z7 nand2_c1_0_out $end
$var wire 1 [7 nand2_c2_0_out $end
$var wire 1 \7 nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 ]7 N $end
$var wire 1 @7 A [3] $end
$var wire 1 A7 A [2] $end
$var wire 1 B7 A [1] $end
$var wire 1 C7 A [0] $end
$var wire 1 7# B [3] $end
$var wire 1 8# B [2] $end
$var wire 1 9# B [1] $end
$var wire 1 :# B [0] $end
$var wire 1 D7 C_in $end
$var wire 1 K% S [3] $end
$var wire 1 L% S [2] $end
$var wire 1 M% S [1] $end
$var wire 1 N% S [0] $end
$var wire 1 I7 P $end
$var wire 1 Q7 G $end
$var wire 1 ^7 C_out $end
$var wire 1 _7 c0 $end
$var wire 1 `7 c1 $end
$var wire 1 a7 c2 $end
$var wire 1 b7 p0 $end
$var wire 1 c7 g0 $end
$var wire 1 d7 p1 $end
$var wire 1 e7 g1 $end
$var wire 1 f7 p2 $end
$var wire 1 g7 g2 $end
$var wire 1 h7 p3 $end
$var wire 1 i7 g3 $end
$var wire 1 j7 g0_bar $end
$var wire 1 k7 g1_bar $end
$var wire 1 l7 g2_bar $end
$var wire 1 m7 g3_bar $end
$var wire 1 n7 nand2_c0_0_out $end
$var wire 1 o7 nand2_c1_0_out $end
$var wire 1 p7 nand2_c2_0_out $end
$var wire 1 q7 nand2_c3_0_out $end
$var wire 1 r7 nand2_p3_p2 $end
$var wire 1 s7 nand2_p1_p0 $end
$var wire 1 t7 nand2_p3g2_out $end
$var wire 1 u7 nand2_p3p2g1_out $end
$var wire 1 v7 nand3_G_0_out $end
$var wire 1 w7 nand2_p1g0_out $end
$var wire 1 x7 nor2_G_0_out $end
$var wire 1 y7 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 c7 in1 $end
$var wire 1 j7 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 b7 in1 $end
$var wire 1 D7 in2 $end
$var wire 1 n7 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 j7 in1 $end
$var wire 1 n7 in2 $end
$var wire 1 _7 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 e7 in1 $end
$var wire 1 k7 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 d7 in1 $end
$var wire 1 _7 in2 $end
$var wire 1 o7 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 k7 in1 $end
$var wire 1 o7 in2 $end
$var wire 1 `7 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 g7 in1 $end
$var wire 1 l7 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 f7 in1 $end
$var wire 1 `7 in2 $end
$var wire 1 p7 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 l7 in1 $end
$var wire 1 p7 in2 $end
$var wire 1 a7 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 i7 in1 $end
$var wire 1 m7 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 h7 in1 $end
$var wire 1 a7 in2 $end
$var wire 1 q7 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 m7 in1 $end
$var wire 1 q7 in2 $end
$var wire 1 ^7 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 h7 in1 $end
$var wire 1 f7 in2 $end
$var wire 1 r7 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 d7 in1 $end
$var wire 1 b7 in2 $end
$var wire 1 s7 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 r7 in1 $end
$var wire 1 s7 in2 $end
$var wire 1 I7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 h7 in1 $end
$var wire 1 g7 in2 $end
$var wire 1 t7 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 h7 in1 $end
$var wire 1 f7 in2 $end
$var wire 1 e7 in3 $end
$var wire 1 u7 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 m7 in1 $end
$var wire 1 t7 in2 $end
$var wire 1 u7 in3 $end
$var wire 1 v7 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 d7 in1 $end
$var wire 1 c7 in2 $end
$var wire 1 w7 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 r7 in1 $end
$var wire 1 w7 in2 $end
$var wire 1 x7 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 v7 in1 $end
$var wire 1 x7 in2 $end
$var wire 1 y7 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 y7 in1 $end
$var wire 1 Q7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 C7 A $end
$var wire 1 :# B $end
$var wire 1 D7 C_in $end
$var wire 1 b7 p $end
$var wire 1 c7 g $end
$var wire 1 N% S $end
$var wire 1 z7 C_out $end
$var wire 1 {7 g_bar $end
$var wire 1 |7 p_bar $end
$var wire 1 }7 nand2_1_out $end
$var wire 1 ~7 nand2_2_out $end
$var wire 1 !8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 C7 in1 $end
$var wire 1 :# in2 $end
$var wire 1 {7 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 {7 in1 $end
$var wire 1 c7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 C7 in1 $end
$var wire 1 :# in2 $end
$var wire 1 |7 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 |7 in1 $end
$var wire 1 b7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 C7 in1 $end
$var wire 1 :# in2 $end
$var wire 1 }7 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 C7 in1 $end
$var wire 1 D7 in2 $end
$var wire 1 ~7 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 :# in1 $end
$var wire 1 D7 in2 $end
$var wire 1 !8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 }7 in1 $end
$var wire 1 ~7 in2 $end
$var wire 1 !8 in3 $end
$var wire 1 z7 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 C7 in1 $end
$var wire 1 :# in2 $end
$var wire 1 D7 in3 $end
$var wire 1 N% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 B7 A $end
$var wire 1 9# B $end
$var wire 1 _7 C_in $end
$var wire 1 d7 p $end
$var wire 1 e7 g $end
$var wire 1 M% S $end
$var wire 1 "8 C_out $end
$var wire 1 #8 g_bar $end
$var wire 1 $8 p_bar $end
$var wire 1 %8 nand2_1_out $end
$var wire 1 &8 nand2_2_out $end
$var wire 1 '8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 B7 in1 $end
$var wire 1 9# in2 $end
$var wire 1 #8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 #8 in1 $end
$var wire 1 e7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 B7 in1 $end
$var wire 1 9# in2 $end
$var wire 1 $8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 $8 in1 $end
$var wire 1 d7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 B7 in1 $end
$var wire 1 9# in2 $end
$var wire 1 %8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 B7 in1 $end
$var wire 1 _7 in2 $end
$var wire 1 &8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 9# in1 $end
$var wire 1 _7 in2 $end
$var wire 1 '8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 %8 in1 $end
$var wire 1 &8 in2 $end
$var wire 1 '8 in3 $end
$var wire 1 "8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 B7 in1 $end
$var wire 1 9# in2 $end
$var wire 1 _7 in3 $end
$var wire 1 M% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 A7 A $end
$var wire 1 8# B $end
$var wire 1 `7 C_in $end
$var wire 1 f7 p $end
$var wire 1 g7 g $end
$var wire 1 L% S $end
$var wire 1 (8 C_out $end
$var wire 1 )8 g_bar $end
$var wire 1 *8 p_bar $end
$var wire 1 +8 nand2_1_out $end
$var wire 1 ,8 nand2_2_out $end
$var wire 1 -8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 A7 in1 $end
$var wire 1 8# in2 $end
$var wire 1 )8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 )8 in1 $end
$var wire 1 g7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 A7 in1 $end
$var wire 1 8# in2 $end
$var wire 1 *8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 *8 in1 $end
$var wire 1 f7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 A7 in1 $end
$var wire 1 8# in2 $end
$var wire 1 +8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 A7 in1 $end
$var wire 1 `7 in2 $end
$var wire 1 ,8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 8# in1 $end
$var wire 1 `7 in2 $end
$var wire 1 -8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 +8 in1 $end
$var wire 1 ,8 in2 $end
$var wire 1 -8 in3 $end
$var wire 1 (8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 A7 in1 $end
$var wire 1 8# in2 $end
$var wire 1 `7 in3 $end
$var wire 1 L% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 @7 A $end
$var wire 1 7# B $end
$var wire 1 a7 C_in $end
$var wire 1 h7 p $end
$var wire 1 i7 g $end
$var wire 1 K% S $end
$var wire 1 .8 C_out $end
$var wire 1 /8 g_bar $end
$var wire 1 08 p_bar $end
$var wire 1 18 nand2_1_out $end
$var wire 1 28 nand2_2_out $end
$var wire 1 38 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 @7 in1 $end
$var wire 1 7# in2 $end
$var wire 1 /8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 /8 in1 $end
$var wire 1 i7 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 @7 in1 $end
$var wire 1 7# in2 $end
$var wire 1 08 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 08 in1 $end
$var wire 1 h7 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 @7 in1 $end
$var wire 1 7# in2 $end
$var wire 1 18 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 @7 in1 $end
$var wire 1 a7 in2 $end
$var wire 1 28 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 7# in1 $end
$var wire 1 a7 in2 $end
$var wire 1 38 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 18 in1 $end
$var wire 1 28 in2 $end
$var wire 1 38 in3 $end
$var wire 1 .8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 @7 in1 $end
$var wire 1 7# in2 $end
$var wire 1 a7 in3 $end
$var wire 1 K% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 48 N $end
$var wire 1 <7 A [3] $end
$var wire 1 =7 A [2] $end
$var wire 1 >7 A [1] $end
$var wire 1 ?7 A [0] $end
$var wire 1 3# B [3] $end
$var wire 1 4# B [2] $end
$var wire 1 5# B [1] $end
$var wire 1 6# B [0] $end
$var wire 1 F7 C_in $end
$var wire 1 G% S [3] $end
$var wire 1 H% S [2] $end
$var wire 1 I% S [1] $end
$var wire 1 J% S [0] $end
$var wire 1 K7 P $end
$var wire 1 S7 G $end
$var wire 1 58 C_out $end
$var wire 1 68 c0 $end
$var wire 1 78 c1 $end
$var wire 1 88 c2 $end
$var wire 1 98 p0 $end
$var wire 1 :8 g0 $end
$var wire 1 ;8 p1 $end
$var wire 1 <8 g1 $end
$var wire 1 =8 p2 $end
$var wire 1 >8 g2 $end
$var wire 1 ?8 p3 $end
$var wire 1 @8 g3 $end
$var wire 1 A8 g0_bar $end
$var wire 1 B8 g1_bar $end
$var wire 1 C8 g2_bar $end
$var wire 1 D8 g3_bar $end
$var wire 1 E8 nand2_c0_0_out $end
$var wire 1 F8 nand2_c1_0_out $end
$var wire 1 G8 nand2_c2_0_out $end
$var wire 1 H8 nand2_c3_0_out $end
$var wire 1 I8 nand2_p3_p2 $end
$var wire 1 J8 nand2_p1_p0 $end
$var wire 1 K8 nand2_p3g2_out $end
$var wire 1 L8 nand2_p3p2g1_out $end
$var wire 1 M8 nand3_G_0_out $end
$var wire 1 N8 nand2_p1g0_out $end
$var wire 1 O8 nor2_G_0_out $end
$var wire 1 P8 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 :8 in1 $end
$var wire 1 A8 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 98 in1 $end
$var wire 1 F7 in2 $end
$var wire 1 E8 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 A8 in1 $end
$var wire 1 E8 in2 $end
$var wire 1 68 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 <8 in1 $end
$var wire 1 B8 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 ;8 in1 $end
$var wire 1 68 in2 $end
$var wire 1 F8 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 B8 in1 $end
$var wire 1 F8 in2 $end
$var wire 1 78 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 >8 in1 $end
$var wire 1 C8 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 =8 in1 $end
$var wire 1 78 in2 $end
$var wire 1 G8 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 C8 in1 $end
$var wire 1 G8 in2 $end
$var wire 1 88 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 @8 in1 $end
$var wire 1 D8 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ?8 in1 $end
$var wire 1 88 in2 $end
$var wire 1 H8 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 D8 in1 $end
$var wire 1 H8 in2 $end
$var wire 1 58 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 ?8 in1 $end
$var wire 1 =8 in2 $end
$var wire 1 I8 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 ;8 in1 $end
$var wire 1 98 in2 $end
$var wire 1 J8 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 I8 in1 $end
$var wire 1 J8 in2 $end
$var wire 1 K7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 ?8 in1 $end
$var wire 1 >8 in2 $end
$var wire 1 K8 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 ?8 in1 $end
$var wire 1 =8 in2 $end
$var wire 1 <8 in3 $end
$var wire 1 L8 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 D8 in1 $end
$var wire 1 K8 in2 $end
$var wire 1 L8 in3 $end
$var wire 1 M8 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 ;8 in1 $end
$var wire 1 :8 in2 $end
$var wire 1 N8 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 I8 in1 $end
$var wire 1 N8 in2 $end
$var wire 1 O8 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 M8 in1 $end
$var wire 1 O8 in2 $end
$var wire 1 P8 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 P8 in1 $end
$var wire 1 S7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ?7 A $end
$var wire 1 6# B $end
$var wire 1 F7 C_in $end
$var wire 1 98 p $end
$var wire 1 :8 g $end
$var wire 1 J% S $end
$var wire 1 Q8 C_out $end
$var wire 1 R8 g_bar $end
$var wire 1 S8 p_bar $end
$var wire 1 T8 nand2_1_out $end
$var wire 1 U8 nand2_2_out $end
$var wire 1 V8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ?7 in1 $end
$var wire 1 6# in2 $end
$var wire 1 R8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 R8 in1 $end
$var wire 1 :8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ?7 in1 $end
$var wire 1 6# in2 $end
$var wire 1 S8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 S8 in1 $end
$var wire 1 98 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ?7 in1 $end
$var wire 1 6# in2 $end
$var wire 1 T8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ?7 in1 $end
$var wire 1 F7 in2 $end
$var wire 1 U8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 6# in1 $end
$var wire 1 F7 in2 $end
$var wire 1 V8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 T8 in1 $end
$var wire 1 U8 in2 $end
$var wire 1 V8 in3 $end
$var wire 1 Q8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ?7 in1 $end
$var wire 1 6# in2 $end
$var wire 1 F7 in3 $end
$var wire 1 J% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 >7 A $end
$var wire 1 5# B $end
$var wire 1 68 C_in $end
$var wire 1 ;8 p $end
$var wire 1 <8 g $end
$var wire 1 I% S $end
$var wire 1 W8 C_out $end
$var wire 1 X8 g_bar $end
$var wire 1 Y8 p_bar $end
$var wire 1 Z8 nand2_1_out $end
$var wire 1 [8 nand2_2_out $end
$var wire 1 \8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 >7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 X8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 X8 in1 $end
$var wire 1 <8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 >7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 Y8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 Y8 in1 $end
$var wire 1 ;8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 >7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 Z8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 >7 in1 $end
$var wire 1 68 in2 $end
$var wire 1 [8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 5# in1 $end
$var wire 1 68 in2 $end
$var wire 1 \8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 Z8 in1 $end
$var wire 1 [8 in2 $end
$var wire 1 \8 in3 $end
$var wire 1 W8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 >7 in1 $end
$var wire 1 5# in2 $end
$var wire 1 68 in3 $end
$var wire 1 I% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 =7 A $end
$var wire 1 4# B $end
$var wire 1 78 C_in $end
$var wire 1 =8 p $end
$var wire 1 >8 g $end
$var wire 1 H% S $end
$var wire 1 ]8 C_out $end
$var wire 1 ^8 g_bar $end
$var wire 1 _8 p_bar $end
$var wire 1 `8 nand2_1_out $end
$var wire 1 a8 nand2_2_out $end
$var wire 1 b8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 =7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 ^8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ^8 in1 $end
$var wire 1 >8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 =7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 _8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 _8 in1 $end
$var wire 1 =8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 =7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 `8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 =7 in1 $end
$var wire 1 78 in2 $end
$var wire 1 a8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 4# in1 $end
$var wire 1 78 in2 $end
$var wire 1 b8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 `8 in1 $end
$var wire 1 a8 in2 $end
$var wire 1 b8 in3 $end
$var wire 1 ]8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 =7 in1 $end
$var wire 1 4# in2 $end
$var wire 1 78 in3 $end
$var wire 1 H% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 <7 A $end
$var wire 1 3# B $end
$var wire 1 88 C_in $end
$var wire 1 ?8 p $end
$var wire 1 @8 g $end
$var wire 1 G% S $end
$var wire 1 c8 C_out $end
$var wire 1 d8 g_bar $end
$var wire 1 e8 p_bar $end
$var wire 1 f8 nand2_1_out $end
$var wire 1 g8 nand2_2_out $end
$var wire 1 h8 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 <7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 d8 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 d8 in1 $end
$var wire 1 @8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 <7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 e8 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 e8 in1 $end
$var wire 1 ?8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 <7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 f8 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 <7 in1 $end
$var wire 1 88 in2 $end
$var wire 1 g8 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 3# in1 $end
$var wire 1 88 in2 $end
$var wire 1 h8 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 f8 in1 $end
$var wire 1 g8 in2 $end
$var wire 1 h8 in3 $end
$var wire 1 c8 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 <7 in1 $end
$var wire 1 3# in2 $end
$var wire 1 88 in3 $end
$var wire 1 G% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 i8 N $end
$var wire 1 87 A [3] $end
$var wire 1 97 A [2] $end
$var wire 1 :7 A [1] $end
$var wire 1 ;7 A [0] $end
$var wire 1 /# B [3] $end
$var wire 1 0# B [2] $end
$var wire 1 1# B [1] $end
$var wire 1 2# B [0] $end
$var wire 1 G7 C_in $end
$var wire 1 C% S [3] $end
$var wire 1 D% S [2] $end
$var wire 1 E% S [1] $end
$var wire 1 F% S [0] $end
$var wire 1 M7 P $end
$var wire 1 U7 G $end
$var wire 1 j8 C_out $end
$var wire 1 k8 c0 $end
$var wire 1 l8 c1 $end
$var wire 1 m8 c2 $end
$var wire 1 n8 p0 $end
$var wire 1 o8 g0 $end
$var wire 1 p8 p1 $end
$var wire 1 q8 g1 $end
$var wire 1 r8 p2 $end
$var wire 1 s8 g2 $end
$var wire 1 t8 p3 $end
$var wire 1 u8 g3 $end
$var wire 1 v8 g0_bar $end
$var wire 1 w8 g1_bar $end
$var wire 1 x8 g2_bar $end
$var wire 1 y8 g3_bar $end
$var wire 1 z8 nand2_c0_0_out $end
$var wire 1 {8 nand2_c1_0_out $end
$var wire 1 |8 nand2_c2_0_out $end
$var wire 1 }8 nand2_c3_0_out $end
$var wire 1 ~8 nand2_p3_p2 $end
$var wire 1 !9 nand2_p1_p0 $end
$var wire 1 "9 nand2_p3g2_out $end
$var wire 1 #9 nand2_p3p2g1_out $end
$var wire 1 $9 nand3_G_0_out $end
$var wire 1 %9 nand2_p1g0_out $end
$var wire 1 &9 nor2_G_0_out $end
$var wire 1 '9 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 o8 in1 $end
$var wire 1 v8 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 n8 in1 $end
$var wire 1 G7 in2 $end
$var wire 1 z8 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 v8 in1 $end
$var wire 1 z8 in2 $end
$var wire 1 k8 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 q8 in1 $end
$var wire 1 w8 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 p8 in1 $end
$var wire 1 k8 in2 $end
$var wire 1 {8 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 w8 in1 $end
$var wire 1 {8 in2 $end
$var wire 1 l8 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 s8 in1 $end
$var wire 1 x8 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 r8 in1 $end
$var wire 1 l8 in2 $end
$var wire 1 |8 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 x8 in1 $end
$var wire 1 |8 in2 $end
$var wire 1 m8 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 u8 in1 $end
$var wire 1 y8 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 t8 in1 $end
$var wire 1 m8 in2 $end
$var wire 1 }8 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 y8 in1 $end
$var wire 1 }8 in2 $end
$var wire 1 j8 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 t8 in1 $end
$var wire 1 r8 in2 $end
$var wire 1 ~8 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 p8 in1 $end
$var wire 1 n8 in2 $end
$var wire 1 !9 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 ~8 in1 $end
$var wire 1 !9 in2 $end
$var wire 1 M7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 t8 in1 $end
$var wire 1 s8 in2 $end
$var wire 1 "9 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 t8 in1 $end
$var wire 1 r8 in2 $end
$var wire 1 q8 in3 $end
$var wire 1 #9 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 y8 in1 $end
$var wire 1 "9 in2 $end
$var wire 1 #9 in3 $end
$var wire 1 $9 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 p8 in1 $end
$var wire 1 o8 in2 $end
$var wire 1 %9 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 ~8 in1 $end
$var wire 1 %9 in2 $end
$var wire 1 &9 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 $9 in1 $end
$var wire 1 &9 in2 $end
$var wire 1 '9 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 '9 in1 $end
$var wire 1 U7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ;7 A $end
$var wire 1 2# B $end
$var wire 1 G7 C_in $end
$var wire 1 n8 p $end
$var wire 1 o8 g $end
$var wire 1 F% S $end
$var wire 1 (9 C_out $end
$var wire 1 )9 g_bar $end
$var wire 1 *9 p_bar $end
$var wire 1 +9 nand2_1_out $end
$var wire 1 ,9 nand2_2_out $end
$var wire 1 -9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ;7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 )9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 )9 in1 $end
$var wire 1 o8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ;7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 *9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 *9 in1 $end
$var wire 1 n8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ;7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 +9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ;7 in1 $end
$var wire 1 G7 in2 $end
$var wire 1 ,9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 2# in1 $end
$var wire 1 G7 in2 $end
$var wire 1 -9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 +9 in1 $end
$var wire 1 ,9 in2 $end
$var wire 1 -9 in3 $end
$var wire 1 (9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ;7 in1 $end
$var wire 1 2# in2 $end
$var wire 1 G7 in3 $end
$var wire 1 F% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 :7 A $end
$var wire 1 1# B $end
$var wire 1 k8 C_in $end
$var wire 1 p8 p $end
$var wire 1 q8 g $end
$var wire 1 E% S $end
$var wire 1 .9 C_out $end
$var wire 1 /9 g_bar $end
$var wire 1 09 p_bar $end
$var wire 1 19 nand2_1_out $end
$var wire 1 29 nand2_2_out $end
$var wire 1 39 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 :7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 /9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 /9 in1 $end
$var wire 1 q8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 :7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 09 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 09 in1 $end
$var wire 1 p8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 :7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 19 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 :7 in1 $end
$var wire 1 k8 in2 $end
$var wire 1 29 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 1# in1 $end
$var wire 1 k8 in2 $end
$var wire 1 39 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 19 in1 $end
$var wire 1 29 in2 $end
$var wire 1 39 in3 $end
$var wire 1 .9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 :7 in1 $end
$var wire 1 1# in2 $end
$var wire 1 k8 in3 $end
$var wire 1 E% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 97 A $end
$var wire 1 0# B $end
$var wire 1 l8 C_in $end
$var wire 1 r8 p $end
$var wire 1 s8 g $end
$var wire 1 D% S $end
$var wire 1 49 C_out $end
$var wire 1 59 g_bar $end
$var wire 1 69 p_bar $end
$var wire 1 79 nand2_1_out $end
$var wire 1 89 nand2_2_out $end
$var wire 1 99 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 97 in1 $end
$var wire 1 0# in2 $end
$var wire 1 59 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 59 in1 $end
$var wire 1 s8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 97 in1 $end
$var wire 1 0# in2 $end
$var wire 1 69 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 69 in1 $end
$var wire 1 r8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 97 in1 $end
$var wire 1 0# in2 $end
$var wire 1 79 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 97 in1 $end
$var wire 1 l8 in2 $end
$var wire 1 89 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 0# in1 $end
$var wire 1 l8 in2 $end
$var wire 1 99 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 79 in1 $end
$var wire 1 89 in2 $end
$var wire 1 99 in3 $end
$var wire 1 49 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 97 in1 $end
$var wire 1 0# in2 $end
$var wire 1 l8 in3 $end
$var wire 1 D% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 87 A $end
$var wire 1 /# B $end
$var wire 1 m8 C_in $end
$var wire 1 t8 p $end
$var wire 1 u8 g $end
$var wire 1 C% S $end
$var wire 1 :9 C_out $end
$var wire 1 ;9 g_bar $end
$var wire 1 <9 p_bar $end
$var wire 1 =9 nand2_1_out $end
$var wire 1 >9 nand2_2_out $end
$var wire 1 ?9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 87 in1 $end
$var wire 1 /# in2 $end
$var wire 1 ;9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ;9 in1 $end
$var wire 1 u8 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 87 in1 $end
$var wire 1 /# in2 $end
$var wire 1 <9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 <9 in1 $end
$var wire 1 t8 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 87 in1 $end
$var wire 1 /# in2 $end
$var wire 1 =9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 87 in1 $end
$var wire 1 m8 in2 $end
$var wire 1 >9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 /# in1 $end
$var wire 1 m8 in2 $end
$var wire 1 ?9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 =9 in1 $end
$var wire 1 >9 in2 $end
$var wire 1 ?9 in3 $end
$var wire 1 :9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 87 in1 $end
$var wire 1 /# in2 $end
$var wire 1 m8 in3 $end
$var wire 1 C% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 @9 N $end
$var wire 1 47 A [3] $end
$var wire 1 57 A [2] $end
$var wire 1 67 A [1] $end
$var wire 1 77 A [0] $end
$var wire 1 +# B [3] $end
$var wire 1 ,# B [2] $end
$var wire 1 -# B [1] $end
$var wire 1 .# B [0] $end
$var wire 1 H7 C_in $end
$var wire 1 ?% S [3] $end
$var wire 1 @% S [2] $end
$var wire 1 A% S [1] $end
$var wire 1 B% S [0] $end
$var wire 1 O7 P $end
$var wire 1 W7 G $end
$var wire 1 A9 C_out $end
$var wire 1 B9 c0 $end
$var wire 1 C9 c1 $end
$var wire 1 D9 c2 $end
$var wire 1 E9 p0 $end
$var wire 1 F9 g0 $end
$var wire 1 G9 p1 $end
$var wire 1 H9 g1 $end
$var wire 1 I9 p2 $end
$var wire 1 J9 g2 $end
$var wire 1 K9 p3 $end
$var wire 1 L9 g3 $end
$var wire 1 M9 g0_bar $end
$var wire 1 N9 g1_bar $end
$var wire 1 O9 g2_bar $end
$var wire 1 P9 g3_bar $end
$var wire 1 Q9 nand2_c0_0_out $end
$var wire 1 R9 nand2_c1_0_out $end
$var wire 1 S9 nand2_c2_0_out $end
$var wire 1 T9 nand2_c3_0_out $end
$var wire 1 U9 nand2_p3_p2 $end
$var wire 1 V9 nand2_p1_p0 $end
$var wire 1 W9 nand2_p3g2_out $end
$var wire 1 X9 nand2_p3p2g1_out $end
$var wire 1 Y9 nand3_G_0_out $end
$var wire 1 Z9 nand2_p1g0_out $end
$var wire 1 [9 nor2_G_0_out $end
$var wire 1 \9 G_bar $end

$scope module not1_c0_0 $end
$var wire 1 F9 in1 $end
$var wire 1 M9 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 E9 in1 $end
$var wire 1 H7 in2 $end
$var wire 1 Q9 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 M9 in1 $end
$var wire 1 Q9 in2 $end
$var wire 1 B9 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 H9 in1 $end
$var wire 1 N9 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 G9 in1 $end
$var wire 1 B9 in2 $end
$var wire 1 R9 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 N9 in1 $end
$var wire 1 R9 in2 $end
$var wire 1 C9 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 J9 in1 $end
$var wire 1 O9 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 I9 in1 $end
$var wire 1 C9 in2 $end
$var wire 1 S9 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 O9 in1 $end
$var wire 1 S9 in2 $end
$var wire 1 D9 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 L9 in1 $end
$var wire 1 P9 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 K9 in1 $end
$var wire 1 D9 in2 $end
$var wire 1 T9 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 P9 in1 $end
$var wire 1 T9 in2 $end
$var wire 1 A9 out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 K9 in1 $end
$var wire 1 I9 in2 $end
$var wire 1 U9 out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 G9 in1 $end
$var wire 1 E9 in2 $end
$var wire 1 V9 out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 U9 in1 $end
$var wire 1 V9 in2 $end
$var wire 1 O7 out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 K9 in1 $end
$var wire 1 J9 in2 $end
$var wire 1 W9 out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 K9 in1 $end
$var wire 1 I9 in2 $end
$var wire 1 H9 in3 $end
$var wire 1 X9 out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 P9 in1 $end
$var wire 1 W9 in2 $end
$var wire 1 X9 in3 $end
$var wire 1 Y9 out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 G9 in1 $end
$var wire 1 F9 in2 $end
$var wire 1 Z9 out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 U9 in1 $end
$var wire 1 Z9 in2 $end
$var wire 1 [9 out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 Y9 in1 $end
$var wire 1 [9 in2 $end
$var wire 1 \9 out $end
$upscope $end

$scope module not1_G $end
$var wire 1 \9 in1 $end
$var wire 1 W7 out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 77 A $end
$var wire 1 .# B $end
$var wire 1 H7 C_in $end
$var wire 1 E9 p $end
$var wire 1 F9 g $end
$var wire 1 B% S $end
$var wire 1 ]9 C_out $end
$var wire 1 ^9 g_bar $end
$var wire 1 _9 p_bar $end
$var wire 1 `9 nand2_1_out $end
$var wire 1 a9 nand2_2_out $end
$var wire 1 b9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 77 in1 $end
$var wire 1 .# in2 $end
$var wire 1 ^9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ^9 in1 $end
$var wire 1 F9 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 77 in1 $end
$var wire 1 .# in2 $end
$var wire 1 _9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 _9 in1 $end
$var wire 1 E9 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 77 in1 $end
$var wire 1 .# in2 $end
$var wire 1 `9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 77 in1 $end
$var wire 1 H7 in2 $end
$var wire 1 a9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 .# in1 $end
$var wire 1 H7 in2 $end
$var wire 1 b9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 `9 in1 $end
$var wire 1 a9 in2 $end
$var wire 1 b9 in3 $end
$var wire 1 ]9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 77 in1 $end
$var wire 1 .# in2 $end
$var wire 1 H7 in3 $end
$var wire 1 B% out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 67 A $end
$var wire 1 -# B $end
$var wire 1 B9 C_in $end
$var wire 1 G9 p $end
$var wire 1 H9 g $end
$var wire 1 A% S $end
$var wire 1 c9 C_out $end
$var wire 1 d9 g_bar $end
$var wire 1 e9 p_bar $end
$var wire 1 f9 nand2_1_out $end
$var wire 1 g9 nand2_2_out $end
$var wire 1 h9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 67 in1 $end
$var wire 1 -# in2 $end
$var wire 1 d9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 d9 in1 $end
$var wire 1 H9 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 67 in1 $end
$var wire 1 -# in2 $end
$var wire 1 e9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 e9 in1 $end
$var wire 1 G9 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 67 in1 $end
$var wire 1 -# in2 $end
$var wire 1 f9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 67 in1 $end
$var wire 1 B9 in2 $end
$var wire 1 g9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 -# in1 $end
$var wire 1 B9 in2 $end
$var wire 1 h9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 f9 in1 $end
$var wire 1 g9 in2 $end
$var wire 1 h9 in3 $end
$var wire 1 c9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 67 in1 $end
$var wire 1 -# in2 $end
$var wire 1 B9 in3 $end
$var wire 1 A% out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 57 A $end
$var wire 1 ,# B $end
$var wire 1 C9 C_in $end
$var wire 1 I9 p $end
$var wire 1 J9 g $end
$var wire 1 @% S $end
$var wire 1 i9 C_out $end
$var wire 1 j9 g_bar $end
$var wire 1 k9 p_bar $end
$var wire 1 l9 nand2_1_out $end
$var wire 1 m9 nand2_2_out $end
$var wire 1 n9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 57 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 j9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 j9 in1 $end
$var wire 1 J9 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 57 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 k9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 k9 in1 $end
$var wire 1 I9 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 57 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 l9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 57 in1 $end
$var wire 1 C9 in2 $end
$var wire 1 m9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ,# in1 $end
$var wire 1 C9 in2 $end
$var wire 1 n9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 l9 in1 $end
$var wire 1 m9 in2 $end
$var wire 1 n9 in3 $end
$var wire 1 i9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 57 in1 $end
$var wire 1 ,# in2 $end
$var wire 1 C9 in3 $end
$var wire 1 @% out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 47 A $end
$var wire 1 +# B $end
$var wire 1 D9 C_in $end
$var wire 1 K9 p $end
$var wire 1 L9 g $end
$var wire 1 ?% S $end
$var wire 1 o9 C_out $end
$var wire 1 p9 g_bar $end
$var wire 1 q9 p_bar $end
$var wire 1 r9 nand2_1_out $end
$var wire 1 s9 nand2_2_out $end
$var wire 1 t9 nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 47 in1 $end
$var wire 1 +# in2 $end
$var wire 1 p9 out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 p9 in1 $end
$var wire 1 L9 out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 47 in1 $end
$var wire 1 +# in2 $end
$var wire 1 q9 out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 q9 in1 $end
$var wire 1 K9 out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 47 in1 $end
$var wire 1 +# in2 $end
$var wire 1 r9 out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 47 in1 $end
$var wire 1 D9 in2 $end
$var wire 1 s9 out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 +# in1 $end
$var wire 1 D9 in2 $end
$var wire 1 t9 out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 r9 in1 $end
$var wire 1 s9 in2 $end
$var wire 1 t9 in3 $end
$var wire 1 o9 out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 47 in1 $end
$var wire 1 +# in2 $end
$var wire 1 D9 in3 $end
$var wire 1 ?% out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 Q7 in1 $end
$var wire 1 R7 out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 I7 in1 $end
$var wire 1 D7 in2 $end
$var wire 1 Y7 out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 R7 in1 $end
$var wire 1 Y7 in2 $end
$var wire 1 F7 out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 S7 in1 $end
$var wire 1 T7 out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 K7 in1 $end
$var wire 1 F7 in2 $end
$var wire 1 Z7 out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 T7 in1 $end
$var wire 1 Z7 in2 $end
$var wire 1 G7 out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 U7 in1 $end
$var wire 1 V7 out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 M7 in1 $end
$var wire 1 G7 in2 $end
$var wire 1 [7 out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 V7 in1 $end
$var wire 1 [7 in2 $end
$var wire 1 H7 out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 W7 in1 $end
$var wire 1 X7 out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 O7 in1 $end
$var wire 1 H7 in2 $end
$var wire 1 \7 out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 X7 in1 $end
$var wire 1 \7 in2 $end
$var wire 1 E7 out $end
$upscope $end
$upscope $end

$scope module branchunit $end
$var wire 1 u9 regData1 [15] $end
$var wire 1 v9 regData1 [14] $end
$var wire 1 w9 regData1 [13] $end
$var wire 1 x9 regData1 [12] $end
$var wire 1 y9 regData1 [11] $end
$var wire 1 z9 regData1 [10] $end
$var wire 1 {9 regData1 [9] $end
$var wire 1 |9 regData1 [8] $end
$var wire 1 }9 regData1 [7] $end
$var wire 1 ~9 regData1 [6] $end
$var wire 1 !: regData1 [5] $end
$var wire 1 ": regData1 [4] $end
$var wire 1 #: regData1 [3] $end
$var wire 1 $: regData1 [2] $end
$var wire 1 %: regData1 [1] $end
$var wire 1 &: regData1 [0] $end
$var wire 1 =" branchCtl [2] $end
$var wire 1 >" branchCtl [1] $end
$var wire 1 ?" branchCtl [0] $end
$var reg 1 ': branch $end
$upscope $end

$scope module controlUnit $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 B& instr [15] $end
$var wire 1 C& instr [14] $end
$var wire 1 D& instr [13] $end
$var wire 1 E& instr [12] $end
$var wire 1 F& instr [11] $end
$var wire 1 G& instr [10] $end
$var wire 1 H& instr [9] $end
$var wire 1 I& instr [8] $end
$var wire 1 J& instr [7] $end
$var wire 1 K& instr [6] $end
$var wire 1 L& instr [5] $end
$var wire 1 M& instr [4] $end
$var wire 1 N& instr [3] $end
$var wire 1 O& instr [2] $end
$var wire 1 P& instr [1] $end
$var wire 1 Q& instr [0] $end
$var reg 3 (: branchCtl [2:0] $end
$var reg 3 ): jumpCtl [2:0] $end
$var reg 1 *: regWrite $end
$var reg 1 +: aluSrc $end
$var reg 1 ,: btr $end
$var reg 1 -: memWrite $end
$var reg 1 .: memRead $end
$var reg 1 /: MemToReg $end
$var reg 1 0: halt $end
$var reg 1 1: noOp $end
$var reg 1 2: immCtl $end
$var reg 1 3: extCtl $end
$var reg 1 4: stu $end
$var reg 1 5: lbi $end
$var reg 1 6: slbi $end
$var reg 1 7: immPres $end
$var reg 1 8: ror $end
$var reg 1 9: seq $end
$var reg 1 :: sl $end
$var reg 1 ;: sco $end
$var reg 3 <: aluOp [2:0] $end
$upscope $end
$upscope $end

$scope module IDEX $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ." Rs [2] $end
$var wire 1 /" Rs [1] $end
$var wire 1 0" Rs [0] $end
$var wire 1 1" Rt [2] $end
$var wire 1 2" Rt [1] $end
$var wire 1 3" Rt [0] $end
$var wire 1 7" Rd [2] $end
$var wire 1 8" Rd [1] $end
$var wire 1 9" Rd [0] $end
$var wire 1 :" aluOp [2] $end
$var wire 1 ;" aluOp [1] $end
$var wire 1 <" aluOp [0] $end
$var wire 1 @" jumpCtl [2] $end
$var wire 1 A" jumpCtl [1] $end
$var wire 1 B" jumpCtl [0] $end
$var wire 1 X& IDEX_Rs [2] $end
$var wire 1 Y& IDEX_Rs [1] $end
$var wire 1 Z& IDEX_Rs [0] $end
$var wire 1 [& IDEX_Rt [2] $end
$var wire 1 \& IDEX_Rt [1] $end
$var wire 1 ]& IDEX_Rt [0] $end
$var wire 1 ^& IDEX_Rd [2] $end
$var wire 1 _& IDEX_Rd [1] $end
$var wire 1 `& IDEX_Rd [0] $end
$var wire 1 a& IDEX_aluOp [2] $end
$var wire 1 b& IDEX_aluOp [1] $end
$var wire 1 c& IDEX_aluOp [0] $end
$var wire 1 g& IDEX_jumpCtl [2] $end
$var wire 1 h& IDEX_jumpCtl [1] $end
$var wire 1 i& IDEX_jumpCtl [0] $end
$var wire 1 -$ read1Data [15] $end
$var wire 1 .$ read1Data [14] $end
$var wire 1 /$ read1Data [13] $end
$var wire 1 0$ read1Data [12] $end
$var wire 1 1$ read1Data [11] $end
$var wire 1 2$ read1Data [10] $end
$var wire 1 3$ read1Data [9] $end
$var wire 1 4$ read1Data [8] $end
$var wire 1 5$ read1Data [7] $end
$var wire 1 6$ read1Data [6] $end
$var wire 1 7$ read1Data [5] $end
$var wire 1 8$ read1Data [4] $end
$var wire 1 9$ read1Data [3] $end
$var wire 1 :$ read1Data [2] $end
$var wire 1 ;$ read1Data [1] $end
$var wire 1 <$ read1Data [0] $end
$var wire 1 =$ read2Data [15] $end
$var wire 1 >$ read2Data [14] $end
$var wire 1 ?$ read2Data [13] $end
$var wire 1 @$ read2Data [12] $end
$var wire 1 A$ read2Data [11] $end
$var wire 1 B$ read2Data [10] $end
$var wire 1 C$ read2Data [9] $end
$var wire 1 D$ read2Data [8] $end
$var wire 1 E$ read2Data [7] $end
$var wire 1 F$ read2Data [6] $end
$var wire 1 G$ read2Data [5] $end
$var wire 1 H$ read2Data [4] $end
$var wire 1 I$ read2Data [3] $end
$var wire 1 J$ read2Data [2] $end
$var wire 1 K$ read2Data [1] $end
$var wire 1 L$ read2Data [0] $end
$var wire 1 +# exImmVal [15] $end
$var wire 1 ,# exImmVal [14] $end
$var wire 1 -# exImmVal [13] $end
$var wire 1 .# exImmVal [12] $end
$var wire 1 /# exImmVal [11] $end
$var wire 1 0# exImmVal [10] $end
$var wire 1 1# exImmVal [9] $end
$var wire 1 2# exImmVal [8] $end
$var wire 1 3# exImmVal [7] $end
$var wire 1 4# exImmVal [6] $end
$var wire 1 5# exImmVal [5] $end
$var wire 1 6# exImmVal [4] $end
$var wire 1 7# exImmVal [3] $end
$var wire 1 8# exImmVal [2] $end
$var wire 1 9# exImmVal [1] $end
$var wire 1 :# exImmVal [0] $end
$var wire 1 =: PC_new [15] $end
$var wire 1 >: PC_new [14] $end
$var wire 1 ?: PC_new [13] $end
$var wire 1 @: PC_new [12] $end
$var wire 1 A: PC_new [11] $end
$var wire 1 B: PC_new [10] $end
$var wire 1 C: PC_new [9] $end
$var wire 1 D: PC_new [8] $end
$var wire 1 E: PC_new [7] $end
$var wire 1 F: PC_new [6] $end
$var wire 1 G: PC_new [5] $end
$var wire 1 H: PC_new [4] $end
$var wire 1 I: PC_new [3] $end
$var wire 1 J: PC_new [2] $end
$var wire 1 K: PC_new [1] $end
$var wire 1 L: PC_new [0] $end
$var wire 1 O% PC [15] $end
$var wire 1 P% PC [14] $end
$var wire 1 Q% PC [13] $end
$var wire 1 R% PC [12] $end
$var wire 1 S% PC [11] $end
$var wire 1 T% PC [10] $end
$var wire 1 U% PC [9] $end
$var wire 1 V% PC [8] $end
$var wire 1 W% PC [7] $end
$var wire 1 X% PC [6] $end
$var wire 1 Y% PC [5] $end
$var wire 1 Z% PC [4] $end
$var wire 1 [% PC [3] $end
$var wire 1 \% PC [2] $end
$var wire 1 ]% PC [1] $end
$var wire 1 ^% PC [0] $end
$var wire 1 2& PC_inc [15] $end
$var wire 1 3& PC_inc [14] $end
$var wire 1 4& PC_inc [13] $end
$var wire 1 5& PC_inc [12] $end
$var wire 1 6& PC_inc [11] $end
$var wire 1 7& PC_inc [10] $end
$var wire 1 8& PC_inc [9] $end
$var wire 1 9& PC_inc [8] $end
$var wire 1 :& PC_inc [7] $end
$var wire 1 ;& PC_inc [6] $end
$var wire 1 <& PC_inc [5] $end
$var wire 1 =& PC_inc [4] $end
$var wire 1 >& PC_inc [3] $end
$var wire 1 ?& PC_inc [2] $end
$var wire 1 @& PC_inc [1] $end
$var wire 1 A& PC_inc [0] $end
$var wire 1 j& IDEX_read1Data [15] $end
$var wire 1 k& IDEX_read1Data [14] $end
$var wire 1 l& IDEX_read1Data [13] $end
$var wire 1 m& IDEX_read1Data [12] $end
$var wire 1 n& IDEX_read1Data [11] $end
$var wire 1 o& IDEX_read1Data [10] $end
$var wire 1 p& IDEX_read1Data [9] $end
$var wire 1 q& IDEX_read1Data [8] $end
$var wire 1 r& IDEX_read1Data [7] $end
$var wire 1 s& IDEX_read1Data [6] $end
$var wire 1 t& IDEX_read1Data [5] $end
$var wire 1 u& IDEX_read1Data [4] $end
$var wire 1 v& IDEX_read1Data [3] $end
$var wire 1 w& IDEX_read1Data [2] $end
$var wire 1 x& IDEX_read1Data [1] $end
$var wire 1 y& IDEX_read1Data [0] $end
$var wire 1 z& IDEX_read2Data [15] $end
$var wire 1 {& IDEX_read2Data [14] $end
$var wire 1 |& IDEX_read2Data [13] $end
$var wire 1 }& IDEX_read2Data [12] $end
$var wire 1 ~& IDEX_read2Data [11] $end
$var wire 1 !' IDEX_read2Data [10] $end
$var wire 1 "' IDEX_read2Data [9] $end
$var wire 1 #' IDEX_read2Data [8] $end
$var wire 1 $' IDEX_read2Data [7] $end
$var wire 1 %' IDEX_read2Data [6] $end
$var wire 1 &' IDEX_read2Data [5] $end
$var wire 1 '' IDEX_read2Data [4] $end
$var wire 1 (' IDEX_read2Data [3] $end
$var wire 1 )' IDEX_read2Data [2] $end
$var wire 1 *' IDEX_read2Data [1] $end
$var wire 1 +' IDEX_read2Data [0] $end
$var wire 1 ,' IDEX_exImmVal [15] $end
$var wire 1 -' IDEX_exImmVal [14] $end
$var wire 1 .' IDEX_exImmVal [13] $end
$var wire 1 /' IDEX_exImmVal [12] $end
$var wire 1 0' IDEX_exImmVal [11] $end
$var wire 1 1' IDEX_exImmVal [10] $end
$var wire 1 2' IDEX_exImmVal [9] $end
$var wire 1 3' IDEX_exImmVal [8] $end
$var wire 1 4' IDEX_exImmVal [7] $end
$var wire 1 5' IDEX_exImmVal [6] $end
$var wire 1 6' IDEX_exImmVal [5] $end
$var wire 1 7' IDEX_exImmVal [4] $end
$var wire 1 8' IDEX_exImmVal [3] $end
$var wire 1 9' IDEX_exImmVal [2] $end
$var wire 1 :' IDEX_exImmVal [1] $end
$var wire 1 ;' IDEX_exImmVal [0] $end
$var wire 1 M: IDEX_PC_new [15] $end
$var wire 1 N: IDEX_PC_new [14] $end
$var wire 1 O: IDEX_PC_new [13] $end
$var wire 1 P: IDEX_PC_new [12] $end
$var wire 1 Q: IDEX_PC_new [11] $end
$var wire 1 R: IDEX_PC_new [10] $end
$var wire 1 S: IDEX_PC_new [9] $end
$var wire 1 T: IDEX_PC_new [8] $end
$var wire 1 U: IDEX_PC_new [7] $end
$var wire 1 V: IDEX_PC_new [6] $end
$var wire 1 W: IDEX_PC_new [5] $end
$var wire 1 X: IDEX_PC_new [4] $end
$var wire 1 Y: IDEX_PC_new [3] $end
$var wire 1 Z: IDEX_PC_new [2] $end
$var wire 1 [: IDEX_PC_new [1] $end
$var wire 1 \: IDEX_PC_new [0] $end
$var wire 1 _% IDEX_PC [15] $end
$var wire 1 `% IDEX_PC [14] $end
$var wire 1 a% IDEX_PC [13] $end
$var wire 1 b% IDEX_PC [12] $end
$var wire 1 c% IDEX_PC [11] $end
$var wire 1 d% IDEX_PC [10] $end
$var wire 1 e% IDEX_PC [9] $end
$var wire 1 f% IDEX_PC [8] $end
$var wire 1 g% IDEX_PC [7] $end
$var wire 1 h% IDEX_PC [6] $end
$var wire 1 i% IDEX_PC [5] $end
$var wire 1 j% IDEX_PC [4] $end
$var wire 1 k% IDEX_PC [3] $end
$var wire 1 l% IDEX_PC [2] $end
$var wire 1 m% IDEX_PC [1] $end
$var wire 1 n% IDEX_PC [0] $end
$var wire 1 L' IDEX_PC_inc [15] $end
$var wire 1 M' IDEX_PC_inc [14] $end
$var wire 1 N' IDEX_PC_inc [13] $end
$var wire 1 O' IDEX_PC_inc [12] $end
$var wire 1 P' IDEX_PC_inc [11] $end
$var wire 1 Q' IDEX_PC_inc [10] $end
$var wire 1 R' IDEX_PC_inc [9] $end
$var wire 1 S' IDEX_PC_inc [8] $end
$var wire 1 T' IDEX_PC_inc [7] $end
$var wire 1 U' IDEX_PC_inc [6] $end
$var wire 1 V' IDEX_PC_inc [5] $end
$var wire 1 W' IDEX_PC_inc [4] $end
$var wire 1 X' IDEX_PC_inc [3] $end
$var wire 1 Y' IDEX_PC_inc [2] $end
$var wire 1 Z' IDEX_PC_inc [1] $end
$var wire 1 [' IDEX_PC_inc [0] $end
$var wire 1 |! regWrite $end
$var wire 1 ~! aluSrc $end
$var wire 1 }! btr $end
$var wire 1 !" memWrite $end
$var wire 1 "" memRead $end
$var wire 1 #" MemToReg $end
$var wire 1 %" slbi $end
$var wire 1 &" lbi $end
$var wire 1 ," seq $end
$var wire 1 *" sl $end
$var wire 1 +" sco $end
$var wire 1 -" ror $end
$var wire 1 X) halt $end
$var wire 1 \' IDEX_regWrite $end
$var wire 1 ]' IDEX_aluSrc $end
$var wire 1 ^' IDEX_btr $end
$var wire 1 _' IDEX_memWrite $end
$var wire 1 `' IDEX_memRead $end
$var wire 1 a' IDEX_MemToReg $end
$var wire 1 b' IDEX_slbi $end
$var wire 1 c' IDEX_lbi $end
$var wire 1 d' IDEX_seq $end
$var wire 1 e' IDEX_sl $end
$var wire 1 f' IDEX_sco $end
$var wire 1 g' IDEX_ror $end
$var wire 1 Y) IDEX_halt $end
$var wire 1 Q) stall $end
$var wire 1 ]: IDEX_regWrite_out $end
$var wire 1 ^: IDEX_memRead_out $end
$var wire 1 _: IDEX_memWrite_out $end

$scope module IDEX_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 `: en $end
$var wire 1 ." D [2] $end
$var wire 1 /" D [1] $end
$var wire 1 0" D [0] $end
$var wire 1 X& Q [2] $end
$var wire 1 Y& Q [1] $end
$var wire 1 Z& Q [0] $end
$var wire 1 a: in [2] $end
$var wire 1 b: in [1] $end
$var wire 1 c: in [0] $end
$var wire 1 d: out [2] $end
$var wire 1 e: out [1] $end
$var wire 1 f: out [0] $end

$scope module dff_0 $end
$var wire 1 f: q $end
$var wire 1 c: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 g: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 e: q $end
$var wire 1 b: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 h: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 d: q $end
$var wire 1 a: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 i: state $end
$upscope $end
$upscope $end

$scope module IDEX_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 j: en $end
$var wire 1 1" D [2] $end
$var wire 1 2" D [1] $end
$var wire 1 3" D [0] $end
$var wire 1 [& Q [2] $end
$var wire 1 \& Q [1] $end
$var wire 1 ]& Q [0] $end
$var wire 1 k: in [2] $end
$var wire 1 l: in [1] $end
$var wire 1 m: in [0] $end
$var wire 1 n: out [2] $end
$var wire 1 o: out [1] $end
$var wire 1 p: out [0] $end

$scope module dff_0 $end
$var wire 1 p: q $end
$var wire 1 m: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 q: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 o: q $end
$var wire 1 l: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 r: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 n: q $end
$var wire 1 k: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 s: state $end
$upscope $end
$upscope $end

$scope module IDEX_Rd_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 t: en $end
$var wire 1 7" D [2] $end
$var wire 1 8" D [1] $end
$var wire 1 9" D [0] $end
$var wire 1 ^& Q [2] $end
$var wire 1 _& Q [1] $end
$var wire 1 `& Q [0] $end
$var wire 1 u: in [2] $end
$var wire 1 v: in [1] $end
$var wire 1 w: in [0] $end
$var wire 1 x: out [2] $end
$var wire 1 y: out [1] $end
$var wire 1 z: out [0] $end

$scope module dff_0 $end
$var wire 1 z: q $end
$var wire 1 w: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {: state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 y: q $end
$var wire 1 v: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |: state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 x: q $end
$var wire 1 u: d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }: state $end
$upscope $end
$upscope $end

$scope module IDEX_ALUop_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ~: en $end
$var wire 1 :" D [2] $end
$var wire 1 ;" D [1] $end
$var wire 1 <" D [0] $end
$var wire 1 a& Q [2] $end
$var wire 1 b& Q [1] $end
$var wire 1 c& Q [0] $end
$var wire 1 !; in [2] $end
$var wire 1 "; in [1] $end
$var wire 1 #; in [0] $end
$var wire 1 $; out [2] $end
$var wire 1 %; out [1] $end
$var wire 1 &; out [0] $end

$scope module dff_0 $end
$var wire 1 &; q $end
$var wire 1 #; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 '; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 %; q $end
$var wire 1 "; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 $; q $end
$var wire 1 !; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ); state $end
$upscope $end
$upscope $end

$scope module IDEX_jumpCtl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 *; en $end
$var wire 1 @" D [2] $end
$var wire 1 A" D [1] $end
$var wire 1 B" D [0] $end
$var wire 1 g& Q [2] $end
$var wire 1 h& Q [1] $end
$var wire 1 i& Q [0] $end
$var wire 1 +; in [2] $end
$var wire 1 ,; in [1] $end
$var wire 1 -; in [0] $end
$var wire 1 .; out [2] $end
$var wire 1 /; out [1] $end
$var wire 1 0; out [0] $end

$scope module dff_0 $end
$var wire 1 0; q $end
$var wire 1 -; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 /; q $end
$var wire 1 ,; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 .; q $end
$var wire 1 +; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3; state $end
$upscope $end
$upscope $end

$scope module IDEX_read1Data_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 4; en $end
$var wire 1 -$ D [15] $end
$var wire 1 .$ D [14] $end
$var wire 1 /$ D [13] $end
$var wire 1 0$ D [12] $end
$var wire 1 1$ D [11] $end
$var wire 1 2$ D [10] $end
$var wire 1 3$ D [9] $end
$var wire 1 4$ D [8] $end
$var wire 1 5$ D [7] $end
$var wire 1 6$ D [6] $end
$var wire 1 7$ D [5] $end
$var wire 1 8$ D [4] $end
$var wire 1 9$ D [3] $end
$var wire 1 :$ D [2] $end
$var wire 1 ;$ D [1] $end
$var wire 1 <$ D [0] $end
$var wire 1 j& Q [15] $end
$var wire 1 k& Q [14] $end
$var wire 1 l& Q [13] $end
$var wire 1 m& Q [12] $end
$var wire 1 n& Q [11] $end
$var wire 1 o& Q [10] $end
$var wire 1 p& Q [9] $end
$var wire 1 q& Q [8] $end
$var wire 1 r& Q [7] $end
$var wire 1 s& Q [6] $end
$var wire 1 t& Q [5] $end
$var wire 1 u& Q [4] $end
$var wire 1 v& Q [3] $end
$var wire 1 w& Q [2] $end
$var wire 1 x& Q [1] $end
$var wire 1 y& Q [0] $end
$var wire 1 5; in [15] $end
$var wire 1 6; in [14] $end
$var wire 1 7; in [13] $end
$var wire 1 8; in [12] $end
$var wire 1 9; in [11] $end
$var wire 1 :; in [10] $end
$var wire 1 ;; in [9] $end
$var wire 1 <; in [8] $end
$var wire 1 =; in [7] $end
$var wire 1 >; in [6] $end
$var wire 1 ?; in [5] $end
$var wire 1 @; in [4] $end
$var wire 1 A; in [3] $end
$var wire 1 B; in [2] $end
$var wire 1 C; in [1] $end
$var wire 1 D; in [0] $end
$var wire 1 E; out [15] $end
$var wire 1 F; out [14] $end
$var wire 1 G; out [13] $end
$var wire 1 H; out [12] $end
$var wire 1 I; out [11] $end
$var wire 1 J; out [10] $end
$var wire 1 K; out [9] $end
$var wire 1 L; out [8] $end
$var wire 1 M; out [7] $end
$var wire 1 N; out [6] $end
$var wire 1 O; out [5] $end
$var wire 1 P; out [4] $end
$var wire 1 Q; out [3] $end
$var wire 1 R; out [2] $end
$var wire 1 S; out [1] $end
$var wire 1 T; out [0] $end

$scope module dff_0 $end
$var wire 1 T; q $end
$var wire 1 D; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 U; state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 S; q $end
$var wire 1 C; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V; state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 R; q $end
$var wire 1 B; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 W; state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 Q; q $end
$var wire 1 A; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 X; state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 P; q $end
$var wire 1 @; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y; state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 O; q $end
$var wire 1 ?; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z; state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 N; q $end
$var wire 1 >; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [; state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 M; q $end
$var wire 1 =; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 \; state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 L; q $end
$var wire 1 <; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ]; state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 K; q $end
$var wire 1 ;; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^; state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 J; q $end
$var wire 1 :; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _; state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 I; q $end
$var wire 1 9; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 `; state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 H; q $end
$var wire 1 8; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 a; state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 G; q $end
$var wire 1 7; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 b; state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 F; q $end
$var wire 1 6; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 c; state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 E; q $end
$var wire 1 5; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 d; state $end
$upscope $end
$upscope $end

$scope module IDEX_read2Data_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 e; en $end
$var wire 1 =$ D [15] $end
$var wire 1 >$ D [14] $end
$var wire 1 ?$ D [13] $end
$var wire 1 @$ D [12] $end
$var wire 1 A$ D [11] $end
$var wire 1 B$ D [10] $end
$var wire 1 C$ D [9] $end
$var wire 1 D$ D [8] $end
$var wire 1 E$ D [7] $end
$var wire 1 F$ D [6] $end
$var wire 1 G$ D [5] $end
$var wire 1 H$ D [4] $end
$var wire 1 I$ D [3] $end
$var wire 1 J$ D [2] $end
$var wire 1 K$ D [1] $end
$var wire 1 L$ D [0] $end
$var wire 1 z& Q [15] $end
$var wire 1 {& Q [14] $end
$var wire 1 |& Q [13] $end
$var wire 1 }& Q [12] $end
$var wire 1 ~& Q [11] $end
$var wire 1 !' Q [10] $end
$var wire 1 "' Q [9] $end
$var wire 1 #' Q [8] $end
$var wire 1 $' Q [7] $end
$var wire 1 %' Q [6] $end
$var wire 1 &' Q [5] $end
$var wire 1 '' Q [4] $end
$var wire 1 (' Q [3] $end
$var wire 1 )' Q [2] $end
$var wire 1 *' Q [1] $end
$var wire 1 +' Q [0] $end
$var wire 1 f; in [15] $end
$var wire 1 g; in [14] $end
$var wire 1 h; in [13] $end
$var wire 1 i; in [12] $end
$var wire 1 j; in [11] $end
$var wire 1 k; in [10] $end
$var wire 1 l; in [9] $end
$var wire 1 m; in [8] $end
$var wire 1 n; in [7] $end
$var wire 1 o; in [6] $end
$var wire 1 p; in [5] $end
$var wire 1 q; in [4] $end
$var wire 1 r; in [3] $end
$var wire 1 s; in [2] $end
$var wire 1 t; in [1] $end
$var wire 1 u; in [0] $end
$var wire 1 v; out [15] $end
$var wire 1 w; out [14] $end
$var wire 1 x; out [13] $end
$var wire 1 y; out [12] $end
$var wire 1 z; out [11] $end
$var wire 1 {; out [10] $end
$var wire 1 |; out [9] $end
$var wire 1 }; out [8] $end
$var wire 1 ~; out [7] $end
$var wire 1 !< out [6] $end
$var wire 1 "< out [5] $end
$var wire 1 #< out [4] $end
$var wire 1 $< out [3] $end
$var wire 1 %< out [2] $end
$var wire 1 &< out [1] $end
$var wire 1 '< out [0] $end

$scope module dff_0 $end
$var wire 1 '< q $end
$var wire 1 u; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 (< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 &< q $end
$var wire 1 t; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 )< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 %< q $end
$var wire 1 s; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 *< state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 $< q $end
$var wire 1 r; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 +< state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 #< q $end
$var wire 1 q; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ,< state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 "< q $end
$var wire 1 p; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 -< state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 !< q $end
$var wire 1 o; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 .< state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 ~; q $end
$var wire 1 n; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 /< state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 }; q $end
$var wire 1 m; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 0< state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 |; q $end
$var wire 1 l; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1< state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 {; q $end
$var wire 1 k; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2< state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 z; q $end
$var wire 1 j; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3< state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 y; q $end
$var wire 1 i; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 4< state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 x; q $end
$var wire 1 h; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5< state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 w; q $end
$var wire 1 g; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6< state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 v; q $end
$var wire 1 f; d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7< state $end
$upscope $end
$upscope $end

$scope module IDEX_exImmVal_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 8< en $end
$var wire 1 +# D [15] $end
$var wire 1 ,# D [14] $end
$var wire 1 -# D [13] $end
$var wire 1 .# D [12] $end
$var wire 1 /# D [11] $end
$var wire 1 0# D [10] $end
$var wire 1 1# D [9] $end
$var wire 1 2# D [8] $end
$var wire 1 3# D [7] $end
$var wire 1 4# D [6] $end
$var wire 1 5# D [5] $end
$var wire 1 6# D [4] $end
$var wire 1 7# D [3] $end
$var wire 1 8# D [2] $end
$var wire 1 9# D [1] $end
$var wire 1 :# D [0] $end
$var wire 1 ,' Q [15] $end
$var wire 1 -' Q [14] $end
$var wire 1 .' Q [13] $end
$var wire 1 /' Q [12] $end
$var wire 1 0' Q [11] $end
$var wire 1 1' Q [10] $end
$var wire 1 2' Q [9] $end
$var wire 1 3' Q [8] $end
$var wire 1 4' Q [7] $end
$var wire 1 5' Q [6] $end
$var wire 1 6' Q [5] $end
$var wire 1 7' Q [4] $end
$var wire 1 8' Q [3] $end
$var wire 1 9' Q [2] $end
$var wire 1 :' Q [1] $end
$var wire 1 ;' Q [0] $end
$var wire 1 9< in [15] $end
$var wire 1 :< in [14] $end
$var wire 1 ;< in [13] $end
$var wire 1 << in [12] $end
$var wire 1 =< in [11] $end
$var wire 1 >< in [10] $end
$var wire 1 ?< in [9] $end
$var wire 1 @< in [8] $end
$var wire 1 A< in [7] $end
$var wire 1 B< in [6] $end
$var wire 1 C< in [5] $end
$var wire 1 D< in [4] $end
$var wire 1 E< in [3] $end
$var wire 1 F< in [2] $end
$var wire 1 G< in [1] $end
$var wire 1 H< in [0] $end
$var wire 1 I< out [15] $end
$var wire 1 J< out [14] $end
$var wire 1 K< out [13] $end
$var wire 1 L< out [12] $end
$var wire 1 M< out [11] $end
$var wire 1 N< out [10] $end
$var wire 1 O< out [9] $end
$var wire 1 P< out [8] $end
$var wire 1 Q< out [7] $end
$var wire 1 R< out [6] $end
$var wire 1 S< out [5] $end
$var wire 1 T< out [4] $end
$var wire 1 U< out [3] $end
$var wire 1 V< out [2] $end
$var wire 1 W< out [1] $end
$var wire 1 X< out [0] $end

$scope module dff_0 $end
$var wire 1 X< q $end
$var wire 1 H< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Y< state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 W< q $end
$var wire 1 G< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z< state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 V< q $end
$var wire 1 F< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 [< state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 U< q $end
$var wire 1 E< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 \< state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 T< q $end
$var wire 1 D< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ]< state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 S< q $end
$var wire 1 C< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^< state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 R< q $end
$var wire 1 B< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _< state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 Q< q $end
$var wire 1 A< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 `< state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 P< q $end
$var wire 1 @< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 a< state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 O< q $end
$var wire 1 ?< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 b< state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 N< q $end
$var wire 1 >< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 c< state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 M< q $end
$var wire 1 =< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 d< state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 L< q $end
$var wire 1 << d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 e< state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 K< q $end
$var wire 1 ;< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 f< state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 J< q $end
$var wire 1 :< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 g< state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 I< q $end
$var wire 1 9< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 h< state $end
$upscope $end
$upscope $end

$scope module IDEX_PC_new_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 i< en $end
$var wire 1 =: D [15] $end
$var wire 1 >: D [14] $end
$var wire 1 ?: D [13] $end
$var wire 1 @: D [12] $end
$var wire 1 A: D [11] $end
$var wire 1 B: D [10] $end
$var wire 1 C: D [9] $end
$var wire 1 D: D [8] $end
$var wire 1 E: D [7] $end
$var wire 1 F: D [6] $end
$var wire 1 G: D [5] $end
$var wire 1 H: D [4] $end
$var wire 1 I: D [3] $end
$var wire 1 J: D [2] $end
$var wire 1 K: D [1] $end
$var wire 1 L: D [0] $end
$var wire 1 M: Q [15] $end
$var wire 1 N: Q [14] $end
$var wire 1 O: Q [13] $end
$var wire 1 P: Q [12] $end
$var wire 1 Q: Q [11] $end
$var wire 1 R: Q [10] $end
$var wire 1 S: Q [9] $end
$var wire 1 T: Q [8] $end
$var wire 1 U: Q [7] $end
$var wire 1 V: Q [6] $end
$var wire 1 W: Q [5] $end
$var wire 1 X: Q [4] $end
$var wire 1 Y: Q [3] $end
$var wire 1 Z: Q [2] $end
$var wire 1 [: Q [1] $end
$var wire 1 \: Q [0] $end
$var wire 1 j< in [15] $end
$var wire 1 k< in [14] $end
$var wire 1 l< in [13] $end
$var wire 1 m< in [12] $end
$var wire 1 n< in [11] $end
$var wire 1 o< in [10] $end
$var wire 1 p< in [9] $end
$var wire 1 q< in [8] $end
$var wire 1 r< in [7] $end
$var wire 1 s< in [6] $end
$var wire 1 t< in [5] $end
$var wire 1 u< in [4] $end
$var wire 1 v< in [3] $end
$var wire 1 w< in [2] $end
$var wire 1 x< in [1] $end
$var wire 1 y< in [0] $end
$var wire 1 z< out [15] $end
$var wire 1 {< out [14] $end
$var wire 1 |< out [13] $end
$var wire 1 }< out [12] $end
$var wire 1 ~< out [11] $end
$var wire 1 != out [10] $end
$var wire 1 "= out [9] $end
$var wire 1 #= out [8] $end
$var wire 1 $= out [7] $end
$var wire 1 %= out [6] $end
$var wire 1 &= out [5] $end
$var wire 1 '= out [4] $end
$var wire 1 (= out [3] $end
$var wire 1 )= out [2] $end
$var wire 1 *= out [1] $end
$var wire 1 += out [0] $end

$scope module dff_0 $end
$var wire 1 += q $end
$var wire 1 y< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ,= state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 *= q $end
$var wire 1 x< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 -= state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 )= q $end
$var wire 1 w< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 .= state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 (= q $end
$var wire 1 v< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 /= state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 '= q $end
$var wire 1 u< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 0= state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 &= q $end
$var wire 1 t< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1= state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 %= q $end
$var wire 1 s< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2= state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 $= q $end
$var wire 1 r< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3= state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 #= q $end
$var wire 1 q< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 4= state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 "= q $end
$var wire 1 p< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5= state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 != q $end
$var wire 1 o< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6= state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ~< q $end
$var wire 1 n< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7= state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 }< q $end
$var wire 1 m< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 8= state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 |< q $end
$var wire 1 l< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 9= state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 {< q $end
$var wire 1 k< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 := state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 z< q $end
$var wire 1 j< d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;= state $end
$upscope $end
$upscope $end

$scope module IDEX_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 <= en $end
$var wire 1 2& D [15] $end
$var wire 1 3& D [14] $end
$var wire 1 4& D [13] $end
$var wire 1 5& D [12] $end
$var wire 1 6& D [11] $end
$var wire 1 7& D [10] $end
$var wire 1 8& D [9] $end
$var wire 1 9& D [8] $end
$var wire 1 :& D [7] $end
$var wire 1 ;& D [6] $end
$var wire 1 <& D [5] $end
$var wire 1 =& D [4] $end
$var wire 1 >& D [3] $end
$var wire 1 ?& D [2] $end
$var wire 1 @& D [1] $end
$var wire 1 A& D [0] $end
$var wire 1 L' Q [15] $end
$var wire 1 M' Q [14] $end
$var wire 1 N' Q [13] $end
$var wire 1 O' Q [12] $end
$var wire 1 P' Q [11] $end
$var wire 1 Q' Q [10] $end
$var wire 1 R' Q [9] $end
$var wire 1 S' Q [8] $end
$var wire 1 T' Q [7] $end
$var wire 1 U' Q [6] $end
$var wire 1 V' Q [5] $end
$var wire 1 W' Q [4] $end
$var wire 1 X' Q [3] $end
$var wire 1 Y' Q [2] $end
$var wire 1 Z' Q [1] $end
$var wire 1 [' Q [0] $end
$var wire 1 == in [15] $end
$var wire 1 >= in [14] $end
$var wire 1 ?= in [13] $end
$var wire 1 @= in [12] $end
$var wire 1 A= in [11] $end
$var wire 1 B= in [10] $end
$var wire 1 C= in [9] $end
$var wire 1 D= in [8] $end
$var wire 1 E= in [7] $end
$var wire 1 F= in [6] $end
$var wire 1 G= in [5] $end
$var wire 1 H= in [4] $end
$var wire 1 I= in [3] $end
$var wire 1 J= in [2] $end
$var wire 1 K= in [1] $end
$var wire 1 L= in [0] $end
$var wire 1 M= out [15] $end
$var wire 1 N= out [14] $end
$var wire 1 O= out [13] $end
$var wire 1 P= out [12] $end
$var wire 1 Q= out [11] $end
$var wire 1 R= out [10] $end
$var wire 1 S= out [9] $end
$var wire 1 T= out [8] $end
$var wire 1 U= out [7] $end
$var wire 1 V= out [6] $end
$var wire 1 W= out [5] $end
$var wire 1 X= out [4] $end
$var wire 1 Y= out [3] $end
$var wire 1 Z= out [2] $end
$var wire 1 [= out [1] $end
$var wire 1 \= out [0] $end

$scope module dff_0 $end
$var wire 1 \= q $end
$var wire 1 L= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ]= state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 [= q $end
$var wire 1 K= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^= state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 Z= q $end
$var wire 1 J= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 _= state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 Y= q $end
$var wire 1 I= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 `= state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 X= q $end
$var wire 1 H= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 a= state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 W= q $end
$var wire 1 G= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 b= state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 V= q $end
$var wire 1 F= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 c= state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 U= q $end
$var wire 1 E= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 d= state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 T= q $end
$var wire 1 D= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 e= state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 S= q $end
$var wire 1 C= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 f= state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 R= q $end
$var wire 1 B= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 g= state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 Q= q $end
$var wire 1 A= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 h= state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 P= q $end
$var wire 1 @= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 i= state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 O= q $end
$var wire 1 ?= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 j= state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 N= q $end
$var wire 1 >= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 k= state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 M= q $end
$var wire 1 == d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 l= state $end
$upscope $end
$upscope $end

$scope module IDEX_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 m= en $end
$var wire 1 O% D [15] $end
$var wire 1 P% D [14] $end
$var wire 1 Q% D [13] $end
$var wire 1 R% D [12] $end
$var wire 1 S% D [11] $end
$var wire 1 T% D [10] $end
$var wire 1 U% D [9] $end
$var wire 1 V% D [8] $end
$var wire 1 W% D [7] $end
$var wire 1 X% D [6] $end
$var wire 1 Y% D [5] $end
$var wire 1 Z% D [4] $end
$var wire 1 [% D [3] $end
$var wire 1 \% D [2] $end
$var wire 1 ]% D [1] $end
$var wire 1 ^% D [0] $end
$var wire 1 _% Q [15] $end
$var wire 1 `% Q [14] $end
$var wire 1 a% Q [13] $end
$var wire 1 b% Q [12] $end
$var wire 1 c% Q [11] $end
$var wire 1 d% Q [10] $end
$var wire 1 e% Q [9] $end
$var wire 1 f% Q [8] $end
$var wire 1 g% Q [7] $end
$var wire 1 h% Q [6] $end
$var wire 1 i% Q [5] $end
$var wire 1 j% Q [4] $end
$var wire 1 k% Q [3] $end
$var wire 1 l% Q [2] $end
$var wire 1 m% Q [1] $end
$var wire 1 n% Q [0] $end
$var wire 1 n= in [15] $end
$var wire 1 o= in [14] $end
$var wire 1 p= in [13] $end
$var wire 1 q= in [12] $end
$var wire 1 r= in [11] $end
$var wire 1 s= in [10] $end
$var wire 1 t= in [9] $end
$var wire 1 u= in [8] $end
$var wire 1 v= in [7] $end
$var wire 1 w= in [6] $end
$var wire 1 x= in [5] $end
$var wire 1 y= in [4] $end
$var wire 1 z= in [3] $end
$var wire 1 {= in [2] $end
$var wire 1 |= in [1] $end
$var wire 1 }= in [0] $end
$var wire 1 ~= out [15] $end
$var wire 1 !> out [14] $end
$var wire 1 "> out [13] $end
$var wire 1 #> out [12] $end
$var wire 1 $> out [11] $end
$var wire 1 %> out [10] $end
$var wire 1 &> out [9] $end
$var wire 1 '> out [8] $end
$var wire 1 (> out [7] $end
$var wire 1 )> out [6] $end
$var wire 1 *> out [5] $end
$var wire 1 +> out [4] $end
$var wire 1 ,> out [3] $end
$var wire 1 -> out [2] $end
$var wire 1 .> out [1] $end
$var wire 1 /> out [0] $end

$scope module dff_0 $end
$var wire 1 /> q $end
$var wire 1 }= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 0> state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 .> q $end
$var wire 1 |= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 1> state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 -> q $end
$var wire 1 {= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2> state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 ,> q $end
$var wire 1 z= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 3> state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 +> q $end
$var wire 1 y= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 4> state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 *> q $end
$var wire 1 x= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5> state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 )> q $end
$var wire 1 w= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6> state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 (> q $end
$var wire 1 v= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7> state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 '> q $end
$var wire 1 u= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 8> state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 &> q $end
$var wire 1 t= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 9> state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 %> q $end
$var wire 1 s= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :> state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 $> q $end
$var wire 1 r= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ;> state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 #> q $end
$var wire 1 q= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <> state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 "> q $end
$var wire 1 p= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 => state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 !> q $end
$var wire 1 o= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >> state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ~= q $end
$var wire 1 n= d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?> state $end
$upscope $end
$upscope $end

$scope module IDEX_regWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 @> en $end
$var wire 1 A> D $end
$var wire 1 \' Q $end
$var wire 1 B> in $end
$var wire 1 C> out $end

$scope module dff_0 $end
$var wire 1 C> q $end
$var wire 1 B> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 D> state $end
$upscope $end
$upscope $end

$scope module IDEX_aluSrc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 E> en $end
$var wire 1 ~! D $end
$var wire 1 ]' Q $end
$var wire 1 F> in $end
$var wire 1 G> out $end

$scope module dff_0 $end
$var wire 1 G> q $end
$var wire 1 F> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 H> state $end
$upscope $end
$upscope $end

$scope module IDEX_btr_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 I> en $end
$var wire 1 }! D $end
$var wire 1 ^' Q $end
$var wire 1 J> in $end
$var wire 1 K> out $end

$scope module dff_0 $end
$var wire 1 K> q $end
$var wire 1 J> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 L> state $end
$upscope $end
$upscope $end

$scope module IDEX_memWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 M> en $end
$var wire 1 N> D $end
$var wire 1 _' Q $end
$var wire 1 O> in $end
$var wire 1 P> out $end

$scope module dff_0 $end
$var wire 1 P> q $end
$var wire 1 O> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Q> state $end
$upscope $end
$upscope $end

$scope module IDEX_memRead_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 R> en $end
$var wire 1 S> D $end
$var wire 1 `' Q $end
$var wire 1 T> in $end
$var wire 1 U> out $end

$scope module dff_0 $end
$var wire 1 U> q $end
$var wire 1 T> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 V> state $end
$upscope $end
$upscope $end

$scope module IDEX_MemToReg_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 W> en $end
$var wire 1 #" D $end
$var wire 1 a' Q $end
$var wire 1 X> in $end
$var wire 1 Y> out $end

$scope module dff_0 $end
$var wire 1 Y> q $end
$var wire 1 X> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 Z> state $end
$upscope $end
$upscope $end

$scope module IDEX_slbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 [> en $end
$var wire 1 %" D $end
$var wire 1 b' Q $end
$var wire 1 \> in $end
$var wire 1 ]> out $end

$scope module dff_0 $end
$var wire 1 ]> q $end
$var wire 1 \> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ^> state $end
$upscope $end
$upscope $end

$scope module IDEX_lbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 _> en $end
$var wire 1 &" D $end
$var wire 1 c' Q $end
$var wire 1 `> in $end
$var wire 1 a> out $end

$scope module dff_0 $end
$var wire 1 a> q $end
$var wire 1 `> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 b> state $end
$upscope $end
$upscope $end

$scope module IDEX_seq_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 c> en $end
$var wire 1 ," D $end
$var wire 1 d' Q $end
$var wire 1 d> in $end
$var wire 1 e> out $end

$scope module dff_0 $end
$var wire 1 e> q $end
$var wire 1 d> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 f> state $end
$upscope $end
$upscope $end

$scope module IDEX_sl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 g> en $end
$var wire 1 *" D $end
$var wire 1 e' Q $end
$var wire 1 h> in $end
$var wire 1 i> out $end

$scope module dff_0 $end
$var wire 1 i> q $end
$var wire 1 h> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 j> state $end
$upscope $end
$upscope $end

$scope module IDEX_sco_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 k> en $end
$var wire 1 +" D $end
$var wire 1 f' Q $end
$var wire 1 l> in $end
$var wire 1 m> out $end

$scope module dff_0 $end
$var wire 1 m> q $end
$var wire 1 l> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 n> state $end
$upscope $end
$upscope $end

$scope module IDEX_ror_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 o> en $end
$var wire 1 -" D $end
$var wire 1 g' Q $end
$var wire 1 p> in $end
$var wire 1 q> out $end

$scope module dff_0 $end
$var wire 1 q> q $end
$var wire 1 p> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 r> state $end
$upscope $end
$upscope $end

$scope module IDEX_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 s> en $end
$var wire 1 X) D $end
$var wire 1 Y) Q $end
$var wire 1 t> in $end
$var wire 1 u> out $end

$scope module dff_0 $end
$var wire 1 u> q $end
$var wire 1 t> d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 v> state $end
$upscope $end
$upscope $end
$upscope $end

$scope module executeStage $end
$var wire 1 e' sl $end
$var wire 1 f' sco $end
$var wire 1 d' seq $end
$var wire 1 g' ror $end
$var wire 1 c' lbi $end
$var wire 1 b' slbi $end
$var wire 1 ]' aluSrc $end
$var wire 1 ^' btr $end
$var wire 1 w> regData1 [15] $end
$var wire 1 x> regData1 [14] $end
$var wire 1 y> regData1 [13] $end
$var wire 1 z> regData1 [12] $end
$var wire 1 {> regData1 [11] $end
$var wire 1 |> regData1 [10] $end
$var wire 1 }> regData1 [9] $end
$var wire 1 ~> regData1 [8] $end
$var wire 1 !? regData1 [7] $end
$var wire 1 "? regData1 [6] $end
$var wire 1 #? regData1 [5] $end
$var wire 1 $? regData1 [4] $end
$var wire 1 %? regData1 [3] $end
$var wire 1 &? regData1 [2] $end
$var wire 1 '? regData1 [1] $end
$var wire 1 (? regData1 [0] $end
$var wire 1 )? regData2 [15] $end
$var wire 1 *? regData2 [14] $end
$var wire 1 +? regData2 [13] $end
$var wire 1 ,? regData2 [12] $end
$var wire 1 -? regData2 [11] $end
$var wire 1 .? regData2 [10] $end
$var wire 1 /? regData2 [9] $end
$var wire 1 0? regData2 [8] $end
$var wire 1 1? regData2 [7] $end
$var wire 1 2? regData2 [6] $end
$var wire 1 3? regData2 [5] $end
$var wire 1 4? regData2 [4] $end
$var wire 1 5? regData2 [3] $end
$var wire 1 6? regData2 [2] $end
$var wire 1 7? regData2 [1] $end
$var wire 1 8? regData2 [0] $end
$var wire 1 ,' immVal [15] $end
$var wire 1 -' immVal [14] $end
$var wire 1 .' immVal [13] $end
$var wire 1 /' immVal [12] $end
$var wire 1 0' immVal [11] $end
$var wire 1 1' immVal [10] $end
$var wire 1 2' immVal [9] $end
$var wire 1 3' immVal [8] $end
$var wire 1 4' immVal [7] $end
$var wire 1 5' immVal [6] $end
$var wire 1 6' immVal [5] $end
$var wire 1 7' immVal [4] $end
$var wire 1 8' immVal [3] $end
$var wire 1 9' immVal [2] $end
$var wire 1 :' immVal [1] $end
$var wire 1 ;' immVal [0] $end
$var wire 1 a& aluOp [2] $end
$var wire 1 b& aluOp [1] $end
$var wire 1 c& aluOp [0] $end
$var wire 1 9? InA [15] $end
$var wire 1 :? InA [14] $end
$var wire 1 ;? InA [13] $end
$var wire 1 <? InA [12] $end
$var wire 1 =? InA [11] $end
$var wire 1 >? InA [10] $end
$var wire 1 ?? InA [9] $end
$var wire 1 @? InA [8] $end
$var wire 1 A? InA [7] $end
$var wire 1 B? InA [6] $end
$var wire 1 C? InA [5] $end
$var wire 1 D? InA [4] $end
$var wire 1 E? InA [3] $end
$var wire 1 F? InA [2] $end
$var wire 1 G? InA [1] $end
$var wire 1 H? InA [0] $end
$var wire 1 I? inA [15] $end
$var wire 1 J? inA [14] $end
$var wire 1 K? inA [13] $end
$var wire 1 L? inA [12] $end
$var wire 1 M? inA [11] $end
$var wire 1 N? inA [10] $end
$var wire 1 O? inA [9] $end
$var wire 1 P? inA [8] $end
$var wire 1 Q? inA [7] $end
$var wire 1 R? inA [6] $end
$var wire 1 S? inA [5] $end
$var wire 1 T? inA [4] $end
$var wire 1 U? inA [3] $end
$var wire 1 V? inA [2] $end
$var wire 1 W? inA [1] $end
$var wire 1 X? inA [0] $end
$var wire 1 Y? InB [15] $end
$var wire 1 Z? InB [14] $end
$var wire 1 [? InB [13] $end
$var wire 1 \? InB [12] $end
$var wire 1 ]? InB [11] $end
$var wire 1 ^? InB [10] $end
$var wire 1 _? InB [9] $end
$var wire 1 `? InB [8] $end
$var wire 1 a? InB [7] $end
$var wire 1 b? InB [6] $end
$var wire 1 c? InB [5] $end
$var wire 1 d? InB [4] $end
$var wire 1 e? InB [3] $end
$var wire 1 f? InB [2] $end
$var wire 1 g? InB [1] $end
$var wire 1 h? InB [0] $end
$var wire 1 i? inB [15] $end
$var wire 1 j? inB [14] $end
$var wire 1 k? inB [13] $end
$var wire 1 l? inB [12] $end
$var wire 1 m? inB [11] $end
$var wire 1 n? inB [10] $end
$var wire 1 o? inB [9] $end
$var wire 1 p? inB [8] $end
$var wire 1 q? inB [7] $end
$var wire 1 r? inB [6] $end
$var wire 1 s? inB [5] $end
$var wire 1 t? inB [4] $end
$var wire 1 u? inB [3] $end
$var wire 1 v? inB [2] $end
$var wire 1 w? inB [1] $end
$var wire 1 x? inB [0] $end
$var wire 1 y? rotaterightbits [15] $end
$var wire 1 z? rotaterightbits [14] $end
$var wire 1 {? rotaterightbits [13] $end
$var wire 1 |? rotaterightbits [12] $end
$var wire 1 }? rotaterightbits [11] $end
$var wire 1 ~? rotaterightbits [10] $end
$var wire 1 !@ rotaterightbits [9] $end
$var wire 1 "@ rotaterightbits [8] $end
$var wire 1 #@ rotaterightbits [7] $end
$var wire 1 $@ rotaterightbits [6] $end
$var wire 1 %@ rotaterightbits [5] $end
$var wire 1 &@ rotaterightbits [4] $end
$var wire 1 '@ rotaterightbits [3] $end
$var wire 1 (@ rotaterightbits [2] $end
$var wire 1 )@ rotaterightbits [1] $end
$var wire 1 *@ rotaterightbits [0] $end
$var wire 1 +@ immValShifted [15] $end
$var wire 1 ,@ immValShifted [14] $end
$var wire 1 -@ immValShifted [13] $end
$var wire 1 .@ immValShifted [12] $end
$var wire 1 /@ immValShifted [11] $end
$var wire 1 0@ immValShifted [10] $end
$var wire 1 1@ immValShifted [9] $end
$var wire 1 2@ immValShifted [8] $end
$var wire 1 3@ immValShifted [7] $end
$var wire 1 4@ immValShifted [6] $end
$var wire 1 5@ immValShifted [5] $end
$var wire 1 6@ immValShifted [4] $end
$var wire 1 7@ immValShifted [3] $end
$var wire 1 8@ immValShifted [2] $end
$var wire 1 9@ immValShifted [1] $end
$var wire 1 :@ immValShifted [0] $end
$var wire 1 ;@ jumpValSigned [15] $end
$var wire 1 <@ jumpValSigned [14] $end
$var wire 1 =@ jumpValSigned [13] $end
$var wire 1 >@ jumpValSigned [12] $end
$var wire 1 ?@ jumpValSigned [11] $end
$var wire 1 @@ jumpValSigned [10] $end
$var wire 1 A@ jumpValSigned [9] $end
$var wire 1 B@ jumpValSigned [8] $end
$var wire 1 C@ jumpValSigned [7] $end
$var wire 1 D@ jumpValSigned [6] $end
$var wire 1 E@ jumpValSigned [5] $end
$var wire 1 F@ jumpValSigned [4] $end
$var wire 1 G@ jumpValSigned [3] $end
$var wire 1 H@ jumpValSigned [2] $end
$var wire 1 I@ jumpValSigned [1] $end
$var wire 1 J@ jumpValSigned [0] $end
$var wire 1 K@ branchValSigned [15] $end
$var wire 1 L@ branchValSigned [14] $end
$var wire 1 M@ branchValSigned [13] $end
$var wire 1 N@ branchValSigned [12] $end
$var wire 1 O@ branchValSigned [11] $end
$var wire 1 P@ branchValSigned [10] $end
$var wire 1 Q@ branchValSigned [9] $end
$var wire 1 R@ branchValSigned [8] $end
$var wire 1 S@ branchValSigned [7] $end
$var wire 1 T@ branchValSigned [6] $end
$var wire 1 U@ branchValSigned [5] $end
$var wire 1 V@ branchValSigned [4] $end
$var wire 1 W@ branchValSigned [3] $end
$var wire 1 X@ branchValSigned [2] $end
$var wire 1 Y@ branchValSigned [1] $end
$var wire 1 Z@ branchValSigned [0] $end
$var wire 1 [@ aluOut [15] $end
$var wire 1 \@ aluOut [14] $end
$var wire 1 ]@ aluOut [13] $end
$var wire 1 ^@ aluOut [12] $end
$var wire 1 _@ aluOut [11] $end
$var wire 1 `@ aluOut [10] $end
$var wire 1 a@ aluOut [9] $end
$var wire 1 b@ aluOut [8] $end
$var wire 1 c@ aluOut [7] $end
$var wire 1 d@ aluOut [6] $end
$var wire 1 e@ aluOut [5] $end
$var wire 1 f@ aluOut [4] $end
$var wire 1 g@ aluOut [3] $end
$var wire 1 h@ aluOut [2] $end
$var wire 1 i@ aluOut [1] $end
$var wire 1 j@ aluOut [0] $end
$var wire 1 k@ setOut [15] $end
$var wire 1 l@ setOut [14] $end
$var wire 1 m@ setOut [13] $end
$var wire 1 n@ setOut [12] $end
$var wire 1 o@ setOut [11] $end
$var wire 1 p@ setOut [10] $end
$var wire 1 q@ setOut [9] $end
$var wire 1 r@ setOut [8] $end
$var wire 1 s@ setOut [7] $end
$var wire 1 t@ setOut [6] $end
$var wire 1 u@ setOut [5] $end
$var wire 1 v@ setOut [4] $end
$var wire 1 w@ setOut [3] $end
$var wire 1 x@ setOut [2] $end
$var wire 1 y@ setOut [1] $end
$var wire 1 z@ setOut [0] $end
$var wire 1 {@ opCode [2] $end
$var wire 1 |@ opCode [1] $end
$var wire 1 }@ opCode [0] $end
$var wire 1 ~@ sign $end
$var wire 1 !A setOutput $end
$var wire 1 "A cout $end
$var wire 1 #A Cin $end
$var wire 1 $A sltresult $end
$var wire 1 %A sleresult $end
$var wire 1 &A branch $end
$var wire 1 K# Out [15] $end
$var wire 1 L# Out [14] $end
$var wire 1 M# Out [13] $end
$var wire 1 N# Out [12] $end
$var wire 1 O# Out [11] $end
$var wire 1 P# Out [10] $end
$var wire 1 Q# Out [9] $end
$var wire 1 R# Out [8] $end
$var wire 1 S# Out [7] $end
$var wire 1 T# Out [6] $end
$var wire 1 U# Out [5] $end
$var wire 1 V# Out [4] $end
$var wire 1 W# Out [3] $end
$var wire 1 X# Out [2] $end
$var wire 1 Y# Out [1] $end
$var wire 1 Z# Out [0] $end
$var wire 1 'A Zero $end
$var wire 1 (A Ofl $end
$var wire 1 )A beqz $end
$var wire 1 *A bnez $end
$var wire 1 +A bltz $end
$var wire 1 ,A bgez $end

$scope module rightrotatebits $end
$var parameter 32 -A N $end
$var wire 1 .A A [15] $end
$var wire 1 /A A [14] $end
$var wire 1 0A A [13] $end
$var wire 1 1A A [12] $end
$var wire 1 2A A [11] $end
$var wire 1 3A A [10] $end
$var wire 1 4A A [9] $end
$var wire 1 5A A [8] $end
$var wire 1 6A A [7] $end
$var wire 1 7A A [6] $end
$var wire 1 8A A [5] $end
$var wire 1 9A A [4] $end
$var wire 1 :A A [3] $end
$var wire 1 ;A A [2] $end
$var wire 1 <A A [1] $end
$var wire 1 =A A [0] $end
$var wire 1 >A B [15] $end
$var wire 1 ?A B [14] $end
$var wire 1 @A B [13] $end
$var wire 1 AA B [12] $end
$var wire 1 BA B [11] $end
$var wire 1 CA B [10] $end
$var wire 1 DA B [9] $end
$var wire 1 EA B [8] $end
$var wire 1 FA B [7] $end
$var wire 1 GA B [6] $end
$var wire 1 HA B [5] $end
$var wire 1 IA B [4] $end
$var wire 1 JA B [3] $end
$var wire 1 KA B [2] $end
$var wire 1 LA B [1] $end
$var wire 1 MA B [0] $end
$var wire 1 NA C_in $end
$var wire 1 y? S [15] $end
$var wire 1 z? S [14] $end
$var wire 1 {? S [13] $end
$var wire 1 |? S [12] $end
$var wire 1 }? S [11] $end
$var wire 1 ~? S [10] $end
$var wire 1 !@ S [9] $end
$var wire 1 "@ S [8] $end
$var wire 1 #@ S [7] $end
$var wire 1 $@ S [6] $end
$var wire 1 %@ S [5] $end
$var wire 1 &@ S [4] $end
$var wire 1 '@ S [3] $end
$var wire 1 (@ S [2] $end
$var wire 1 )@ S [1] $end
$var wire 1 *@ S [0] $end
$var wire 1 OA C_out $end
$var wire 1 PA C0 $end
$var wire 1 QA C1 $end
$var wire 1 RA C2 $end
$var wire 1 SA P0 $end
$var wire 1 TA P0_bar $end
$var wire 1 UA P1 $end
$var wire 1 VA P1_bar $end
$var wire 1 WA P2 $end
$var wire 1 XA P2_bar $end
$var wire 1 YA P3 $end
$var wire 1 ZA P3_bar $end
$var wire 1 [A G0 $end
$var wire 1 \A G0_bar $end
$var wire 1 ]A G1 $end
$var wire 1 ^A G1_bar $end
$var wire 1 _A G2 $end
$var wire 1 `A G2_bar $end
$var wire 1 aA G3 $end
$var wire 1 bA G3_bar $end
$var wire 1 cA nand2_c0_0_out $end
$var wire 1 dA nand2_c1_0_out $end
$var wire 1 eA nand2_c2_0_out $end
$var wire 1 fA nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 gA N $end
$var wire 1 :A A [3] $end
$var wire 1 ;A A [2] $end
$var wire 1 <A A [1] $end
$var wire 1 =A A [0] $end
$var wire 1 JA B [3] $end
$var wire 1 KA B [2] $end
$var wire 1 LA B [1] $end
$var wire 1 MA B [0] $end
$var wire 1 NA C_in $end
$var wire 1 '@ S [3] $end
$var wire 1 (@ S [2] $end
$var wire 1 )@ S [1] $end
$var wire 1 *@ S [0] $end
$var wire 1 SA P $end
$var wire 1 [A G $end
$var wire 1 hA C_out $end
$var wire 1 iA c0 $end
$var wire 1 jA c1 $end
$var wire 1 kA c2 $end
$var wire 1 lA p0 $end
$var wire 1 mA g0 $end
$var wire 1 nA p1 $end
$var wire 1 oA g1 $end
$var wire 1 pA p2 $end
$var wire 1 qA g2 $end
$var wire 1 rA p3 $end
$var wire 1 sA g3 $end
$var wire 1 tA g0_bar $end
$var wire 1 uA g1_bar $end
$var wire 1 vA g2_bar $end
$var wire 1 wA g3_bar $end
$var wire 1 xA nand2_c0_0_out $end
$var wire 1 yA nand2_c1_0_out $end
$var wire 1 zA nand2_c2_0_out $end
$var wire 1 {A nand2_c3_0_out $end
$var wire 1 |A nand2_p3_p2 $end
$var wire 1 }A nand2_p1_p0 $end
$var wire 1 ~A nand2_p3g2_out $end
$var wire 1 !B nand2_p3p2g1_out $end
$var wire 1 "B nand3_G_0_out $end
$var wire 1 #B nand2_p1g0_out $end
$var wire 1 $B nor2_G_0_out $end
$var wire 1 %B G_bar $end

$scope module not1_c0_0 $end
$var wire 1 mA in1 $end
$var wire 1 tA out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 lA in1 $end
$var wire 1 NA in2 $end
$var wire 1 xA out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 tA in1 $end
$var wire 1 xA in2 $end
$var wire 1 iA out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 oA in1 $end
$var wire 1 uA out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 nA in1 $end
$var wire 1 iA in2 $end
$var wire 1 yA out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 uA in1 $end
$var wire 1 yA in2 $end
$var wire 1 jA out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 qA in1 $end
$var wire 1 vA out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 pA in1 $end
$var wire 1 jA in2 $end
$var wire 1 zA out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 vA in1 $end
$var wire 1 zA in2 $end
$var wire 1 kA out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 sA in1 $end
$var wire 1 wA out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 rA in1 $end
$var wire 1 kA in2 $end
$var wire 1 {A out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 wA in1 $end
$var wire 1 {A in2 $end
$var wire 1 hA out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 rA in1 $end
$var wire 1 pA in2 $end
$var wire 1 |A out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 nA in1 $end
$var wire 1 lA in2 $end
$var wire 1 }A out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 |A in1 $end
$var wire 1 }A in2 $end
$var wire 1 SA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 rA in1 $end
$var wire 1 qA in2 $end
$var wire 1 ~A out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 rA in1 $end
$var wire 1 pA in2 $end
$var wire 1 oA in3 $end
$var wire 1 !B out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 wA in1 $end
$var wire 1 ~A in2 $end
$var wire 1 !B in3 $end
$var wire 1 "B out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 nA in1 $end
$var wire 1 mA in2 $end
$var wire 1 #B out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 |A in1 $end
$var wire 1 #B in2 $end
$var wire 1 $B out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 "B in1 $end
$var wire 1 $B in2 $end
$var wire 1 %B out $end
$upscope $end

$scope module not1_G $end
$var wire 1 %B in1 $end
$var wire 1 [A out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 =A A $end
$var wire 1 MA B $end
$var wire 1 NA C_in $end
$var wire 1 lA p $end
$var wire 1 mA g $end
$var wire 1 *@ S $end
$var wire 1 &B C_out $end
$var wire 1 'B g_bar $end
$var wire 1 (B p_bar $end
$var wire 1 )B nand2_1_out $end
$var wire 1 *B nand2_2_out $end
$var wire 1 +B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 =A in1 $end
$var wire 1 MA in2 $end
$var wire 1 'B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 'B in1 $end
$var wire 1 mA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 =A in1 $end
$var wire 1 MA in2 $end
$var wire 1 (B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 (B in1 $end
$var wire 1 lA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 =A in1 $end
$var wire 1 MA in2 $end
$var wire 1 )B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 =A in1 $end
$var wire 1 NA in2 $end
$var wire 1 *B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 MA in1 $end
$var wire 1 NA in2 $end
$var wire 1 +B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 )B in1 $end
$var wire 1 *B in2 $end
$var wire 1 +B in3 $end
$var wire 1 &B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 =A in1 $end
$var wire 1 MA in2 $end
$var wire 1 NA in3 $end
$var wire 1 *@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 <A A $end
$var wire 1 LA B $end
$var wire 1 iA C_in $end
$var wire 1 nA p $end
$var wire 1 oA g $end
$var wire 1 )@ S $end
$var wire 1 ,B C_out $end
$var wire 1 -B g_bar $end
$var wire 1 .B p_bar $end
$var wire 1 /B nand2_1_out $end
$var wire 1 0B nand2_2_out $end
$var wire 1 1B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 <A in1 $end
$var wire 1 LA in2 $end
$var wire 1 -B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 -B in1 $end
$var wire 1 oA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 <A in1 $end
$var wire 1 LA in2 $end
$var wire 1 .B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 .B in1 $end
$var wire 1 nA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 <A in1 $end
$var wire 1 LA in2 $end
$var wire 1 /B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 <A in1 $end
$var wire 1 iA in2 $end
$var wire 1 0B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 LA in1 $end
$var wire 1 iA in2 $end
$var wire 1 1B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 /B in1 $end
$var wire 1 0B in2 $end
$var wire 1 1B in3 $end
$var wire 1 ,B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 <A in1 $end
$var wire 1 LA in2 $end
$var wire 1 iA in3 $end
$var wire 1 )@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 ;A A $end
$var wire 1 KA B $end
$var wire 1 jA C_in $end
$var wire 1 pA p $end
$var wire 1 qA g $end
$var wire 1 (@ S $end
$var wire 1 2B C_out $end
$var wire 1 3B g_bar $end
$var wire 1 4B p_bar $end
$var wire 1 5B nand2_1_out $end
$var wire 1 6B nand2_2_out $end
$var wire 1 7B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ;A in1 $end
$var wire 1 KA in2 $end
$var wire 1 3B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 3B in1 $end
$var wire 1 qA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ;A in1 $end
$var wire 1 KA in2 $end
$var wire 1 4B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 4B in1 $end
$var wire 1 pA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ;A in1 $end
$var wire 1 KA in2 $end
$var wire 1 5B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ;A in1 $end
$var wire 1 jA in2 $end
$var wire 1 6B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 KA in1 $end
$var wire 1 jA in2 $end
$var wire 1 7B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 5B in1 $end
$var wire 1 6B in2 $end
$var wire 1 7B in3 $end
$var wire 1 2B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ;A in1 $end
$var wire 1 KA in2 $end
$var wire 1 jA in3 $end
$var wire 1 (@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 :A A $end
$var wire 1 JA B $end
$var wire 1 kA C_in $end
$var wire 1 rA p $end
$var wire 1 sA g $end
$var wire 1 '@ S $end
$var wire 1 8B C_out $end
$var wire 1 9B g_bar $end
$var wire 1 :B p_bar $end
$var wire 1 ;B nand2_1_out $end
$var wire 1 <B nand2_2_out $end
$var wire 1 =B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 :A in1 $end
$var wire 1 JA in2 $end
$var wire 1 9B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 9B in1 $end
$var wire 1 sA out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 :A in1 $end
$var wire 1 JA in2 $end
$var wire 1 :B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 :B in1 $end
$var wire 1 rA out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 :A in1 $end
$var wire 1 JA in2 $end
$var wire 1 ;B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 :A in1 $end
$var wire 1 kA in2 $end
$var wire 1 <B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 JA in1 $end
$var wire 1 kA in2 $end
$var wire 1 =B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ;B in1 $end
$var wire 1 <B in2 $end
$var wire 1 =B in3 $end
$var wire 1 8B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 :A in1 $end
$var wire 1 JA in2 $end
$var wire 1 kA in3 $end
$var wire 1 '@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 >B N $end
$var wire 1 6A A [3] $end
$var wire 1 7A A [2] $end
$var wire 1 8A A [1] $end
$var wire 1 9A A [0] $end
$var wire 1 FA B [3] $end
$var wire 1 GA B [2] $end
$var wire 1 HA B [1] $end
$var wire 1 IA B [0] $end
$var wire 1 PA C_in $end
$var wire 1 #@ S [3] $end
$var wire 1 $@ S [2] $end
$var wire 1 %@ S [1] $end
$var wire 1 &@ S [0] $end
$var wire 1 UA P $end
$var wire 1 ]A G $end
$var wire 1 ?B C_out $end
$var wire 1 @B c0 $end
$var wire 1 AB c1 $end
$var wire 1 BB c2 $end
$var wire 1 CB p0 $end
$var wire 1 DB g0 $end
$var wire 1 EB p1 $end
$var wire 1 FB g1 $end
$var wire 1 GB p2 $end
$var wire 1 HB g2 $end
$var wire 1 IB p3 $end
$var wire 1 JB g3 $end
$var wire 1 KB g0_bar $end
$var wire 1 LB g1_bar $end
$var wire 1 MB g2_bar $end
$var wire 1 NB g3_bar $end
$var wire 1 OB nand2_c0_0_out $end
$var wire 1 PB nand2_c1_0_out $end
$var wire 1 QB nand2_c2_0_out $end
$var wire 1 RB nand2_c3_0_out $end
$var wire 1 SB nand2_p3_p2 $end
$var wire 1 TB nand2_p1_p0 $end
$var wire 1 UB nand2_p3g2_out $end
$var wire 1 VB nand2_p3p2g1_out $end
$var wire 1 WB nand3_G_0_out $end
$var wire 1 XB nand2_p1g0_out $end
$var wire 1 YB nor2_G_0_out $end
$var wire 1 ZB G_bar $end

$scope module not1_c0_0 $end
$var wire 1 DB in1 $end
$var wire 1 KB out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 CB in1 $end
$var wire 1 PA in2 $end
$var wire 1 OB out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 KB in1 $end
$var wire 1 OB in2 $end
$var wire 1 @B out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 FB in1 $end
$var wire 1 LB out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 EB in1 $end
$var wire 1 @B in2 $end
$var wire 1 PB out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 LB in1 $end
$var wire 1 PB in2 $end
$var wire 1 AB out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 HB in1 $end
$var wire 1 MB out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 GB in1 $end
$var wire 1 AB in2 $end
$var wire 1 QB out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 MB in1 $end
$var wire 1 QB in2 $end
$var wire 1 BB out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 JB in1 $end
$var wire 1 NB out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 IB in1 $end
$var wire 1 BB in2 $end
$var wire 1 RB out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 NB in1 $end
$var wire 1 RB in2 $end
$var wire 1 ?B out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 IB in1 $end
$var wire 1 GB in2 $end
$var wire 1 SB out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 EB in1 $end
$var wire 1 CB in2 $end
$var wire 1 TB out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 SB in1 $end
$var wire 1 TB in2 $end
$var wire 1 UA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 IB in1 $end
$var wire 1 HB in2 $end
$var wire 1 UB out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 IB in1 $end
$var wire 1 GB in2 $end
$var wire 1 FB in3 $end
$var wire 1 VB out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 NB in1 $end
$var wire 1 UB in2 $end
$var wire 1 VB in3 $end
$var wire 1 WB out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 EB in1 $end
$var wire 1 DB in2 $end
$var wire 1 XB out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 SB in1 $end
$var wire 1 XB in2 $end
$var wire 1 YB out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 WB in1 $end
$var wire 1 YB in2 $end
$var wire 1 ZB out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ZB in1 $end
$var wire 1 ]A out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 9A A $end
$var wire 1 IA B $end
$var wire 1 PA C_in $end
$var wire 1 CB p $end
$var wire 1 DB g $end
$var wire 1 &@ S $end
$var wire 1 [B C_out $end
$var wire 1 \B g_bar $end
$var wire 1 ]B p_bar $end
$var wire 1 ^B nand2_1_out $end
$var wire 1 _B nand2_2_out $end
$var wire 1 `B nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 9A in1 $end
$var wire 1 IA in2 $end
$var wire 1 \B out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 \B in1 $end
$var wire 1 DB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 9A in1 $end
$var wire 1 IA in2 $end
$var wire 1 ]B out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ]B in1 $end
$var wire 1 CB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 9A in1 $end
$var wire 1 IA in2 $end
$var wire 1 ^B out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 9A in1 $end
$var wire 1 PA in2 $end
$var wire 1 _B out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 IA in1 $end
$var wire 1 PA in2 $end
$var wire 1 `B out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ^B in1 $end
$var wire 1 _B in2 $end
$var wire 1 `B in3 $end
$var wire 1 [B out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 9A in1 $end
$var wire 1 IA in2 $end
$var wire 1 PA in3 $end
$var wire 1 &@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 8A A $end
$var wire 1 HA B $end
$var wire 1 @B C_in $end
$var wire 1 EB p $end
$var wire 1 FB g $end
$var wire 1 %@ S $end
$var wire 1 aB C_out $end
$var wire 1 bB g_bar $end
$var wire 1 cB p_bar $end
$var wire 1 dB nand2_1_out $end
$var wire 1 eB nand2_2_out $end
$var wire 1 fB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 8A in1 $end
$var wire 1 HA in2 $end
$var wire 1 bB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 bB in1 $end
$var wire 1 FB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 8A in1 $end
$var wire 1 HA in2 $end
$var wire 1 cB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 cB in1 $end
$var wire 1 EB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 8A in1 $end
$var wire 1 HA in2 $end
$var wire 1 dB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 8A in1 $end
$var wire 1 @B in2 $end
$var wire 1 eB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 HA in1 $end
$var wire 1 @B in2 $end
$var wire 1 fB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 dB in1 $end
$var wire 1 eB in2 $end
$var wire 1 fB in3 $end
$var wire 1 aB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 8A in1 $end
$var wire 1 HA in2 $end
$var wire 1 @B in3 $end
$var wire 1 %@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 7A A $end
$var wire 1 GA B $end
$var wire 1 AB C_in $end
$var wire 1 GB p $end
$var wire 1 HB g $end
$var wire 1 $@ S $end
$var wire 1 gB C_out $end
$var wire 1 hB g_bar $end
$var wire 1 iB p_bar $end
$var wire 1 jB nand2_1_out $end
$var wire 1 kB nand2_2_out $end
$var wire 1 lB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 7A in1 $end
$var wire 1 GA in2 $end
$var wire 1 hB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 hB in1 $end
$var wire 1 HB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 7A in1 $end
$var wire 1 GA in2 $end
$var wire 1 iB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 iB in1 $end
$var wire 1 GB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 7A in1 $end
$var wire 1 GA in2 $end
$var wire 1 jB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 7A in1 $end
$var wire 1 AB in2 $end
$var wire 1 kB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 GA in1 $end
$var wire 1 AB in2 $end
$var wire 1 lB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 jB in1 $end
$var wire 1 kB in2 $end
$var wire 1 lB in3 $end
$var wire 1 gB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 7A in1 $end
$var wire 1 GA in2 $end
$var wire 1 AB in3 $end
$var wire 1 $@ out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 6A A $end
$var wire 1 FA B $end
$var wire 1 BB C_in $end
$var wire 1 IB p $end
$var wire 1 JB g $end
$var wire 1 #@ S $end
$var wire 1 mB C_out $end
$var wire 1 nB g_bar $end
$var wire 1 oB p_bar $end
$var wire 1 pB nand2_1_out $end
$var wire 1 qB nand2_2_out $end
$var wire 1 rB nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 6A in1 $end
$var wire 1 FA in2 $end
$var wire 1 nB out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 nB in1 $end
$var wire 1 JB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 6A in1 $end
$var wire 1 FA in2 $end
$var wire 1 oB out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 oB in1 $end
$var wire 1 IB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 6A in1 $end
$var wire 1 FA in2 $end
$var wire 1 pB out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 6A in1 $end
$var wire 1 BB in2 $end
$var wire 1 qB out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 FA in1 $end
$var wire 1 BB in2 $end
$var wire 1 rB out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 pB in1 $end
$var wire 1 qB in2 $end
$var wire 1 rB in3 $end
$var wire 1 mB out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 6A in1 $end
$var wire 1 FA in2 $end
$var wire 1 BB in3 $end
$var wire 1 #@ out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 sB N $end
$var wire 1 2A A [3] $end
$var wire 1 3A A [2] $end
$var wire 1 4A A [1] $end
$var wire 1 5A A [0] $end
$var wire 1 BA B [3] $end
$var wire 1 CA B [2] $end
$var wire 1 DA B [1] $end
$var wire 1 EA B [0] $end
$var wire 1 QA C_in $end
$var wire 1 }? S [3] $end
$var wire 1 ~? S [2] $end
$var wire 1 !@ S [1] $end
$var wire 1 "@ S [0] $end
$var wire 1 WA P $end
$var wire 1 _A G $end
$var wire 1 tB C_out $end
$var wire 1 uB c0 $end
$var wire 1 vB c1 $end
$var wire 1 wB c2 $end
$var wire 1 xB p0 $end
$var wire 1 yB g0 $end
$var wire 1 zB p1 $end
$var wire 1 {B g1 $end
$var wire 1 |B p2 $end
$var wire 1 }B g2 $end
$var wire 1 ~B p3 $end
$var wire 1 !C g3 $end
$var wire 1 "C g0_bar $end
$var wire 1 #C g1_bar $end
$var wire 1 $C g2_bar $end
$var wire 1 %C g3_bar $end
$var wire 1 &C nand2_c0_0_out $end
$var wire 1 'C nand2_c1_0_out $end
$var wire 1 (C nand2_c2_0_out $end
$var wire 1 )C nand2_c3_0_out $end
$var wire 1 *C nand2_p3_p2 $end
$var wire 1 +C nand2_p1_p0 $end
$var wire 1 ,C nand2_p3g2_out $end
$var wire 1 -C nand2_p3p2g1_out $end
$var wire 1 .C nand3_G_0_out $end
$var wire 1 /C nand2_p1g0_out $end
$var wire 1 0C nor2_G_0_out $end
$var wire 1 1C G_bar $end

$scope module not1_c0_0 $end
$var wire 1 yB in1 $end
$var wire 1 "C out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 xB in1 $end
$var wire 1 QA in2 $end
$var wire 1 &C out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 "C in1 $end
$var wire 1 &C in2 $end
$var wire 1 uB out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 {B in1 $end
$var wire 1 #C out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 zB in1 $end
$var wire 1 uB in2 $end
$var wire 1 'C out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 #C in1 $end
$var wire 1 'C in2 $end
$var wire 1 vB out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 }B in1 $end
$var wire 1 $C out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 |B in1 $end
$var wire 1 vB in2 $end
$var wire 1 (C out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 $C in1 $end
$var wire 1 (C in2 $end
$var wire 1 wB out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 !C in1 $end
$var wire 1 %C out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ~B in1 $end
$var wire 1 wB in2 $end
$var wire 1 )C out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 %C in1 $end
$var wire 1 )C in2 $end
$var wire 1 tB out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 ~B in1 $end
$var wire 1 |B in2 $end
$var wire 1 *C out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 zB in1 $end
$var wire 1 xB in2 $end
$var wire 1 +C out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 *C in1 $end
$var wire 1 +C in2 $end
$var wire 1 WA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 ~B in1 $end
$var wire 1 }B in2 $end
$var wire 1 ,C out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 ~B in1 $end
$var wire 1 |B in2 $end
$var wire 1 {B in3 $end
$var wire 1 -C out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 %C in1 $end
$var wire 1 ,C in2 $end
$var wire 1 -C in3 $end
$var wire 1 .C out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 zB in1 $end
$var wire 1 yB in2 $end
$var wire 1 /C out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 *C in1 $end
$var wire 1 /C in2 $end
$var wire 1 0C out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 .C in1 $end
$var wire 1 0C in2 $end
$var wire 1 1C out $end
$upscope $end

$scope module not1_G $end
$var wire 1 1C in1 $end
$var wire 1 _A out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 5A A $end
$var wire 1 EA B $end
$var wire 1 QA C_in $end
$var wire 1 xB p $end
$var wire 1 yB g $end
$var wire 1 "@ S $end
$var wire 1 2C C_out $end
$var wire 1 3C g_bar $end
$var wire 1 4C p_bar $end
$var wire 1 5C nand2_1_out $end
$var wire 1 6C nand2_2_out $end
$var wire 1 7C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 5A in1 $end
$var wire 1 EA in2 $end
$var wire 1 3C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 3C in1 $end
$var wire 1 yB out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 5A in1 $end
$var wire 1 EA in2 $end
$var wire 1 4C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 4C in1 $end
$var wire 1 xB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 5A in1 $end
$var wire 1 EA in2 $end
$var wire 1 5C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 5A in1 $end
$var wire 1 QA in2 $end
$var wire 1 6C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 EA in1 $end
$var wire 1 QA in2 $end
$var wire 1 7C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 5C in1 $end
$var wire 1 6C in2 $end
$var wire 1 7C in3 $end
$var wire 1 2C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 5A in1 $end
$var wire 1 EA in2 $end
$var wire 1 QA in3 $end
$var wire 1 "@ out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 4A A $end
$var wire 1 DA B $end
$var wire 1 uB C_in $end
$var wire 1 zB p $end
$var wire 1 {B g $end
$var wire 1 !@ S $end
$var wire 1 8C C_out $end
$var wire 1 9C g_bar $end
$var wire 1 :C p_bar $end
$var wire 1 ;C nand2_1_out $end
$var wire 1 <C nand2_2_out $end
$var wire 1 =C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 4A in1 $end
$var wire 1 DA in2 $end
$var wire 1 9C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 9C in1 $end
$var wire 1 {B out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 4A in1 $end
$var wire 1 DA in2 $end
$var wire 1 :C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 :C in1 $end
$var wire 1 zB out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 4A in1 $end
$var wire 1 DA in2 $end
$var wire 1 ;C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 4A in1 $end
$var wire 1 uB in2 $end
$var wire 1 <C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 DA in1 $end
$var wire 1 uB in2 $end
$var wire 1 =C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ;C in1 $end
$var wire 1 <C in2 $end
$var wire 1 =C in3 $end
$var wire 1 8C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 4A in1 $end
$var wire 1 DA in2 $end
$var wire 1 uB in3 $end
$var wire 1 !@ out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 3A A $end
$var wire 1 CA B $end
$var wire 1 vB C_in $end
$var wire 1 |B p $end
$var wire 1 }B g $end
$var wire 1 ~? S $end
$var wire 1 >C C_out $end
$var wire 1 ?C g_bar $end
$var wire 1 @C p_bar $end
$var wire 1 AC nand2_1_out $end
$var wire 1 BC nand2_2_out $end
$var wire 1 CC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 3A in1 $end
$var wire 1 CA in2 $end
$var wire 1 ?C out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ?C in1 $end
$var wire 1 }B out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 3A in1 $end
$var wire 1 CA in2 $end
$var wire 1 @C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 @C in1 $end
$var wire 1 |B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 3A in1 $end
$var wire 1 CA in2 $end
$var wire 1 AC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 3A in1 $end
$var wire 1 vB in2 $end
$var wire 1 BC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 CA in1 $end
$var wire 1 vB in2 $end
$var wire 1 CC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 AC in1 $end
$var wire 1 BC in2 $end
$var wire 1 CC in3 $end
$var wire 1 >C out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 3A in1 $end
$var wire 1 CA in2 $end
$var wire 1 vB in3 $end
$var wire 1 ~? out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 2A A $end
$var wire 1 BA B $end
$var wire 1 wB C_in $end
$var wire 1 ~B p $end
$var wire 1 !C g $end
$var wire 1 }? S $end
$var wire 1 DC C_out $end
$var wire 1 EC g_bar $end
$var wire 1 FC p_bar $end
$var wire 1 GC nand2_1_out $end
$var wire 1 HC nand2_2_out $end
$var wire 1 IC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 2A in1 $end
$var wire 1 BA in2 $end
$var wire 1 EC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 EC in1 $end
$var wire 1 !C out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 2A in1 $end
$var wire 1 BA in2 $end
$var wire 1 FC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 FC in1 $end
$var wire 1 ~B out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 2A in1 $end
$var wire 1 BA in2 $end
$var wire 1 GC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 2A in1 $end
$var wire 1 wB in2 $end
$var wire 1 HC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 BA in1 $end
$var wire 1 wB in2 $end
$var wire 1 IC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 GC in1 $end
$var wire 1 HC in2 $end
$var wire 1 IC in3 $end
$var wire 1 DC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 2A in1 $end
$var wire 1 BA in2 $end
$var wire 1 wB in3 $end
$var wire 1 }? out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 JC N $end
$var wire 1 .A A [3] $end
$var wire 1 /A A [2] $end
$var wire 1 0A A [1] $end
$var wire 1 1A A [0] $end
$var wire 1 >A B [3] $end
$var wire 1 ?A B [2] $end
$var wire 1 @A B [1] $end
$var wire 1 AA B [0] $end
$var wire 1 RA C_in $end
$var wire 1 y? S [3] $end
$var wire 1 z? S [2] $end
$var wire 1 {? S [1] $end
$var wire 1 |? S [0] $end
$var wire 1 YA P $end
$var wire 1 aA G $end
$var wire 1 KC C_out $end
$var wire 1 LC c0 $end
$var wire 1 MC c1 $end
$var wire 1 NC c2 $end
$var wire 1 OC p0 $end
$var wire 1 PC g0 $end
$var wire 1 QC p1 $end
$var wire 1 RC g1 $end
$var wire 1 SC p2 $end
$var wire 1 TC g2 $end
$var wire 1 UC p3 $end
$var wire 1 VC g3 $end
$var wire 1 WC g0_bar $end
$var wire 1 XC g1_bar $end
$var wire 1 YC g2_bar $end
$var wire 1 ZC g3_bar $end
$var wire 1 [C nand2_c0_0_out $end
$var wire 1 \C nand2_c1_0_out $end
$var wire 1 ]C nand2_c2_0_out $end
$var wire 1 ^C nand2_c3_0_out $end
$var wire 1 _C nand2_p3_p2 $end
$var wire 1 `C nand2_p1_p0 $end
$var wire 1 aC nand2_p3g2_out $end
$var wire 1 bC nand2_p3p2g1_out $end
$var wire 1 cC nand3_G_0_out $end
$var wire 1 dC nand2_p1g0_out $end
$var wire 1 eC nor2_G_0_out $end
$var wire 1 fC G_bar $end

$scope module not1_c0_0 $end
$var wire 1 PC in1 $end
$var wire 1 WC out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 OC in1 $end
$var wire 1 RA in2 $end
$var wire 1 [C out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 WC in1 $end
$var wire 1 [C in2 $end
$var wire 1 LC out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 RC in1 $end
$var wire 1 XC out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 QC in1 $end
$var wire 1 LC in2 $end
$var wire 1 \C out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 XC in1 $end
$var wire 1 \C in2 $end
$var wire 1 MC out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 TC in1 $end
$var wire 1 YC out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 SC in1 $end
$var wire 1 MC in2 $end
$var wire 1 ]C out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 YC in1 $end
$var wire 1 ]C in2 $end
$var wire 1 NC out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 VC in1 $end
$var wire 1 ZC out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 UC in1 $end
$var wire 1 NC in2 $end
$var wire 1 ^C out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 ZC in1 $end
$var wire 1 ^C in2 $end
$var wire 1 KC out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 UC in1 $end
$var wire 1 SC in2 $end
$var wire 1 _C out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 QC in1 $end
$var wire 1 OC in2 $end
$var wire 1 `C out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 _C in1 $end
$var wire 1 `C in2 $end
$var wire 1 YA out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 UC in1 $end
$var wire 1 TC in2 $end
$var wire 1 aC out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 UC in1 $end
$var wire 1 SC in2 $end
$var wire 1 RC in3 $end
$var wire 1 bC out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 ZC in1 $end
$var wire 1 aC in2 $end
$var wire 1 bC in3 $end
$var wire 1 cC out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 QC in1 $end
$var wire 1 PC in2 $end
$var wire 1 dC out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 _C in1 $end
$var wire 1 dC in2 $end
$var wire 1 eC out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 cC in1 $end
$var wire 1 eC in2 $end
$var wire 1 fC out $end
$upscope $end

$scope module not1_G $end
$var wire 1 fC in1 $end
$var wire 1 aA out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 1A A $end
$var wire 1 AA B $end
$var wire 1 RA C_in $end
$var wire 1 OC p $end
$var wire 1 PC g $end
$var wire 1 |? S $end
$var wire 1 gC C_out $end
$var wire 1 hC g_bar $end
$var wire 1 iC p_bar $end
$var wire 1 jC nand2_1_out $end
$var wire 1 kC nand2_2_out $end
$var wire 1 lC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 1A in1 $end
$var wire 1 AA in2 $end
$var wire 1 hC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 hC in1 $end
$var wire 1 PC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 1A in1 $end
$var wire 1 AA in2 $end
$var wire 1 iC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 iC in1 $end
$var wire 1 OC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 1A in1 $end
$var wire 1 AA in2 $end
$var wire 1 jC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 1A in1 $end
$var wire 1 RA in2 $end
$var wire 1 kC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 AA in1 $end
$var wire 1 RA in2 $end
$var wire 1 lC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 jC in1 $end
$var wire 1 kC in2 $end
$var wire 1 lC in3 $end
$var wire 1 gC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 1A in1 $end
$var wire 1 AA in2 $end
$var wire 1 RA in3 $end
$var wire 1 |? out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 0A A $end
$var wire 1 @A B $end
$var wire 1 LC C_in $end
$var wire 1 QC p $end
$var wire 1 RC g $end
$var wire 1 {? S $end
$var wire 1 mC C_out $end
$var wire 1 nC g_bar $end
$var wire 1 oC p_bar $end
$var wire 1 pC nand2_1_out $end
$var wire 1 qC nand2_2_out $end
$var wire 1 rC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 0A in1 $end
$var wire 1 @A in2 $end
$var wire 1 nC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 nC in1 $end
$var wire 1 RC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 0A in1 $end
$var wire 1 @A in2 $end
$var wire 1 oC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 oC in1 $end
$var wire 1 QC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 0A in1 $end
$var wire 1 @A in2 $end
$var wire 1 pC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 0A in1 $end
$var wire 1 LC in2 $end
$var wire 1 qC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 @A in1 $end
$var wire 1 LC in2 $end
$var wire 1 rC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 pC in1 $end
$var wire 1 qC in2 $end
$var wire 1 rC in3 $end
$var wire 1 mC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 0A in1 $end
$var wire 1 @A in2 $end
$var wire 1 LC in3 $end
$var wire 1 {? out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 /A A $end
$var wire 1 ?A B $end
$var wire 1 MC C_in $end
$var wire 1 SC p $end
$var wire 1 TC g $end
$var wire 1 z? S $end
$var wire 1 sC C_out $end
$var wire 1 tC g_bar $end
$var wire 1 uC p_bar $end
$var wire 1 vC nand2_1_out $end
$var wire 1 wC nand2_2_out $end
$var wire 1 xC nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 /A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 tC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 tC in1 $end
$var wire 1 TC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 /A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 uC out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 uC in1 $end
$var wire 1 SC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 /A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 vC out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 /A in1 $end
$var wire 1 MC in2 $end
$var wire 1 wC out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ?A in1 $end
$var wire 1 MC in2 $end
$var wire 1 xC out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 vC in1 $end
$var wire 1 wC in2 $end
$var wire 1 xC in3 $end
$var wire 1 sC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 /A in1 $end
$var wire 1 ?A in2 $end
$var wire 1 MC in3 $end
$var wire 1 z? out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 .A A $end
$var wire 1 >A B $end
$var wire 1 NC C_in $end
$var wire 1 UC p $end
$var wire 1 VC g $end
$var wire 1 y? S $end
$var wire 1 yC C_out $end
$var wire 1 zC g_bar $end
$var wire 1 {C p_bar $end
$var wire 1 |C nand2_1_out $end
$var wire 1 }C nand2_2_out $end
$var wire 1 ~C nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 zC out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 zC in1 $end
$var wire 1 VC out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 {C out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 {C in1 $end
$var wire 1 UC out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 |C out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 .A in1 $end
$var wire 1 NC in2 $end
$var wire 1 }C out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 >A in1 $end
$var wire 1 NC in2 $end
$var wire 1 ~C out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 |C in1 $end
$var wire 1 }C in2 $end
$var wire 1 ~C in3 $end
$var wire 1 yC out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 .A in1 $end
$var wire 1 >A in2 $end
$var wire 1 NC in3 $end
$var wire 1 y? out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 [A in1 $end
$var wire 1 \A out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 SA in1 $end
$var wire 1 NA in2 $end
$var wire 1 cA out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 \A in1 $end
$var wire 1 cA in2 $end
$var wire 1 PA out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 ]A in1 $end
$var wire 1 ^A out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 UA in1 $end
$var wire 1 PA in2 $end
$var wire 1 dA out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ^A in1 $end
$var wire 1 dA in2 $end
$var wire 1 QA out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 _A in1 $end
$var wire 1 `A out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 WA in1 $end
$var wire 1 QA in2 $end
$var wire 1 eA out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 `A in1 $end
$var wire 1 eA in2 $end
$var wire 1 RA out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 aA in1 $end
$var wire 1 bA out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 YA in1 $end
$var wire 1 RA in2 $end
$var wire 1 fA out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 bA in1 $end
$var wire 1 fA in2 $end
$var wire 1 OA out $end
$upscope $end
$upscope $end

$scope module executeALU $end
$var parameter 32 !D N $end
$var parameter 32 "D O $end
$var wire 1 b' slbi $end
$var wire 1 9? InA [15] $end
$var wire 1 :? InA [14] $end
$var wire 1 ;? InA [13] $end
$var wire 1 <? InA [12] $end
$var wire 1 =? InA [11] $end
$var wire 1 >? InA [10] $end
$var wire 1 ?? InA [9] $end
$var wire 1 @? InA [8] $end
$var wire 1 A? InA [7] $end
$var wire 1 B? InA [6] $end
$var wire 1 C? InA [5] $end
$var wire 1 D? InA [4] $end
$var wire 1 E? InA [3] $end
$var wire 1 F? InA [2] $end
$var wire 1 G? InA [1] $end
$var wire 1 H? InA [0] $end
$var wire 1 Y? InB [15] $end
$var wire 1 Z? InB [14] $end
$var wire 1 [? InB [13] $end
$var wire 1 \? InB [12] $end
$var wire 1 ]? InB [11] $end
$var wire 1 ^? InB [10] $end
$var wire 1 _? InB [9] $end
$var wire 1 `? InB [8] $end
$var wire 1 a? InB [7] $end
$var wire 1 b? InB [6] $end
$var wire 1 c? InB [5] $end
$var wire 1 d? InB [4] $end
$var wire 1 e? InB [3] $end
$var wire 1 f? InB [2] $end
$var wire 1 g? InB [1] $end
$var wire 1 h? InB [0] $end
$var wire 1 #D Cin $end
$var wire 1 a& Op [2] $end
$var wire 1 b& Op [1] $end
$var wire 1 c& Op [0] $end
$var wire 1 $D invA $end
$var wire 1 %D invB $end
$var wire 1 ~@ sign $end
$var wire 1 [@ Out [15] $end
$var wire 1 \@ Out [14] $end
$var wire 1 ]@ Out [13] $end
$var wire 1 ^@ Out [12] $end
$var wire 1 _@ Out [11] $end
$var wire 1 `@ Out [10] $end
$var wire 1 a@ Out [9] $end
$var wire 1 b@ Out [8] $end
$var wire 1 c@ Out [7] $end
$var wire 1 d@ Out [6] $end
$var wire 1 e@ Out [5] $end
$var wire 1 f@ Out [4] $end
$var wire 1 g@ Out [3] $end
$var wire 1 h@ Out [2] $end
$var wire 1 i@ Out [1] $end
$var wire 1 j@ Out [0] $end
$var wire 1 (A Ofl $end
$var wire 1 'A Zero $end
$var wire 1 "A cout $end
$var wire 1 &D shifter_out [15] $end
$var wire 1 'D shifter_out [14] $end
$var wire 1 (D shifter_out [13] $end
$var wire 1 )D shifter_out [12] $end
$var wire 1 *D shifter_out [11] $end
$var wire 1 +D shifter_out [10] $end
$var wire 1 ,D shifter_out [9] $end
$var wire 1 -D shifter_out [8] $end
$var wire 1 .D shifter_out [7] $end
$var wire 1 /D shifter_out [6] $end
$var wire 1 0D shifter_out [5] $end
$var wire 1 1D shifter_out [4] $end
$var wire 1 2D shifter_out [3] $end
$var wire 1 3D shifter_out [2] $end
$var wire 1 4D shifter_out [1] $end
$var wire 1 5D shifter_out [0] $end
$var wire 1 6D AND_RESULT [15] $end
$var wire 1 7D AND_RESULT [14] $end
$var wire 1 8D AND_RESULT [13] $end
$var wire 1 9D AND_RESULT [12] $end
$var wire 1 :D AND_RESULT [11] $end
$var wire 1 ;D AND_RESULT [10] $end
$var wire 1 <D AND_RESULT [9] $end
$var wire 1 =D AND_RESULT [8] $end
$var wire 1 >D AND_RESULT [7] $end
$var wire 1 ?D AND_RESULT [6] $end
$var wire 1 @D AND_RESULT [5] $end
$var wire 1 AD AND_RESULT [4] $end
$var wire 1 BD AND_RESULT [3] $end
$var wire 1 CD AND_RESULT [2] $end
$var wire 1 DD AND_RESULT [1] $end
$var wire 1 ED AND_RESULT [0] $end
$var wire 1 FD OR_RESULT [15] $end
$var wire 1 GD OR_RESULT [14] $end
$var wire 1 HD OR_RESULT [13] $end
$var wire 1 ID OR_RESULT [12] $end
$var wire 1 JD OR_RESULT [11] $end
$var wire 1 KD OR_RESULT [10] $end
$var wire 1 LD OR_RESULT [9] $end
$var wire 1 MD OR_RESULT [8] $end
$var wire 1 ND OR_RESULT [7] $end
$var wire 1 OD OR_RESULT [6] $end
$var wire 1 PD OR_RESULT [5] $end
$var wire 1 QD OR_RESULT [4] $end
$var wire 1 RD OR_RESULT [3] $end
$var wire 1 SD OR_RESULT [2] $end
$var wire 1 TD OR_RESULT [1] $end
$var wire 1 UD OR_RESULT [0] $end
$var wire 1 VD XOR_RESULT [15] $end
$var wire 1 WD XOR_RESULT [14] $end
$var wire 1 XD XOR_RESULT [13] $end
$var wire 1 YD XOR_RESULT [12] $end
$var wire 1 ZD XOR_RESULT [11] $end
$var wire 1 [D XOR_RESULT [10] $end
$var wire 1 \D XOR_RESULT [9] $end
$var wire 1 ]D XOR_RESULT [8] $end
$var wire 1 ^D XOR_RESULT [7] $end
$var wire 1 _D XOR_RESULT [6] $end
$var wire 1 `D XOR_RESULT [5] $end
$var wire 1 aD XOR_RESULT [4] $end
$var wire 1 bD XOR_RESULT [3] $end
$var wire 1 cD XOR_RESULT [2] $end
$var wire 1 dD XOR_RESULT [1] $end
$var wire 1 eD XOR_RESULT [0] $end
$var wire 1 fD ADD_RESULT [15] $end
$var wire 1 gD ADD_RESULT [14] $end
$var wire 1 hD ADD_RESULT [13] $end
$var wire 1 iD ADD_RESULT [12] $end
$var wire 1 jD ADD_RESULT [11] $end
$var wire 1 kD ADD_RESULT [10] $end
$var wire 1 lD ADD_RESULT [9] $end
$var wire 1 mD ADD_RESULT [8] $end
$var wire 1 nD ADD_RESULT [7] $end
$var wire 1 oD ADD_RESULT [6] $end
$var wire 1 pD ADD_RESULT [5] $end
$var wire 1 qD ADD_RESULT [4] $end
$var wire 1 rD ADD_RESULT [3] $end
$var wire 1 sD ADD_RESULT [2] $end
$var wire 1 tD ADD_RESULT [1] $end
$var wire 1 uD ADD_RESULT [0] $end
$var wire 1 vD LOGIC_RESULT [15] $end
$var wire 1 wD LOGIC_RESULT [14] $end
$var wire 1 xD LOGIC_RESULT [13] $end
$var wire 1 yD LOGIC_RESULT [12] $end
$var wire 1 zD LOGIC_RESULT [11] $end
$var wire 1 {D LOGIC_RESULT [10] $end
$var wire 1 |D LOGIC_RESULT [9] $end
$var wire 1 }D LOGIC_RESULT [8] $end
$var wire 1 ~D LOGIC_RESULT [7] $end
$var wire 1 !E LOGIC_RESULT [6] $end
$var wire 1 "E LOGIC_RESULT [5] $end
$var wire 1 #E LOGIC_RESULT [4] $end
$var wire 1 $E LOGIC_RESULT [3] $end
$var wire 1 %E LOGIC_RESULT [2] $end
$var wire 1 &E LOGIC_RESULT [1] $end
$var wire 1 'E LOGIC_RESULT [0] $end
$var wire 1 (E ANDN_RESULT [15] $end
$var wire 1 )E ANDN_RESULT [14] $end
$var wire 1 *E ANDN_RESULT [13] $end
$var wire 1 +E ANDN_RESULT [12] $end
$var wire 1 ,E ANDN_RESULT [11] $end
$var wire 1 -E ANDN_RESULT [10] $end
$var wire 1 .E ANDN_RESULT [9] $end
$var wire 1 /E ANDN_RESULT [8] $end
$var wire 1 0E ANDN_RESULT [7] $end
$var wire 1 1E ANDN_RESULT [6] $end
$var wire 1 2E ANDN_RESULT [5] $end
$var wire 1 3E ANDN_RESULT [4] $end
$var wire 1 4E ANDN_RESULT [3] $end
$var wire 1 5E ANDN_RESULT [2] $end
$var wire 1 6E ANDN_RESULT [1] $end
$var wire 1 7E ANDN_RESULT [0] $end
$var wire 1 8E SUB_RESULT [15] $end
$var wire 1 9E SUB_RESULT [14] $end
$var wire 1 :E SUB_RESULT [13] $end
$var wire 1 ;E SUB_RESULT [12] $end
$var wire 1 <E SUB_RESULT [11] $end
$var wire 1 =E SUB_RESULT [10] $end
$var wire 1 >E SUB_RESULT [9] $end
$var wire 1 ?E SUB_RESULT [8] $end
$var wire 1 @E SUB_RESULT [7] $end
$var wire 1 AE SUB_RESULT [6] $end
$var wire 1 BE SUB_RESULT [5] $end
$var wire 1 CE SUB_RESULT [4] $end
$var wire 1 DE SUB_RESULT [3] $end
$var wire 1 EE SUB_RESULT [2] $end
$var wire 1 FE SUB_RESULT [1] $end
$var wire 1 GE SUB_RESULT [0] $end
$var wire 1 HE A [15] $end
$var wire 1 IE A [14] $end
$var wire 1 JE A [13] $end
$var wire 1 KE A [12] $end
$var wire 1 LE A [11] $end
$var wire 1 ME A [10] $end
$var wire 1 NE A [9] $end
$var wire 1 OE A [8] $end
$var wire 1 PE A [7] $end
$var wire 1 QE A [6] $end
$var wire 1 RE A [5] $end
$var wire 1 SE A [4] $end
$var wire 1 TE A [3] $end
$var wire 1 UE A [2] $end
$var wire 1 VE A [1] $end
$var wire 1 WE A [0] $end
$var wire 1 XE B [15] $end
$var wire 1 YE B [14] $end
$var wire 1 ZE B [13] $end
$var wire 1 [E B [12] $end
$var wire 1 \E B [11] $end
$var wire 1 ]E B [10] $end
$var wire 1 ^E B [9] $end
$var wire 1 _E B [8] $end
$var wire 1 `E B [7] $end
$var wire 1 aE B [6] $end
$var wire 1 bE B [5] $end
$var wire 1 cE B [4] $end
$var wire 1 dE B [3] $end
$var wire 1 eE B [2] $end
$var wire 1 fE B [1] $end
$var wire 1 gE B [0] $end
$var wire 1 hE Overflow $end

$scope module shift $end
$var parameter 32 iE N $end
$var parameter 32 jE C $end
$var parameter 32 kE O $end
$var wire 1 HE In [15] $end
$var wire 1 IE In [14] $end
$var wire 1 JE In [13] $end
$var wire 1 KE In [12] $end
$var wire 1 LE In [11] $end
$var wire 1 ME In [10] $end
$var wire 1 NE In [9] $end
$var wire 1 OE In [8] $end
$var wire 1 PE In [7] $end
$var wire 1 QE In [6] $end
$var wire 1 RE In [5] $end
$var wire 1 SE In [4] $end
$var wire 1 TE In [3] $end
$var wire 1 UE In [2] $end
$var wire 1 VE In [1] $end
$var wire 1 WE In [0] $end
$var wire 1 dE Cnt [3] $end
$var wire 1 eE Cnt [2] $end
$var wire 1 fE Cnt [1] $end
$var wire 1 gE Cnt [0] $end
$var wire 1 b& Op [1] $end
$var wire 1 c& Op [0] $end
$var wire 1 &D Out [15] $end
$var wire 1 'D Out [14] $end
$var wire 1 (D Out [13] $end
$var wire 1 )D Out [12] $end
$var wire 1 *D Out [11] $end
$var wire 1 +D Out [10] $end
$var wire 1 ,D Out [9] $end
$var wire 1 -D Out [8] $end
$var wire 1 .D Out [7] $end
$var wire 1 /D Out [6] $end
$var wire 1 0D Out [5] $end
$var wire 1 1D Out [4] $end
$var wire 1 2D Out [3] $end
$var wire 1 3D Out [2] $end
$var wire 1 4D Out [1] $end
$var wire 1 5D Out [0] $end
$var wire 1 lE out_stage1 [15] $end
$var wire 1 mE out_stage1 [14] $end
$var wire 1 nE out_stage1 [13] $end
$var wire 1 oE out_stage1 [12] $end
$var wire 1 pE out_stage1 [11] $end
$var wire 1 qE out_stage1 [10] $end
$var wire 1 rE out_stage1 [9] $end
$var wire 1 sE out_stage1 [8] $end
$var wire 1 tE out_stage1 [7] $end
$var wire 1 uE out_stage1 [6] $end
$var wire 1 vE out_stage1 [5] $end
$var wire 1 wE out_stage1 [4] $end
$var wire 1 xE out_stage1 [3] $end
$var wire 1 yE out_stage1 [2] $end
$var wire 1 zE out_stage1 [1] $end
$var wire 1 {E out_stage1 [0] $end
$var wire 1 |E out_stage2 [15] $end
$var wire 1 }E out_stage2 [14] $end
$var wire 1 ~E out_stage2 [13] $end
$var wire 1 !F out_stage2 [12] $end
$var wire 1 "F out_stage2 [11] $end
$var wire 1 #F out_stage2 [10] $end
$var wire 1 $F out_stage2 [9] $end
$var wire 1 %F out_stage2 [8] $end
$var wire 1 &F out_stage2 [7] $end
$var wire 1 'F out_stage2 [6] $end
$var wire 1 (F out_stage2 [5] $end
$var wire 1 )F out_stage2 [4] $end
$var wire 1 *F out_stage2 [3] $end
$var wire 1 +F out_stage2 [2] $end
$var wire 1 ,F out_stage2 [1] $end
$var wire 1 -F out_stage2 [0] $end
$var wire 1 .F out_stage3 [15] $end
$var wire 1 /F out_stage3 [14] $end
$var wire 1 0F out_stage3 [13] $end
$var wire 1 1F out_stage3 [12] $end
$var wire 1 2F out_stage3 [11] $end
$var wire 1 3F out_stage3 [10] $end
$var wire 1 4F out_stage3 [9] $end
$var wire 1 5F out_stage3 [8] $end
$var wire 1 6F out_stage3 [7] $end
$var wire 1 7F out_stage3 [6] $end
$var wire 1 8F out_stage3 [5] $end
$var wire 1 9F out_stage3 [4] $end
$var wire 1 :F out_stage3 [3] $end
$var wire 1 ;F out_stage3 [2] $end
$var wire 1 <F out_stage3 [1] $end
$var wire 1 =F out_stage3 [0] $end
$upscope $end

$scope module adder $end
$var parameter 32 >F N $end
$var wire 1 HE A [15] $end
$var wire 1 IE A [14] $end
$var wire 1 JE A [13] $end
$var wire 1 KE A [12] $end
$var wire 1 LE A [11] $end
$var wire 1 ME A [10] $end
$var wire 1 NE A [9] $end
$var wire 1 OE A [8] $end
$var wire 1 PE A [7] $end
$var wire 1 QE A [6] $end
$var wire 1 RE A [5] $end
$var wire 1 SE A [4] $end
$var wire 1 TE A [3] $end
$var wire 1 UE A [2] $end
$var wire 1 VE A [1] $end
$var wire 1 WE A [0] $end
$var wire 1 XE B [15] $end
$var wire 1 YE B [14] $end
$var wire 1 ZE B [13] $end
$var wire 1 [E B [12] $end
$var wire 1 \E B [11] $end
$var wire 1 ]E B [10] $end
$var wire 1 ^E B [9] $end
$var wire 1 _E B [8] $end
$var wire 1 `E B [7] $end
$var wire 1 aE B [6] $end
$var wire 1 bE B [5] $end
$var wire 1 cE B [4] $end
$var wire 1 dE B [3] $end
$var wire 1 eE B [2] $end
$var wire 1 fE B [1] $end
$var wire 1 gE B [0] $end
$var wire 1 #D C_in $end
$var wire 1 fD S [15] $end
$var wire 1 gD S [14] $end
$var wire 1 hD S [13] $end
$var wire 1 iD S [12] $end
$var wire 1 jD S [11] $end
$var wire 1 kD S [10] $end
$var wire 1 lD S [9] $end
$var wire 1 mD S [8] $end
$var wire 1 nD S [7] $end
$var wire 1 oD S [6] $end
$var wire 1 pD S [5] $end
$var wire 1 qD S [4] $end
$var wire 1 rD S [3] $end
$var wire 1 sD S [2] $end
$var wire 1 tD S [1] $end
$var wire 1 uD S [0] $end
$var wire 1 hE C_out $end
$var wire 1 ?F C0 $end
$var wire 1 @F C1 $end
$var wire 1 AF C2 $end
$var wire 1 BF P0 $end
$var wire 1 CF P0_bar $end
$var wire 1 DF P1 $end
$var wire 1 EF P1_bar $end
$var wire 1 FF P2 $end
$var wire 1 GF P2_bar $end
$var wire 1 HF P3 $end
$var wire 1 IF P3_bar $end
$var wire 1 JF G0 $end
$var wire 1 KF G0_bar $end
$var wire 1 LF G1 $end
$var wire 1 MF G1_bar $end
$var wire 1 NF G2 $end
$var wire 1 OF G2_bar $end
$var wire 1 PF G3 $end
$var wire 1 QF G3_bar $end
$var wire 1 RF nand2_c0_0_out $end
$var wire 1 SF nand2_c1_0_out $end
$var wire 1 TF nand2_c2_0_out $end
$var wire 1 UF nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 VF N $end
$var wire 1 TE A [3] $end
$var wire 1 UE A [2] $end
$var wire 1 VE A [1] $end
$var wire 1 WE A [0] $end
$var wire 1 dE B [3] $end
$var wire 1 eE B [2] $end
$var wire 1 fE B [1] $end
$var wire 1 gE B [0] $end
$var wire 1 #D C_in $end
$var wire 1 rD S [3] $end
$var wire 1 sD S [2] $end
$var wire 1 tD S [1] $end
$var wire 1 uD S [0] $end
$var wire 1 BF P $end
$var wire 1 JF G $end
$var wire 1 WF C_out $end
$var wire 1 XF c0 $end
$var wire 1 YF c1 $end
$var wire 1 ZF c2 $end
$var wire 1 [F p0 $end
$var wire 1 \F g0 $end
$var wire 1 ]F p1 $end
$var wire 1 ^F g1 $end
$var wire 1 _F p2 $end
$var wire 1 `F g2 $end
$var wire 1 aF p3 $end
$var wire 1 bF g3 $end
$var wire 1 cF g0_bar $end
$var wire 1 dF g1_bar $end
$var wire 1 eF g2_bar $end
$var wire 1 fF g3_bar $end
$var wire 1 gF nand2_c0_0_out $end
$var wire 1 hF nand2_c1_0_out $end
$var wire 1 iF nand2_c2_0_out $end
$var wire 1 jF nand2_c3_0_out $end
$var wire 1 kF nand2_p3_p2 $end
$var wire 1 lF nand2_p1_p0 $end
$var wire 1 mF nand2_p3g2_out $end
$var wire 1 nF nand2_p3p2g1_out $end
$var wire 1 oF nand3_G_0_out $end
$var wire 1 pF nand2_p1g0_out $end
$var wire 1 qF nor2_G_0_out $end
$var wire 1 rF G_bar $end

$scope module not1_c0_0 $end
$var wire 1 \F in1 $end
$var wire 1 cF out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 [F in1 $end
$var wire 1 #D in2 $end
$var wire 1 gF out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 cF in1 $end
$var wire 1 gF in2 $end
$var wire 1 XF out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 ^F in1 $end
$var wire 1 dF out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 ]F in1 $end
$var wire 1 XF in2 $end
$var wire 1 hF out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 dF in1 $end
$var wire 1 hF in2 $end
$var wire 1 YF out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 `F in1 $end
$var wire 1 eF out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 _F in1 $end
$var wire 1 YF in2 $end
$var wire 1 iF out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 eF in1 $end
$var wire 1 iF in2 $end
$var wire 1 ZF out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 bF in1 $end
$var wire 1 fF out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 aF in1 $end
$var wire 1 ZF in2 $end
$var wire 1 jF out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 fF in1 $end
$var wire 1 jF in2 $end
$var wire 1 WF out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 aF in1 $end
$var wire 1 _F in2 $end
$var wire 1 kF out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 ]F in1 $end
$var wire 1 [F in2 $end
$var wire 1 lF out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 kF in1 $end
$var wire 1 lF in2 $end
$var wire 1 BF out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 aF in1 $end
$var wire 1 `F in2 $end
$var wire 1 mF out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 aF in1 $end
$var wire 1 _F in2 $end
$var wire 1 ^F in3 $end
$var wire 1 nF out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 fF in1 $end
$var wire 1 mF in2 $end
$var wire 1 nF in3 $end
$var wire 1 oF out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 ]F in1 $end
$var wire 1 \F in2 $end
$var wire 1 pF out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 kF in1 $end
$var wire 1 pF in2 $end
$var wire 1 qF out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 oF in1 $end
$var wire 1 qF in2 $end
$var wire 1 rF out $end
$upscope $end

$scope module not1_G $end
$var wire 1 rF in1 $end
$var wire 1 JF out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 WE A $end
$var wire 1 gE B $end
$var wire 1 #D C_in $end
$var wire 1 [F p $end
$var wire 1 \F g $end
$var wire 1 uD S $end
$var wire 1 sF C_out $end
$var wire 1 tF g_bar $end
$var wire 1 uF p_bar $end
$var wire 1 vF nand2_1_out $end
$var wire 1 wF nand2_2_out $end
$var wire 1 xF nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 WE in1 $end
$var wire 1 gE in2 $end
$var wire 1 tF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 tF in1 $end
$var wire 1 \F out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 WE in1 $end
$var wire 1 gE in2 $end
$var wire 1 uF out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 uF in1 $end
$var wire 1 [F out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 WE in1 $end
$var wire 1 gE in2 $end
$var wire 1 vF out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 WE in1 $end
$var wire 1 #D in2 $end
$var wire 1 wF out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 gE in1 $end
$var wire 1 #D in2 $end
$var wire 1 xF out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 vF in1 $end
$var wire 1 wF in2 $end
$var wire 1 xF in3 $end
$var wire 1 sF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 WE in1 $end
$var wire 1 gE in2 $end
$var wire 1 #D in3 $end
$var wire 1 uD out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 VE A $end
$var wire 1 fE B $end
$var wire 1 XF C_in $end
$var wire 1 ]F p $end
$var wire 1 ^F g $end
$var wire 1 tD S $end
$var wire 1 yF C_out $end
$var wire 1 zF g_bar $end
$var wire 1 {F p_bar $end
$var wire 1 |F nand2_1_out $end
$var wire 1 }F nand2_2_out $end
$var wire 1 ~F nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 VE in1 $end
$var wire 1 fE in2 $end
$var wire 1 zF out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 zF in1 $end
$var wire 1 ^F out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 VE in1 $end
$var wire 1 fE in2 $end
$var wire 1 {F out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 {F in1 $end
$var wire 1 ]F out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 VE in1 $end
$var wire 1 fE in2 $end
$var wire 1 |F out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 VE in1 $end
$var wire 1 XF in2 $end
$var wire 1 }F out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 fE in1 $end
$var wire 1 XF in2 $end
$var wire 1 ~F out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 |F in1 $end
$var wire 1 }F in2 $end
$var wire 1 ~F in3 $end
$var wire 1 yF out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 VE in1 $end
$var wire 1 fE in2 $end
$var wire 1 XF in3 $end
$var wire 1 tD out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 UE A $end
$var wire 1 eE B $end
$var wire 1 YF C_in $end
$var wire 1 _F p $end
$var wire 1 `F g $end
$var wire 1 sD S $end
$var wire 1 !G C_out $end
$var wire 1 "G g_bar $end
$var wire 1 #G p_bar $end
$var wire 1 $G nand2_1_out $end
$var wire 1 %G nand2_2_out $end
$var wire 1 &G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 UE in1 $end
$var wire 1 eE in2 $end
$var wire 1 "G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 "G in1 $end
$var wire 1 `F out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 UE in1 $end
$var wire 1 eE in2 $end
$var wire 1 #G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 #G in1 $end
$var wire 1 _F out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 UE in1 $end
$var wire 1 eE in2 $end
$var wire 1 $G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 UE in1 $end
$var wire 1 YF in2 $end
$var wire 1 %G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 eE in1 $end
$var wire 1 YF in2 $end
$var wire 1 &G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 $G in1 $end
$var wire 1 %G in2 $end
$var wire 1 &G in3 $end
$var wire 1 !G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 UE in1 $end
$var wire 1 eE in2 $end
$var wire 1 YF in3 $end
$var wire 1 sD out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 TE A $end
$var wire 1 dE B $end
$var wire 1 ZF C_in $end
$var wire 1 aF p $end
$var wire 1 bF g $end
$var wire 1 rD S $end
$var wire 1 'G C_out $end
$var wire 1 (G g_bar $end
$var wire 1 )G p_bar $end
$var wire 1 *G nand2_1_out $end
$var wire 1 +G nand2_2_out $end
$var wire 1 ,G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 TE in1 $end
$var wire 1 dE in2 $end
$var wire 1 (G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 (G in1 $end
$var wire 1 bF out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 TE in1 $end
$var wire 1 dE in2 $end
$var wire 1 )G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 )G in1 $end
$var wire 1 aF out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 TE in1 $end
$var wire 1 dE in2 $end
$var wire 1 *G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 TE in1 $end
$var wire 1 ZF in2 $end
$var wire 1 +G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 dE in1 $end
$var wire 1 ZF in2 $end
$var wire 1 ,G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 *G in1 $end
$var wire 1 +G in2 $end
$var wire 1 ,G in3 $end
$var wire 1 'G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 TE in1 $end
$var wire 1 dE in2 $end
$var wire 1 ZF in3 $end
$var wire 1 rD out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 -G N $end
$var wire 1 PE A [3] $end
$var wire 1 QE A [2] $end
$var wire 1 RE A [1] $end
$var wire 1 SE A [0] $end
$var wire 1 `E B [3] $end
$var wire 1 aE B [2] $end
$var wire 1 bE B [1] $end
$var wire 1 cE B [0] $end
$var wire 1 ?F C_in $end
$var wire 1 nD S [3] $end
$var wire 1 oD S [2] $end
$var wire 1 pD S [1] $end
$var wire 1 qD S [0] $end
$var wire 1 DF P $end
$var wire 1 LF G $end
$var wire 1 .G C_out $end
$var wire 1 /G c0 $end
$var wire 1 0G c1 $end
$var wire 1 1G c2 $end
$var wire 1 2G p0 $end
$var wire 1 3G g0 $end
$var wire 1 4G p1 $end
$var wire 1 5G g1 $end
$var wire 1 6G p2 $end
$var wire 1 7G g2 $end
$var wire 1 8G p3 $end
$var wire 1 9G g3 $end
$var wire 1 :G g0_bar $end
$var wire 1 ;G g1_bar $end
$var wire 1 <G g2_bar $end
$var wire 1 =G g3_bar $end
$var wire 1 >G nand2_c0_0_out $end
$var wire 1 ?G nand2_c1_0_out $end
$var wire 1 @G nand2_c2_0_out $end
$var wire 1 AG nand2_c3_0_out $end
$var wire 1 BG nand2_p3_p2 $end
$var wire 1 CG nand2_p1_p0 $end
$var wire 1 DG nand2_p3g2_out $end
$var wire 1 EG nand2_p3p2g1_out $end
$var wire 1 FG nand3_G_0_out $end
$var wire 1 GG nand2_p1g0_out $end
$var wire 1 HG nor2_G_0_out $end
$var wire 1 IG G_bar $end

$scope module not1_c0_0 $end
$var wire 1 3G in1 $end
$var wire 1 :G out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 2G in1 $end
$var wire 1 ?F in2 $end
$var wire 1 >G out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 :G in1 $end
$var wire 1 >G in2 $end
$var wire 1 /G out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 5G in1 $end
$var wire 1 ;G out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 4G in1 $end
$var wire 1 /G in2 $end
$var wire 1 ?G out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 ;G in1 $end
$var wire 1 ?G in2 $end
$var wire 1 0G out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 7G in1 $end
$var wire 1 <G out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 6G in1 $end
$var wire 1 0G in2 $end
$var wire 1 @G out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 <G in1 $end
$var wire 1 @G in2 $end
$var wire 1 1G out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 9G in1 $end
$var wire 1 =G out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 8G in1 $end
$var wire 1 1G in2 $end
$var wire 1 AG out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 =G in1 $end
$var wire 1 AG in2 $end
$var wire 1 .G out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 8G in1 $end
$var wire 1 6G in2 $end
$var wire 1 BG out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 4G in1 $end
$var wire 1 2G in2 $end
$var wire 1 CG out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 BG in1 $end
$var wire 1 CG in2 $end
$var wire 1 DF out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 8G in1 $end
$var wire 1 7G in2 $end
$var wire 1 DG out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 8G in1 $end
$var wire 1 6G in2 $end
$var wire 1 5G in3 $end
$var wire 1 EG out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 =G in1 $end
$var wire 1 DG in2 $end
$var wire 1 EG in3 $end
$var wire 1 FG out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 4G in1 $end
$var wire 1 3G in2 $end
$var wire 1 GG out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 BG in1 $end
$var wire 1 GG in2 $end
$var wire 1 HG out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 FG in1 $end
$var wire 1 HG in2 $end
$var wire 1 IG out $end
$upscope $end

$scope module not1_G $end
$var wire 1 IG in1 $end
$var wire 1 LF out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 SE A $end
$var wire 1 cE B $end
$var wire 1 ?F C_in $end
$var wire 1 2G p $end
$var wire 1 3G g $end
$var wire 1 qD S $end
$var wire 1 JG C_out $end
$var wire 1 KG g_bar $end
$var wire 1 LG p_bar $end
$var wire 1 MG nand2_1_out $end
$var wire 1 NG nand2_2_out $end
$var wire 1 OG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 SE in1 $end
$var wire 1 cE in2 $end
$var wire 1 KG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 KG in1 $end
$var wire 1 3G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 SE in1 $end
$var wire 1 cE in2 $end
$var wire 1 LG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 LG in1 $end
$var wire 1 2G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 SE in1 $end
$var wire 1 cE in2 $end
$var wire 1 MG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 SE in1 $end
$var wire 1 ?F in2 $end
$var wire 1 NG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 cE in1 $end
$var wire 1 ?F in2 $end
$var wire 1 OG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 MG in1 $end
$var wire 1 NG in2 $end
$var wire 1 OG in3 $end
$var wire 1 JG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 SE in1 $end
$var wire 1 cE in2 $end
$var wire 1 ?F in3 $end
$var wire 1 qD out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 RE A $end
$var wire 1 bE B $end
$var wire 1 /G C_in $end
$var wire 1 4G p $end
$var wire 1 5G g $end
$var wire 1 pD S $end
$var wire 1 PG C_out $end
$var wire 1 QG g_bar $end
$var wire 1 RG p_bar $end
$var wire 1 SG nand2_1_out $end
$var wire 1 TG nand2_2_out $end
$var wire 1 UG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 RE in1 $end
$var wire 1 bE in2 $end
$var wire 1 QG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 QG in1 $end
$var wire 1 5G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 RE in1 $end
$var wire 1 bE in2 $end
$var wire 1 RG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 RG in1 $end
$var wire 1 4G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 RE in1 $end
$var wire 1 bE in2 $end
$var wire 1 SG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 RE in1 $end
$var wire 1 /G in2 $end
$var wire 1 TG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 bE in1 $end
$var wire 1 /G in2 $end
$var wire 1 UG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 SG in1 $end
$var wire 1 TG in2 $end
$var wire 1 UG in3 $end
$var wire 1 PG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 RE in1 $end
$var wire 1 bE in2 $end
$var wire 1 /G in3 $end
$var wire 1 pD out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 QE A $end
$var wire 1 aE B $end
$var wire 1 0G C_in $end
$var wire 1 6G p $end
$var wire 1 7G g $end
$var wire 1 oD S $end
$var wire 1 VG C_out $end
$var wire 1 WG g_bar $end
$var wire 1 XG p_bar $end
$var wire 1 YG nand2_1_out $end
$var wire 1 ZG nand2_2_out $end
$var wire 1 [G nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 QE in1 $end
$var wire 1 aE in2 $end
$var wire 1 WG out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 WG in1 $end
$var wire 1 7G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 QE in1 $end
$var wire 1 aE in2 $end
$var wire 1 XG out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 XG in1 $end
$var wire 1 6G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 QE in1 $end
$var wire 1 aE in2 $end
$var wire 1 YG out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 QE in1 $end
$var wire 1 0G in2 $end
$var wire 1 ZG out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 aE in1 $end
$var wire 1 0G in2 $end
$var wire 1 [G out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 YG in1 $end
$var wire 1 ZG in2 $end
$var wire 1 [G in3 $end
$var wire 1 VG out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 QE in1 $end
$var wire 1 aE in2 $end
$var wire 1 0G in3 $end
$var wire 1 oD out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 PE A $end
$var wire 1 `E B $end
$var wire 1 1G C_in $end
$var wire 1 8G p $end
$var wire 1 9G g $end
$var wire 1 nD S $end
$var wire 1 \G C_out $end
$var wire 1 ]G g_bar $end
$var wire 1 ^G p_bar $end
$var wire 1 _G nand2_1_out $end
$var wire 1 `G nand2_2_out $end
$var wire 1 aG nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 PE in1 $end
$var wire 1 `E in2 $end
$var wire 1 ]G out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ]G in1 $end
$var wire 1 9G out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 PE in1 $end
$var wire 1 `E in2 $end
$var wire 1 ^G out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ^G in1 $end
$var wire 1 8G out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 PE in1 $end
$var wire 1 `E in2 $end
$var wire 1 _G out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 PE in1 $end
$var wire 1 1G in2 $end
$var wire 1 `G out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 `E in1 $end
$var wire 1 1G in2 $end
$var wire 1 aG out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 _G in1 $end
$var wire 1 `G in2 $end
$var wire 1 aG in3 $end
$var wire 1 \G out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 PE in1 $end
$var wire 1 `E in2 $end
$var wire 1 1G in3 $end
$var wire 1 nD out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 bG N $end
$var wire 1 LE A [3] $end
$var wire 1 ME A [2] $end
$var wire 1 NE A [1] $end
$var wire 1 OE A [0] $end
$var wire 1 \E B [3] $end
$var wire 1 ]E B [2] $end
$var wire 1 ^E B [1] $end
$var wire 1 _E B [0] $end
$var wire 1 @F C_in $end
$var wire 1 jD S [3] $end
$var wire 1 kD S [2] $end
$var wire 1 lD S [1] $end
$var wire 1 mD S [0] $end
$var wire 1 FF P $end
$var wire 1 NF G $end
$var wire 1 cG C_out $end
$var wire 1 dG c0 $end
$var wire 1 eG c1 $end
$var wire 1 fG c2 $end
$var wire 1 gG p0 $end
$var wire 1 hG g0 $end
$var wire 1 iG p1 $end
$var wire 1 jG g1 $end
$var wire 1 kG p2 $end
$var wire 1 lG g2 $end
$var wire 1 mG p3 $end
$var wire 1 nG g3 $end
$var wire 1 oG g0_bar $end
$var wire 1 pG g1_bar $end
$var wire 1 qG g2_bar $end
$var wire 1 rG g3_bar $end
$var wire 1 sG nand2_c0_0_out $end
$var wire 1 tG nand2_c1_0_out $end
$var wire 1 uG nand2_c2_0_out $end
$var wire 1 vG nand2_c3_0_out $end
$var wire 1 wG nand2_p3_p2 $end
$var wire 1 xG nand2_p1_p0 $end
$var wire 1 yG nand2_p3g2_out $end
$var wire 1 zG nand2_p3p2g1_out $end
$var wire 1 {G nand3_G_0_out $end
$var wire 1 |G nand2_p1g0_out $end
$var wire 1 }G nor2_G_0_out $end
$var wire 1 ~G G_bar $end

$scope module not1_c0_0 $end
$var wire 1 hG in1 $end
$var wire 1 oG out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 gG in1 $end
$var wire 1 @F in2 $end
$var wire 1 sG out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 oG in1 $end
$var wire 1 sG in2 $end
$var wire 1 dG out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 jG in1 $end
$var wire 1 pG out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 iG in1 $end
$var wire 1 dG in2 $end
$var wire 1 tG out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 pG in1 $end
$var wire 1 tG in2 $end
$var wire 1 eG out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 lG in1 $end
$var wire 1 qG out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 kG in1 $end
$var wire 1 eG in2 $end
$var wire 1 uG out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 qG in1 $end
$var wire 1 uG in2 $end
$var wire 1 fG out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 nG in1 $end
$var wire 1 rG out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 mG in1 $end
$var wire 1 fG in2 $end
$var wire 1 vG out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 rG in1 $end
$var wire 1 vG in2 $end
$var wire 1 cG out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 mG in1 $end
$var wire 1 kG in2 $end
$var wire 1 wG out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 iG in1 $end
$var wire 1 gG in2 $end
$var wire 1 xG out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 wG in1 $end
$var wire 1 xG in2 $end
$var wire 1 FF out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 mG in1 $end
$var wire 1 lG in2 $end
$var wire 1 yG out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 mG in1 $end
$var wire 1 kG in2 $end
$var wire 1 jG in3 $end
$var wire 1 zG out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 rG in1 $end
$var wire 1 yG in2 $end
$var wire 1 zG in3 $end
$var wire 1 {G out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 iG in1 $end
$var wire 1 hG in2 $end
$var wire 1 |G out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 wG in1 $end
$var wire 1 |G in2 $end
$var wire 1 }G out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 {G in1 $end
$var wire 1 }G in2 $end
$var wire 1 ~G out $end
$upscope $end

$scope module not1_G $end
$var wire 1 ~G in1 $end
$var wire 1 NF out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 OE A $end
$var wire 1 _E B $end
$var wire 1 @F C_in $end
$var wire 1 gG p $end
$var wire 1 hG g $end
$var wire 1 mD S $end
$var wire 1 !H C_out $end
$var wire 1 "H g_bar $end
$var wire 1 #H p_bar $end
$var wire 1 $H nand2_1_out $end
$var wire 1 %H nand2_2_out $end
$var wire 1 &H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 OE in1 $end
$var wire 1 _E in2 $end
$var wire 1 "H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 "H in1 $end
$var wire 1 hG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 OE in1 $end
$var wire 1 _E in2 $end
$var wire 1 #H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 #H in1 $end
$var wire 1 gG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 OE in1 $end
$var wire 1 _E in2 $end
$var wire 1 $H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 OE in1 $end
$var wire 1 @F in2 $end
$var wire 1 %H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 _E in1 $end
$var wire 1 @F in2 $end
$var wire 1 &H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 $H in1 $end
$var wire 1 %H in2 $end
$var wire 1 &H in3 $end
$var wire 1 !H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 OE in1 $end
$var wire 1 _E in2 $end
$var wire 1 @F in3 $end
$var wire 1 mD out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 NE A $end
$var wire 1 ^E B $end
$var wire 1 dG C_in $end
$var wire 1 iG p $end
$var wire 1 jG g $end
$var wire 1 lD S $end
$var wire 1 'H C_out $end
$var wire 1 (H g_bar $end
$var wire 1 )H p_bar $end
$var wire 1 *H nand2_1_out $end
$var wire 1 +H nand2_2_out $end
$var wire 1 ,H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 NE in1 $end
$var wire 1 ^E in2 $end
$var wire 1 (H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 (H in1 $end
$var wire 1 jG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 NE in1 $end
$var wire 1 ^E in2 $end
$var wire 1 )H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 )H in1 $end
$var wire 1 iG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 NE in1 $end
$var wire 1 ^E in2 $end
$var wire 1 *H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 NE in1 $end
$var wire 1 dG in2 $end
$var wire 1 +H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ^E in1 $end
$var wire 1 dG in2 $end
$var wire 1 ,H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 *H in1 $end
$var wire 1 +H in2 $end
$var wire 1 ,H in3 $end
$var wire 1 'H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 NE in1 $end
$var wire 1 ^E in2 $end
$var wire 1 dG in3 $end
$var wire 1 lD out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 ME A $end
$var wire 1 ]E B $end
$var wire 1 eG C_in $end
$var wire 1 kG p $end
$var wire 1 lG g $end
$var wire 1 kD S $end
$var wire 1 -H C_out $end
$var wire 1 .H g_bar $end
$var wire 1 /H p_bar $end
$var wire 1 0H nand2_1_out $end
$var wire 1 1H nand2_2_out $end
$var wire 1 2H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ME in1 $end
$var wire 1 ]E in2 $end
$var wire 1 .H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 .H in1 $end
$var wire 1 lG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ME in1 $end
$var wire 1 ]E in2 $end
$var wire 1 /H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 /H in1 $end
$var wire 1 kG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ME in1 $end
$var wire 1 ]E in2 $end
$var wire 1 0H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ME in1 $end
$var wire 1 eG in2 $end
$var wire 1 1H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ]E in1 $end
$var wire 1 eG in2 $end
$var wire 1 2H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 0H in1 $end
$var wire 1 1H in2 $end
$var wire 1 2H in3 $end
$var wire 1 -H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ME in1 $end
$var wire 1 ]E in2 $end
$var wire 1 eG in3 $end
$var wire 1 kD out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 LE A $end
$var wire 1 \E B $end
$var wire 1 fG C_in $end
$var wire 1 mG p $end
$var wire 1 nG g $end
$var wire 1 jD S $end
$var wire 1 3H C_out $end
$var wire 1 4H g_bar $end
$var wire 1 5H p_bar $end
$var wire 1 6H nand2_1_out $end
$var wire 1 7H nand2_2_out $end
$var wire 1 8H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 LE in1 $end
$var wire 1 \E in2 $end
$var wire 1 4H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 4H in1 $end
$var wire 1 nG out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 LE in1 $end
$var wire 1 \E in2 $end
$var wire 1 5H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 5H in1 $end
$var wire 1 mG out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 LE in1 $end
$var wire 1 \E in2 $end
$var wire 1 6H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 LE in1 $end
$var wire 1 fG in2 $end
$var wire 1 7H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 \E in1 $end
$var wire 1 fG in2 $end
$var wire 1 8H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 6H in1 $end
$var wire 1 7H in2 $end
$var wire 1 8H in3 $end
$var wire 1 3H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 LE in1 $end
$var wire 1 \E in2 $end
$var wire 1 fG in3 $end
$var wire 1 jD out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 9H N $end
$var wire 1 HE A [3] $end
$var wire 1 IE A [2] $end
$var wire 1 JE A [1] $end
$var wire 1 KE A [0] $end
$var wire 1 XE B [3] $end
$var wire 1 YE B [2] $end
$var wire 1 ZE B [1] $end
$var wire 1 [E B [0] $end
$var wire 1 AF C_in $end
$var wire 1 fD S [3] $end
$var wire 1 gD S [2] $end
$var wire 1 hD S [1] $end
$var wire 1 iD S [0] $end
$var wire 1 HF P $end
$var wire 1 PF G $end
$var wire 1 :H C_out $end
$var wire 1 ;H c0 $end
$var wire 1 <H c1 $end
$var wire 1 =H c2 $end
$var wire 1 >H p0 $end
$var wire 1 ?H g0 $end
$var wire 1 @H p1 $end
$var wire 1 AH g1 $end
$var wire 1 BH p2 $end
$var wire 1 CH g2 $end
$var wire 1 DH p3 $end
$var wire 1 EH g3 $end
$var wire 1 FH g0_bar $end
$var wire 1 GH g1_bar $end
$var wire 1 HH g2_bar $end
$var wire 1 IH g3_bar $end
$var wire 1 JH nand2_c0_0_out $end
$var wire 1 KH nand2_c1_0_out $end
$var wire 1 LH nand2_c2_0_out $end
$var wire 1 MH nand2_c3_0_out $end
$var wire 1 NH nand2_p3_p2 $end
$var wire 1 OH nand2_p1_p0 $end
$var wire 1 PH nand2_p3g2_out $end
$var wire 1 QH nand2_p3p2g1_out $end
$var wire 1 RH nand3_G_0_out $end
$var wire 1 SH nand2_p1g0_out $end
$var wire 1 TH nor2_G_0_out $end
$var wire 1 UH G_bar $end

$scope module not1_c0_0 $end
$var wire 1 ?H in1 $end
$var wire 1 FH out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 >H in1 $end
$var wire 1 AF in2 $end
$var wire 1 JH out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 FH in1 $end
$var wire 1 JH in2 $end
$var wire 1 ;H out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 AH in1 $end
$var wire 1 GH out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 @H in1 $end
$var wire 1 ;H in2 $end
$var wire 1 KH out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 GH in1 $end
$var wire 1 KH in2 $end
$var wire 1 <H out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 CH in1 $end
$var wire 1 HH out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 BH in1 $end
$var wire 1 <H in2 $end
$var wire 1 LH out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 HH in1 $end
$var wire 1 LH in2 $end
$var wire 1 =H out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 EH in1 $end
$var wire 1 IH out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 DH in1 $end
$var wire 1 =H in2 $end
$var wire 1 MH out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 IH in1 $end
$var wire 1 MH in2 $end
$var wire 1 :H out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 DH in1 $end
$var wire 1 BH in2 $end
$var wire 1 NH out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 @H in1 $end
$var wire 1 >H in2 $end
$var wire 1 OH out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 NH in1 $end
$var wire 1 OH in2 $end
$var wire 1 HF out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 DH in1 $end
$var wire 1 CH in2 $end
$var wire 1 PH out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 DH in1 $end
$var wire 1 BH in2 $end
$var wire 1 AH in3 $end
$var wire 1 QH out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 IH in1 $end
$var wire 1 PH in2 $end
$var wire 1 QH in3 $end
$var wire 1 RH out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 @H in1 $end
$var wire 1 ?H in2 $end
$var wire 1 SH out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 NH in1 $end
$var wire 1 SH in2 $end
$var wire 1 TH out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 RH in1 $end
$var wire 1 TH in2 $end
$var wire 1 UH out $end
$upscope $end

$scope module not1_G $end
$var wire 1 UH in1 $end
$var wire 1 PF out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 KE A $end
$var wire 1 [E B $end
$var wire 1 AF C_in $end
$var wire 1 >H p $end
$var wire 1 ?H g $end
$var wire 1 iD S $end
$var wire 1 VH C_out $end
$var wire 1 WH g_bar $end
$var wire 1 XH p_bar $end
$var wire 1 YH nand2_1_out $end
$var wire 1 ZH nand2_2_out $end
$var wire 1 [H nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 KE in1 $end
$var wire 1 [E in2 $end
$var wire 1 WH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 WH in1 $end
$var wire 1 ?H out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 KE in1 $end
$var wire 1 [E in2 $end
$var wire 1 XH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 XH in1 $end
$var wire 1 >H out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 KE in1 $end
$var wire 1 [E in2 $end
$var wire 1 YH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 KE in1 $end
$var wire 1 AF in2 $end
$var wire 1 ZH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 [E in1 $end
$var wire 1 AF in2 $end
$var wire 1 [H out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 YH in1 $end
$var wire 1 ZH in2 $end
$var wire 1 [H in3 $end
$var wire 1 VH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 KE in1 $end
$var wire 1 [E in2 $end
$var wire 1 AF in3 $end
$var wire 1 iD out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 JE A $end
$var wire 1 ZE B $end
$var wire 1 ;H C_in $end
$var wire 1 @H p $end
$var wire 1 AH g $end
$var wire 1 hD S $end
$var wire 1 \H C_out $end
$var wire 1 ]H g_bar $end
$var wire 1 ^H p_bar $end
$var wire 1 _H nand2_1_out $end
$var wire 1 `H nand2_2_out $end
$var wire 1 aH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 JE in1 $end
$var wire 1 ZE in2 $end
$var wire 1 ]H out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ]H in1 $end
$var wire 1 AH out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 JE in1 $end
$var wire 1 ZE in2 $end
$var wire 1 ^H out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 ^H in1 $end
$var wire 1 @H out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 JE in1 $end
$var wire 1 ZE in2 $end
$var wire 1 _H out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 JE in1 $end
$var wire 1 ;H in2 $end
$var wire 1 `H out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ZE in1 $end
$var wire 1 ;H in2 $end
$var wire 1 aH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 _H in1 $end
$var wire 1 `H in2 $end
$var wire 1 aH in3 $end
$var wire 1 \H out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 JE in1 $end
$var wire 1 ZE in2 $end
$var wire 1 ;H in3 $end
$var wire 1 hD out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 IE A $end
$var wire 1 YE B $end
$var wire 1 <H C_in $end
$var wire 1 BH p $end
$var wire 1 CH g $end
$var wire 1 gD S $end
$var wire 1 bH C_out $end
$var wire 1 cH g_bar $end
$var wire 1 dH p_bar $end
$var wire 1 eH nand2_1_out $end
$var wire 1 fH nand2_2_out $end
$var wire 1 gH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 IE in1 $end
$var wire 1 YE in2 $end
$var wire 1 cH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 cH in1 $end
$var wire 1 CH out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 IE in1 $end
$var wire 1 YE in2 $end
$var wire 1 dH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 dH in1 $end
$var wire 1 BH out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 IE in1 $end
$var wire 1 YE in2 $end
$var wire 1 eH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 IE in1 $end
$var wire 1 <H in2 $end
$var wire 1 fH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 YE in1 $end
$var wire 1 <H in2 $end
$var wire 1 gH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 eH in1 $end
$var wire 1 fH in2 $end
$var wire 1 gH in3 $end
$var wire 1 bH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 IE in1 $end
$var wire 1 YE in2 $end
$var wire 1 <H in3 $end
$var wire 1 gD out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 HE A $end
$var wire 1 XE B $end
$var wire 1 =H C_in $end
$var wire 1 DH p $end
$var wire 1 EH g $end
$var wire 1 fD S $end
$var wire 1 hH C_out $end
$var wire 1 iH g_bar $end
$var wire 1 jH p_bar $end
$var wire 1 kH nand2_1_out $end
$var wire 1 lH nand2_2_out $end
$var wire 1 mH nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 iH out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 iH in1 $end
$var wire 1 EH out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 jH out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 jH in1 $end
$var wire 1 DH out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 kH out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 HE in1 $end
$var wire 1 =H in2 $end
$var wire 1 lH out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 XE in1 $end
$var wire 1 =H in2 $end
$var wire 1 mH out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 kH in1 $end
$var wire 1 lH in2 $end
$var wire 1 mH in3 $end
$var wire 1 hH out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 HE in1 $end
$var wire 1 XE in2 $end
$var wire 1 =H in3 $end
$var wire 1 fD out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 JF in1 $end
$var wire 1 KF out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 BF in1 $end
$var wire 1 #D in2 $end
$var wire 1 RF out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 KF in1 $end
$var wire 1 RF in2 $end
$var wire 1 ?F out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 LF in1 $end
$var wire 1 MF out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 DF in1 $end
$var wire 1 ?F in2 $end
$var wire 1 SF out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 MF in1 $end
$var wire 1 SF in2 $end
$var wire 1 @F out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 NF in1 $end
$var wire 1 OF out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 FF in1 $end
$var wire 1 @F in2 $end
$var wire 1 TF out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 OF in1 $end
$var wire 1 TF in2 $end
$var wire 1 AF out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 PF in1 $end
$var wire 1 QF out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 HF in1 $end
$var wire 1 AF in2 $end
$var wire 1 UF out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 QF in1 $end
$var wire 1 UF in2 $end
$var wire 1 hE out $end
$upscope $end
$upscope $end

$scope module subtracter $end
$var parameter 32 nH N $end
$var wire 1 oH A [15] $end
$var wire 1 pH A [14] $end
$var wire 1 qH A [13] $end
$var wire 1 rH A [12] $end
$var wire 1 sH A [11] $end
$var wire 1 tH A [10] $end
$var wire 1 uH A [9] $end
$var wire 1 vH A [8] $end
$var wire 1 wH A [7] $end
$var wire 1 xH A [6] $end
$var wire 1 yH A [5] $end
$var wire 1 zH A [4] $end
$var wire 1 {H A [3] $end
$var wire 1 |H A [2] $end
$var wire 1 }H A [1] $end
$var wire 1 ~H A [0] $end
$var wire 1 XE B [15] $end
$var wire 1 YE B [14] $end
$var wire 1 ZE B [13] $end
$var wire 1 [E B [12] $end
$var wire 1 \E B [11] $end
$var wire 1 ]E B [10] $end
$var wire 1 ^E B [9] $end
$var wire 1 _E B [8] $end
$var wire 1 `E B [7] $end
$var wire 1 aE B [6] $end
$var wire 1 bE B [5] $end
$var wire 1 cE B [4] $end
$var wire 1 dE B [3] $end
$var wire 1 eE B [2] $end
$var wire 1 fE B [1] $end
$var wire 1 gE B [0] $end
$var wire 1 !I C_in $end
$var wire 1 8E S [15] $end
$var wire 1 9E S [14] $end
$var wire 1 :E S [13] $end
$var wire 1 ;E S [12] $end
$var wire 1 <E S [11] $end
$var wire 1 =E S [10] $end
$var wire 1 >E S [9] $end
$var wire 1 ?E S [8] $end
$var wire 1 @E S [7] $end
$var wire 1 AE S [6] $end
$var wire 1 BE S [5] $end
$var wire 1 CE S [4] $end
$var wire 1 DE S [3] $end
$var wire 1 EE S [2] $end
$var wire 1 FE S [1] $end
$var wire 1 GE S [0] $end
$var wire 1 "I C_out $end
$var wire 1 #I C0 $end
$var wire 1 $I C1 $end
$var wire 1 %I C2 $end
$var wire 1 &I P0 $end
$var wire 1 'I P0_bar $end
$var wire 1 (I P1 $end
$var wire 1 )I P1_bar $end
$var wire 1 *I P2 $end
$var wire 1 +I P2_bar $end
$var wire 1 ,I P3 $end
$var wire 1 -I P3_bar $end
$var wire 1 .I G0 $end
$var wire 1 /I G0_bar $end
$var wire 1 0I G1 $end
$var wire 1 1I G1_bar $end
$var wire 1 2I G2 $end
$var wire 1 3I G2_bar $end
$var wire 1 4I G3 $end
$var wire 1 5I G3_bar $end
$var wire 1 6I nand2_c0_0_out $end
$var wire 1 7I nand2_c1_0_out $end
$var wire 1 8I nand2_c2_0_out $end
$var wire 1 9I nand2_c3_0_out $end

$scope module cla4_0 $end
$var parameter 32 :I N $end
$var wire 1 {H A [3] $end
$var wire 1 |H A [2] $end
$var wire 1 }H A [1] $end
$var wire 1 ~H A [0] $end
$var wire 1 dE B [3] $end
$var wire 1 eE B [2] $end
$var wire 1 fE B [1] $end
$var wire 1 gE B [0] $end
$var wire 1 !I C_in $end
$var wire 1 DE S [3] $end
$var wire 1 EE S [2] $end
$var wire 1 FE S [1] $end
$var wire 1 GE S [0] $end
$var wire 1 &I P $end
$var wire 1 .I G $end
$var wire 1 ;I C_out $end
$var wire 1 <I c0 $end
$var wire 1 =I c1 $end
$var wire 1 >I c2 $end
$var wire 1 ?I p0 $end
$var wire 1 @I g0 $end
$var wire 1 AI p1 $end
$var wire 1 BI g1 $end
$var wire 1 CI p2 $end
$var wire 1 DI g2 $end
$var wire 1 EI p3 $end
$var wire 1 FI g3 $end
$var wire 1 GI g0_bar $end
$var wire 1 HI g1_bar $end
$var wire 1 II g2_bar $end
$var wire 1 JI g3_bar $end
$var wire 1 KI nand2_c0_0_out $end
$var wire 1 LI nand2_c1_0_out $end
$var wire 1 MI nand2_c2_0_out $end
$var wire 1 NI nand2_c3_0_out $end
$var wire 1 OI nand2_p3_p2 $end
$var wire 1 PI nand2_p1_p0 $end
$var wire 1 QI nand2_p3g2_out $end
$var wire 1 RI nand2_p3p2g1_out $end
$var wire 1 SI nand3_G_0_out $end
$var wire 1 TI nand2_p1g0_out $end
$var wire 1 UI nor2_G_0_out $end
$var wire 1 VI G_bar $end

$scope module not1_c0_0 $end
$var wire 1 @I in1 $end
$var wire 1 GI out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 ?I in1 $end
$var wire 1 !I in2 $end
$var wire 1 KI out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 GI in1 $end
$var wire 1 KI in2 $end
$var wire 1 <I out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 BI in1 $end
$var wire 1 HI out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 AI in1 $end
$var wire 1 <I in2 $end
$var wire 1 LI out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 HI in1 $end
$var wire 1 LI in2 $end
$var wire 1 =I out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 DI in1 $end
$var wire 1 II out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 CI in1 $end
$var wire 1 =I in2 $end
$var wire 1 MI out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 II in1 $end
$var wire 1 MI in2 $end
$var wire 1 >I out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 FI in1 $end
$var wire 1 JI out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 EI in1 $end
$var wire 1 >I in2 $end
$var wire 1 NI out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 JI in1 $end
$var wire 1 NI in2 $end
$var wire 1 ;I out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 EI in1 $end
$var wire 1 CI in2 $end
$var wire 1 OI out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 AI in1 $end
$var wire 1 ?I in2 $end
$var wire 1 PI out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 OI in1 $end
$var wire 1 PI in2 $end
$var wire 1 &I out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 EI in1 $end
$var wire 1 DI in2 $end
$var wire 1 QI out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 EI in1 $end
$var wire 1 CI in2 $end
$var wire 1 BI in3 $end
$var wire 1 RI out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 JI in1 $end
$var wire 1 QI in2 $end
$var wire 1 RI in3 $end
$var wire 1 SI out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 AI in1 $end
$var wire 1 @I in2 $end
$var wire 1 TI out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 OI in1 $end
$var wire 1 TI in2 $end
$var wire 1 UI out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 SI in1 $end
$var wire 1 UI in2 $end
$var wire 1 VI out $end
$upscope $end

$scope module not1_G $end
$var wire 1 VI in1 $end
$var wire 1 .I out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 ~H A $end
$var wire 1 gE B $end
$var wire 1 !I C_in $end
$var wire 1 ?I p $end
$var wire 1 @I g $end
$var wire 1 GE S $end
$var wire 1 WI C_out $end
$var wire 1 XI g_bar $end
$var wire 1 YI p_bar $end
$var wire 1 ZI nand2_1_out $end
$var wire 1 [I nand2_2_out $end
$var wire 1 \I nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 ~H in1 $end
$var wire 1 gE in2 $end
$var wire 1 XI out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 XI in1 $end
$var wire 1 @I out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 ~H in1 $end
$var wire 1 gE in2 $end
$var wire 1 YI out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 YI in1 $end
$var wire 1 ?I out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 ~H in1 $end
$var wire 1 gE in2 $end
$var wire 1 ZI out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 ~H in1 $end
$var wire 1 !I in2 $end
$var wire 1 [I out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 gE in1 $end
$var wire 1 !I in2 $end
$var wire 1 \I out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 ZI in1 $end
$var wire 1 [I in2 $end
$var wire 1 \I in3 $end
$var wire 1 WI out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 ~H in1 $end
$var wire 1 gE in2 $end
$var wire 1 !I in3 $end
$var wire 1 GE out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 }H A $end
$var wire 1 fE B $end
$var wire 1 <I C_in $end
$var wire 1 AI p $end
$var wire 1 BI g $end
$var wire 1 FE S $end
$var wire 1 ]I C_out $end
$var wire 1 ^I g_bar $end
$var wire 1 _I p_bar $end
$var wire 1 `I nand2_1_out $end
$var wire 1 aI nand2_2_out $end
$var wire 1 bI nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 }H in1 $end
$var wire 1 fE in2 $end
$var wire 1 ^I out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ^I in1 $end
$var wire 1 BI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 }H in1 $end
$var wire 1 fE in2 $end
$var wire 1 _I out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 _I in1 $end
$var wire 1 AI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 }H in1 $end
$var wire 1 fE in2 $end
$var wire 1 `I out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 }H in1 $end
$var wire 1 <I in2 $end
$var wire 1 aI out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 fE in1 $end
$var wire 1 <I in2 $end
$var wire 1 bI out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 `I in1 $end
$var wire 1 aI in2 $end
$var wire 1 bI in3 $end
$var wire 1 ]I out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 }H in1 $end
$var wire 1 fE in2 $end
$var wire 1 <I in3 $end
$var wire 1 FE out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 |H A $end
$var wire 1 eE B $end
$var wire 1 =I C_in $end
$var wire 1 CI p $end
$var wire 1 DI g $end
$var wire 1 EE S $end
$var wire 1 cI C_out $end
$var wire 1 dI g_bar $end
$var wire 1 eI p_bar $end
$var wire 1 fI nand2_1_out $end
$var wire 1 gI nand2_2_out $end
$var wire 1 hI nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 |H in1 $end
$var wire 1 eE in2 $end
$var wire 1 dI out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 dI in1 $end
$var wire 1 DI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 |H in1 $end
$var wire 1 eE in2 $end
$var wire 1 eI out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 eI in1 $end
$var wire 1 CI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 |H in1 $end
$var wire 1 eE in2 $end
$var wire 1 fI out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 |H in1 $end
$var wire 1 =I in2 $end
$var wire 1 gI out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 eE in1 $end
$var wire 1 =I in2 $end
$var wire 1 hI out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 fI in1 $end
$var wire 1 gI in2 $end
$var wire 1 hI in3 $end
$var wire 1 cI out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 |H in1 $end
$var wire 1 eE in2 $end
$var wire 1 =I in3 $end
$var wire 1 EE out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 {H A $end
$var wire 1 dE B $end
$var wire 1 >I C_in $end
$var wire 1 EI p $end
$var wire 1 FI g $end
$var wire 1 DE S $end
$var wire 1 iI C_out $end
$var wire 1 jI g_bar $end
$var wire 1 kI p_bar $end
$var wire 1 lI nand2_1_out $end
$var wire 1 mI nand2_2_out $end
$var wire 1 nI nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 {H in1 $end
$var wire 1 dE in2 $end
$var wire 1 jI out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 jI in1 $end
$var wire 1 FI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 {H in1 $end
$var wire 1 dE in2 $end
$var wire 1 kI out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 kI in1 $end
$var wire 1 EI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 {H in1 $end
$var wire 1 dE in2 $end
$var wire 1 lI out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 {H in1 $end
$var wire 1 >I in2 $end
$var wire 1 mI out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 dE in1 $end
$var wire 1 >I in2 $end
$var wire 1 nI out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 lI in1 $end
$var wire 1 mI in2 $end
$var wire 1 nI in3 $end
$var wire 1 iI out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 {H in1 $end
$var wire 1 dE in2 $end
$var wire 1 >I in3 $end
$var wire 1 DE out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_1 $end
$var parameter 32 oI N $end
$var wire 1 wH A [3] $end
$var wire 1 xH A [2] $end
$var wire 1 yH A [1] $end
$var wire 1 zH A [0] $end
$var wire 1 `E B [3] $end
$var wire 1 aE B [2] $end
$var wire 1 bE B [1] $end
$var wire 1 cE B [0] $end
$var wire 1 #I C_in $end
$var wire 1 @E S [3] $end
$var wire 1 AE S [2] $end
$var wire 1 BE S [1] $end
$var wire 1 CE S [0] $end
$var wire 1 (I P $end
$var wire 1 0I G $end
$var wire 1 pI C_out $end
$var wire 1 qI c0 $end
$var wire 1 rI c1 $end
$var wire 1 sI c2 $end
$var wire 1 tI p0 $end
$var wire 1 uI g0 $end
$var wire 1 vI p1 $end
$var wire 1 wI g1 $end
$var wire 1 xI p2 $end
$var wire 1 yI g2 $end
$var wire 1 zI p3 $end
$var wire 1 {I g3 $end
$var wire 1 |I g0_bar $end
$var wire 1 }I g1_bar $end
$var wire 1 ~I g2_bar $end
$var wire 1 !J g3_bar $end
$var wire 1 "J nand2_c0_0_out $end
$var wire 1 #J nand2_c1_0_out $end
$var wire 1 $J nand2_c2_0_out $end
$var wire 1 %J nand2_c3_0_out $end
$var wire 1 &J nand2_p3_p2 $end
$var wire 1 'J nand2_p1_p0 $end
$var wire 1 (J nand2_p3g2_out $end
$var wire 1 )J nand2_p3p2g1_out $end
$var wire 1 *J nand3_G_0_out $end
$var wire 1 +J nand2_p1g0_out $end
$var wire 1 ,J nor2_G_0_out $end
$var wire 1 -J G_bar $end

$scope module not1_c0_0 $end
$var wire 1 uI in1 $end
$var wire 1 |I out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 tI in1 $end
$var wire 1 #I in2 $end
$var wire 1 "J out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 |I in1 $end
$var wire 1 "J in2 $end
$var wire 1 qI out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 wI in1 $end
$var wire 1 }I out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 vI in1 $end
$var wire 1 qI in2 $end
$var wire 1 #J out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 }I in1 $end
$var wire 1 #J in2 $end
$var wire 1 rI out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 yI in1 $end
$var wire 1 ~I out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 xI in1 $end
$var wire 1 rI in2 $end
$var wire 1 $J out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 ~I in1 $end
$var wire 1 $J in2 $end
$var wire 1 sI out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 {I in1 $end
$var wire 1 !J out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 zI in1 $end
$var wire 1 sI in2 $end
$var wire 1 %J out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 !J in1 $end
$var wire 1 %J in2 $end
$var wire 1 pI out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 zI in1 $end
$var wire 1 xI in2 $end
$var wire 1 &J out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 vI in1 $end
$var wire 1 tI in2 $end
$var wire 1 'J out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 &J in1 $end
$var wire 1 'J in2 $end
$var wire 1 (I out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 zI in1 $end
$var wire 1 yI in2 $end
$var wire 1 (J out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 zI in1 $end
$var wire 1 xI in2 $end
$var wire 1 wI in3 $end
$var wire 1 )J out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 !J in1 $end
$var wire 1 (J in2 $end
$var wire 1 )J in3 $end
$var wire 1 *J out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 vI in1 $end
$var wire 1 uI in2 $end
$var wire 1 +J out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 &J in1 $end
$var wire 1 +J in2 $end
$var wire 1 ,J out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 *J in1 $end
$var wire 1 ,J in2 $end
$var wire 1 -J out $end
$upscope $end

$scope module not1_G $end
$var wire 1 -J in1 $end
$var wire 1 0I out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 zH A $end
$var wire 1 cE B $end
$var wire 1 #I C_in $end
$var wire 1 tI p $end
$var wire 1 uI g $end
$var wire 1 CE S $end
$var wire 1 .J C_out $end
$var wire 1 /J g_bar $end
$var wire 1 0J p_bar $end
$var wire 1 1J nand2_1_out $end
$var wire 1 2J nand2_2_out $end
$var wire 1 3J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 zH in1 $end
$var wire 1 cE in2 $end
$var wire 1 /J out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 /J in1 $end
$var wire 1 uI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 zH in1 $end
$var wire 1 cE in2 $end
$var wire 1 0J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 0J in1 $end
$var wire 1 tI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 zH in1 $end
$var wire 1 cE in2 $end
$var wire 1 1J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 zH in1 $end
$var wire 1 #I in2 $end
$var wire 1 2J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 cE in1 $end
$var wire 1 #I in2 $end
$var wire 1 3J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 1J in1 $end
$var wire 1 2J in2 $end
$var wire 1 3J in3 $end
$var wire 1 .J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 zH in1 $end
$var wire 1 cE in2 $end
$var wire 1 #I in3 $end
$var wire 1 CE out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 yH A $end
$var wire 1 bE B $end
$var wire 1 qI C_in $end
$var wire 1 vI p $end
$var wire 1 wI g $end
$var wire 1 BE S $end
$var wire 1 4J C_out $end
$var wire 1 5J g_bar $end
$var wire 1 6J p_bar $end
$var wire 1 7J nand2_1_out $end
$var wire 1 8J nand2_2_out $end
$var wire 1 9J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 yH in1 $end
$var wire 1 bE in2 $end
$var wire 1 5J out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 5J in1 $end
$var wire 1 wI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 yH in1 $end
$var wire 1 bE in2 $end
$var wire 1 6J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 6J in1 $end
$var wire 1 vI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 yH in1 $end
$var wire 1 bE in2 $end
$var wire 1 7J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 yH in1 $end
$var wire 1 qI in2 $end
$var wire 1 8J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 bE in1 $end
$var wire 1 qI in2 $end
$var wire 1 9J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 7J in1 $end
$var wire 1 8J in2 $end
$var wire 1 9J in3 $end
$var wire 1 4J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 yH in1 $end
$var wire 1 bE in2 $end
$var wire 1 qI in3 $end
$var wire 1 BE out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 xH A $end
$var wire 1 aE B $end
$var wire 1 rI C_in $end
$var wire 1 xI p $end
$var wire 1 yI g $end
$var wire 1 AE S $end
$var wire 1 :J C_out $end
$var wire 1 ;J g_bar $end
$var wire 1 <J p_bar $end
$var wire 1 =J nand2_1_out $end
$var wire 1 >J nand2_2_out $end
$var wire 1 ?J nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 xH in1 $end
$var wire 1 aE in2 $end
$var wire 1 ;J out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ;J in1 $end
$var wire 1 yI out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 xH in1 $end
$var wire 1 aE in2 $end
$var wire 1 <J out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 <J in1 $end
$var wire 1 xI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 xH in1 $end
$var wire 1 aE in2 $end
$var wire 1 =J out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 xH in1 $end
$var wire 1 rI in2 $end
$var wire 1 >J out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 aE in1 $end
$var wire 1 rI in2 $end
$var wire 1 ?J out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 =J in1 $end
$var wire 1 >J in2 $end
$var wire 1 ?J in3 $end
$var wire 1 :J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 xH in1 $end
$var wire 1 aE in2 $end
$var wire 1 rI in3 $end
$var wire 1 AE out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 wH A $end
$var wire 1 `E B $end
$var wire 1 sI C_in $end
$var wire 1 zI p $end
$var wire 1 {I g $end
$var wire 1 @E S $end
$var wire 1 @J C_out $end
$var wire 1 AJ g_bar $end
$var wire 1 BJ p_bar $end
$var wire 1 CJ nand2_1_out $end
$var wire 1 DJ nand2_2_out $end
$var wire 1 EJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 wH in1 $end
$var wire 1 `E in2 $end
$var wire 1 AJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 AJ in1 $end
$var wire 1 {I out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 wH in1 $end
$var wire 1 `E in2 $end
$var wire 1 BJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 BJ in1 $end
$var wire 1 zI out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 wH in1 $end
$var wire 1 `E in2 $end
$var wire 1 CJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 wH in1 $end
$var wire 1 sI in2 $end
$var wire 1 DJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 `E in1 $end
$var wire 1 sI in2 $end
$var wire 1 EJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 CJ in1 $end
$var wire 1 DJ in2 $end
$var wire 1 EJ in3 $end
$var wire 1 @J out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 wH in1 $end
$var wire 1 `E in2 $end
$var wire 1 sI in3 $end
$var wire 1 @E out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_2 $end
$var parameter 32 FJ N $end
$var wire 1 sH A [3] $end
$var wire 1 tH A [2] $end
$var wire 1 uH A [1] $end
$var wire 1 vH A [0] $end
$var wire 1 \E B [3] $end
$var wire 1 ]E B [2] $end
$var wire 1 ^E B [1] $end
$var wire 1 _E B [0] $end
$var wire 1 $I C_in $end
$var wire 1 <E S [3] $end
$var wire 1 =E S [2] $end
$var wire 1 >E S [1] $end
$var wire 1 ?E S [0] $end
$var wire 1 *I P $end
$var wire 1 2I G $end
$var wire 1 GJ C_out $end
$var wire 1 HJ c0 $end
$var wire 1 IJ c1 $end
$var wire 1 JJ c2 $end
$var wire 1 KJ p0 $end
$var wire 1 LJ g0 $end
$var wire 1 MJ p1 $end
$var wire 1 NJ g1 $end
$var wire 1 OJ p2 $end
$var wire 1 PJ g2 $end
$var wire 1 QJ p3 $end
$var wire 1 RJ g3 $end
$var wire 1 SJ g0_bar $end
$var wire 1 TJ g1_bar $end
$var wire 1 UJ g2_bar $end
$var wire 1 VJ g3_bar $end
$var wire 1 WJ nand2_c0_0_out $end
$var wire 1 XJ nand2_c1_0_out $end
$var wire 1 YJ nand2_c2_0_out $end
$var wire 1 ZJ nand2_c3_0_out $end
$var wire 1 [J nand2_p3_p2 $end
$var wire 1 \J nand2_p1_p0 $end
$var wire 1 ]J nand2_p3g2_out $end
$var wire 1 ^J nand2_p3p2g1_out $end
$var wire 1 _J nand3_G_0_out $end
$var wire 1 `J nand2_p1g0_out $end
$var wire 1 aJ nor2_G_0_out $end
$var wire 1 bJ G_bar $end

$scope module not1_c0_0 $end
$var wire 1 LJ in1 $end
$var wire 1 SJ out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 KJ in1 $end
$var wire 1 $I in2 $end
$var wire 1 WJ out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 SJ in1 $end
$var wire 1 WJ in2 $end
$var wire 1 HJ out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 NJ in1 $end
$var wire 1 TJ out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 MJ in1 $end
$var wire 1 HJ in2 $end
$var wire 1 XJ out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 TJ in1 $end
$var wire 1 XJ in2 $end
$var wire 1 IJ out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 PJ in1 $end
$var wire 1 UJ out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 OJ in1 $end
$var wire 1 IJ in2 $end
$var wire 1 YJ out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 UJ in1 $end
$var wire 1 YJ in2 $end
$var wire 1 JJ out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 RJ in1 $end
$var wire 1 VJ out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 QJ in1 $end
$var wire 1 JJ in2 $end
$var wire 1 ZJ out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 VJ in1 $end
$var wire 1 ZJ in2 $end
$var wire 1 GJ out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 QJ in1 $end
$var wire 1 OJ in2 $end
$var wire 1 [J out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 MJ in1 $end
$var wire 1 KJ in2 $end
$var wire 1 \J out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 [J in1 $end
$var wire 1 \J in2 $end
$var wire 1 *I out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 QJ in1 $end
$var wire 1 PJ in2 $end
$var wire 1 ]J out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 QJ in1 $end
$var wire 1 OJ in2 $end
$var wire 1 NJ in3 $end
$var wire 1 ^J out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 VJ in1 $end
$var wire 1 ]J in2 $end
$var wire 1 ^J in3 $end
$var wire 1 _J out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 MJ in1 $end
$var wire 1 LJ in2 $end
$var wire 1 `J out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 [J in1 $end
$var wire 1 `J in2 $end
$var wire 1 aJ out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 _J in1 $end
$var wire 1 aJ in2 $end
$var wire 1 bJ out $end
$upscope $end

$scope module not1_G $end
$var wire 1 bJ in1 $end
$var wire 1 2I out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 vH A $end
$var wire 1 _E B $end
$var wire 1 $I C_in $end
$var wire 1 KJ p $end
$var wire 1 LJ g $end
$var wire 1 ?E S $end
$var wire 1 cJ C_out $end
$var wire 1 dJ g_bar $end
$var wire 1 eJ p_bar $end
$var wire 1 fJ nand2_1_out $end
$var wire 1 gJ nand2_2_out $end
$var wire 1 hJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 vH in1 $end
$var wire 1 _E in2 $end
$var wire 1 dJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 dJ in1 $end
$var wire 1 LJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 vH in1 $end
$var wire 1 _E in2 $end
$var wire 1 eJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 eJ in1 $end
$var wire 1 KJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 vH in1 $end
$var wire 1 _E in2 $end
$var wire 1 fJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 vH in1 $end
$var wire 1 $I in2 $end
$var wire 1 gJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 _E in1 $end
$var wire 1 $I in2 $end
$var wire 1 hJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 fJ in1 $end
$var wire 1 gJ in2 $end
$var wire 1 hJ in3 $end
$var wire 1 cJ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 vH in1 $end
$var wire 1 _E in2 $end
$var wire 1 $I in3 $end
$var wire 1 ?E out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 uH A $end
$var wire 1 ^E B $end
$var wire 1 HJ C_in $end
$var wire 1 MJ p $end
$var wire 1 NJ g $end
$var wire 1 >E S $end
$var wire 1 iJ C_out $end
$var wire 1 jJ g_bar $end
$var wire 1 kJ p_bar $end
$var wire 1 lJ nand2_1_out $end
$var wire 1 mJ nand2_2_out $end
$var wire 1 nJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 uH in1 $end
$var wire 1 ^E in2 $end
$var wire 1 jJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 jJ in1 $end
$var wire 1 NJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 uH in1 $end
$var wire 1 ^E in2 $end
$var wire 1 kJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 kJ in1 $end
$var wire 1 MJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 uH in1 $end
$var wire 1 ^E in2 $end
$var wire 1 lJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 uH in1 $end
$var wire 1 HJ in2 $end
$var wire 1 mJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ^E in1 $end
$var wire 1 HJ in2 $end
$var wire 1 nJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 lJ in1 $end
$var wire 1 mJ in2 $end
$var wire 1 nJ in3 $end
$var wire 1 iJ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 uH in1 $end
$var wire 1 ^E in2 $end
$var wire 1 HJ in3 $end
$var wire 1 >E out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 tH A $end
$var wire 1 ]E B $end
$var wire 1 IJ C_in $end
$var wire 1 OJ p $end
$var wire 1 PJ g $end
$var wire 1 =E S $end
$var wire 1 oJ C_out $end
$var wire 1 pJ g_bar $end
$var wire 1 qJ p_bar $end
$var wire 1 rJ nand2_1_out $end
$var wire 1 sJ nand2_2_out $end
$var wire 1 tJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 tH in1 $end
$var wire 1 ]E in2 $end
$var wire 1 pJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 pJ in1 $end
$var wire 1 PJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 tH in1 $end
$var wire 1 ]E in2 $end
$var wire 1 qJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 qJ in1 $end
$var wire 1 OJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 tH in1 $end
$var wire 1 ]E in2 $end
$var wire 1 rJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 tH in1 $end
$var wire 1 IJ in2 $end
$var wire 1 sJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ]E in1 $end
$var wire 1 IJ in2 $end
$var wire 1 tJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 rJ in1 $end
$var wire 1 sJ in2 $end
$var wire 1 tJ in3 $end
$var wire 1 oJ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 tH in1 $end
$var wire 1 ]E in2 $end
$var wire 1 IJ in3 $end
$var wire 1 =E out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 sH A $end
$var wire 1 \E B $end
$var wire 1 JJ C_in $end
$var wire 1 QJ p $end
$var wire 1 RJ g $end
$var wire 1 <E S $end
$var wire 1 uJ C_out $end
$var wire 1 vJ g_bar $end
$var wire 1 wJ p_bar $end
$var wire 1 xJ nand2_1_out $end
$var wire 1 yJ nand2_2_out $end
$var wire 1 zJ nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 sH in1 $end
$var wire 1 \E in2 $end
$var wire 1 vJ out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 vJ in1 $end
$var wire 1 RJ out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 sH in1 $end
$var wire 1 \E in2 $end
$var wire 1 wJ out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 wJ in1 $end
$var wire 1 QJ out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 sH in1 $end
$var wire 1 \E in2 $end
$var wire 1 xJ out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 sH in1 $end
$var wire 1 JJ in2 $end
$var wire 1 yJ out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 \E in1 $end
$var wire 1 JJ in2 $end
$var wire 1 zJ out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 xJ in1 $end
$var wire 1 yJ in2 $end
$var wire 1 zJ in3 $end
$var wire 1 uJ out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 sH in1 $end
$var wire 1 \E in2 $end
$var wire 1 JJ in3 $end
$var wire 1 <E out $end
$upscope $end
$upscope $end
$upscope $end

$scope module cla4_3 $end
$var parameter 32 {J N $end
$var wire 1 oH A [3] $end
$var wire 1 pH A [2] $end
$var wire 1 qH A [1] $end
$var wire 1 rH A [0] $end
$var wire 1 XE B [3] $end
$var wire 1 YE B [2] $end
$var wire 1 ZE B [1] $end
$var wire 1 [E B [0] $end
$var wire 1 %I C_in $end
$var wire 1 8E S [3] $end
$var wire 1 9E S [2] $end
$var wire 1 :E S [1] $end
$var wire 1 ;E S [0] $end
$var wire 1 ,I P $end
$var wire 1 4I G $end
$var wire 1 |J C_out $end
$var wire 1 }J c0 $end
$var wire 1 ~J c1 $end
$var wire 1 !K c2 $end
$var wire 1 "K p0 $end
$var wire 1 #K g0 $end
$var wire 1 $K p1 $end
$var wire 1 %K g1 $end
$var wire 1 &K p2 $end
$var wire 1 'K g2 $end
$var wire 1 (K p3 $end
$var wire 1 )K g3 $end
$var wire 1 *K g0_bar $end
$var wire 1 +K g1_bar $end
$var wire 1 ,K g2_bar $end
$var wire 1 -K g3_bar $end
$var wire 1 .K nand2_c0_0_out $end
$var wire 1 /K nand2_c1_0_out $end
$var wire 1 0K nand2_c2_0_out $end
$var wire 1 1K nand2_c3_0_out $end
$var wire 1 2K nand2_p3_p2 $end
$var wire 1 3K nand2_p1_p0 $end
$var wire 1 4K nand2_p3g2_out $end
$var wire 1 5K nand2_p3p2g1_out $end
$var wire 1 6K nand3_G_0_out $end
$var wire 1 7K nand2_p1g0_out $end
$var wire 1 8K nor2_G_0_out $end
$var wire 1 9K G_bar $end

$scope module not1_c0_0 $end
$var wire 1 #K in1 $end
$var wire 1 *K out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 "K in1 $end
$var wire 1 %I in2 $end
$var wire 1 .K out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 *K in1 $end
$var wire 1 .K in2 $end
$var wire 1 }J out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 %K in1 $end
$var wire 1 +K out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 $K in1 $end
$var wire 1 }J in2 $end
$var wire 1 /K out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 +K in1 $end
$var wire 1 /K in2 $end
$var wire 1 ~J out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 'K in1 $end
$var wire 1 ,K out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 &K in1 $end
$var wire 1 ~J in2 $end
$var wire 1 0K out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 ,K in1 $end
$var wire 1 0K in2 $end
$var wire 1 !K out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 )K in1 $end
$var wire 1 -K out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 (K in1 $end
$var wire 1 !K in2 $end
$var wire 1 1K out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 -K in1 $end
$var wire 1 1K in2 $end
$var wire 1 |J out $end
$upscope $end

$scope module nand2_p32 $end
$var wire 1 (K in1 $end
$var wire 1 &K in2 $end
$var wire 1 2K out $end
$upscope $end

$scope module nand2_p10 $end
$var wire 1 $K in1 $end
$var wire 1 "K in2 $end
$var wire 1 3K out $end
$upscope $end

$scope module nor2_P $end
$var wire 1 2K in1 $end
$var wire 1 3K in2 $end
$var wire 1 ,I out $end
$upscope $end

$scope module nand2_p3g2 $end
$var wire 1 (K in1 $end
$var wire 1 'K in2 $end
$var wire 1 4K out $end
$upscope $end

$scope module nand2_p3p2g1 $end
$var wire 1 (K in1 $end
$var wire 1 &K in2 $end
$var wire 1 %K in3 $end
$var wire 1 5K out $end
$upscope $end

$scope module nand3_G_0 $end
$var wire 1 -K in1 $end
$var wire 1 4K in2 $end
$var wire 1 5K in3 $end
$var wire 1 6K out $end
$upscope $end

$scope module nand2_p1g0 $end
$var wire 1 $K in1 $end
$var wire 1 #K in2 $end
$var wire 1 7K out $end
$upscope $end

$scope module nor2_G_0 $end
$var wire 1 2K in1 $end
$var wire 1 7K in2 $end
$var wire 1 8K out $end
$upscope $end

$scope module nor2_G $end
$var wire 1 6K in1 $end
$var wire 1 8K in2 $end
$var wire 1 9K out $end
$upscope $end

$scope module not1_G $end
$var wire 1 9K in1 $end
$var wire 1 4I out $end
$upscope $end

$scope module fulladder_0 $end
$var wire 1 rH A $end
$var wire 1 [E B $end
$var wire 1 %I C_in $end
$var wire 1 "K p $end
$var wire 1 #K g $end
$var wire 1 ;E S $end
$var wire 1 :K C_out $end
$var wire 1 ;K g_bar $end
$var wire 1 <K p_bar $end
$var wire 1 =K nand2_1_out $end
$var wire 1 >K nand2_2_out $end
$var wire 1 ?K nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 rH in1 $end
$var wire 1 [E in2 $end
$var wire 1 ;K out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 ;K in1 $end
$var wire 1 #K out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 rH in1 $end
$var wire 1 [E in2 $end
$var wire 1 <K out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 <K in1 $end
$var wire 1 "K out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 rH in1 $end
$var wire 1 [E in2 $end
$var wire 1 =K out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 rH in1 $end
$var wire 1 %I in2 $end
$var wire 1 >K out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 [E in1 $end
$var wire 1 %I in2 $end
$var wire 1 ?K out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 =K in1 $end
$var wire 1 >K in2 $end
$var wire 1 ?K in3 $end
$var wire 1 :K out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 rH in1 $end
$var wire 1 [E in2 $end
$var wire 1 %I in3 $end
$var wire 1 ;E out $end
$upscope $end
$upscope $end

$scope module fulladder_1 $end
$var wire 1 qH A $end
$var wire 1 ZE B $end
$var wire 1 }J C_in $end
$var wire 1 $K p $end
$var wire 1 %K g $end
$var wire 1 :E S $end
$var wire 1 @K C_out $end
$var wire 1 AK g_bar $end
$var wire 1 BK p_bar $end
$var wire 1 CK nand2_1_out $end
$var wire 1 DK nand2_2_out $end
$var wire 1 EK nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 qH in1 $end
$var wire 1 ZE in2 $end
$var wire 1 AK out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 AK in1 $end
$var wire 1 %K out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 qH in1 $end
$var wire 1 ZE in2 $end
$var wire 1 BK out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 BK in1 $end
$var wire 1 $K out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 qH in1 $end
$var wire 1 ZE in2 $end
$var wire 1 CK out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 qH in1 $end
$var wire 1 }J in2 $end
$var wire 1 DK out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 ZE in1 $end
$var wire 1 }J in2 $end
$var wire 1 EK out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 CK in1 $end
$var wire 1 DK in2 $end
$var wire 1 EK in3 $end
$var wire 1 @K out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 qH in1 $end
$var wire 1 ZE in2 $end
$var wire 1 }J in3 $end
$var wire 1 :E out $end
$upscope $end
$upscope $end

$scope module fulladder_2 $end
$var wire 1 pH A $end
$var wire 1 YE B $end
$var wire 1 ~J C_in $end
$var wire 1 &K p $end
$var wire 1 'K g $end
$var wire 1 9E S $end
$var wire 1 FK C_out $end
$var wire 1 GK g_bar $end
$var wire 1 HK p_bar $end
$var wire 1 IK nand2_1_out $end
$var wire 1 JK nand2_2_out $end
$var wire 1 KK nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 pH in1 $end
$var wire 1 YE in2 $end
$var wire 1 GK out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 GK in1 $end
$var wire 1 'K out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 pH in1 $end
$var wire 1 YE in2 $end
$var wire 1 HK out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 HK in1 $end
$var wire 1 &K out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 pH in1 $end
$var wire 1 YE in2 $end
$var wire 1 IK out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 pH in1 $end
$var wire 1 ~J in2 $end
$var wire 1 JK out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 YE in1 $end
$var wire 1 ~J in2 $end
$var wire 1 KK out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 IK in1 $end
$var wire 1 JK in2 $end
$var wire 1 KK in3 $end
$var wire 1 FK out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 pH in1 $end
$var wire 1 YE in2 $end
$var wire 1 ~J in3 $end
$var wire 1 9E out $end
$upscope $end
$upscope $end

$scope module fulladder_3 $end
$var wire 1 oH A $end
$var wire 1 XE B $end
$var wire 1 !K C_in $end
$var wire 1 (K p $end
$var wire 1 )K g $end
$var wire 1 8E S $end
$var wire 1 LK C_out $end
$var wire 1 MK g_bar $end
$var wire 1 NK p_bar $end
$var wire 1 OK nand2_1_out $end
$var wire 1 PK nand2_2_out $end
$var wire 1 QK nand2_3_out $end

$scope module nand2_0 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 MK out $end
$upscope $end

$scope module not1_0 $end
$var wire 1 MK in1 $end
$var wire 1 )K out $end
$upscope $end

$scope module nor2_0 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 NK out $end
$upscope $end

$scope module not1_1 $end
$var wire 1 NK in1 $end
$var wire 1 (K out $end
$upscope $end

$scope module nand2_1 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 OK out $end
$upscope $end

$scope module nand2_2 $end
$var wire 1 oH in1 $end
$var wire 1 !K in2 $end
$var wire 1 PK out $end
$upscope $end

$scope module nand2_3 $end
$var wire 1 XE in1 $end
$var wire 1 !K in2 $end
$var wire 1 QK out $end
$upscope $end

$scope module nand3_0 $end
$var wire 1 OK in1 $end
$var wire 1 PK in2 $end
$var wire 1 QK in3 $end
$var wire 1 LK out $end
$upscope $end

$scope module xor3_0 $end
$var wire 1 oH in1 $end
$var wire 1 XE in2 $end
$var wire 1 !K in3 $end
$var wire 1 8E out $end
$upscope $end
$upscope $end
$upscope $end

$scope module not1_c0_0 $end
$var wire 1 .I in1 $end
$var wire 1 /I out $end
$upscope $end

$scope module nand2_c0_0 $end
$var wire 1 &I in1 $end
$var wire 1 !I in2 $end
$var wire 1 6I out $end
$upscope $end

$scope module nand2_c0_1 $end
$var wire 1 /I in1 $end
$var wire 1 6I in2 $end
$var wire 1 #I out $end
$upscope $end

$scope module not1_c1_0 $end
$var wire 1 0I in1 $end
$var wire 1 1I out $end
$upscope $end

$scope module nand2_c1_0 $end
$var wire 1 (I in1 $end
$var wire 1 #I in2 $end
$var wire 1 7I out $end
$upscope $end

$scope module nand2_c1_1 $end
$var wire 1 1I in1 $end
$var wire 1 7I in2 $end
$var wire 1 $I out $end
$upscope $end

$scope module not1_c2_0 $end
$var wire 1 2I in1 $end
$var wire 1 3I out $end
$upscope $end

$scope module nand2_c2_0 $end
$var wire 1 *I in1 $end
$var wire 1 $I in2 $end
$var wire 1 8I out $end
$upscope $end

$scope module nand2_c2_1 $end
$var wire 1 3I in1 $end
$var wire 1 8I in2 $end
$var wire 1 %I out $end
$upscope $end

$scope module not1_c3_0 $end
$var wire 1 4I in1 $end
$var wire 1 5I out $end
$upscope $end

$scope module nand2_c3_0 $end
$var wire 1 ,I in1 $end
$var wire 1 %I in2 $end
$var wire 1 9I out $end
$upscope $end

$scope module nand2_c3_1 $end
$var wire 1 5I in1 $end
$var wire 1 9I in2 $end
$var wire 1 "I out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end

$scope module EXMEM $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 X& Rs [2] $end
$var wire 1 Y& Rs [1] $end
$var wire 1 Z& Rs [0] $end
$var wire 1 [& Rt [2] $end
$var wire 1 \& Rt [1] $end
$var wire 1 ]& Rt [0] $end
$var wire 1 ^& Rd [2] $end
$var wire 1 _& Rd [1] $end
$var wire 1 `& Rd [0] $end
$var wire 1 g& jumpCtl [2] $end
$var wire 1 h& jumpCtl [1] $end
$var wire 1 i& jumpCtl [0] $end
$var wire 1 K# memAddr [15] $end
$var wire 1 L# memAddr [14] $end
$var wire 1 M# memAddr [13] $end
$var wire 1 N# memAddr [12] $end
$var wire 1 O# memAddr [11] $end
$var wire 1 P# memAddr [10] $end
$var wire 1 Q# memAddr [9] $end
$var wire 1 R# memAddr [8] $end
$var wire 1 S# memAddr [7] $end
$var wire 1 T# memAddr [6] $end
$var wire 1 U# memAddr [5] $end
$var wire 1 V# memAddr [4] $end
$var wire 1 W# memAddr [3] $end
$var wire 1 X# memAddr [2] $end
$var wire 1 Y# memAddr [1] $end
$var wire 1 Z# memAddr [0] $end
$var wire 1 RK writeData [15] $end
$var wire 1 SK writeData [14] $end
$var wire 1 TK writeData [13] $end
$var wire 1 UK writeData [12] $end
$var wire 1 VK writeData [11] $end
$var wire 1 WK writeData [10] $end
$var wire 1 XK writeData [9] $end
$var wire 1 YK writeData [8] $end
$var wire 1 ZK writeData [7] $end
$var wire 1 [K writeData [6] $end
$var wire 1 \K writeData [5] $end
$var wire 1 ]K writeData [4] $end
$var wire 1 ^K writeData [3] $end
$var wire 1 _K writeData [2] $end
$var wire 1 `K writeData [1] $end
$var wire 1 aK writeData [0] $end
$var wire 1 L' PC_inc [15] $end
$var wire 1 M' PC_inc [14] $end
$var wire 1 N' PC_inc [13] $end
$var wire 1 O' PC_inc [12] $end
$var wire 1 P' PC_inc [11] $end
$var wire 1 Q' PC_inc [10] $end
$var wire 1 R' PC_inc [9] $end
$var wire 1 S' PC_inc [8] $end
$var wire 1 T' PC_inc [7] $end
$var wire 1 U' PC_inc [6] $end
$var wire 1 V' PC_inc [5] $end
$var wire 1 W' PC_inc [4] $end
$var wire 1 X' PC_inc [3] $end
$var wire 1 Y' PC_inc [2] $end
$var wire 1 Z' PC_inc [1] $end
$var wire 1 [' PC_inc [0] $end
$var wire 1 bK PC_new [15] $end
$var wire 1 cK PC_new [14] $end
$var wire 1 dK PC_new [13] $end
$var wire 1 eK PC_new [12] $end
$var wire 1 fK PC_new [11] $end
$var wire 1 gK PC_new [10] $end
$var wire 1 hK PC_new [9] $end
$var wire 1 iK PC_new [8] $end
$var wire 1 jK PC_new [7] $end
$var wire 1 kK PC_new [6] $end
$var wire 1 lK PC_new [5] $end
$var wire 1 mK PC_new [4] $end
$var wire 1 nK PC_new [3] $end
$var wire 1 oK PC_new [2] $end
$var wire 1 pK PC_new [1] $end
$var wire 1 qK PC_new [0] $end
$var wire 1 _% PC [15] $end
$var wire 1 `% PC [14] $end
$var wire 1 a% PC [13] $end
$var wire 1 b% PC [12] $end
$var wire 1 c% PC [11] $end
$var wire 1 d% PC [10] $end
$var wire 1 e% PC [9] $end
$var wire 1 f% PC [8] $end
$var wire 1 g% PC [7] $end
$var wire 1 h% PC [6] $end
$var wire 1 i% PC [5] $end
$var wire 1 j% PC [4] $end
$var wire 1 k% PC [3] $end
$var wire 1 l% PC [2] $end
$var wire 1 m% PC [1] $end
$var wire 1 n% PC [0] $end
$var wire 1 `' memRead $end
$var wire 1 _' memWrite $end
$var wire 1 \' regWrite $end
$var wire 1 a' MemToReg $end
$var wire 1 c' lbi $end
$var wire 1 b' slbi $end
$var wire 1 Y) halt $end
$var wire 1 K( EXMEM_Rs [2] $end
$var wire 1 L( EXMEM_Rs [1] $end
$var wire 1 M( EXMEM_Rs [0] $end
$var wire 1 N( EXMEM_Rt [2] $end
$var wire 1 O( EXMEM_Rt [1] $end
$var wire 1 P( EXMEM_Rt [0] $end
$var wire 1 Q( EXMEM_Rd [2] $end
$var wire 1 R( EXMEM_Rd [1] $end
$var wire 1 S( EXMEM_Rd [0] $end
$var wire 1 T( EXMEM_jumpCtl [2] $end
$var wire 1 U( EXMEM_jumpCtl [1] $end
$var wire 1 V( EXMEM_jumpCtl [0] $end
$var wire 1 y' EXMEM_memAddr [15] $end
$var wire 1 z' EXMEM_memAddr [14] $end
$var wire 1 {' EXMEM_memAddr [13] $end
$var wire 1 |' EXMEM_memAddr [12] $end
$var wire 1 }' EXMEM_memAddr [11] $end
$var wire 1 ~' EXMEM_memAddr [10] $end
$var wire 1 !( EXMEM_memAddr [9] $end
$var wire 1 "( EXMEM_memAddr [8] $end
$var wire 1 #( EXMEM_memAddr [7] $end
$var wire 1 $( EXMEM_memAddr [6] $end
$var wire 1 %( EXMEM_memAddr [5] $end
$var wire 1 &( EXMEM_memAddr [4] $end
$var wire 1 '( EXMEM_memAddr [3] $end
$var wire 1 (( EXMEM_memAddr [2] $end
$var wire 1 )( EXMEM_memAddr [1] $end
$var wire 1 *( EXMEM_memAddr [0] $end
$var wire 1 ;( EXMEM_writeData [15] $end
$var wire 1 <( EXMEM_writeData [14] $end
$var wire 1 =( EXMEM_writeData [13] $end
$var wire 1 >( EXMEM_writeData [12] $end
$var wire 1 ?( EXMEM_writeData [11] $end
$var wire 1 @( EXMEM_writeData [10] $end
$var wire 1 A( EXMEM_writeData [9] $end
$var wire 1 B( EXMEM_writeData [8] $end
$var wire 1 C( EXMEM_writeData [7] $end
$var wire 1 D( EXMEM_writeData [6] $end
$var wire 1 E( EXMEM_writeData [5] $end
$var wire 1 F( EXMEM_writeData [4] $end
$var wire 1 G( EXMEM_writeData [3] $end
$var wire 1 H( EXMEM_writeData [2] $end
$var wire 1 I( EXMEM_writeData [1] $end
$var wire 1 J( EXMEM_writeData [0] $end
$var wire 1 i' EXMEM_PC_inc [15] $end
$var wire 1 j' EXMEM_PC_inc [14] $end
$var wire 1 k' EXMEM_PC_inc [13] $end
$var wire 1 l' EXMEM_PC_inc [12] $end
$var wire 1 m' EXMEM_PC_inc [11] $end
$var wire 1 n' EXMEM_PC_inc [10] $end
$var wire 1 o' EXMEM_PC_inc [9] $end
$var wire 1 p' EXMEM_PC_inc [8] $end
$var wire 1 q' EXMEM_PC_inc [7] $end
$var wire 1 r' EXMEM_PC_inc [6] $end
$var wire 1 s' EXMEM_PC_inc [5] $end
$var wire 1 t' EXMEM_PC_inc [4] $end
$var wire 1 u' EXMEM_PC_inc [3] $end
$var wire 1 v' EXMEM_PC_inc [2] $end
$var wire 1 w' EXMEM_PC_inc [1] $end
$var wire 1 x' EXMEM_PC_inc [0] $end
$var wire 1 rK EXMEM_PC_new [15] $end
$var wire 1 sK EXMEM_PC_new [14] $end
$var wire 1 tK EXMEM_PC_new [13] $end
$var wire 1 uK EXMEM_PC_new [12] $end
$var wire 1 vK EXMEM_PC_new [11] $end
$var wire 1 wK EXMEM_PC_new [10] $end
$var wire 1 xK EXMEM_PC_new [9] $end
$var wire 1 yK EXMEM_PC_new [8] $end
$var wire 1 zK EXMEM_PC_new [7] $end
$var wire 1 {K EXMEM_PC_new [6] $end
$var wire 1 |K EXMEM_PC_new [5] $end
$var wire 1 }K EXMEM_PC_new [4] $end
$var wire 1 ~K EXMEM_PC_new [3] $end
$var wire 1 !L EXMEM_PC_new [2] $end
$var wire 1 "L EXMEM_PC_new [1] $end
$var wire 1 #L EXMEM_PC_new [0] $end
$var wire 1 o% EXMEM_PC [15] $end
$var wire 1 p% EXMEM_PC [14] $end
$var wire 1 q% EXMEM_PC [13] $end
$var wire 1 r% EXMEM_PC [12] $end
$var wire 1 s% EXMEM_PC [11] $end
$var wire 1 t% EXMEM_PC [10] $end
$var wire 1 u% EXMEM_PC [9] $end
$var wire 1 v% EXMEM_PC [8] $end
$var wire 1 w% EXMEM_PC [7] $end
$var wire 1 x% EXMEM_PC [6] $end
$var wire 1 y% EXMEM_PC [5] $end
$var wire 1 z% EXMEM_PC [4] $end
$var wire 1 {% EXMEM_PC [3] $end
$var wire 1 |% EXMEM_PC [2] $end
$var wire 1 }% EXMEM_PC [1] $end
$var wire 1 ~% EXMEM_PC [0] $end
$var wire 1 W( EXMEM_memRead $end
$var wire 1 X( EXMEM_memWrite $end
$var wire 1 Z( EXMEM_regWrite $end
$var wire 1 [( EXMEM_MemToReg $end
$var wire 1 \( EXMEM_lbi $end
$var wire 1 ]( EXMEM_slbi $end
$var wire 1 Z) EXMEM_halt $end

$scope module EXMEM_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 $L en $end
$var wire 1 X& D [2] $end
$var wire 1 Y& D [1] $end
$var wire 1 Z& D [0] $end
$var wire 1 K( Q [2] $end
$var wire 1 L( Q [1] $end
$var wire 1 M( Q [0] $end
$var wire 1 %L in [2] $end
$var wire 1 &L in [1] $end
$var wire 1 'L in [0] $end
$var wire 1 (L out [2] $end
$var wire 1 )L out [1] $end
$var wire 1 *L out [0] $end

$scope module dff_0 $end
$var wire 1 *L q $end
$var wire 1 'L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 +L state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 )L q $end
$var wire 1 &L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ,L state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 (L q $end
$var wire 1 %L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 -L state $end
$upscope $end
$upscope $end

$scope module EXMEM_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 .L en $end
$var wire 1 [& D [2] $end
$var wire 1 \& D [1] $end
$var wire 1 ]& D [0] $end
$var wire 1 N( Q [2] $end
$var wire 1 O( Q [1] $end
$var wire 1 P( Q [0] $end
$var wire 1 /L in [2] $end
$var wire 1 0L in [1] $end
$var wire 1 1L in [0] $end
$var wire 1 2L out [2] $end
$var wire 1 3L out [1] $end
$var wire 1 4L out [0] $end

$scope module dff_0 $end
$var wire 1 4L q $end
$var wire 1 1L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 5L state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 3L q $end
$var wire 1 0L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6L state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 2L q $end
$var wire 1 /L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 7L state $end
$upscope $end
$upscope $end

$scope module EXMEM_Rd_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 8L en $end
$var wire 1 ^& D [2] $end
$var wire 1 _& D [1] $end
$var wire 1 `& D [0] $end
$var wire 1 Q( Q [2] $end
$var wire 1 R( Q [1] $end
$var wire 1 S( Q [0] $end
$var wire 1 9L in [2] $end
$var wire 1 :L in [1] $end
$var wire 1 ;L in [0] $end
$var wire 1 <L out [2] $end
$var wire 1 =L out [1] $end
$var wire 1 >L out [0] $end

$scope module dff_0 $end
$var wire 1 >L q $end
$var wire 1 ;L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?L state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 =L q $end
$var wire 1 :L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @L state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 <L q $end
$var wire 1 9L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 AL state $end
$upscope $end
$upscope $end

$scope module EXMEM_jumpCtl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 BL en $end
$var wire 1 g& D [2] $end
$var wire 1 h& D [1] $end
$var wire 1 i& D [0] $end
$var wire 1 T( Q [2] $end
$var wire 1 U( Q [1] $end
$var wire 1 V( Q [0] $end
$var wire 1 CL in [2] $end
$var wire 1 DL in [1] $end
$var wire 1 EL in [0] $end
$var wire 1 FL out [2] $end
$var wire 1 GL out [1] $end
$var wire 1 HL out [0] $end

$scope module dff_0 $end
$var wire 1 HL q $end
$var wire 1 EL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 IL state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 GL q $end
$var wire 1 DL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 JL state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 FL q $end
$var wire 1 CL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 KL state $end
$upscope $end
$upscope $end

$scope module EXMEM_memAddr_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 LL en $end
$var wire 1 K# D [15] $end
$var wire 1 L# D [14] $end
$var wire 1 M# D [13] $end
$var wire 1 N# D [12] $end
$var wire 1 O# D [11] $end
$var wire 1 P# D [10] $end
$var wire 1 Q# D [9] $end
$var wire 1 R# D [8] $end
$var wire 1 S# D [7] $end
$var wire 1 T# D [6] $end
$var wire 1 U# D [5] $end
$var wire 1 V# D [4] $end
$var wire 1 W# D [3] $end
$var wire 1 X# D [2] $end
$var wire 1 Y# D [1] $end
$var wire 1 Z# D [0] $end
$var wire 1 y' Q [15] $end
$var wire 1 z' Q [14] $end
$var wire 1 {' Q [13] $end
$var wire 1 |' Q [12] $end
$var wire 1 }' Q [11] $end
$var wire 1 ~' Q [10] $end
$var wire 1 !( Q [9] $end
$var wire 1 "( Q [8] $end
$var wire 1 #( Q [7] $end
$var wire 1 $( Q [6] $end
$var wire 1 %( Q [5] $end
$var wire 1 &( Q [4] $end
$var wire 1 '( Q [3] $end
$var wire 1 (( Q [2] $end
$var wire 1 )( Q [1] $end
$var wire 1 *( Q [0] $end
$var wire 1 ML in [15] $end
$var wire 1 NL in [14] $end
$var wire 1 OL in [13] $end
$var wire 1 PL in [12] $end
$var wire 1 QL in [11] $end
$var wire 1 RL in [10] $end
$var wire 1 SL in [9] $end
$var wire 1 TL in [8] $end
$var wire 1 UL in [7] $end
$var wire 1 VL in [6] $end
$var wire 1 WL in [5] $end
$var wire 1 XL in [4] $end
$var wire 1 YL in [3] $end
$var wire 1 ZL in [2] $end
$var wire 1 [L in [1] $end
$var wire 1 \L in [0] $end
$var wire 1 ]L out [15] $end
$var wire 1 ^L out [14] $end
$var wire 1 _L out [13] $end
$var wire 1 `L out [12] $end
$var wire 1 aL out [11] $end
$var wire 1 bL out [10] $end
$var wire 1 cL out [9] $end
$var wire 1 dL out [8] $end
$var wire 1 eL out [7] $end
$var wire 1 fL out [6] $end
$var wire 1 gL out [5] $end
$var wire 1 hL out [4] $end
$var wire 1 iL out [3] $end
$var wire 1 jL out [2] $end
$var wire 1 kL out [1] $end
$var wire 1 lL out [0] $end

$scope module dff_0 $end
$var wire 1 lL q $end
$var wire 1 \L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mL state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 kL q $end
$var wire 1 [L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 nL state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 jL q $end
$var wire 1 ZL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 oL state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 iL q $end
$var wire 1 YL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 pL state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 hL q $end
$var wire 1 XL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 qL state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 gL q $end
$var wire 1 WL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 rL state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 fL q $end
$var wire 1 VL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 sL state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 eL q $end
$var wire 1 UL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 tL state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 dL q $end
$var wire 1 TL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 uL state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 cL q $end
$var wire 1 SL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 vL state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 bL q $end
$var wire 1 RL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 wL state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 aL q $end
$var wire 1 QL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 xL state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 `L q $end
$var wire 1 PL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 yL state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 _L q $end
$var wire 1 OL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 zL state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ^L q $end
$var wire 1 NL d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {L state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ]L q $end
$var wire 1 ML d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |L state $end
$upscope $end
$upscope $end

$scope module EXMEM_writeData_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 }L en $end
$var wire 1 RK D [15] $end
$var wire 1 SK D [14] $end
$var wire 1 TK D [13] $end
$var wire 1 UK D [12] $end
$var wire 1 VK D [11] $end
$var wire 1 WK D [10] $end
$var wire 1 XK D [9] $end
$var wire 1 YK D [8] $end
$var wire 1 ZK D [7] $end
$var wire 1 [K D [6] $end
$var wire 1 \K D [5] $end
$var wire 1 ]K D [4] $end
$var wire 1 ^K D [3] $end
$var wire 1 _K D [2] $end
$var wire 1 `K D [1] $end
$var wire 1 aK D [0] $end
$var wire 1 ;( Q [15] $end
$var wire 1 <( Q [14] $end
$var wire 1 =( Q [13] $end
$var wire 1 >( Q [12] $end
$var wire 1 ?( Q [11] $end
$var wire 1 @( Q [10] $end
$var wire 1 A( Q [9] $end
$var wire 1 B( Q [8] $end
$var wire 1 C( Q [7] $end
$var wire 1 D( Q [6] $end
$var wire 1 E( Q [5] $end
$var wire 1 F( Q [4] $end
$var wire 1 G( Q [3] $end
$var wire 1 H( Q [2] $end
$var wire 1 I( Q [1] $end
$var wire 1 J( Q [0] $end
$var wire 1 ~L in [15] $end
$var wire 1 !M in [14] $end
$var wire 1 "M in [13] $end
$var wire 1 #M in [12] $end
$var wire 1 $M in [11] $end
$var wire 1 %M in [10] $end
$var wire 1 &M in [9] $end
$var wire 1 'M in [8] $end
$var wire 1 (M in [7] $end
$var wire 1 )M in [6] $end
$var wire 1 *M in [5] $end
$var wire 1 +M in [4] $end
$var wire 1 ,M in [3] $end
$var wire 1 -M in [2] $end
$var wire 1 .M in [1] $end
$var wire 1 /M in [0] $end
$var wire 1 0M out [15] $end
$var wire 1 1M out [14] $end
$var wire 1 2M out [13] $end
$var wire 1 3M out [12] $end
$var wire 1 4M out [11] $end
$var wire 1 5M out [10] $end
$var wire 1 6M out [9] $end
$var wire 1 7M out [8] $end
$var wire 1 8M out [7] $end
$var wire 1 9M out [6] $end
$var wire 1 :M out [5] $end
$var wire 1 ;M out [4] $end
$var wire 1 <M out [3] $end
$var wire 1 =M out [2] $end
$var wire 1 >M out [1] $end
$var wire 1 ?M out [0] $end

$scope module dff_0 $end
$var wire 1 ?M q $end
$var wire 1 /M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @M state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 >M q $end
$var wire 1 .M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 AM state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 =M q $end
$var wire 1 -M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 BM state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 <M q $end
$var wire 1 ,M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 CM state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ;M q $end
$var wire 1 +M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 DM state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 :M q $end
$var wire 1 *M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 EM state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 9M q $end
$var wire 1 )M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 FM state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 8M q $end
$var wire 1 (M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 GM state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 7M q $end
$var wire 1 'M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 HM state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 6M q $end
$var wire 1 &M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 IM state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 5M q $end
$var wire 1 %M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 JM state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 4M q $end
$var wire 1 $M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 KM state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 3M q $end
$var wire 1 #M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 LM state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 2M q $end
$var wire 1 "M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 MM state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 1M q $end
$var wire 1 !M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 NM state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 0M q $end
$var wire 1 ~L d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 OM state $end
$upscope $end
$upscope $end

$scope module EXMEM_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 PM en $end
$var wire 1 L' D [15] $end
$var wire 1 M' D [14] $end
$var wire 1 N' D [13] $end
$var wire 1 O' D [12] $end
$var wire 1 P' D [11] $end
$var wire 1 Q' D [10] $end
$var wire 1 R' D [9] $end
$var wire 1 S' D [8] $end
$var wire 1 T' D [7] $end
$var wire 1 U' D [6] $end
$var wire 1 V' D [5] $end
$var wire 1 W' D [4] $end
$var wire 1 X' D [3] $end
$var wire 1 Y' D [2] $end
$var wire 1 Z' D [1] $end
$var wire 1 [' D [0] $end
$var wire 1 i' Q [15] $end
$var wire 1 j' Q [14] $end
$var wire 1 k' Q [13] $end
$var wire 1 l' Q [12] $end
$var wire 1 m' Q [11] $end
$var wire 1 n' Q [10] $end
$var wire 1 o' Q [9] $end
$var wire 1 p' Q [8] $end
$var wire 1 q' Q [7] $end
$var wire 1 r' Q [6] $end
$var wire 1 s' Q [5] $end
$var wire 1 t' Q [4] $end
$var wire 1 u' Q [3] $end
$var wire 1 v' Q [2] $end
$var wire 1 w' Q [1] $end
$var wire 1 x' Q [0] $end
$var wire 1 QM in [15] $end
$var wire 1 RM in [14] $end
$var wire 1 SM in [13] $end
$var wire 1 TM in [12] $end
$var wire 1 UM in [11] $end
$var wire 1 VM in [10] $end
$var wire 1 WM in [9] $end
$var wire 1 XM in [8] $end
$var wire 1 YM in [7] $end
$var wire 1 ZM in [6] $end
$var wire 1 [M in [5] $end
$var wire 1 \M in [4] $end
$var wire 1 ]M in [3] $end
$var wire 1 ^M in [2] $end
$var wire 1 _M in [1] $end
$var wire 1 `M in [0] $end
$var wire 1 aM out [15] $end
$var wire 1 bM out [14] $end
$var wire 1 cM out [13] $end
$var wire 1 dM out [12] $end
$var wire 1 eM out [11] $end
$var wire 1 fM out [10] $end
$var wire 1 gM out [9] $end
$var wire 1 hM out [8] $end
$var wire 1 iM out [7] $end
$var wire 1 jM out [6] $end
$var wire 1 kM out [5] $end
$var wire 1 lM out [4] $end
$var wire 1 mM out [3] $end
$var wire 1 nM out [2] $end
$var wire 1 oM out [1] $end
$var wire 1 pM out [0] $end

$scope module dff_0 $end
$var wire 1 pM q $end
$var wire 1 `M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 qM state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 oM q $end
$var wire 1 _M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 rM state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 nM q $end
$var wire 1 ^M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 sM state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 mM q $end
$var wire 1 ]M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 tM state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 lM q $end
$var wire 1 \M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 uM state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 kM q $end
$var wire 1 [M d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 vM state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 jM q $end
$var wire 1 ZM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 wM state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 iM q $end
$var wire 1 YM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 xM state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 hM q $end
$var wire 1 XM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 yM state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 gM q $end
$var wire 1 WM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 zM state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 fM q $end
$var wire 1 VM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {M state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 eM q $end
$var wire 1 UM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |M state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 dM q $end
$var wire 1 TM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }M state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 cM q $end
$var wire 1 SM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~M state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 bM q $end
$var wire 1 RM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !N state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 aM q $end
$var wire 1 QM d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "N state $end
$upscope $end
$upscope $end

$scope module EXMEM_PC_new_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 #N en $end
$var wire 1 bK D [15] $end
$var wire 1 cK D [14] $end
$var wire 1 dK D [13] $end
$var wire 1 eK D [12] $end
$var wire 1 fK D [11] $end
$var wire 1 gK D [10] $end
$var wire 1 hK D [9] $end
$var wire 1 iK D [8] $end
$var wire 1 jK D [7] $end
$var wire 1 kK D [6] $end
$var wire 1 lK D [5] $end
$var wire 1 mK D [4] $end
$var wire 1 nK D [3] $end
$var wire 1 oK D [2] $end
$var wire 1 pK D [1] $end
$var wire 1 qK D [0] $end
$var wire 1 rK Q [15] $end
$var wire 1 sK Q [14] $end
$var wire 1 tK Q [13] $end
$var wire 1 uK Q [12] $end
$var wire 1 vK Q [11] $end
$var wire 1 wK Q [10] $end
$var wire 1 xK Q [9] $end
$var wire 1 yK Q [8] $end
$var wire 1 zK Q [7] $end
$var wire 1 {K Q [6] $end
$var wire 1 |K Q [5] $end
$var wire 1 }K Q [4] $end
$var wire 1 ~K Q [3] $end
$var wire 1 !L Q [2] $end
$var wire 1 "L Q [1] $end
$var wire 1 #L Q [0] $end
$var wire 1 $N in [15] $end
$var wire 1 %N in [14] $end
$var wire 1 &N in [13] $end
$var wire 1 'N in [12] $end
$var wire 1 (N in [11] $end
$var wire 1 )N in [10] $end
$var wire 1 *N in [9] $end
$var wire 1 +N in [8] $end
$var wire 1 ,N in [7] $end
$var wire 1 -N in [6] $end
$var wire 1 .N in [5] $end
$var wire 1 /N in [4] $end
$var wire 1 0N in [3] $end
$var wire 1 1N in [2] $end
$var wire 1 2N in [1] $end
$var wire 1 3N in [0] $end
$var wire 1 4N out [15] $end
$var wire 1 5N out [14] $end
$var wire 1 6N out [13] $end
$var wire 1 7N out [12] $end
$var wire 1 8N out [11] $end
$var wire 1 9N out [10] $end
$var wire 1 :N out [9] $end
$var wire 1 ;N out [8] $end
$var wire 1 <N out [7] $end
$var wire 1 =N out [6] $end
$var wire 1 >N out [5] $end
$var wire 1 ?N out [4] $end
$var wire 1 @N out [3] $end
$var wire 1 AN out [2] $end
$var wire 1 BN out [1] $end
$var wire 1 CN out [0] $end

$scope module dff_0 $end
$var wire 1 CN q $end
$var wire 1 3N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 DN state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 BN q $end
$var wire 1 2N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 EN state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 AN q $end
$var wire 1 1N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 FN state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 @N q $end
$var wire 1 0N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 GN state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ?N q $end
$var wire 1 /N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 HN state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 >N q $end
$var wire 1 .N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 IN state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 =N q $end
$var wire 1 -N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 JN state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 <N q $end
$var wire 1 ,N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 KN state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 ;N q $end
$var wire 1 +N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 LN state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 :N q $end
$var wire 1 *N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 MN state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 9N q $end
$var wire 1 )N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 NN state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 8N q $end
$var wire 1 (N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ON state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 7N q $end
$var wire 1 'N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 PN state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 6N q $end
$var wire 1 &N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 QN state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 5N q $end
$var wire 1 %N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 RN state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 4N q $end
$var wire 1 $N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 SN state $end
$upscope $end
$upscope $end

$scope module EXMEM_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 TN en $end
$var wire 1 _% D [15] $end
$var wire 1 `% D [14] $end
$var wire 1 a% D [13] $end
$var wire 1 b% D [12] $end
$var wire 1 c% D [11] $end
$var wire 1 d% D [10] $end
$var wire 1 e% D [9] $end
$var wire 1 f% D [8] $end
$var wire 1 g% D [7] $end
$var wire 1 h% D [6] $end
$var wire 1 i% D [5] $end
$var wire 1 j% D [4] $end
$var wire 1 k% D [3] $end
$var wire 1 l% D [2] $end
$var wire 1 m% D [1] $end
$var wire 1 n% D [0] $end
$var wire 1 o% Q [15] $end
$var wire 1 p% Q [14] $end
$var wire 1 q% Q [13] $end
$var wire 1 r% Q [12] $end
$var wire 1 s% Q [11] $end
$var wire 1 t% Q [10] $end
$var wire 1 u% Q [9] $end
$var wire 1 v% Q [8] $end
$var wire 1 w% Q [7] $end
$var wire 1 x% Q [6] $end
$var wire 1 y% Q [5] $end
$var wire 1 z% Q [4] $end
$var wire 1 {% Q [3] $end
$var wire 1 |% Q [2] $end
$var wire 1 }% Q [1] $end
$var wire 1 ~% Q [0] $end
$var wire 1 UN in [15] $end
$var wire 1 VN in [14] $end
$var wire 1 WN in [13] $end
$var wire 1 XN in [12] $end
$var wire 1 YN in [11] $end
$var wire 1 ZN in [10] $end
$var wire 1 [N in [9] $end
$var wire 1 \N in [8] $end
$var wire 1 ]N in [7] $end
$var wire 1 ^N in [6] $end
$var wire 1 _N in [5] $end
$var wire 1 `N in [4] $end
$var wire 1 aN in [3] $end
$var wire 1 bN in [2] $end
$var wire 1 cN in [1] $end
$var wire 1 dN in [0] $end
$var wire 1 eN out [15] $end
$var wire 1 fN out [14] $end
$var wire 1 gN out [13] $end
$var wire 1 hN out [12] $end
$var wire 1 iN out [11] $end
$var wire 1 jN out [10] $end
$var wire 1 kN out [9] $end
$var wire 1 lN out [8] $end
$var wire 1 mN out [7] $end
$var wire 1 nN out [6] $end
$var wire 1 oN out [5] $end
$var wire 1 pN out [4] $end
$var wire 1 qN out [3] $end
$var wire 1 rN out [2] $end
$var wire 1 sN out [1] $end
$var wire 1 tN out [0] $end

$scope module dff_0 $end
$var wire 1 tN q $end
$var wire 1 dN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 uN state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 sN q $end
$var wire 1 cN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 vN state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 rN q $end
$var wire 1 bN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 wN state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 qN q $end
$var wire 1 aN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 xN state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 pN q $end
$var wire 1 `N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 yN state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 oN q $end
$var wire 1 _N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 zN state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 nN q $end
$var wire 1 ^N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {N state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 mN q $end
$var wire 1 ]N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |N state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 lN q $end
$var wire 1 \N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 }N state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 kN q $end
$var wire 1 [N d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ~N state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 jN q $end
$var wire 1 ZN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !O state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 iN q $end
$var wire 1 YN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 "O state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 hN q $end
$var wire 1 XN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 #O state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 gN q $end
$var wire 1 WN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 $O state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 fN q $end
$var wire 1 VN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %O state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 eN q $end
$var wire 1 UN d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 &O state $end
$upscope $end
$upscope $end

$scope module EXMEM_memRead_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 'O en $end
$var wire 1 `' D $end
$var wire 1 W( Q $end
$var wire 1 (O in $end
$var wire 1 )O out $end

$scope module dff_0 $end
$var wire 1 )O q $end
$var wire 1 (O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 *O state $end
$upscope $end
$upscope $end

$scope module EXMEM_memWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 +O en $end
$var wire 1 _' D $end
$var wire 1 X( Q $end
$var wire 1 ,O in $end
$var wire 1 -O out $end

$scope module dff_0 $end
$var wire 1 -O q $end
$var wire 1 ,O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 .O state $end
$upscope $end
$upscope $end

$scope module EXMEM_regWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 /O en $end
$var wire 1 \' D $end
$var wire 1 Z( Q $end
$var wire 1 0O in $end
$var wire 1 1O out $end

$scope module dff_0 $end
$var wire 1 1O q $end
$var wire 1 0O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 2O state $end
$upscope $end
$upscope $end

$scope module EXMEM_MemToReg_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 3O en $end
$var wire 1 a' D $end
$var wire 1 [( Q $end
$var wire 1 4O in $end
$var wire 1 5O out $end

$scope module dff_0 $end
$var wire 1 5O q $end
$var wire 1 4O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 6O state $end
$upscope $end
$upscope $end

$scope module EXMEM_lbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 7O en $end
$var wire 1 c' D $end
$var wire 1 \( Q $end
$var wire 1 8O in $end
$var wire 1 9O out $end

$scope module dff_0 $end
$var wire 1 9O q $end
$var wire 1 8O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 :O state $end
$upscope $end
$upscope $end

$scope module EXMEM_slbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ;O en $end
$var wire 1 b' D $end
$var wire 1 ]( Q $end
$var wire 1 <O in $end
$var wire 1 =O out $end

$scope module dff_0 $end
$var wire 1 =O q $end
$var wire 1 <O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >O state $end
$upscope $end
$upscope $end

$scope module EXMEM_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ?O en $end
$var wire 1 Y) D $end
$var wire 1 Z) Q $end
$var wire 1 @O in $end
$var wire 1 AO out $end

$scope module dff_0 $end
$var wire 1 AO q $end
$var wire 1 @O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 BO state $end
$upscope $end
$upscope $end
$upscope $end

$scope module memoryStage $end
$var wire 1 W( memRead $end
$var wire 1 X( memWrite $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 V) halt $end
$var wire 1 ;( wrData [15] $end
$var wire 1 <( wrData [14] $end
$var wire 1 =( wrData [13] $end
$var wire 1 >( wrData [12] $end
$var wire 1 ?( wrData [11] $end
$var wire 1 @( wrData [10] $end
$var wire 1 A( wrData [9] $end
$var wire 1 B( wrData [8] $end
$var wire 1 C( wrData [7] $end
$var wire 1 D( wrData [6] $end
$var wire 1 E( wrData [5] $end
$var wire 1 F( wrData [4] $end
$var wire 1 G( wrData [3] $end
$var wire 1 H( wrData [2] $end
$var wire 1 I( wrData [1] $end
$var wire 1 J( wrData [0] $end
$var wire 1 y' aluOut [15] $end
$var wire 1 z' aluOut [14] $end
$var wire 1 {' aluOut [13] $end
$var wire 1 |' aluOut [12] $end
$var wire 1 }' aluOut [11] $end
$var wire 1 ~' aluOut [10] $end
$var wire 1 !( aluOut [9] $end
$var wire 1 "( aluOut [8] $end
$var wire 1 #( aluOut [7] $end
$var wire 1 $( aluOut [6] $end
$var wire 1 %( aluOut [5] $end
$var wire 1 &( aluOut [4] $end
$var wire 1 '( aluOut [3] $end
$var wire 1 (( aluOut [2] $end
$var wire 1 )( aluOut [1] $end
$var wire 1 *( aluOut [0] $end
$var wire 1 m$ memoryOut [15] $end
$var wire 1 n$ memoryOut [14] $end
$var wire 1 o$ memoryOut [13] $end
$var wire 1 p$ memoryOut [12] $end
$var wire 1 q$ memoryOut [11] $end
$var wire 1 r$ memoryOut [10] $end
$var wire 1 s$ memoryOut [9] $end
$var wire 1 t$ memoryOut [8] $end
$var wire 1 u$ memoryOut [7] $end
$var wire 1 v$ memoryOut [6] $end
$var wire 1 w$ memoryOut [5] $end
$var wire 1 x$ memoryOut [4] $end
$var wire 1 y$ memoryOut [3] $end
$var wire 1 z$ memoryOut [2] $end
$var wire 1 {$ memoryOut [1] $end
$var wire 1 |$ memoryOut [0] $end
$var wire 1 \) err $end
$var wire 1 CO en $end

$scope module data_mem $end
$var wire 1 m$ data_out [15] $end
$var wire 1 n$ data_out [14] $end
$var wire 1 o$ data_out [13] $end
$var wire 1 p$ data_out [12] $end
$var wire 1 q$ data_out [11] $end
$var wire 1 r$ data_out [10] $end
$var wire 1 s$ data_out [9] $end
$var wire 1 t$ data_out [8] $end
$var wire 1 u$ data_out [7] $end
$var wire 1 v$ data_out [6] $end
$var wire 1 w$ data_out [5] $end
$var wire 1 x$ data_out [4] $end
$var wire 1 y$ data_out [3] $end
$var wire 1 z$ data_out [2] $end
$var wire 1 {$ data_out [1] $end
$var wire 1 |$ data_out [0] $end
$var wire 1 ;( data_in [15] $end
$var wire 1 <( data_in [14] $end
$var wire 1 =( data_in [13] $end
$var wire 1 >( data_in [12] $end
$var wire 1 ?( data_in [11] $end
$var wire 1 @( data_in [10] $end
$var wire 1 A( data_in [9] $end
$var wire 1 B( data_in [8] $end
$var wire 1 C( data_in [7] $end
$var wire 1 D( data_in [6] $end
$var wire 1 E( data_in [5] $end
$var wire 1 F( data_in [4] $end
$var wire 1 G( data_in [3] $end
$var wire 1 H( data_in [2] $end
$var wire 1 I( data_in [1] $end
$var wire 1 J( data_in [0] $end
$var wire 1 y' addr [15] $end
$var wire 1 z' addr [14] $end
$var wire 1 {' addr [13] $end
$var wire 1 |' addr [12] $end
$var wire 1 }' addr [11] $end
$var wire 1 ~' addr [10] $end
$var wire 1 !( addr [9] $end
$var wire 1 "( addr [8] $end
$var wire 1 #( addr [7] $end
$var wire 1 $( addr [6] $end
$var wire 1 %( addr [5] $end
$var wire 1 &( addr [4] $end
$var wire 1 '( addr [3] $end
$var wire 1 (( addr [2] $end
$var wire 1 )( addr [1] $end
$var wire 1 *( addr [0] $end
$var wire 1 CO enable $end
$var wire 1 X( wr $end
$var wire 1 u! createdump $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 \) err $end
$var reg 1 DO loaded $end
$var reg 17 EO largest [16:0] $end
$var integer 32 FO mcd $end
$var integer 32 GO i $end
$upscope $end
$upscope $end

$scope module MEMWB $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 m$ memoryOut [15] $end
$var wire 1 n$ memoryOut [14] $end
$var wire 1 o$ memoryOut [13] $end
$var wire 1 p$ memoryOut [12] $end
$var wire 1 q$ memoryOut [11] $end
$var wire 1 r$ memoryOut [10] $end
$var wire 1 s$ memoryOut [9] $end
$var wire 1 t$ memoryOut [8] $end
$var wire 1 u$ memoryOut [7] $end
$var wire 1 v$ memoryOut [6] $end
$var wire 1 w$ memoryOut [5] $end
$var wire 1 x$ memoryOut [4] $end
$var wire 1 y$ memoryOut [3] $end
$var wire 1 z$ memoryOut [2] $end
$var wire 1 {$ memoryOut [1] $end
$var wire 1 |$ memoryOut [0] $end
$var wire 1 i' PC_inc [15] $end
$var wire 1 j' PC_inc [14] $end
$var wire 1 k' PC_inc [13] $end
$var wire 1 l' PC_inc [12] $end
$var wire 1 m' PC_inc [11] $end
$var wire 1 n' PC_inc [10] $end
$var wire 1 o' PC_inc [9] $end
$var wire 1 p' PC_inc [8] $end
$var wire 1 q' PC_inc [7] $end
$var wire 1 r' PC_inc [6] $end
$var wire 1 s' PC_inc [5] $end
$var wire 1 t' PC_inc [4] $end
$var wire 1 u' PC_inc [3] $end
$var wire 1 v' PC_inc [2] $end
$var wire 1 w' PC_inc [1] $end
$var wire 1 x' PC_inc [0] $end
$var wire 1 y' ALUOut [15] $end
$var wire 1 z' ALUOut [14] $end
$var wire 1 {' ALUOut [13] $end
$var wire 1 |' ALUOut [12] $end
$var wire 1 }' ALUOut [11] $end
$var wire 1 ~' ALUOut [10] $end
$var wire 1 !( ALUOut [9] $end
$var wire 1 "( ALUOut [8] $end
$var wire 1 #( ALUOut [7] $end
$var wire 1 $( ALUOut [6] $end
$var wire 1 %( ALUOut [5] $end
$var wire 1 &( ALUOut [4] $end
$var wire 1 '( ALUOut [3] $end
$var wire 1 (( ALUOut [2] $end
$var wire 1 )( ALUOut [1] $end
$var wire 1 *( ALUOut [0] $end
$var wire 1 o% PC [15] $end
$var wire 1 p% PC [14] $end
$var wire 1 q% PC [13] $end
$var wire 1 r% PC [12] $end
$var wire 1 s% PC [11] $end
$var wire 1 t% PC [10] $end
$var wire 1 u% PC [9] $end
$var wire 1 v% PC [8] $end
$var wire 1 w% PC [7] $end
$var wire 1 x% PC [6] $end
$var wire 1 y% PC [5] $end
$var wire 1 z% PC [4] $end
$var wire 1 {% PC [3] $end
$var wire 1 |% PC [2] $end
$var wire 1 }% PC [1] $end
$var wire 1 ~% PC [0] $end
$var wire 1 T( jumpCtl [2] $end
$var wire 1 U( jumpCtl [1] $end
$var wire 1 V( jumpCtl [0] $end
$var wire 1 K( Rs [2] $end
$var wire 1 L( Rs [1] $end
$var wire 1 M( Rs [0] $end
$var wire 1 N( Rt [2] $end
$var wire 1 O( Rt [1] $end
$var wire 1 P( Rt [0] $end
$var wire 1 Q( Rd [2] $end
$var wire 1 R( Rd [1] $end
$var wire 1 S( Rd [0] $end
$var wire 1 [( MemToReg $end
$var wire 1 Z( regWrite $end
$var wire 1 \( lbi $end
$var wire 1 ]( slbi $end
$var wire 1 Z) halt $end
$var wire 1 z( MEMWB_memoryOut [15] $end
$var wire 1 {( MEMWB_memoryOut [14] $end
$var wire 1 |( MEMWB_memoryOut [13] $end
$var wire 1 }( MEMWB_memoryOut [12] $end
$var wire 1 ~( MEMWB_memoryOut [11] $end
$var wire 1 !) MEMWB_memoryOut [10] $end
$var wire 1 ") MEMWB_memoryOut [9] $end
$var wire 1 #) MEMWB_memoryOut [8] $end
$var wire 1 $) MEMWB_memoryOut [7] $end
$var wire 1 %) MEMWB_memoryOut [6] $end
$var wire 1 &) MEMWB_memoryOut [5] $end
$var wire 1 ') MEMWB_memoryOut [4] $end
$var wire 1 () MEMWB_memoryOut [3] $end
$var wire 1 )) MEMWB_memoryOut [2] $end
$var wire 1 *) MEMWB_memoryOut [1] $end
$var wire 1 +) MEMWB_memoryOut [0] $end
$var wire 1 ,) MEMWB_PC_inc [15] $end
$var wire 1 -) MEMWB_PC_inc [14] $end
$var wire 1 .) MEMWB_PC_inc [13] $end
$var wire 1 /) MEMWB_PC_inc [12] $end
$var wire 1 0) MEMWB_PC_inc [11] $end
$var wire 1 1) MEMWB_PC_inc [10] $end
$var wire 1 2) MEMWB_PC_inc [9] $end
$var wire 1 3) MEMWB_PC_inc [8] $end
$var wire 1 4) MEMWB_PC_inc [7] $end
$var wire 1 5) MEMWB_PC_inc [6] $end
$var wire 1 6) MEMWB_PC_inc [5] $end
$var wire 1 7) MEMWB_PC_inc [4] $end
$var wire 1 8) MEMWB_PC_inc [3] $end
$var wire 1 9) MEMWB_PC_inc [2] $end
$var wire 1 :) MEMWB_PC_inc [1] $end
$var wire 1 ;) MEMWB_PC_inc [0] $end
$var wire 1 !& MEMWB_PC [15] $end
$var wire 1 "& MEMWB_PC [14] $end
$var wire 1 #& MEMWB_PC [13] $end
$var wire 1 $& MEMWB_PC [12] $end
$var wire 1 %& MEMWB_PC [11] $end
$var wire 1 && MEMWB_PC [10] $end
$var wire 1 '& MEMWB_PC [9] $end
$var wire 1 (& MEMWB_PC [8] $end
$var wire 1 )& MEMWB_PC [7] $end
$var wire 1 *& MEMWB_PC [6] $end
$var wire 1 +& MEMWB_PC [5] $end
$var wire 1 ,& MEMWB_PC [4] $end
$var wire 1 -& MEMWB_PC [3] $end
$var wire 1 .& MEMWB_PC [2] $end
$var wire 1 /& MEMWB_PC [1] $end
$var wire 1 0& MEMWB_PC [0] $end
$var wire 1 <) MEMWB_ALUout [15] $end
$var wire 1 =) MEMWB_ALUout [14] $end
$var wire 1 >) MEMWB_ALUout [13] $end
$var wire 1 ?) MEMWB_ALUout [12] $end
$var wire 1 @) MEMWB_ALUout [11] $end
$var wire 1 A) MEMWB_ALUout [10] $end
$var wire 1 B) MEMWB_ALUout [9] $end
$var wire 1 C) MEMWB_ALUout [8] $end
$var wire 1 D) MEMWB_ALUout [7] $end
$var wire 1 E) MEMWB_ALUout [6] $end
$var wire 1 F) MEMWB_ALUout [5] $end
$var wire 1 G) MEMWB_ALUout [4] $end
$var wire 1 H) MEMWB_ALUout [3] $end
$var wire 1 I) MEMWB_ALUout [2] $end
$var wire 1 J) MEMWB_ALUout [1] $end
$var wire 1 K) MEMWB_ALUout [0] $end
$var wire 1 ^( MEMWB_jumpCtl [2] $end
$var wire 1 _( MEMWB_jumpCtl [1] $end
$var wire 1 `( MEMWB_jumpCtl [0] $end
$var wire 1 a( MEMWB_Rs [2] $end
$var wire 1 b( MEMWB_Rs [1] $end
$var wire 1 c( MEMWB_Rs [0] $end
$var wire 1 d( MEMWB_Rt [2] $end
$var wire 1 e( MEMWB_Rt [1] $end
$var wire 1 f( MEMWB_Rt [0] $end
$var wire 1 g( MEMWB_Rd [2] $end
$var wire 1 h( MEMWB_Rd [1] $end
$var wire 1 i( MEMWB_Rd [0] $end
$var wire 1 L) MEMWB_MemToReg $end
$var wire 1 M) MEMWB_regWrite $end
$var wire 1 N) MEMWB_lbi $end
$var wire 1 O) MEMWB_slbi $end
$var wire 1 [) MEMWB_halt $end

$scope module MEMWB_memoryOut_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 HO en $end
$var wire 1 m$ D [15] $end
$var wire 1 n$ D [14] $end
$var wire 1 o$ D [13] $end
$var wire 1 p$ D [12] $end
$var wire 1 q$ D [11] $end
$var wire 1 r$ D [10] $end
$var wire 1 s$ D [9] $end
$var wire 1 t$ D [8] $end
$var wire 1 u$ D [7] $end
$var wire 1 v$ D [6] $end
$var wire 1 w$ D [5] $end
$var wire 1 x$ D [4] $end
$var wire 1 y$ D [3] $end
$var wire 1 z$ D [2] $end
$var wire 1 {$ D [1] $end
$var wire 1 |$ D [0] $end
$var wire 1 z( Q [15] $end
$var wire 1 {( Q [14] $end
$var wire 1 |( Q [13] $end
$var wire 1 }( Q [12] $end
$var wire 1 ~( Q [11] $end
$var wire 1 !) Q [10] $end
$var wire 1 ") Q [9] $end
$var wire 1 #) Q [8] $end
$var wire 1 $) Q [7] $end
$var wire 1 %) Q [6] $end
$var wire 1 &) Q [5] $end
$var wire 1 ') Q [4] $end
$var wire 1 () Q [3] $end
$var wire 1 )) Q [2] $end
$var wire 1 *) Q [1] $end
$var wire 1 +) Q [0] $end
$var wire 1 IO in [15] $end
$var wire 1 JO in [14] $end
$var wire 1 KO in [13] $end
$var wire 1 LO in [12] $end
$var wire 1 MO in [11] $end
$var wire 1 NO in [10] $end
$var wire 1 OO in [9] $end
$var wire 1 PO in [8] $end
$var wire 1 QO in [7] $end
$var wire 1 RO in [6] $end
$var wire 1 SO in [5] $end
$var wire 1 TO in [4] $end
$var wire 1 UO in [3] $end
$var wire 1 VO in [2] $end
$var wire 1 WO in [1] $end
$var wire 1 XO in [0] $end
$var wire 1 YO out [15] $end
$var wire 1 ZO out [14] $end
$var wire 1 [O out [13] $end
$var wire 1 \O out [12] $end
$var wire 1 ]O out [11] $end
$var wire 1 ^O out [10] $end
$var wire 1 _O out [9] $end
$var wire 1 `O out [8] $end
$var wire 1 aO out [7] $end
$var wire 1 bO out [6] $end
$var wire 1 cO out [5] $end
$var wire 1 dO out [4] $end
$var wire 1 eO out [3] $end
$var wire 1 fO out [2] $end
$var wire 1 gO out [1] $end
$var wire 1 hO out [0] $end

$scope module dff_0 $end
$var wire 1 hO q $end
$var wire 1 XO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 iO state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 gO q $end
$var wire 1 WO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 jO state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 fO q $end
$var wire 1 VO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 kO state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 eO q $end
$var wire 1 UO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 lO state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 dO q $end
$var wire 1 TO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mO state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 cO q $end
$var wire 1 SO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 nO state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 bO q $end
$var wire 1 RO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 oO state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 aO q $end
$var wire 1 QO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 pO state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 `O q $end
$var wire 1 PO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 qO state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 _O q $end
$var wire 1 OO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 rO state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 ^O q $end
$var wire 1 NO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 sO state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 ]O q $end
$var wire 1 MO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 tO state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 \O q $end
$var wire 1 LO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 uO state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 [O q $end
$var wire 1 KO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 vO state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ZO q $end
$var wire 1 JO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 wO state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 YO q $end
$var wire 1 IO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 xO state $end
$upscope $end
$upscope $end

$scope module MEMWB_PC_inc_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 yO en $end
$var wire 1 i' D [15] $end
$var wire 1 j' D [14] $end
$var wire 1 k' D [13] $end
$var wire 1 l' D [12] $end
$var wire 1 m' D [11] $end
$var wire 1 n' D [10] $end
$var wire 1 o' D [9] $end
$var wire 1 p' D [8] $end
$var wire 1 q' D [7] $end
$var wire 1 r' D [6] $end
$var wire 1 s' D [5] $end
$var wire 1 t' D [4] $end
$var wire 1 u' D [3] $end
$var wire 1 v' D [2] $end
$var wire 1 w' D [1] $end
$var wire 1 x' D [0] $end
$var wire 1 ,) Q [15] $end
$var wire 1 -) Q [14] $end
$var wire 1 .) Q [13] $end
$var wire 1 /) Q [12] $end
$var wire 1 0) Q [11] $end
$var wire 1 1) Q [10] $end
$var wire 1 2) Q [9] $end
$var wire 1 3) Q [8] $end
$var wire 1 4) Q [7] $end
$var wire 1 5) Q [6] $end
$var wire 1 6) Q [5] $end
$var wire 1 7) Q [4] $end
$var wire 1 8) Q [3] $end
$var wire 1 9) Q [2] $end
$var wire 1 :) Q [1] $end
$var wire 1 ;) Q [0] $end
$var wire 1 zO in [15] $end
$var wire 1 {O in [14] $end
$var wire 1 |O in [13] $end
$var wire 1 }O in [12] $end
$var wire 1 ~O in [11] $end
$var wire 1 !P in [10] $end
$var wire 1 "P in [9] $end
$var wire 1 #P in [8] $end
$var wire 1 $P in [7] $end
$var wire 1 %P in [6] $end
$var wire 1 &P in [5] $end
$var wire 1 'P in [4] $end
$var wire 1 (P in [3] $end
$var wire 1 )P in [2] $end
$var wire 1 *P in [1] $end
$var wire 1 +P in [0] $end
$var wire 1 ,P out [15] $end
$var wire 1 -P out [14] $end
$var wire 1 .P out [13] $end
$var wire 1 /P out [12] $end
$var wire 1 0P out [11] $end
$var wire 1 1P out [10] $end
$var wire 1 2P out [9] $end
$var wire 1 3P out [8] $end
$var wire 1 4P out [7] $end
$var wire 1 5P out [6] $end
$var wire 1 6P out [5] $end
$var wire 1 7P out [4] $end
$var wire 1 8P out [3] $end
$var wire 1 9P out [2] $end
$var wire 1 :P out [1] $end
$var wire 1 ;P out [0] $end

$scope module dff_0 $end
$var wire 1 ;P q $end
$var wire 1 +P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 <P state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 :P q $end
$var wire 1 *P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 =P state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 9P q $end
$var wire 1 )P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 >P state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 8P q $end
$var wire 1 (P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 ?P state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 7P q $end
$var wire 1 'P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @P state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 6P q $end
$var wire 1 &P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 AP state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 5P q $end
$var wire 1 %P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 BP state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 4P q $end
$var wire 1 $P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 CP state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 3P q $end
$var wire 1 #P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 DP state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 2P q $end
$var wire 1 "P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 EP state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 1P q $end
$var wire 1 !P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 FP state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 0P q $end
$var wire 1 ~O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 GP state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 /P q $end
$var wire 1 }O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 HP state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 .P q $end
$var wire 1 |O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 IP state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 -P q $end
$var wire 1 {O d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 JP state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ,P q $end
$var wire 1 zO d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 KP state $end
$upscope $end
$upscope $end

$scope module MEMWB_PC_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 LP en $end
$var wire 1 o% D [15] $end
$var wire 1 p% D [14] $end
$var wire 1 q% D [13] $end
$var wire 1 r% D [12] $end
$var wire 1 s% D [11] $end
$var wire 1 t% D [10] $end
$var wire 1 u% D [9] $end
$var wire 1 v% D [8] $end
$var wire 1 w% D [7] $end
$var wire 1 x% D [6] $end
$var wire 1 y% D [5] $end
$var wire 1 z% D [4] $end
$var wire 1 {% D [3] $end
$var wire 1 |% D [2] $end
$var wire 1 }% D [1] $end
$var wire 1 ~% D [0] $end
$var wire 1 !& Q [15] $end
$var wire 1 "& Q [14] $end
$var wire 1 #& Q [13] $end
$var wire 1 $& Q [12] $end
$var wire 1 %& Q [11] $end
$var wire 1 && Q [10] $end
$var wire 1 '& Q [9] $end
$var wire 1 (& Q [8] $end
$var wire 1 )& Q [7] $end
$var wire 1 *& Q [6] $end
$var wire 1 +& Q [5] $end
$var wire 1 ,& Q [4] $end
$var wire 1 -& Q [3] $end
$var wire 1 .& Q [2] $end
$var wire 1 /& Q [1] $end
$var wire 1 0& Q [0] $end
$var wire 1 MP in [15] $end
$var wire 1 NP in [14] $end
$var wire 1 OP in [13] $end
$var wire 1 PP in [12] $end
$var wire 1 QP in [11] $end
$var wire 1 RP in [10] $end
$var wire 1 SP in [9] $end
$var wire 1 TP in [8] $end
$var wire 1 UP in [7] $end
$var wire 1 VP in [6] $end
$var wire 1 WP in [5] $end
$var wire 1 XP in [4] $end
$var wire 1 YP in [3] $end
$var wire 1 ZP in [2] $end
$var wire 1 [P in [1] $end
$var wire 1 \P in [0] $end
$var wire 1 ]P out [15] $end
$var wire 1 ^P out [14] $end
$var wire 1 _P out [13] $end
$var wire 1 `P out [12] $end
$var wire 1 aP out [11] $end
$var wire 1 bP out [10] $end
$var wire 1 cP out [9] $end
$var wire 1 dP out [8] $end
$var wire 1 eP out [7] $end
$var wire 1 fP out [6] $end
$var wire 1 gP out [5] $end
$var wire 1 hP out [4] $end
$var wire 1 iP out [3] $end
$var wire 1 jP out [2] $end
$var wire 1 kP out [1] $end
$var wire 1 lP out [0] $end

$scope module dff_0 $end
$var wire 1 lP q $end
$var wire 1 \P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mP state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 kP q $end
$var wire 1 [P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 nP state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 jP q $end
$var wire 1 ZP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 oP state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 iP q $end
$var wire 1 YP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 pP state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 hP q $end
$var wire 1 XP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 qP state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 gP q $end
$var wire 1 WP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 rP state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 fP q $end
$var wire 1 VP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 sP state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 eP q $end
$var wire 1 UP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 tP state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 dP q $end
$var wire 1 TP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 uP state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 cP q $end
$var wire 1 SP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 vP state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 bP q $end
$var wire 1 RP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 wP state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 aP q $end
$var wire 1 QP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 xP state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 `P q $end
$var wire 1 PP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 yP state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 _P q $end
$var wire 1 OP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 zP state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 ^P q $end
$var wire 1 NP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {P state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 ]P q $end
$var wire 1 MP d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 |P state $end
$upscope $end
$upscope $end

$scope module MEMWB_ALUout_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 }P en $end
$var wire 1 y' D [15] $end
$var wire 1 z' D [14] $end
$var wire 1 {' D [13] $end
$var wire 1 |' D [12] $end
$var wire 1 }' D [11] $end
$var wire 1 ~' D [10] $end
$var wire 1 !( D [9] $end
$var wire 1 "( D [8] $end
$var wire 1 #( D [7] $end
$var wire 1 $( D [6] $end
$var wire 1 %( D [5] $end
$var wire 1 &( D [4] $end
$var wire 1 '( D [3] $end
$var wire 1 (( D [2] $end
$var wire 1 )( D [1] $end
$var wire 1 *( D [0] $end
$var wire 1 <) Q [15] $end
$var wire 1 =) Q [14] $end
$var wire 1 >) Q [13] $end
$var wire 1 ?) Q [12] $end
$var wire 1 @) Q [11] $end
$var wire 1 A) Q [10] $end
$var wire 1 B) Q [9] $end
$var wire 1 C) Q [8] $end
$var wire 1 D) Q [7] $end
$var wire 1 E) Q [6] $end
$var wire 1 F) Q [5] $end
$var wire 1 G) Q [4] $end
$var wire 1 H) Q [3] $end
$var wire 1 I) Q [2] $end
$var wire 1 J) Q [1] $end
$var wire 1 K) Q [0] $end
$var wire 1 ~P in [15] $end
$var wire 1 !Q in [14] $end
$var wire 1 "Q in [13] $end
$var wire 1 #Q in [12] $end
$var wire 1 $Q in [11] $end
$var wire 1 %Q in [10] $end
$var wire 1 &Q in [9] $end
$var wire 1 'Q in [8] $end
$var wire 1 (Q in [7] $end
$var wire 1 )Q in [6] $end
$var wire 1 *Q in [5] $end
$var wire 1 +Q in [4] $end
$var wire 1 ,Q in [3] $end
$var wire 1 -Q in [2] $end
$var wire 1 .Q in [1] $end
$var wire 1 /Q in [0] $end
$var wire 1 0Q out [15] $end
$var wire 1 1Q out [14] $end
$var wire 1 2Q out [13] $end
$var wire 1 3Q out [12] $end
$var wire 1 4Q out [11] $end
$var wire 1 5Q out [10] $end
$var wire 1 6Q out [9] $end
$var wire 1 7Q out [8] $end
$var wire 1 8Q out [7] $end
$var wire 1 9Q out [6] $end
$var wire 1 :Q out [5] $end
$var wire 1 ;Q out [4] $end
$var wire 1 <Q out [3] $end
$var wire 1 =Q out [2] $end
$var wire 1 >Q out [1] $end
$var wire 1 ?Q out [0] $end

$scope module dff_0 $end
$var wire 1 ?Q q $end
$var wire 1 /Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 @Q state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 >Q q $end
$var wire 1 .Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 AQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 =Q q $end
$var wire 1 -Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 BQ state $end
$upscope $end

$scope module dff_3 $end
$var wire 1 <Q q $end
$var wire 1 ,Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 CQ state $end
$upscope $end

$scope module dff_4 $end
$var wire 1 ;Q q $end
$var wire 1 +Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 DQ state $end
$upscope $end

$scope module dff_5 $end
$var wire 1 :Q q $end
$var wire 1 *Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 EQ state $end
$upscope $end

$scope module dff_6 $end
$var wire 1 9Q q $end
$var wire 1 )Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 FQ state $end
$upscope $end

$scope module dff_7 $end
$var wire 1 8Q q $end
$var wire 1 (Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 GQ state $end
$upscope $end

$scope module dff_8 $end
$var wire 1 7Q q $end
$var wire 1 'Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 HQ state $end
$upscope $end

$scope module dff_9 $end
$var wire 1 6Q q $end
$var wire 1 &Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 IQ state $end
$upscope $end

$scope module dff_10 $end
$var wire 1 5Q q $end
$var wire 1 %Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 JQ state $end
$upscope $end

$scope module dff_11 $end
$var wire 1 4Q q $end
$var wire 1 $Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 KQ state $end
$upscope $end

$scope module dff_12 $end
$var wire 1 3Q q $end
$var wire 1 #Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 LQ state $end
$upscope $end

$scope module dff_13 $end
$var wire 1 2Q q $end
$var wire 1 "Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 MQ state $end
$upscope $end

$scope module dff_14 $end
$var wire 1 1Q q $end
$var wire 1 !Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 NQ state $end
$upscope $end

$scope module dff_15 $end
$var wire 1 0Q q $end
$var wire 1 ~P d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 OQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_jumpCtl_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 PQ en $end
$var wire 1 T( D [2] $end
$var wire 1 U( D [1] $end
$var wire 1 V( D [0] $end
$var wire 1 ^( Q [2] $end
$var wire 1 _( Q [1] $end
$var wire 1 `( Q [0] $end
$var wire 1 QQ in [2] $end
$var wire 1 RQ in [1] $end
$var wire 1 SQ in [0] $end
$var wire 1 TQ out [2] $end
$var wire 1 UQ out [1] $end
$var wire 1 VQ out [0] $end

$scope module dff_0 $end
$var wire 1 VQ q $end
$var wire 1 SQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 WQ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 UQ q $end
$var wire 1 RQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 XQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 TQ q $end
$var wire 1 QQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 YQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_Rs_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 ZQ en $end
$var wire 1 K( D [2] $end
$var wire 1 L( D [1] $end
$var wire 1 M( D [0] $end
$var wire 1 a( Q [2] $end
$var wire 1 b( Q [1] $end
$var wire 1 c( Q [0] $end
$var wire 1 [Q in [2] $end
$var wire 1 \Q in [1] $end
$var wire 1 ]Q in [0] $end
$var wire 1 ^Q out [2] $end
$var wire 1 _Q out [1] $end
$var wire 1 `Q out [0] $end

$scope module dff_0 $end
$var wire 1 `Q q $end
$var wire 1 ]Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 aQ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 _Q q $end
$var wire 1 \Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 bQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 ^Q q $end
$var wire 1 [Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 cQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_Rt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 dQ en $end
$var wire 1 N( D [2] $end
$var wire 1 O( D [1] $end
$var wire 1 P( D [0] $end
$var wire 1 d( Q [2] $end
$var wire 1 e( Q [1] $end
$var wire 1 f( Q [0] $end
$var wire 1 eQ in [2] $end
$var wire 1 fQ in [1] $end
$var wire 1 gQ in [0] $end
$var wire 1 hQ out [2] $end
$var wire 1 iQ out [1] $end
$var wire 1 jQ out [0] $end

$scope module dff_0 $end
$var wire 1 jQ q $end
$var wire 1 gQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 kQ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 iQ q $end
$var wire 1 fQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 lQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 hQ q $end
$var wire 1 eQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 mQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_Rd_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 nQ en $end
$var wire 1 Q( D [2] $end
$var wire 1 R( D [1] $end
$var wire 1 S( D [0] $end
$var wire 1 g( Q [2] $end
$var wire 1 h( Q [1] $end
$var wire 1 i( Q [0] $end
$var wire 1 oQ in [2] $end
$var wire 1 pQ in [1] $end
$var wire 1 qQ in [0] $end
$var wire 1 rQ out [2] $end
$var wire 1 sQ out [1] $end
$var wire 1 tQ out [0] $end

$scope module dff_0 $end
$var wire 1 tQ q $end
$var wire 1 qQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 uQ state $end
$upscope $end

$scope module dff_1 $end
$var wire 1 sQ q $end
$var wire 1 pQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 vQ state $end
$upscope $end

$scope module dff_2 $end
$var wire 1 rQ q $end
$var wire 1 oQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 wQ state $end
$upscope $end
$upscope $end

$scope module MEMWB_MemToReg_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 xQ en $end
$var wire 1 [( D $end
$var wire 1 L) Q $end
$var wire 1 yQ in $end
$var wire 1 zQ out $end

$scope module dff_0 $end
$var wire 1 zQ q $end
$var wire 1 yQ d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 {Q state $end
$upscope $end
$upscope $end

$scope module MEMWB_regWrite_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 |Q en $end
$var wire 1 Z( D $end
$var wire 1 M) Q $end
$var wire 1 }Q in $end
$var wire 1 ~Q out $end

$scope module dff_0 $end
$var wire 1 ~Q q $end
$var wire 1 }Q d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 !R state $end
$upscope $end
$upscope $end

$scope module MEMWB_lbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 "R en $end
$var wire 1 \( D $end
$var wire 1 N) Q $end
$var wire 1 #R in $end
$var wire 1 $R out $end

$scope module dff_0 $end
$var wire 1 $R q $end
$var wire 1 #R d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 %R state $end
$upscope $end
$upscope $end

$scope module MEMWB_slbi_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 &R en $end
$var wire 1 ]( D $end
$var wire 1 O) Q $end
$var wire 1 'R in $end
$var wire 1 (R out $end

$scope module dff_0 $end
$var wire 1 (R q $end
$var wire 1 'R d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 )R state $end
$upscope $end
$upscope $end

$scope module MEMWB_halt_reg $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var wire 1 *R en $end
$var wire 1 Z) D $end
$var wire 1 [) Q $end
$var wire 1 +R in $end
$var wire 1 ,R out $end

$scope module dff_0 $end
$var wire 1 ,R q $end
$var wire 1 +R d $end
$var wire 1 u! clk $end
$var wire 1 w! rst $end
$var reg 1 -R state $end
$upscope $end
$upscope $end
$upscope $end

$scope module wbStage $end
$var wire 1 L) memToReg $end
$var wire 1 z( memData [15] $end
$var wire 1 {( memData [14] $end
$var wire 1 |( memData [13] $end
$var wire 1 }( memData [12] $end
$var wire 1 ~( memData [11] $end
$var wire 1 !) memData [10] $end
$var wire 1 ") memData [9] $end
$var wire 1 #) memData [8] $end
$var wire 1 $) memData [7] $end
$var wire 1 %) memData [6] $end
$var wire 1 &) memData [5] $end
$var wire 1 ') memData [4] $end
$var wire 1 () memData [3] $end
$var wire 1 )) memData [2] $end
$var wire 1 *) memData [1] $end
$var wire 1 +) memData [0] $end
$var wire 1 <) aluOut [15] $end
$var wire 1 =) aluOut [14] $end
$var wire 1 >) aluOut [13] $end
$var wire 1 ?) aluOut [12] $end
$var wire 1 @) aluOut [11] $end
$var wire 1 A) aluOut [10] $end
$var wire 1 B) aluOut [9] $end
$var wire 1 C) aluOut [8] $end
$var wire 1 D) aluOut [7] $end
$var wire 1 E) aluOut [6] $end
$var wire 1 F) aluOut [5] $end
$var wire 1 G) aluOut [4] $end
$var wire 1 H) aluOut [3] $end
$var wire 1 I) aluOut [2] $end
$var wire 1 J) aluOut [1] $end
$var wire 1 K) aluOut [0] $end
$var wire 1 ,) PC_inc [15] $end
$var wire 1 -) PC_inc [14] $end
$var wire 1 .) PC_inc [13] $end
$var wire 1 /) PC_inc [12] $end
$var wire 1 0) PC_inc [11] $end
$var wire 1 1) PC_inc [10] $end
$var wire 1 2) PC_inc [9] $end
$var wire 1 3) PC_inc [8] $end
$var wire 1 4) PC_inc [7] $end
$var wire 1 5) PC_inc [6] $end
$var wire 1 6) PC_inc [5] $end
$var wire 1 7) PC_inc [4] $end
$var wire 1 8) PC_inc [3] $end
$var wire 1 9) PC_inc [2] $end
$var wire 1 :) PC_inc [1] $end
$var wire 1 ;) PC_inc [0] $end
$var wire 1 ^( jumpCtl [2] $end
$var wire 1 _( jumpCtl [1] $end
$var wire 1 `( jumpCtl [0] $end
$var wire 1 ]$ writeData [15] $end
$var wire 1 ^$ writeData [14] $end
$var wire 1 _$ writeData [13] $end
$var wire 1 `$ writeData [12] $end
$var wire 1 a$ writeData [11] $end
$var wire 1 b$ writeData [10] $end
$var wire 1 c$ writeData [9] $end
$var wire 1 d$ writeData [8] $end
$var wire 1 e$ writeData [7] $end
$var wire 1 f$ writeData [6] $end
$var wire 1 g$ writeData [5] $end
$var wire 1 h$ writeData [4] $end
$var wire 1 i$ writeData [3] $end
$var wire 1 j$ writeData [2] $end
$var wire 1 k$ writeData [1] $end
$var wire 1 l$ writeData [0] $end
$var wire 1 .R inter_writeData [15] $end
$var wire 1 /R inter_writeData [14] $end
$var wire 1 0R inter_writeData [13] $end
$var wire 1 1R inter_writeData [12] $end
$var wire 1 2R inter_writeData [11] $end
$var wire 1 3R inter_writeData [10] $end
$var wire 1 4R inter_writeData [9] $end
$var wire 1 5R inter_writeData [8] $end
$var wire 1 6R inter_writeData [7] $end
$var wire 1 7R inter_writeData [6] $end
$var wire 1 8R inter_writeData [5] $end
$var wire 1 9R inter_writeData [4] $end
$var wire 1 :R inter_writeData [3] $end
$var wire 1 ;R inter_writeData [2] $end
$var wire 1 <R inter_writeData [1] $end
$var wire 1 =R inter_writeData [0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1x!
1y!
0a)
0u)
0[*
0\*
0]*
0^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
1m*
b0 n*
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0d/
0e/
0f/
0n/
0o/
0p/
0t/
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0M5
0N5
0O5
0P5
0Q5
0R5
0S5
0T5
0U5
0V5
0W5
0X5
0Y5
0Z5
0[5
0\5
0}5
0~5
0!6
0"6
0#6
0$6
0%6
0&6
0'6
0(6
0)6
0*6
0+6
0,6
0-6
0.6
bx /6
bx 06
x':
bx (:
bx ):
x*:
x+:
x,:
x-:
x.:
x/:
x0:
x1:
x2:
x3:
x4:
x5:
x6:
x7:
x8:
x9:
x::
x;:
bx <:
0g:
0h:
0i:
0q:
0r:
0s:
0{:
0|:
0}:
0';
0(;
0);
01;
02;
03;
0U;
0V;
0W;
0X;
0Y;
0Z;
0[;
0\;
0];
0^;
0_;
0`;
0a;
0b;
0c;
0d;
0(<
0)<
0*<
0+<
0,<
0-<
0.<
0/<
00<
01<
02<
03<
04<
05<
06<
07<
0+L
0,L
0-L
05L
06L
07L
0?L
0@L
0AL
0IL
0JL
0KL
0mL
0nL
0oL
0pL
0qL
0rL
0sL
0tL
0uL
0vL
0wL
0xL
0yL
0zL
0{L
0|L
0@M
0AM
0BM
0CM
0DM
0EM
0FM
0GM
0HM
0IM
0JM
0KM
0LM
0MM
0NM
0OM
0qM
0rM
0sM
0tM
0uM
0vM
0wM
0xM
0yM
0zM
0{M
0|M
0}M
0~M
0!N
0"N
0DN
0EN
0FN
0GN
0HN
0IN
0JN
0KN
0LN
0MN
0NN
0ON
0PN
0QN
0RN
0SN
0uN
0vN
0wN
0xN
0yN
0zN
0{N
0|N
0}N
0~N
0!O
0"O
0#O
0$O
0%O
0&O
0*O
0.O
02O
06O
0:O
0>O
0BO
1DO
b0 EO
0iO
0jO
0kO
0lO
0mO
0nO
0oO
0pO
0qO
0rO
0sO
0tO
0uO
0vO
0wO
0xO
0<P
0=P
0>P
0?P
0@P
0AP
0BP
0CP
0DP
0EP
0FP
0GP
0HP
0IP
0JP
0KP
0mP
0nP
0oP
0pP
0qP
0rP
0sP
0tP
0uP
0vP
0wP
0xP
0yP
0zP
0{P
0|P
0@Q
0AQ
0BQ
0CQ
0DQ
0EQ
0FQ
0GQ
0HQ
0IQ
0JQ
0KQ
0LQ
0MQ
0NQ
0OQ
0WQ
0XQ
0YQ
0aQ
0bQ
0cQ
0kQ
0lQ
0mQ
0uQ
0vQ
0wQ
0{Q
0!R
0%R
0)R
0-R
0Y<
0Z<
0[<
0\<
0]<
0^<
0_<
0`<
0a<
0b<
0c<
0d<
0e<
0f<
0g<
0h<
0,=
0-=
0.=
0/=
00=
01=
02=
03=
04=
05=
06=
07=
08=
09=
0:=
0;=
0]=
0^=
0_=
0`=
0a=
0b=
0c=
0d=
0e=
0f=
0g=
0h=
0i=
0j=
0k=
0l=
00>
01>
02>
03>
04>
05>
06>
07>
08>
09>
0:>
0;>
0<>
0=>
0>>
0?>
0D>
0H>
0L>
0Q>
0V>
0Z>
0^>
0b>
0f>
0j>
0n>
0r>
0v>
b10000 q*
b100 =+
b100 r+
b100 I,
b100 ~,
b10000 J0
b10000 37
b100 ]7
b100 48
b100 i8
b100 @9
b100 FJ
b100 {J
b10000 -A
b100 gA
b100 >B
b100 sB
b100 JC
b10000 !D
b11 "D
b10000 iE
b100 jE
b10 kE
b10000 >F
b100 VF
b100 -G
b100 bG
b100 9H
b10000 nH
b100 :I
b100 oI
b0 .!
b10 /!
b100 0!
b0 1!
b0 2!
b0 3!
b0 4!
b1 z!
bx o*
b10000000000000000 p*
bx FO
b10000000000000000 GO
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xU
xV
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xv
xu
xt
xs
xr
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
x(!
x'!
x&!
x%!
x$!
x#!
x"!
x!!
x~
x}
x|
x{
xz
xy
xx
xw
z)!
z*!
z+!
z,!
x-!
1u!
0v!
1w!
z{!
x|!
x}!
x~!
x!"
x""
x#"
z$"
x%"
x&"
z'"
x("
z)"
x*"
x+"
x,"
x-"
x0"
x/"
x."
x3"
x2"
x1"
z6"
z5"
z4"
x9"
x8"
x7"
x<"
x;"
x:"
x?"
x>"
x="
xB"
xA"
x@"
xE"
xD"
xC"
xH"
xG"
xF"
xX"
xW"
xV"
xU"
xT"
xS"
xR"
xQ"
xP"
xO"
xN"
xM"
xL"
xK"
xJ"
xI"
zh"
zg"
zf"
ze"
zd"
zc"
zb"
za"
z`"
z_"
z^"
z]"
z\"
z["
zZ"
zY"
zx"
zw"
zv"
zu"
zt"
zs"
zr"
zq"
zp"
zo"
zn"
zm"
zl"
zk"
zj"
zi"
z*#
z)#
z(#
z'#
z&#
z%#
z$#
z##
z"#
z!#
z~"
z}"
z|"
z{"
zz"
zy"
x:#
x9#
x8#
x7#
x6#
x5#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
x,#
x+#
zJ#
zI#
zH#
zG#
zF#
zE#
zD#
zC#
zB#
zA#
z@#
z?#
z>#
z=#
z<#
z;#
xZ#
xY#
xX#
xW#
xV#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
zj#
zi#
zh#
zg#
zf#
ze#
zd#
zc#
zb#
za#
z`#
z_#
z^#
z]#
z\#
z[#
zz#
zy#
zx#
zw#
zv#
zu#
zt#
zs#
zr#
zq#
zp#
zo#
zn#
zm#
zl#
zk#
z,$
z+$
z*$
z)$
z($
z'$
z&$
z%$
z$$
z#$
z"$
z!$
z~#
z}#
z|#
z{#
x<$
x;$
x:$
x9$
x8$
x7$
x6$
x5$
x4$
x3$
x2$
x1$
x0$
x/$
x.$
x-$
xL$
xK$
xJ$
xI$
xH$
xG$
xF$
xE$
xD$
xC$
xB$
xA$
x@$
x?$
x>$
x=$
z\$
z[$
zZ$
zY$
zX$
zW$
zV$
zU$
zT$
zS$
zR$
zQ$
zP$
zO$
zN$
zM$
xl$
xk$
xj$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
xa$
x`$
x_$
x^$
x]$
x|$
x{$
xz$
xy$
xx$
xw$
xv$
xu$
xt$
xs$
xr$
xq$
xp$
xo$
xn$
xm$
x.%
x-%
x,%
x+%
x*%
x)%
x(%
x'%
x&%
x%%
x$%
x#%
x"%
x!%
x~$
x}$
x>%
x=%
x<%
x;%
x:%
x9%
x8%
x7%
x6%
x5%
x4%
x3%
x2%
x1%
x0%
x/%
xN%
xM%
xL%
xK%
xJ%
xI%
xH%
xG%
xF%
xE%
xD%
xC%
xB%
xA%
x@%
x?%
x^%
x]%
x\%
x[%
xZ%
xY%
xX%
xW%
xV%
xU%
xT%
xS%
xR%
xQ%
xP%
xO%
xn%
xm%
xl%
xk%
xj%
xi%
xh%
xg%
xf%
xe%
xd%
xc%
xb%
xa%
x`%
x_%
x~%
x}%
x|%
x{%
xz%
xy%
xx%
xw%
xv%
xu%
xt%
xs%
xr%
xq%
xp%
xo%
x0&
x/&
x.&
x-&
x,&
x+&
x*&
x)&
x(&
x'&
x&&
x%&
x$&
x#&
x"&
x!&
01&
xA&
x@&
x?&
x>&
x=&
x<&
x;&
x:&
x9&
x8&
x7&
x6&
x5&
x4&
x3&
x2&
xQ&
xP&
xO&
xN&
xM&
xL&
xK&
xJ&
xI&
xH&
xG&
xF&
xE&
xD&
xC&
xB&
xT&
xS&
xR&
xW&
xV&
xU&
xZ&
xY&
xX&
x]&
x\&
x[&
x`&
x_&
x^&
xc&
xb&
xa&
zf&
ze&
zd&
xi&
xh&
xg&
xy&
xx&
xw&
xv&
xu&
xt&
xs&
xr&
xq&
xp&
xo&
xn&
xm&
xl&
xk&
xj&
x+'
x*'
x)'
x('
x''
x&'
x%'
x$'
x#'
x"'
x!'
x~&
x}&
x|&
x{&
xz&
x;'
x:'
x9'
x8'
x7'
x6'
x5'
x4'
x3'
x2'
x1'
x0'
x/'
x.'
x-'
x,'
zK'
zJ'
zI'
zH'
zG'
zF'
zE'
zD'
zC'
zB'
zA'
z@'
z?'
z>'
z='
z<'
x['
xZ'
xY'
xX'
xW'
xV'
xU'
xT'
xS'
xR'
xQ'
xP'
xO'
xN'
xM'
xL'
x\'
x]'
x^'
x_'
x`'
xa'
xb'
xc'
xd'
xe'
xf'
xg'
zh'
xx'
xw'
xv'
xu'
xt'
xs'
xr'
xq'
xp'
xo'
xn'
xm'
xl'
xk'
xj'
xi'
x*(
x)(
x((
x'(
x&(
x%(
x$(
x#(
x"(
x!(
x~'
x}'
x|'
x{'
xz'
xy'
z:(
z9(
z8(
z7(
z6(
z5(
z4(
z3(
z2(
z1(
z0(
z/(
z.(
z-(
z,(
z+(
xJ(
xI(
xH(
xG(
xF(
xE(
xD(
xC(
xB(
xA(
x@(
x?(
x>(
x=(
x<(
x;(
xM(
xL(
xK(
xP(
xO(
xN(
xS(
xR(
xQ(
xV(
xU(
xT(
xW(
xX(
zY(
xZ(
x[(
x\(
x](
x`(
x_(
x^(
xc(
xb(
xa(
xf(
xe(
xd(
xi(
xh(
xg(
zy(
zx(
zw(
zv(
zu(
zt(
zs(
zr(
zq(
zp(
zo(
zn(
zm(
zl(
zk(
zj(
x+)
x*)
x))
x()
x')
x&)
x%)
x$)
x#)
x")
x!)
x~(
x}(
x|(
x{(
xz(
x;)
x:)
x9)
x8)
x7)
x6)
x5)
x4)
x3)
x2)
x1)
x0)
x/)
x.)
x-)
x,)
xK)
xJ)
xI)
xH)
xG)
xF)
xE)
xD)
xC)
xB)
xA)
x@)
x?)
x>)
x=)
x<)
xL)
xM)
xN)
xO)
xP)
xQ)
xR)
xS)
xT)
xU)
xV)
xW)
xX)
xY)
xZ)
x[)
x\)
x])
x^)
x`)
ze)
zd)
zc)
zb)
zi)
zh)
zg)
zf)
zm)
zl)
zk)
zj)
zn)
zo)
zp)
xq)
xr)
xt)
0'*
0&*
0%*
0$*
0#*
0"*
0!*
0~)
0})
0|)
0{)
0z)
0y)
0x)
0w)
0v)
x7*
x6*
x5*
x4*
x3*
x2*
x1*
x0*
x/*
x.*
x-*
x,*
x+*
x**
x)*
x(*
z8*
x9*
xJ*
xI*
xH*
xG*
xF*
xE*
xD*
xC*
xB*
xA*
x@*
x?*
x>*
x=*
x<*
x;*
xZ*
xY*
xX*
xW*
xV*
xU*
xT*
xS*
xR*
xQ*
xP*
xO*
xN*
xM*
xL*
xK*
x&+
x'+
x(+
x)+
z*+
x++
z,+
x-+
z.+
x/+
z0+
x1+
x2+
03+
14+
05+
16+
07+
18+
19+
x:+
x;+
x<+
0?+
x@+
xA+
xB+
0C+
1D+
xE+
xF+
0G+
xH+
0I+
1J+
xK+
1L+
1M+
1N+
1O+
xP+
xQ+
xR+
xS+
1T+
xU+
xV+
1W+
0X+
xY+
1[+
x\+
1]+
1^+
1_+
xa+
0b+
xc+
1d+
1e+
1g+
xh+
1i+
xj+
1k+
1m+
xn+
1o+
xp+
1q+
xt+
xu+
xv+
xw+
0x+
xy+
0z+
x{+
0|+
x}+
0~+
1!,
1",
1#,
1$,
x%,
x&,
x',
x(,
x),
x*,
1+,
1,,
0-,
1.,
0/,
10,
12,
x3,
14,
x5,
16,
18,
x9,
1:,
x;,
1<,
1>,
x?,
1@,
xA,
1B,
1D,
xE,
1F,
xG,
1H,
xK,
xL,
xM,
xN,
0O,
xP,
0Q,
xR,
0S,
xT,
0U,
1V,
1W,
1X,
1Y,
xZ,
x[,
x\,
x],
x^,
x_,
1`,
1a,
0b,
1c,
0d,
1e,
1g,
xh,
1i,
xj,
1k,
1m,
xn,
1o,
xp,
1q,
1s,
xt,
1u,
xv,
1w,
1y,
xz,
1{,
x|,
1},
x"-
x#-
x$-
x%-
0&-
x'-
0(-
x)-
0*-
x+-
0,-
1--
1.-
1/-
10-
x1-
x2-
x3-
x4-
x5-
x6-
17-
18-
09-
1:-
0;-
1<-
1>-
x?-
1@-
xA-
1B-
1D-
xE-
1F-
xG-
1H-
1J-
xK-
1L-
xM-
1N-
1P-
xQ-
1R-
xS-
1T-
xe-
xd-
xc-
xb-
xa-
x`-
x_-
x^-
x]-
x\-
x[-
xZ-
xY-
xX-
xW-
xV-
xu-
xt-
xs-
xr-
xq-
xp-
xo-
xn-
xm-
xl-
xk-
xj-
xi-
xh-
xg-
xf-
x'.
x&.
x%.
x$.
x#.
x".
x!.
x~-
x}-
x|-
x{-
xz-
xy-
xx-
xw-
xv-
x8.
x7.
x6.
x5.
x4.
x3.
x2.
x1.
x0.
x/.
x..
x-.
x,.
x+.
x*.
x).
xH.
xG.
xF.
xE.
xD.
xC.
xB.
xA.
x@.
x?.
x>.
x=.
x<.
x;.
x:.
x9.
xi.
xh.
xg.
xf.
xe.
xd.
xc.
xb.
xa.
x`.
x_.
x^.
x].
x\.
x[.
xZ.
xy.
xx.
xw.
xv.
xu.
xt.
xs.
xr.
xq.
xp.
xo.
xn.
xm.
xl.
xk.
xj.
x</
x;/
x:/
x9/
x8/
x7/
x6/
x5/
x4/
x3/
x2/
x1/
x0/
x//
x./
x-/
xL/
xK/
xJ/
xI/
xH/
xG/
xF/
xE/
xD/
xC/
xB/
xA/
x@/
x?/
x>/
x=/
x`/
x_/
x^/
xc/
xb/
xa/
xj/
xi/
xh/
xm/
xl/
xk/
xr/
xs/
xv/
z(0
z'0
z&0
z%0
z$0
z#0
z"0
z!0
z~/
z}/
z|/
z{/
zz/
zy/
zx/
zw/
x90
x80
x70
x60
x50
x40
x30
x20
x10
x00
x/0
x.0
x-0
x,0
x+0
x*0
xI0
xH0
xG0
xF0
xE0
xD0
xC0
xB0
xA0
x@0
x?0
x>0
x=0
x<0
x;0
x:0
zR0
zQ0
zP0
zO0
zN0
zM0
zL0
zK0
xZ0
xY0
xX0
xW0
xV0
xU0
xT0
xS0
xj0
xi0
xh0
xg0
xf0
xe0
xd0
xc0
xb0
xa0
x`0
x_0
x^0
x]0
x\0
x[0
xz0
xy0
xx0
xw0
xv0
xu0
xt0
xs0
xr0
xq0
xp0
xo0
xn0
xm0
xl0
xk0
x,1
x+1
x*1
x)1
x(1
x'1
x&1
x%1
x$1
x#1
x"1
x!1
x~0
x}0
x|0
x{0
x<1
x;1
x:1
x91
x81
x71
x61
x51
x41
x31
x21
x11
x01
x/1
x.1
x-1
xL1
xK1
xJ1
xI1
xH1
xG1
xF1
xE1
xD1
xC1
xB1
xA1
x@1
x?1
x>1
x=1
x\1
x[1
xZ1
xY1
xX1
xW1
xV1
xU1
xT1
xS1
xR1
xQ1
xP1
xO1
xN1
xM1
xl1
xk1
xj1
xi1
xh1
xg1
xf1
xe1
xd1
xc1
xb1
xa1
x`1
x_1
x^1
x]1
x|1
x{1
xz1
xy1
xx1
xw1
xv1
xu1
xt1
xs1
xr1
xq1
xp1
xo1
xn1
xm1
x}1
x~1
x!2
x"2
x#2
x$2
x%2
x&2
x62
x52
x42
x32
x22
x12
x02
x/2
x.2
x-2
x,2
x+2
x*2
x)2
x(2
x'2
xF2
xE2
xD2
xC2
xB2
xA2
x@2
x?2
x>2
x=2
x<2
x;2
x:2
x92
x82
x72
xf2
xe2
xd2
xc2
xb2
xa2
x`2
x_2
x^2
x]2
x\2
x[2
xZ2
xY2
xX2
xW2
xv2
xu2
xt2
xs2
xr2
xq2
xp2
xo2
xn2
xm2
xl2
xk2
xj2
xi2
xh2
xg2
x83
x73
x63
x53
x43
x33
x23
x13
x03
x/3
x.3
x-3
x,3
x+3
x*3
x)3
xH3
xG3
xF3
xE3
xD3
xC3
xB3
xA3
x@3
x?3
x>3
x=3
x<3
x;3
x:3
x93
xh3
xg3
xf3
xe3
xd3
xc3
xb3
xa3
x`3
x_3
x^3
x]3
x\3
x[3
xZ3
xY3
xx3
xw3
xv3
xu3
xt3
xs3
xr3
xq3
xp3
xo3
xn3
xm3
xl3
xk3
xj3
xi3
x:4
x94
x84
x74
x64
x54
x44
x34
x24
x14
x04
x/4
x.4
x-4
x,4
x+4
xJ4
xI4
xH4
xG4
xF4
xE4
xD4
xC4
xB4
xA4
x@4
x?4
x>4
x=4
x<4
x;4
xj4
xi4
xh4
xg4
xf4
xe4
xd4
xc4
xb4
xa4
x`4
x_4
x^4
x]4
x\4
x[4
xz4
xy4
xx4
xw4
xv4
xu4
xt4
xs4
xr4
xq4
xp4
xo4
xn4
xm4
xl4
xk4
x<5
x;5
x:5
x95
x85
x75
x65
x55
x45
x35
x25
x15
x05
x/5
x.5
x-5
xL5
xK5
xJ5
xI5
xH5
xG5
xF5
xE5
xD5
xC5
xB5
xA5
x@5
x?5
x>5
x=5
xl5
xk5
xj5
xi5
xh5
xg5
xf5
xe5
xd5
xc5
xb5
xa5
x`5
x_5
x^5
x]5
x|5
x{5
xz5
xy5
xx5
xw5
xv5
xu5
xt5
xs5
xr5
xq5
xp5
xo5
xn5
xm5
z@6
z?6
z>6
z=6
z<6
z;6
z:6
z96
z86
z76
z66
z56
z46
z36
z26
z16
xP6
xO6
xN6
xM6
xL6
xK6
xJ6
xI6
xH6
xG6
xF6
xE6
xD6
xC6
xB6
xA6
x`6
x_6
x^6
x]6
x\6
0[6
0Z6
0Y6
0X6
0W6
0V6
0U6
0T6
0S6
0R6
0Q6
xp6
xo6
xn6
xm6
xl6
xk6
xj6
xi6
xh6
xg6
xf6
xe6
xd6
xc6
xb6
xa6
x"7
x!7
x~6
x}6
x|6
x{6
xz6
xy6
0x6
0w6
0v6
0u6
0t6
0s6
0r6
0q6
x27
x17
x07
x/7
x.7
x-7
x,7
x+7
x*7
x)7
x(7
x'7
x&7
x%7
x$7
x#7
xF7
xG7
xH7
xI7
zJ7
xK7
zL7
xM7
zN7
xO7
zP7
xQ7
xR7
xS7
xT7
xU7
xV7
xW7
xX7
1Y7
xZ7
x[7
x\7
x_7
x`7
xa7
xb7
xc7
xd7
xe7
xf7
xg7
xh7
xi7
xj7
xk7
xl7
xm7
1n7
xo7
xp7
xq7
xr7
xs7
xt7
xu7
xv7
xw7
xx7
xy7
x{7
x|7
x}7
1~7
1!8
x#8
x$8
x%8
x&8
x'8
x)8
x*8
x+8
x,8
x-8
x/8
x08
x18
x28
x38
x68
x78
x88
x98
x:8
x;8
x<8
x=8
x>8
x?8
x@8
xA8
xB8
xC8
xD8
xE8
xF8
xG8
xH8
xI8
xJ8
xK8
xL8
xM8
xN8
xO8
xP8
xR8
xS8
xT8
xU8
xV8
xX8
xY8
xZ8
x[8
x\8
x^8
x_8
x`8
xa8
xb8
xd8
xe8
xf8
xg8
xh8
xk8
xl8
xm8
xn8
xo8
xp8
xq8
xr8
xs8
xt8
xu8
xv8
xw8
xx8
xy8
xz8
x{8
x|8
x}8
x~8
x!9
x"9
x#9
x$9
x%9
x&9
x'9
x)9
x*9
x+9
x,9
x-9
x/9
x09
x19
x29
x39
x59
x69
x79
x89
x99
x;9
x<9
x=9
x>9
x?9
xB9
xC9
xD9
xE9
xF9
xG9
xH9
xI9
xJ9
xK9
xL9
xM9
xN9
xO9
xP9
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
xA
xD
xC
xB
xT
xS
xR
xQ
xP
xu/
x&:
x%:
x$:
x#:
x":
x!:
x~9
x}9
x|9
x{9
xz9
xy9
xx9
xw9
xv9
xu9
0D7
xC7
xB7
xA7
x@7
x?7
x>7
x=7
x<7
x;7
x:7
x97
x87
x77
x67
x57
x47
xE7
x^7
xz7
x"8
x(8
x.8
x58
xQ8
xW8
x]8
xc8
xj8
x(9
x.9
x49
x:9
xA9
x]9
xc9
xi9
xo9
zL:
zK:
zJ:
zI:
zH:
zG:
zF:
zE:
zD:
zC:
zB:
zA:
z@:
z?:
z>:
z=:
x\:
x[:
xZ:
xY:
xX:
xW:
xV:
xU:
xT:
xS:
xR:
xQ:
xP:
xO:
xN:
xM:
xs>
xo>
xk>
xg>
xc>
x_>
x[>
xW>
xS>
1R>
xN>
1M>
xI>
xE>
xA>
1@>
xm=
x<=
xi<
x8<
xe;
x4;
x*;
x~:
xt:
xj:
x`:
x'A
x(A
0%D
0$D
0#D
1NA
xMA
xLA
xKA
xJA
xIA
xHA
xGA
xFA
xEA
xDA
xCA
xBA
xAA
x@A
x?A
x>A
0=A
0<A
0;A
0:A
19A
08A
07A
06A
05A
04A
03A
02A
01A
00A
0/A
0.A
xOA
xhA
x&B
x,B
x2B
x8B
x?B
x[B
xaB
xgB
xmB
xtB
x2C
x8C
x>C
xDC
xKC
xgC
xmC
xsC
xyC
1!I
x~H
x}H
x|H
x{H
xzH
xyH
xxH
xwH
xvH
xuH
xtH
xsH
xrH
xqH
xpH
xoH
xWF
xsF
xyF
x!G
x'G
x.G
xJG
xPG
xVG
x\G
xcG
x!H
x'H
x-H
x3H
x:H
xVH
x\H
xbH
xhH
x"I
x;I
xWI
x]I
xcI
xiI
xpI
x.J
x4J
x:J
x@J
xGJ
xcJ
xiJ
xoJ
xuJ
x|J
x:K
x@K
xFK
xLK
zqK
zpK
zoK
znK
zmK
zlK
zkK
zjK
ziK
zhK
zgK
zfK
zeK
zdK
zcK
zbK
x#L
x"L
x!L
x~K
x}K
x|K
x{K
xzK
xyK
xxK
xwK
xvK
xuK
xtK
xsK
xrK
1?O
1;O
17O
13O
1/O
1+O
1'O
1TN
1#N
1PM
1}L
1LL
1BL
18L
1.L
1$L
1*R
1&R
1"R
1|Q
1xQ
1nQ
1dQ
1ZQ
1PQ
1}P
1LP
1yO
1HO
xQ9
xR9
xS9
xT9
xU9
xV9
xW9
xX9
xY9
xZ9
x[9
x\9
x^9
x_9
x`9
xa9
xb9
xd9
xe9
xf9
xg9
xh9
xj9
xk9
xl9
xm9
xn9
xp9
xq9
xr9
xs9
xt9
x)0
z]:
z^:
z_:
xc:
xb:
xa:
xf:
xe:
xd:
xm:
xl:
xk:
xp:
xo:
xn:
xw:
xv:
xu:
xz:
xy:
xx:
x#;
x";
x!;
x&;
x%;
x$;
x-;
x,;
x+;
x0;
x/;
x.;
xD;
xC;
xB;
xA;
x@;
x?;
x>;
x=;
x<;
x;;
x:;
x9;
x8;
x7;
x6;
x5;
xT;
xS;
xR;
xQ;
xP;
xO;
xN;
xM;
xL;
xK;
xJ;
xI;
xH;
xG;
xF;
xE;
xu;
xt;
xs;
xr;
xq;
xp;
xo;
xn;
xm;
xl;
xk;
xj;
xi;
xh;
xg;
xf;
x'<
x&<
x%<
x$<
x#<
x"<
x!<
x~;
x};
x|;
x{;
xz;
xy;
xx;
xw;
xv;
xH<
xG<
xF<
xE<
xD<
xC<
xB<
xA<
x@<
x?<
x><
x=<
x<<
x;<
x:<
x9<
xX<
xW<
xV<
xU<
xT<
xS<
xR<
xQ<
xP<
xO<
xN<
xM<
xL<
xK<
xJ<
xI<
xy<
xx<
xw<
xv<
xu<
xt<
xs<
xr<
xq<
xp<
xo<
xn<
xm<
xl<
xk<
xj<
x+=
x*=
x)=
x(=
x'=
x&=
x%=
x$=
x#=
x"=
x!=
x~<
x}<
x|<
x{<
xz<
xL=
xK=
xJ=
xI=
xH=
xG=
xF=
xE=
xD=
xC=
xB=
xA=
x@=
x?=
x>=
x==
x\=
x[=
xZ=
xY=
xX=
xW=
xV=
xU=
xT=
xS=
xR=
xQ=
xP=
xO=
xN=
xM=
x}=
x|=
x{=
xz=
xy=
xx=
xw=
xv=
xu=
xt=
xs=
xr=
xq=
xp=
xo=
xn=
x/>
x.>
x->
x,>
x+>
x*>
x)>
x(>
x'>
x&>
x%>
x$>
x#>
x">
x!>
x~=
xB>
xC>
xF>
xG>
xJ>
xK>
xO>
xP>
xT>
xU>
xX>
xY>
x\>
x]>
x`>
xa>
xd>
xe>
xh>
xi>
xl>
xm>
xp>
xq>
xt>
xu>
xH?
xG?
xF?
xE?
xD?
xC?
xB?
xA?
x@?
x??
x>?
x=?
x<?
x;?
x:?
x9?
zX?
zW?
zV?
zU?
zT?
zS?
zR?
zQ?
zP?
zO?
zN?
zM?
zL?
zK?
zJ?
zI?
xh?
xg?
xf?
xe?
xd?
xc?
xb?
xa?
x`?
x_?
x^?
x]?
x\?
x[?
xZ?
xY?
xx?
xw?
xv?
xu?
xt?
xs?
xr?
xq?
xp?
xo?
xn?
xm?
xl?
xk?
xj?
xi?
x*@
x)@
x(@
x'@
x&@
x%@
x$@
x#@
x"@
x!@
x~?
x}?
x|?
x{?
xz?
xy?
z:@
z9@
z8@
z7@
z6@
z5@
z4@
z3@
z2@
z1@
z0@
z/@
z.@
z-@
z,@
z+@
zJ@
zI@
zH@
zG@
zF@
zE@
zD@
zC@
zB@
zA@
z@@
z?@
z>@
z=@
z<@
z;@
zZ@
zY@
zX@
zW@
zV@
zU@
zT@
zS@
zR@
zQ@
zP@
zO@
zN@
zM@
zL@
zK@
xj@
xi@
xh@
xg@
xf@
xe@
xd@
xc@
xb@
xa@
x`@
x_@
x^@
x]@
x\@
x[@
xz@
0y@
0x@
0w@
0v@
0u@
0t@
0s@
0r@
0q@
0p@
0o@
0n@
0m@
0l@
0k@
z}@
z|@
z{@
x~@
x!A
x"A
z#A
x$A
x%A
z&A
z)A
z*A
z+A
z,A
xPA
xQA
xRA
xSA
zTA
xUA
zVA
xWA
zXA
xYA
zZA
0[A
1\A
x]A
x^A
0_A
1`A
0aA
1bA
xcA
xdA
xeA
xfA
xiA
xjA
xkA
xlA
0mA
xnA
0oA
xpA
0qA
xrA
0sA
1tA
1uA
1vA
1wA
xxA
xyA
xzA
x{A
x|A
x}A
1~A
1!B
0"B
1#B
0$B
1%B
1'B
x(B
1)B
1*B
x+B
1-B
x.B
1/B
10B
x1B
13B
x4B
15B
16B
x7B
19B
x:B
1;B
1<B
x=B
x@B
xAB
xBB
1CB
xDB
xEB
0FB
xGB
0HB
xIB
0JB
xKB
1LB
1MB
1NB
xOB
xPB
xQB
xRB
xSB
xTB
1UB
1VB
0WB
xXB
xYB
xZB
x\B
0]B
x^B
x_B
x`B
1bB
xcB
1dB
1eB
xfB
1hB
xiB
1jB
1kB
xlB
1nB
xoB
1pB
1qB
xrB
xuB
xvB
xwB
xxB
0yB
xzB
0{B
x|B
0}B
x~B
0!C
1"C
1#C
1$C
1%C
x&C
x'C
x(C
x)C
x*C
x+C
1,C
1-C
0.C
1/C
00C
11C
13C
x4C
15C
16C
x7C
19C
x:C
1;C
1<C
x=C
1?C
x@C
1AC
1BC
xCC
1EC
xFC
1GC
1HC
xIC
xLC
xMC
xNC
xOC
0PC
xQC
0RC
xSC
0TC
xUC
0VC
1WC
1XC
1YC
1ZC
x[C
x\C
x]C
x^C
x_C
x`C
1aC
1bC
0cC
1dC
0eC
1fC
1hC
xiC
1jC
1kC
xlC
1nC
xoC
1pC
1qC
xrC
1tC
xuC
1vC
1wC
xxC
1zC
x{C
1|C
1}C
x~C
x5D
x4D
x3D
x2D
x1D
x0D
x/D
x.D
x-D
x,D
x+D
x*D
x)D
x(D
x'D
x&D
xED
xDD
xCD
xBD
xAD
x@D
x?D
x>D
x=D
x<D
x;D
x:D
x9D
x8D
x7D
x6D
xUD
xTD
xSD
xRD
xQD
xPD
xOD
xND
xMD
xLD
xKD
xJD
xID
xHD
xGD
xFD
xeD
xdD
xcD
xbD
xaD
x`D
x_D
x^D
x]D
x\D
x[D
xZD
xYD
xXD
xWD
xVD
xuD
xtD
xsD
xrD
xqD
xpD
xoD
xnD
xmD
xlD
xkD
xjD
xiD
xhD
xgD
xfD
x'E
x&E
x%E
x$E
x#E
x"E
x!E
x~D
x}D
x|D
x{D
xzD
xyD
xxD
xwD
xvD
x7E
x6E
x5E
x4E
x3E
x2E
x1E
x0E
x/E
x.E
x-E
x,E
x+E
x*E
x)E
x(E
xGE
xFE
xEE
xDE
xCE
xBE
xAE
x@E
x?E
x>E
x=E
x<E
x;E
x:E
x9E
x8E
xWE
xVE
xUE
xTE
xSE
xRE
xQE
xPE
xOE
xNE
xME
xLE
xKE
xJE
xIE
xHE
xgE
xfE
xeE
xdE
xcE
xbE
xaE
x`E
x_E
x^E
x]E
x\E
x[E
xZE
xYE
xXE
xhE
x{E
xzE
xyE
xxE
xwE
xvE
xuE
xtE
xsE
xrE
xqE
xpE
xoE
xnE
xmE
xlE
x-F
x,F
x+F
x*F
x)F
x(F
x'F
x&F
x%F
x$F
x#F
x"F
x!F
x~E
x}E
x|E
x=F
x<F
x;F
x:F
x9F
x8F
x7F
x6F
x5F
x4F
x3F
x2F
x1F
x0F
x/F
x.F
x?F
x@F
xAF
xBF
zCF
xDF
zEF
xFF
zGF
xHF
zIF
xJF
xKF
xLF
xMF
xNF
xOF
xPF
xQF
1RF
xSF
xTF
xUF
xXF
xYF
xZF
x[F
x\F
x]F
x^F
x_F
x`F
xaF
xbF
xcF
xdF
xeF
xfF
1gF
xhF
xiF
xjF
xkF
xlF
xmF
xnF
xoF
xpF
xqF
xrF
xtF
xuF
xvF
1wF
1xF
xzF
x{F
x|F
x}F
x~F
x"G
x#G
x$G
x%G
x&G
x(G
x)G
x*G
x+G
x,G
x/G
x0G
x1G
x2G
x3G
x4G
x5G
x6G
x7G
x8G
x9G
x:G
x;G
x<G
x=G
x>G
x?G
x@G
xAG
xBG
xCG
xDG
xEG
xFG
xGG
xHG
xIG
xKG
xLG
xMG
xNG
xOG
xQG
xRG
xSG
xTG
xUG
xWG
xXG
xYG
xZG
x[G
x]G
x^G
x_G
x`G
xaG
xdG
xeG
xfG
xgG
xhG
xiG
xjG
xkG
xlG
xmG
xnG
xoG
xpG
xqG
xrG
xsG
xtG
xuG
xvG
xwG
xxG
xyG
xzG
x{G
x|G
x}G
x~G
x"H
x#H
x$H
x%H
x&H
x(H
x)H
x*H
x+H
x,H
x.H
x/H
x0H
x1H
x2H
x4H
x5H
x6H
x7H
x8H
x;H
x<H
x=H
x>H
x?H
x@H
xAH
xBH
xCH
xDH
xEH
xFH
xGH
xHH
xIH
xJH
xKH
xLH
xMH
xNH
xOH
xPH
xQH
xRH
xSH
xTH
xUH
xWH
xXH
xYH
xZH
x[H
x]H
x^H
x_H
x`H
xaH
xcH
xdH
xeH
xfH
xgH
xiH
xjH
xkH
xlH
xmH
x#I
x$I
x%I
x&I
z'I
x(I
z)I
x*I
z+I
x,I
z-I
x.I
x/I
x0I
x1I
x2I
x3I
x4I
x5I
x6I
x7I
x8I
x9I
x<I
x=I
x>I
x?I
x@I
xAI
xBI
xCI
xDI
xEI
xFI
xGI
xHI
xII
xJI
xKI
xLI
xMI
xNI
xOI
xPI
xQI
xRI
xSI
xTI
xUI
xVI
xXI
xYI
xZI
x[I
x\I
x^I
x_I
x`I
xaI
xbI
xdI
xeI
xfI
xgI
xhI
xjI
xkI
xlI
xmI
xnI
xqI
xrI
xsI
xtI
xuI
xvI
xwI
xxI
xyI
xzI
x{I
x|I
x}I
x~I
x!J
x"J
x#J
x$J
x%J
x&J
x'J
x(J
x)J
x*J
x+J
x,J
x-J
x/J
x0J
x1J
x2J
x3J
x5J
x6J
x7J
x8J
x9J
x;J
x<J
x=J
x>J
x?J
xAJ
xBJ
xCJ
xDJ
xEJ
xHJ
xIJ
xJJ
xKJ
xLJ
xMJ
xNJ
xOJ
xPJ
xQJ
xRJ
xSJ
xTJ
xUJ
xVJ
xWJ
xXJ
xYJ
xZJ
x[J
x\J
x]J
x^J
x_J
x`J
xaJ
xbJ
xdJ
xeJ
xfJ
xgJ
xhJ
xjJ
xkJ
xlJ
xmJ
xnJ
xpJ
xqJ
xrJ
xsJ
xtJ
xvJ
xwJ
xxJ
xyJ
xzJ
x}J
x~J
x!K
x"K
x#K
x$K
x%K
x&K
x'K
x(K
x)K
x*K
x+K
x,K
x-K
x.K
x/K
x0K
x1K
x2K
x3K
x4K
x5K
x6K
x7K
x8K
x9K
x;K
x<K
x=K
x>K
x?K
xAK
xBK
xCK
xDK
xEK
xGK
xHK
xIK
xJK
xKK
xMK
xNK
xOK
xPK
xQK
x'L
x&L
x%L
x*L
x)L
x(L
x1L
x0L
x/L
x4L
x3L
x2L
x;L
x:L
x9L
x>L
x=L
x<L
xEL
xDL
xCL
xHL
xGL
xFL
x\L
x[L
xZL
xYL
xXL
xWL
xVL
xUL
xTL
xSL
xRL
xQL
xPL
xOL
xNL
xML
xlL
xkL
xjL
xiL
xhL
xgL
xfL
xeL
xdL
xcL
xbL
xaL
x`L
x_L
x^L
x]L
x/M
x.M
x-M
x,M
x+M
x*M
x)M
x(M
x'M
x&M
x%M
x$M
x#M
x"M
x!M
x~L
x?M
x>M
x=M
x<M
x;M
x:M
x9M
x8M
x7M
x6M
x5M
x4M
x3M
x2M
x1M
x0M
x`M
x_M
x^M
x]M
x\M
x[M
xZM
xYM
xXM
xWM
xVM
xUM
xTM
xSM
xRM
xQM
xpM
xoM
xnM
xmM
xlM
xkM
xjM
xiM
xhM
xgM
xfM
xeM
xdM
xcM
xbM
xaM
z3N
z2N
z1N
z0N
z/N
z.N
z-N
z,N
z+N
z*N
z)N
z(N
z'N
z&N
z%N
z$N
xCN
xBN
xAN
x@N
x?N
x>N
x=N
x<N
x;N
x:N
x9N
x8N
x7N
x6N
x5N
x4N
xdN
xcN
xbN
xaN
x`N
x_N
x^N
x]N
x\N
x[N
xZN
xYN
xXN
xWN
xVN
xUN
xtN
xsN
xrN
xqN
xpN
xoN
xnN
xmN
xlN
xkN
xjN
xiN
xhN
xgN
xfN
xeN
x(O
x)O
x,O
x-O
x0O
x1O
x4O
x5O
x8O
x9O
x<O
x=O
x@O
xAO
xCO
xXO
xWO
xVO
xUO
xTO
xSO
xRO
xQO
xPO
xOO
xNO
xMO
xLO
xKO
xJO
xIO
xhO
xgO
xfO
xeO
xdO
xcO
xbO
xaO
x`O
x_O
x^O
x]O
x\O
x[O
xZO
xYO
x+P
x*P
x)P
x(P
x'P
x&P
x%P
x$P
x#P
x"P
x!P
x~O
x}O
x|O
x{O
xzO
x;P
x:P
x9P
x8P
x7P
x6P
x5P
x4P
x3P
x2P
x1P
x0P
x/P
x.P
x-P
x,P
x\P
x[P
xZP
xYP
xXP
xWP
xVP
xUP
xTP
xSP
xRP
xQP
xPP
xOP
xNP
xMP
xlP
xkP
xjP
xiP
xhP
xgP
xfP
xeP
xdP
xcP
xbP
xaP
x`P
x_P
x^P
x]P
x/Q
x.Q
x-Q
x,Q
x+Q
x*Q
x)Q
x(Q
x'Q
x&Q
x%Q
x$Q
x#Q
x"Q
x!Q
x~P
x?Q
x>Q
x=Q
x<Q
x;Q
x:Q
x9Q
x8Q
x7Q
x6Q
x5Q
x4Q
x3Q
x2Q
x1Q
x0Q
xSQ
xRQ
xQQ
xVQ
xUQ
xTQ
x]Q
x\Q
x[Q
x`Q
x_Q
x^Q
xgQ
xfQ
xeQ
xjQ
xiQ
xhQ
xqQ
xpQ
xoQ
xtQ
xsQ
xrQ
xyQ
xzQ
x}Q
x~Q
x#R
x$R
x'R
x(R
x+R
x,R
x=R
x<R
x;R
x:R
x9R
x8R
x7R
x6R
x5R
x4R
x3R
x2R
x1R
x0R
x/R
x.R
xD!
xC!
xB!
xA!
x@!
x?!
x>!
x=!
x<!
x;!
x:!
x9!
x8!
x7!
x6!
x5!
xT!
xS!
xR!
xQ!
xP!
xO!
xN!
xM!
xL!
xK!
xJ!
xI!
xH!
xG!
xF!
xE!
xd!
xc!
xb!
xa!
x`!
x_!
x^!
x]!
x\!
x[!
xZ!
xY!
xX!
xW!
xV!
xU!
xt!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
xl!
xk!
xj!
xi!
xh!
xg!
xf!
xe!
xaK
x`K
x_K
x^K
x]K
x\K
x[K
xZK
xYK
xXK
xWK
xVK
xUK
xTK
xSK
xRK
x8?
x7?
x6?
x5?
x4?
x3?
x2?
x1?
x0?
x/?
x.?
x-?
x,?
x+?
x*?
x)?
x(?
x'?
x&?
x%?
x$?
x#?
x"?
x!?
x~>
x}>
x|>
x{>
xz>
xy>
xx>
xw>
1U-
0_)
1s)
0$+
0#+
1"+
0!+
0~*
0}*
0|*
0{*
0z*
0y*
0x*
0w*
0v*
0u*
0t*
0s*
0r*
0l*
xk*
x:*
x%+
x>+
0Z+
x`+
xf+
xl+
xs+
x1,
x7,
x=,
xC,
xJ,
xf,
xl,
xr,
xx,
x!-
x=-
xC-
xI-
xO-
xq/
xg/
x]/
x,/
xY.
x(.
$end
#1
0,R
0(R
0$R
0~Q
0zQ
0rQ
0sQ
0tQ
0hQ
0iQ
0jQ
0^Q
0_Q
0`Q
0TQ
0UQ
0VQ
00Q
01Q
02Q
03Q
04Q
05Q
06Q
07Q
08Q
09Q
0:Q
0;Q
0<Q
0=Q
0>Q
0?Q
0]P
0^P
0_P
0`P
0aP
0bP
0cP
0dP
0eP
0fP
0gP
0hP
0iP
0jP
0kP
0lP
0,P
0-P
0.P
0/P
00P
01P
02P
03P
04P
05P
06P
07P
08P
09P
0:P
0;P
0YO
0ZO
0[O
0\O
0]O
0^O
0_O
0`O
0aO
0bO
0cO
0dO
0eO
0fO
0gO
0hO
0AO
0=O
09O
05O
01O
0-O
0)O
0eN
0fN
0gN
0hN
0iN
0jN
0kN
0lN
0mN
0nN
0oN
0pN
0qN
0rN
0sN
0tN
04N
05N
06N
07N
08N
09N
0:N
0;N
0<N
0=N
0>N
0?N
0@N
0AN
0BN
0CN
0aM
0bM
0cM
0dM
0eM
0fM
0gM
0hM
0iM
0jM
0kM
0lM
0mM
0nM
0oM
0pM
00M
01M
02M
03M
04M
05M
06M
07M
08M
09M
0:M
0;M
0<M
0=M
0>M
0?M
0]L
0^L
0_L
0`L
0aL
0bL
0cL
0dL
0eL
0fL
0gL
0hL
0iL
0jL
0kL
0lL
0FL
0GL
0HL
0<L
0=L
0>L
02L
03L
04L
0(L
0)L
0*L
0u>
0q>
0m>
0i>
0e>
0a>
0]>
0Y>
0U>
0P>
0K>
0G>
0C>
0~=
0!>
0">
0#>
0$>
0%>
0&>
0'>
0(>
0)>
0*>
0+>
0,>
0->
0.>
0/>
0M=
0N=
0O=
0P=
0Q=
0R=
0S=
0T=
0U=
0V=
0W=
0X=
0Y=
0Z=
0[=
0\=
0z<
0{<
0|<
0}<
0~<
0!=
0"=
0#=
0$=
0%=
0&=
0'=
0(=
0)=
0*=
0+=
0I<
0J<
0K<
0L<
0M<
0N<
0O<
0P<
0Q<
0R<
0S<
0T<
0U<
0V<
0W<
0X<
0v;
0w;
0x;
0y;
0z;
0{;
0|;
0};
0~;
0!<
0"<
0#<
0$<
0%<
0&<
0'<
0E;
0F;
0G;
0H;
0I;
0J;
0K;
0L;
0M;
0N;
0O;
0P;
0Q;
0R;
0S;
0T;
0.;
0/;
00;
0$;
0%;
0&;
0x:
0y:
0z:
0n:
0o:
0p:
0d:
0e:
0f:
0m5
0n5
0o5
0p5
0q5
0r5
0s5
0t5
0u5
0v5
0w5
0x5
0y5
0z5
0{5
0|5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0s/
0k/
0l/
0m/
0a/
0b/
0c/
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
0D.
0E.
0F.
0G.
0H.
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
0V*
0W*
0X*
0Y*
0Z*
0r)
0])
0X)
0\'
0]'
0^'
0_'
0`'
0a'
0b'
0c'
0d'
0e'
0f'
0g'
0Y)
0W(
0X(
0Z(
0[(
0\(
0](
0Z)
0L)
0M)
0N)
0O)
0[)
0V)
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0+R
0'R
0#R
0yQ
0}Q
0CO
0@O
0!A
08O
0<O
04O
0(O
0,O
00O
0t>
0\)
0`)
0S)
0R)
0q)
0V
0U
0A
0U)
0T)
0-!
0z@
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0J*
0I*
0H*
0G*
0F*
0E*
0D*
0C*
0B*
0A*
0@*
0?*
0>*
0=*
0<*
0;*
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0e-
0d-
0c-
0b-
0a-
0`-
0_-
0^-
0]-
0\-
0[-
0Z-
0Y-
0X-
0W-
0V-
0u-
0t-
0s-
0r-
0q-
0p-
0o-
0n-
0m-
0l-
0k-
0j-
0i-
0h-
0g-
0f-
0'.
0&.
0%.
0$.
0#.
0".
0!.
0~-
0}-
0|-
0{-
0z-
0y-
0x-
0w-
0v-
0T&
0S&
0R&
0W&
0V&
0U&
062
052
042
032
022
012
002
0/2
0.2
0-2
0,2
0+2
0*2
0)2
0(2
0'2
0f2
0e2
0d2
0c2
0b2
0a2
0`2
0_2
0^2
0]2
0\2
0[2
0Z2
0Y2
0X2
0W2
083
073
063
053
043
033
023
013
003
0/3
0.3
0-3
0,3
0+3
0*3
0)3
0h3
0g3
0f3
0e3
0d3
0c3
0b3
0a3
0`3
0_3
0^3
0]3
0\3
0[3
0Z3
0Y3
0:4
094
084
074
064
054
044
034
024
014
004
0/4
0.4
0-4
0,4
0+4
0j4
0i4
0h4
0g4
0f4
0e4
0d4
0c4
0b4
0a4
0`4
0_4
0^4
0]4
0\4
0[4
0<5
0;5
0:5
095
085
075
065
055
045
035
025
015
005
0/5
0.5
0-5
0l5
0k5
0j5
0i5
0h5
0g5
0f5
0e5
0d5
0c5
0b5
0a5
0`5
0_5
0^5
0]5
0Z&
0Y&
0X&
0]&
0\&
0[&
0`&
0_&
0^&
0c&
0b&
0a&
0i&
0h&
0g&
0y&
0x&
0w&
0v&
0u&
0t&
0s&
0r&
0q&
0p&
0o&
0n&
0m&
0l&
0k&
0j&
0+'
0*'
0)'
0('
0''
0&'
0%'
0$'
0#'
0"'
0!'
0~&
0}&
0|&
0{&
0z&
0;'
0:'
09'
08'
07'
06'
05'
04'
03'
02'
01'
00'
0/'
0.'
0-'
0,'
0\:
0[:
0Z:
0Y:
0X:
0W:
0V:
0U:
0T:
0S:
0R:
0Q:
0P:
0O:
0N:
0M:
0['
0Z'
0Y'
0X'
0W'
0V'
0U'
0T'
0S'
0R'
0Q'
0P'
0O'
0N'
0M'
0L'
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0M(
0L(
0K(
0P(
0O(
0N(
0S(
0R(
0Q(
0V(
0U(
0T(
0*(
0)(
0((
0'(
0&(
0%(
0$(
0#(
0"(
0!(
0~'
0}'
0|'
0{'
0z'
0y'
0J(
0I(
0H(
0G(
0F(
0E(
0D(
0C(
0B(
0A(
0@(
0?(
0>(
0=(
0<(
0;(
0x'
0w'
0v'
0u'
0t'
0s'
0r'
0q'
0p'
0o'
0n'
0m'
0l'
0k'
0j'
0i'
0#L
0"L
0!L
0~K
0}K
0|K
0{K
0zK
0yK
0xK
0wK
0vK
0uK
0tK
0sK
0rK
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0+)
0*)
0))
0()
0')
0&)
0%)
0$)
0#)
0")
0!)
0~(
0}(
0|(
0{(
0z(
0;)
0:)
09)
08)
07)
06)
05)
04)
03)
02)
01)
00)
0/)
0.)
0-)
0,)
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0K)
0J)
0I)
0H)
0G)
0F)
0E)
0D)
0C)
0B)
0A)
0@)
0?)
0>)
0=)
0<)
0`(
0_(
0^(
0c(
0b(
0a(
0f(
0e(
0d(
0i(
0h(
0g(
1Z0
0V0
0X0
0T0
0Y0
0W0
0U0
0S0
1Q-
1S-
1K-
1M-
1E-
1G-
1?-
1A-
1z,
1|,
1t,
1v,
1n,
1p,
1h,
1j,
1E,
1G,
1?,
1A,
19,
1;,
13,
15,
1n+
1p+
1h+
1j+
1a+
1c+
1-%
0^)
1\+
0.%
0t)
0Q)
1k*
1:*
1q/
1g/
1]/
1,/
1Y.
1(.
1s>
1o>
1k>
1g>
1c>
1_>
1[>
1W>
1I>
1E>
1m=
1<=
1i<
18<
1e;
14;
1*;
1~:
1t:
1j:
1`:
0B+
0`+
0E+
0f+
0F+
0l+
0H+
01,
0w+
07,
0y+
0=,
0{+
0C,
0}+
0f,
0N,
0l,
0P,
0r,
0R,
0x,
0T,
0=-
0%-
0C-
0'-
0I-
0)-
0O-
0+-
14-
13-
15-
12-
11-
16-
1],
1\,
1^,
1[,
1Z,
1_,
1(,
1',
1),
1&,
1%,
1*,
1Q+
1P+
1R+
1K+
1U+
1S+
0V+
0@+
0)+
0A+
0>+
0t+
0u+
0++
0v+
0s+
0K,
0L,
0-+
0M,
0J,
0"-
0#-
0/+
0$-
0!-
0}$
1<+
0~$
0!%
0#%
1;+
0$%
0%%
0'%
1:+
0(%
0)%
0+%
0,%
1Y+
01+
0'+
0(+
0%+
0"%
0&%
12+
0&+
0*%
zy<
zx<
zw<
zv<
zu<
zt<
zs<
zr<
zq<
zp<
zo<
zn<
zm<
zl<
zk<
zj<
08.
17.
06.
05.
04.
03.
02.
01.
00.
0/.
0..
0-.
0,.
0+.
0*.
0).
0D
0C
0B
0t!
0s!
0r!
0q!
0p!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0=R
0<R
0;R
0:R
09R
08R
07R
06R
05R
04R
03R
02R
01R
00R
0/R
0.R
0\P
0[P
0ZP
0YP
0XP
0WP
0VP
0UP
0TP
0SP
0RP
0QP
0PP
0OP
0NP
0MP
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0+P
0*P
0)P
0(P
0'P
0&P
0%P
0$P
0#P
0"P
0!P
0~O
0}O
0|O
0{O
0zO
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0/Q
0.Q
0-Q
0,Q
0+Q
0*Q
0)Q
0(Q
0'Q
0&Q
0%Q
0$Q
0#Q
0"Q
0!Q
0~P
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0SQ
0RQ
0QQ
0qQ
0pQ
0oQ
0gQ
0fQ
0eQ
0]Q
0\Q
0[Q
0dN
0cN
0bN
0aN
0`N
0_N
0^N
0]N
0\N
0[N
0ZN
0YN
0XN
0WN
0VN
0UN
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0`M
0_M
0^M
0]M
0\M
0[M
0ZM
0YM
0XM
0WM
0VM
0UM
0TM
0SM
0RM
0QM
0EL
0DL
0CL
0;L
0:L
09L
01L
00L
0/L
0'L
0&L
0%L
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
17*
16*
05*
04*
03*
02*
01*
00*
0/*
0.*
0-*
0,*
1+*
1**
0)*
0(*
0i.
0h.
0g.
0f.
0e.
0d.
0c.
0b.
0a.
0`.
0_.
0^.
0].
0\.
0[.
0Z.
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
0XO
0WO
0VO
0UO
0TO
0SO
0RO
0QO
0PO
0OO
0NO
0MO
0LO
0KO
0JO
0IO
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0(?
0'?
0&?
0%?
0$?
0#?
0"?
0!?
0~>
0}>
0|>
0{>
0z>
0y>
0x>
0w>
0aK
0`K
0_K
0^K
0]K
0\K
0[K
0ZK
0YK
0XK
0WK
0VK
0UK
0TK
0SK
0RK
08?
07?
06?
05?
04?
03?
02?
01?
00?
0/?
0.?
0-?
0,?
0+?
0*?
0)?
0~@
0x?
0w?
0v?
0u?
0t?
0s?
0r?
0q?
0p?
0o?
0n?
0m?
0l?
0k?
0j?
0i?
0/M
0.M
0-M
0,M
0+M
0*M
0)M
0(M
0'M
0&M
0%M
0$M
0#M
0"M
0!M
0~L
0H?
0G?
0F?
0E?
0D?
0C?
0B?
0A?
0@?
0??
0>?
0=?
0<?
0;?
0:?
09?
1X"
1W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
1L"
1K"
0J"
0I"
0L=
0K=
0J=
0I=
0H=
0G=
0F=
0E=
0D=
0C=
0B=
0A=
0@=
0?=
0>=
0==
0}=
0|=
0{=
0z=
0y=
0x=
0w=
0v=
0u=
0t=
0s=
0r=
0q=
0p=
0o=
0n=
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
09*
0W)
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0E"
0D"
0C"
0H"
0G"
0F"
1</
1;/
0:/
09/
08/
07/
06/
05/
04/
03/
02/
01/
10/
1//
0./
0-/
1@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
14
13
02
01
0WE
0VE
0UE
0TE
0SE
0RE
0QE
0PE
0OE
0NE
0ME
0LE
0KE
0JE
0IE
0HE
1MA
1LA
1KA
1JA
1IA
1HA
1GA
1FA
1EA
1DA
1CA
1BA
1AA
1@A
1?A
1>A
0h?
0g?
0f?
0e?
0d?
0c?
0b?
0a?
0`?
0_?
0^?
0]?
0\?
0[?
0Z?
0Y?
0{C
0uC
0oC
0iC
0FC
0@C
0:C
04C
0oB
0iB
0cB
0\B
0^B
0:B
04B
0.B
0(B
0+B
0*@
1iH
1kH
1lH
1cH
1eH
1fH
1]H
1_H
1`H
1WH
1YH
1ZH
14H
16H
17H
1.H
10H
11H
1(H
1*H
1+H
1"H
1$H
1%H
1]G
1_G
1`G
1WG
1YG
1ZG
1QG
1SG
1TG
1KG
1MG
1NG
1(G
1*G
1+G
1"G
1$G
1%G
1zF
1|F
1}F
1tF
1vF
0r/
0sF
0\F
0^F
0`F
0bF
03G
05G
07G
09G
0hG
0jG
0lG
0nG
0?H
0AH
0CH
0EH
1&B
1lA
1nA
1pA
1rA
1[B
1DB
1EB
1GB
1IB
1xB
1zB
1|B
1~B
1OC
1QC
1SC
1UC
0_C
0`C
0*C
0+C
0SB
0TB
0XB
0KB
0|A
0}A
0xA
1IH
1HH
1PH
1GH
1QH
1FH
1SH
1rG
1qG
1yG
1pG
1zG
1oG
1|G
1=G
1<G
1DG
1;G
1EG
1:G
1GG
1fF
1eF
1mF
1dF
1nF
1cF
1pF
0qF
0XF
0oF
0HG
0FG
0}G
0{G
0TH
0RH
1iA
1SA
1@B
1YB
1UA
1WA
1YA
0ZB
0PB
0fB
0%@
0cA
0yA
01B
0)@
1UH
1~G
1IG
1rF
1hF
1~F
0yF
0YF
0JF
0LF
0NF
0PF
1,B
1jA
1PA
1aB
1AB
1]A
0^A
0QB
0lB
0$@
0OB
0_B
0`B
1&@
0dA
0zA
07B
0(@
1QF
1OF
1MF
1KF
1iF
1&G
0!G
0ZF
0?F
12B
1kA
1gB
1BB
1QA
0&C
07C
0"@
0eA
0RB
0rB
0#@
0{A
0=B
0'@
1>G
1OG
1SF
1jF
1,G
0'G
0WF
0@F
0JG
0/G
18B
1hA
1mB
1?B
1RA
12C
1uB
0'C
0=C
0!@
0[C
0lC
0|?
0fA
1?G
1UG
1sG
1&H
1TF
0AF
0!H
0dG
0PG
00G
1OA
1gC
1LC
18C
1vB
0(C
0CC
0~?
0\C
0rC
0{?
1@G
1[G
1tG
1,H
1JH
1[H
1UF
0hE
0VH
0;H
0'H
0eG
0VG
01G
1mC
1MC
1>C
1wB
0)C
0IC
0}?
0]C
0xC
0z?
1AG
1aG
1uG
12H
1KH
1aH
0"A
0(A
0\H
0<H
0-H
0fG
0\G
0.G
1sC
1NC
1DC
1tB
0^C
0~C
0y?
1vG
18H
1LH
1gH
0bH
0=H
03H
0cG
1yC
1KC
1MH
1mH
0hH
0:H
0gE
0fE
0eE
0dE
0cE
0bE
0aE
0`E
0_E
0^E
0]E
0\E
0[E
0ZE
0YE
0XE
1~H
1}H
1|H
1{H
1zH
1yH
1xH
1wH
1vH
1uH
1tH
1sH
1rH
1qH
1pH
1oH
0{E
0zE
0yE
0xE
0wE
0vE
0uE
0tE
0sE
0rE
0qE
0pE
0oE
0nE
0mE
0lE
0ED
0DD
0CD
0BD
0AD
0@D
0?D
0>D
0=D
0<D
0;D
0:D
09D
08D
07D
06D
07E
06E
05E
04E
03E
02E
01E
00E
0/E
0.E
0-E
0,E
0+E
0*E
0)E
0(E
0j/
0i/
0h/
0`/
0_/
0^/
0NK
0HK
0BK
0<K
0wJ
0qJ
0kJ
0eJ
0BJ
0<J
06J
00J
0kI
0eI
0_I
0YI
0[I
0GE
1jH
0fD
1MK
1OK
1QK
1dH
0gD
1GK
1IK
1KK
1^H
0hD
1AK
1CK
1EK
1XH
0iD
1;K
1=K
1?K
15H
0jD
1vJ
1xJ
1zJ
1/H
0kD
1pJ
1rJ
1tJ
1)H
0lD
1jJ
1lJ
1nJ
1#H
0mD
1dJ
1fJ
1hJ
1^G
0nD
1AJ
1CJ
1EJ
1XG
0oD
1;J
1=J
1?J
1RG
0pD
15J
17J
19J
1LG
0qD
1/J
11J
13J
1)G
0rD
1jI
1lI
1nI
1#G
0sD
1dI
1fI
1hI
1{F
0tD
1^I
1`I
1bI
1uF
0uD
1XI
1ZI
1\I
0@I
0[F
0BI
0]F
0DI
0_F
0FI
0aF
0uI
02G
0wI
04G
0yI
06G
0{I
08G
0LJ
0gG
0NJ
0iG
0PJ
0kG
0RJ
0mG
0#K
0>H
0%K
0@H
0'K
0BH
0)K
0DH
1WI
1?I
1AI
1CI
1EI
1tI
1vI
1xI
1zI
1KJ
1MJ
1OJ
1QJ
1"K
1$K
1&K
1(K
02K
03K
0[J
0\J
0&J
0'J
0OI
0PI
0KI
1-K
1NH
1,K
14K
1+K
15K
1OH
1*K
17K
1VJ
1wG
1UJ
1]J
1TJ
1^J
1xG
1SJ
1`J
1!J
1BG
1~I
1(J
1}I
1)J
1CG
1|I
1+J
1JI
1kF
1II
1QI
1HI
1RI
1lF
1GI
1TI
0UI
0SI
0BF
0,J
0*J
0DF
0aJ
0_J
0FF
08K
06K
0HF
1<I
1&I
1(I
1*I
1,I
06I
0LI
0aI
0FE
19K
1bJ
1-J
1VI
0.I
00I
02I
04I
1]I
1=I
1#I
0"J
02J
0CE
07I
0MI
0gI
0EE
15I
13I
11I
1/I
1cI
1>I
1$I
1.J
1qI
0#J
08J
0BE
0WJ
0gJ
0?E
08I
0NI
0mI
0DE
1iI
1;I
1%I
1cJ
1HJ
14J
1rI
0$J
0>J
0AE
0XJ
0mJ
0>E
0.K
0>K
0;E
09I
1"I
1:K
1}J
1iJ
1IJ
1:J
1sI
0%J
0DJ
0@E
0YJ
0sJ
0=E
0/K
0DK
0:E
1@K
1~J
1oJ
1JJ
1@J
1pI
0ZJ
0yJ
0<E
00K
0JK
09E
1FK
1!K
1uJ
1GJ
01K
0PK
08E
1LK
1|J
0'E
0&E
0%E
0$E
0#E
0"E
0!E
0~D
0}D
0|D
0{D
0zD
0yD
0xD
0wD
0vD
0-F
0,F
0+F
0*F
0)F
0(F
0'F
0&F
0%F
0$F
0#F
0"F
0!F
0~E
0}E
0|E
0UD
0TD
0SD
0RD
0QD
0PD
0OD
0ND
0MD
0LD
0KD
0JD
0ID
0HD
0GD
0FD
0eD
0dD
0cD
0bD
0aD
0`D
0_D
0^D
0]D
0\D
0[D
0ZD
0YD
0XD
0WD
0VD
1'A
0=F
0<F
0;F
0:F
09F
08F
07F
06F
05F
04F
03F
02F
01F
00F
0/F
0.F
0$A
1%A
05D
04D
03D
02D
01D
00D
0/D
0.D
0-D
0,D
0+D
0*D
0)D
0(D
0'D
0&D
0j@
0i@
0h@
0g@
0f@
0e@
0d@
0c@
0b@
0a@
0`@
0_@
0^@
0]@
0\@
0[@
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0\L
0[L
0ZL
0YL
0XL
0WL
0VL
0UL
0TL
0SL
0RL
0QL
0PL
0OL
0NL
0ML
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0j0
0i0
0h0
0g0
0f0
0e0
0d0
0c0
0b0
0a0
0`0
0_0
0^0
0]0
0\0
0[0
0z0
0y0
0x0
0w0
0v0
0u0
0t0
0s0
0r0
0q0
0p0
0o0
0n0
0m0
0l0
0k0
0,1
0+1
0*1
0)1
0(1
0'1
0&1
0%1
0$1
0#1
0"1
0!1
0~0
0}0
0|0
0{0
0<1
0;1
0:1
091
081
071
061
051
041
031
021
011
001
0/1
0.1
0-1
0L1
0K1
0J1
0I1
0H1
0G1
0F1
0E1
0D1
0C1
0B1
0A1
0@1
0?1
0>1
0=1
0\1
0[1
0Z1
0Y1
0X1
0W1
0V1
0U1
0T1
0S1
0R1
0Q1
0P1
0O1
0N1
0M1
0l1
0k1
0j1
0i1
0h1
0g1
0f1
0e1
0d1
0c1
0b1
0a1
0`1
0_1
0^1
0]1
0|1
0{1
0z1
0y1
0x1
0w1
0v1
0u1
0t1
0s1
0r1
0q1
0p1
0o1
0n1
0m1
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0P6
0O6
0N6
0M6
0L6
0K6
0J6
0I6
0H6
0G6
0F6
0E6
0D6
0C6
0B6
0A6
0`6
0_6
0^6
0]6
0\6
0p6
0o6
0n6
0m6
0l6
0k6
0j6
0i6
0h6
0g6
0f6
0e6
0d6
0c6
0b6
0a6
0"7
0!7
0~6
0}6
0|6
0{6
0z6
0y6
027
017
007
0/7
0.7
0-7
0,7
0+7
0*7
0)7
0(7
0'7
0&7
0%7
0$7
0#7
1p9
1r9
1t9
1j9
1l9
1n9
1d9
1f9
1h9
1^9
1`9
1b9
1;9
1=9
1?9
159
179
199
1/9
119
139
1)9
1+9
1-9
1d8
1f8
1h8
1^8
1`8
1b8
1X8
1Z8
1\8
1R8
1T8
1V8
1/8
118
138
1)8
1+8
1-8
1#8
1%8
1'8
1{7
1}7
0z7
0c7
0e7
0g7
0i7
0:8
0<8
0>8
0@8
0o8
0q8
0s8
0u8
0F9
0H9
0J9
0L9
1P9
1O9
1W9
1N9
1X9
1M9
1Z9
1y8
1x8
1"9
1w8
1#9
1v8
1%9
1D8
1C8
1K8
1B8
1L8
1A8
1N8
1m7
1l7
1t7
1k7
1u7
1j7
1w7
0x7
0_7
0v7
0O8
0M8
0&9
0$9
0[9
0Y9
1\9
1'9
1P8
1y7
1o7
1&8
0"8
0`7
0Q7
0S7
0U7
0W7
1X7
1V7
1T7
1R7
1p7
1,8
0(8
0a7
0F7
1E8
1U8
1Z7
1q7
128
0.8
0^7
0G7
0Q8
068
1F8
1[8
1z8
1,9
1[7
0H7
0(9
0k8
0W8
078
1G8
1a8
1{8
129
1Q9
1a9
1\7
0E7
0]9
0B9
0.9
0l8
0]8
088
1H8
1g8
1|8
189
1R9
1g9
0c9
0C9
049
0m8
0c8
058
1}8
1>9
1S9
1m9
0i9
0D9
0:9
0j8
1T9
1s9
0o9
0A9
0H<
0G<
0F<
0E<
0D<
0C<
0B<
0A<
0@<
0?<
0><
0=<
0<<
0;<
0:<
09<
00"
0/"
0."
03"
02"
01"
0m:
0l:
0k:
0C7
0B7
0A7
0@7
0?7
0>7
0=7
0<7
0;7
0:7
097
087
077
067
057
047
0c:
0b:
0a:
1q9
0?%
1k9
0@%
1e9
0A%
1_9
0B%
1<9
0C%
169
0D%
109
0E%
1*9
0F%
1e8
0G%
1_8
0H%
1Y8
0I%
1S8
0J%
108
0K%
1*8
0L%
1$8
0M%
1|7
0N%
0b7
0d7
0f7
0h7
098
0;8
0=8
0?8
0n8
0p8
0r8
0t8
0E9
0G9
0I9
0K9
1U9
1V9
1~8
1!9
1I8
1J8
1r7
1s7
0I7
0K7
0M7
0O7
0&:
0%:
0$:
0#:
0":
0!:
0~9
0}9
0|9
0{9
0z9
0y9
0x9
0w9
0v9
0u9
b0 /6
b0 06
00:
01:
0,:
0;:
0::
09:
b0 (:
b0 ):
04:
b0 <:
05:
06:
08:
0*:
0+:
0-:
0.:
0/:
10:
02:
03:
07:
0u/
0}!
0+"
0*"
0,"
0v/
0<"
0;"
0:"
0B"
0A"
0@"
0I0
0H0
0G0
0F0
0E0
0D0
0C0
0B0
0A0
0@0
0?0
0>0
0=0
0<0
0;0
0:0
090
080
070
060
050
040
030
020
010
000
0/0
0.0
0-0
0,0
0+0
0*0
0&"
0%"
0-"
0|!
0~!
0!"
0""
0#"
0X>
0S>
0N>
0F>
0A>
0p>
0\>
0`>
0d>
0h>
0l>
0J>
0B>
0O>
0T>
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0-;
0,;
0+;
0#;
0";
0!;
09"
08"
07"
0w:
0v:
0u:
0u;
0t;
0s;
0r;
0q;
0p;
0o;
0n;
0m;
0l;
0k;
0j;
0i;
0h;
0g;
0f;
0D;
0C;
0B;
0A;
0@;
0?;
0>;
0=;
0<;
0;;
0:;
09;
08;
07;
06;
05;
0?"
0>"
0="
0':
0)0
0("
0P)
#50
0x!
0u!
#100
1x!
1u!
b10 z!
#150
0x!
0u!
#200
1x!
1u!
b11 z!
#201
0y!
0w!
0U-
1&*
1I*
#250
0x!
0u!
#300
1x!
1u!
1\*
b10000000000000000000000000000011 o*
b0 p*
b1 p*
b10 p*
1J.
1M/
1N/
1Y/
1Z/
z,=
z-=
z.=
z/=
z0=
z1=
z2=
z3=
z4=
z5=
z6=
z7=
z8=
z9=
z:=
z;=
zDN
zEN
zFN
zGN
zHN
zIN
zJN
zKN
zLN
zMN
zNN
zON
zPN
zQN
zRN
zSN
b10000000000000000000000000000011 FO
b0 GO
b1 GO
b10 GO
b100 z!
#301
z4N
z5N
z6N
z7N
z8N
z9N
z:N
z;N
z<N
z=N
z>N
z?N
z@N
zAN
zBN
zCN
zz<
z{<
z|<
z}<
z~<
z!=
z"=
z#=
z$=
z%=
z&=
z'=
z(=
z)=
z*=
z+=
1?/
1@/
1K/
1L/
1G.
1Y*
1=%
1d-
1'.
1&.
1y-
1x-
z\:
z[:
zZ:
zY:
zX:
zW:
zV:
zU:
zT:
zS:
zR:
zQ:
zP:
zO:
zN:
zM:
z#L
z"L
z!L
z~K
z}K
z|K
z{K
zzK
zyK
zxK
zwK
zvK
zuK
ztK
zsK
zrK
0a+
0c+
0-%
1`+
1E+
0K+
1@+
1,%
07.
16.
1@&
0&*
1%*
07*
06*
0+*
0**
1h.
1/
0X"
0W"
0L"
0K"
0I*
1H*
1B7
1K=
0$8
1M%
1d7
0</
0;/
00/
0//
0@
0?
04
03
1W)
1r/
1Q&
1P&
1E&
1D&
1P6
1O6
1`6
1_6
1p6
1o6
1"7
1!7
127
117
1:#
19#
0#8
0%8
0M%
0|7
1N%
1b7
1"8
1e7
0k7
0s7
1`7
1L%
1H<
1G<
00:
1*:
1+:
b110 ):
1|!
1~!
1A"
1@"
1("
1P)
1F>
1A>
1B>
1U-
1'*
19"
18"
17"
1,;
1+;
1w:
1v:
1u:
1J*
#350
0x!
0u!
#400
1x!
1u!
1[*
0\*
1]*
b0 p*
b1 p*
b10 p*
0J.
0M/
0N/
0Y/
0Z/
1{:
1|:
1}:
12;
13;
1Y<
1Z<
1^=
1D>
1H>
b0 GO
b1 GO
b10 GO
b101 z!
#401
1G>
1C>
1[=
1W<
1X<
1.;
1/;
1x:
1y:
1z:
0?/
0@/
0K/
0L/
0G.
1X*
0Y*
1Z*
1\'
1]'
10O
1>%
0=%
1<%
0d-
0'.
0&.
0y-
0x-
1`&
1_&
1^&
1h&
1g&
1;'
1:'
1Z'
0h+
0j+
0,%
1a+
1c+
1-%
1^)
0\+
1.%
1B+
0`+
0E+
1f+
1F+
0P+
1K+
0S+
0@+
1A+
1+%
1P+
1j+
1,%
0f+
0A+
0+%
18.
17.
1_M
1x?
1w?
1DL
1CL
1;L
1:L
19L
0@&
1i.
0h.
1g.
10
0/
1.
0B7
0K=
0MA
0LA
1h?
1g?
1.B
11B
1)@
1(B
1+B
1*@
1#8
1%8
1M%
0"8
0e7
0&B
0lA
0,B
0nA
1yA
1xA
1}A
1k7
0`7
0SA
0iA
0jA
1zA
17B
1(@
0)@
1cA
0L%
0PA
02B
0kA
1{A
1=B
1'@
1OB
1_B
1`B
0&@
1dA
08B
0hA
1gE
1fE
0{F
1tD
0^I
0`I
0bI
1FE
0uF
1uD
0XI
0ZI
0\I
1GE
1@I
1[F
1BI
1]F
0lF
0HI
0RI
0GI
0TI
1UI
1SI
0VI
1.I
0/I
1UD
1TD
1eD
1dD
0Q&
0P&
0E&
0D&
0:#
09#
0P6
0O6
0`6
0_6
0p6
0o6
0"7
0!7
027
017
1$8
0M%
1|7
0N%
0b7
0d7
1s7
0H<
0G<
b0 ):
0*:
0+:
10:
0A"
0@"
0|!
0~!
0F>
0A>
0("
0P)
0U-
0B>
09"
08"
07"
0,;
0+;
0w:
0v:
0u:
#450
0x!
0u!
#500
1x!
1u!
b0 p*
b1 p*
b10 p*
1I.
1J.
1K.
1z.
1|.
1t/
0{:
0|:
0}:
02;
03;
0Y<
0Z<
0^=
0D>
0H>
1?L
1@L
1AL
1JL
1KL
1rM
12O
b0 GO
b1 GO
b10 GO
b110 z!
#501
11O
1oM
1FL
1GL
1<L
1=L
1>L
0G>
0C>
0[=
0W<
0X<
0.;
0/;
0x:
0y:
0z:
1s/
1w.
1y.
1F.
1G.
1H.
1