Fitter report for sdram_naked
Fri Mar 13 10:41:02 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. Dual Purpose and Dedicated Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. PLL Summary
 20. PLL Usage
 21. I/O Assignment Warnings
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Mar 13 10:41:02 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; sdram_naked                                 ;
; Top-level Entity Name              ; sdram_naked                                 ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL016YU256C8G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 484 / 15,408 ( 3 % )                        ;
;     Total combinational functions  ; 393 / 15,408 ( 3 % )                        ;
;     Dedicated logic registers      ; 299 / 15,408 ( 2 % )                        ;
; Total registers                    ; 355                                         ;
; Total pins                         ; 42 / 163 ( 26 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 516,096 ( 0 % )                         ;
; Embedded Multiplier 9-bit elements ; 0 / 112 ( 0 % )                             ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL016YU256C8G                       ;                                       ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                              ; Action          ; Operation        ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                         ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------+------------------+-----------------------+
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[0]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[1]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[2]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[3]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[4]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[5]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[6]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[7]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[8]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[9]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[10]~output                                                                    ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_addr_o[11]~output                                                                    ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]~_Duplicate_1   ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_we_n_o~output                                                                        ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]~_Duplicate_1   ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_cas_n_o~output                                                                       ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]~_Duplicate_1   ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_ras_n_o~output                                                                       ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_cs_n_o~output                                                                        ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; Inverted        ; Register Packing ; Fast Output Register assignment        ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[0]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[1]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[2]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[3]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[4]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[5]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[6]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[7]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]~_Duplicate_1  ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[9]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]~_Duplicate_1 ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[12]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Duplicated      ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]~_Duplicate_1 ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dq_io[13]~output                                                                     ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dqm_o[0]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; Packed Register ; Register Packing ; Fast Output Register assignment        ; Q         ;                ; sdr_dqm_o[1]~output                                                                      ; I                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[0]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[1]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[2]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[3]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[4]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[5]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[6]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[7]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9         ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[9]~output                                                                      ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10        ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[12]~output                                                                     ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Duplicated      ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11        ; Q                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Packed Register ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ; sdr_dq_io[13]~output                                                                     ; OE               ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; Inverted        ; Register Packing ; Fast Output Enable Register assignment ; Q         ;                ;                                                                                          ;                  ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[0]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[1]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[2]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[3]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[4]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[5]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[6]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[7]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[8]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[9]~input                                                                       ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[10]~input                                                                      ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[11]~input                                                                      ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[12]~input                                                                      ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[13]~input                                                                      ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[14]~input                                                                      ; O                ;                       ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; Packed Register ; Register Packing ; Fast Input Register assignment         ; Q         ;                ; sdr_dq_io[15]~input                                                                      ; O                ;                       ;
+-----------------------------------------------------------------------------------+-----------------+------------------+----------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                       ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+
; Name                        ; Ignored Entity               ; Ignored From ; Ignored To       ; Ignored Value ; Ignored Source             ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+
; Location                    ;                              ;              ; clk              ; PIN_E1        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[0]           ; PIN_B1        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[1]           ; PIN_C2        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[2]           ; PIN_D1        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[3]           ; PIN_G2        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[4]           ; PIN_G1        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[5]           ; PIN_J2        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[6]           ; PIN_J1        ; QSF Assignment             ;
; Location                    ;                              ;              ; led[7]           ; PIN_M6        ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; clk              ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[0]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[1]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[2]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[3]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[4]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[5]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[6]           ; 2.5 V         ; QSF Assignment             ;
; I/O Standard                ; sdram_naked                  ;              ; led[7]           ; 2.5 V         ; QSF Assignment             ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[0]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[10]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[11]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[12]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[13]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[14]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[15]~reg0 ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[1]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[2]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[3]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[4]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[5]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[6]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[7]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[8]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Input Register         ; sdram_new_sdram_controller_0 ;              ; za_data[9]~reg0  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[0]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[12]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[13]       ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[1]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[2]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[3]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[4]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[5]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[6]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[7]        ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_new_sdram_controller_0 ;              ; m_data[9]        ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+------------------------------+--------------+------------------+---------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 836 ) ; 0.00 % ( 0 / 836 )         ; 0.00 % ( 0 / 836 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 836 ) ; 0.00 % ( 0 / 836 )         ; 0.00 % ( 0 / 836 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 822 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/output_files/sdram_naked.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 484 / 15,408 ( 3 % ) ;
;     -- Combinational with no register       ; 185                  ;
;     -- Register only                        ; 91                   ;
;     -- Combinational with a register        ; 208                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 214                  ;
;     -- 3 input functions                    ; 106                  ;
;     -- <=2 input functions                  ; 73                   ;
;     -- Register only                        ; 91                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 368                  ;
;     -- arithmetic mode                      ; 25                   ;
;                                             ;                      ;
; Total registers*                            ; 355 / 16,148 ( 2 % ) ;
;     -- Dedicated logic registers            ; 299 / 15,408 ( 2 % ) ;
;     -- I/O registers                        ; 56 / 740 ( 8 % )     ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 44 / 963 ( 5 % )     ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 42 / 163 ( 26 % )    ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; M9Ks                                        ; 0 / 56 ( 0 % )       ;
; Total block memory bits                     ; 0 / 516,096 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 516,096 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 112 ( 0 % )      ;
; PLLs                                        ; 1 / 4 ( 25 % )       ;
; Global signals                              ; 4                    ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 0.9% / 1.0% / 0.7%   ;
; Peak interconnect usage (total/H/V)         ; 4.2% / 5.1% / 3.3%   ;
; Maximum fan-out                             ; 256                  ;
; Highest non-global fan-out                  ; 137                  ;
; Total fan-out                               ; 2654                 ;
; Average fan-out                             ; 2.79                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+----------------------------------------------+---------------------+--------------------------------+
; Statistic                                    ; Top                 ; hard_block:auto_generated_inst ;
+----------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                 ; Low                 ; Low                            ;
;                                              ;                     ;                                ;
; Total logic elements                         ; 484 / 15408 ( 3 % ) ; 0 / 15408 ( 0 % )              ;
;     -- Combinational with no register        ; 185                 ; 0                              ;
;     -- Register only                         ; 91                  ; 0                              ;
;     -- Combinational with a register         ; 208                 ; 0                              ;
;                                              ;                     ;                                ;
; Logic element usage by number of LUT inputs  ;                     ;                                ;
;     -- 4 input functions                     ; 214                 ; 0                              ;
;     -- 3 input functions                     ; 106                 ; 0                              ;
;     -- <=2 input functions                   ; 73                  ; 0                              ;
;     -- Register only                         ; 91                  ; 0                              ;
;                                              ;                     ;                                ;
; Logic elements by mode                       ;                     ;                                ;
;     -- normal mode                           ; 368                 ; 0                              ;
;     -- arithmetic mode                       ; 25                  ; 0                              ;
;                                              ;                     ;                                ;
; Total registers                              ; 355                 ; 0                              ;
;     -- Dedicated logic registers             ; 299 / 15408 ( 2 % ) ; 0 / 15408 ( 0 % )              ;
;     -- I/O registers                         ; 112                 ; 0                              ;
;                                              ;                     ;                                ;
; Total LABs:  partially or completely used    ; 44 / 963 ( 5 % )    ; 0 / 963 ( 0 % )                ;
;                                              ;                     ;                                ;
; Virtual pins                                 ; 0                   ; 0                              ;
; I/O pins                                     ; 42                  ; 0                              ;
; Embedded Multiplier 9-bit elements           ; 0 / 112 ( 0 % )     ; 0 / 112 ( 0 % )                ;
; Total memory bits                            ; 0                   ; 0                              ;
; Total RAM block bits                         ; 0                   ; 0                              ;
; PLL                                          ; 0 / 4 ( 0 % )       ; 1 / 4 ( 25 % )                 ;
; Clock control block                          ; 1 / 24 ( 4 % )      ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry        ; 29 / 336 ( 8 % )    ; 0 / 336 ( 0 % )                ;
; Double Data Rate I/O output enable circuitry ; 11 / 336 ( 3 % )    ; 0 / 336 ( 0 % )                ;
;                                              ;                     ;                                ;
; Connections                                  ;                     ;                                ;
;     -- Input Connections                     ; 388                 ; 2                              ;
;     -- Registered Input Connections          ; 337                 ; 0                              ;
;     -- Output Connections                    ; 18                  ; 372                            ;
;     -- Registered Output Connections         ; 0                   ; 0                              ;
;                                              ;                     ;                                ;
; Internal Connections                         ;                     ;                                ;
;     -- Total Connections                     ; 2645                ; 383                            ;
;     -- Registered Connections                ; 1577                ; 0                              ;
;                                              ;                     ;                                ;
; External Connections                         ;                     ;                                ;
;     -- Top                                   ; 32                  ; 374                            ;
;     -- hard_block:auto_generated_inst        ; 374                 ; 0                              ;
;                                              ;                     ;                                ;
; Partition Interface                          ;                     ;                                ;
;     -- Input Ports                           ; 3                   ; 2                              ;
;     -- Output Ports                          ; 23                  ; 4                              ;
;     -- Bidir Ports                           ; 16                  ; 0                              ;
;                                              ;                     ;                                ;
; Registered Ports                             ;                     ;                                ;
;     -- Registered Input Ports                ; 0                   ; 0                              ;
;     -- Registered Output Ports               ; 0                   ; 0                              ;
;                                              ;                     ;                                ;
; Port Connectivity                            ;                     ;                                ;
;     -- Input Ports driven by GND             ; 0                   ; 0                              ;
;     -- Output Ports driven by GND            ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC             ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Input Ports with no Source            ; 0                   ; 0                              ;
;     -- Output Ports with no Source           ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout            ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout           ; 0                   ; 0                              ;
+----------------------------------------------+---------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk_50     ; M15   ; 5        ; 41           ; 15           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; rst_n      ; D15   ; 6        ; 41           ; 24           ; 0            ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; uart_rxd_i ; R1    ; 2        ; 0            ; 4            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; sdr_addr_o[0]  ; D8    ; 8        ; 14           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[10] ; C6    ; 8        ; 11           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[11] ; C11   ; 7        ; 37           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[1]  ; E6    ; 8        ; 7            ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[2]  ; D6    ; 8        ; 5            ; 29           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[3]  ; D9    ; 7        ; 23           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[4]  ; E9    ; 7        ; 21           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[5]  ; D11   ; 7        ; 39           ; 29           ; 28           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[6]  ; F9    ; 7        ; 26           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[7]  ; E11   ; 7        ; 32           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[8]  ; C14   ; 7        ; 39           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_addr_o[9]  ; E10   ; 7        ; 32           ; 29           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba_o[0]    ; E8    ; 8        ; 14           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ba_o[1]    ; E7    ; 8        ; 7            ; 29           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cas_n_o    ; C9    ; 7        ; 23           ; 29           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cke_o      ; A10   ; 7        ; 26           ; 29           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_clk_o      ; B10   ; 7        ; 26           ; 29           ; 28           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_cs_n_o     ; A2    ; 8        ; 3            ; 29           ; 14           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm_o[0]   ; C8    ; 8        ; 14           ; 29           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_dqm_o[1]   ; A11   ; 7        ; 30           ; 29           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_ras_n_o    ; A3    ; 8        ; 3            ; 29           ; 28           ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdr_we_n_o     ; B3    ; 8        ; 1            ; 29           ; 0            ; yes             ; no                     ; yes           ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_txd_o     ; T2    ; 3        ; 5            ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+
; sdr_dq_io[0]  ; A6    ; 8        ; 9            ; 29           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe               ;
; sdr_dq_io[10] ; B14   ; 7        ; 35           ; 29           ; 7            ; 0                     ; 3                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; sdr_dq_io[11] ; A13   ; 7        ; 28           ; 29           ; 7            ; 0                     ; 3                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; sdr_dq_io[12] ; A14   ; 7        ; 35           ; 29           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ;
; sdr_dq_io[13] ; A12   ; 7        ; 32           ; 29           ; 21           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ;
; sdr_dq_io[14] ; B13   ; 7        ; 37           ; 29           ; 21           ; 0                     ; 3                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; sdr_dq_io[15] ; B12   ; 7        ; 32           ; 29           ; 28           ; 0                     ; 3                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; sdr_dq_io[1]  ; A5    ; 8        ; 5            ; 29           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ;
; sdr_dq_io[2]  ; B7    ; 8        ; 11           ; 29           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ;
; sdr_dq_io[3]  ; B5    ; 8        ; 5            ; 29           ; 14           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ;
; sdr_dq_io[4]  ; B6    ; 8        ; 9            ; 29           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ;
; sdr_dq_io[5]  ; A4    ; 8        ; 3            ; 29           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ;
; sdr_dq_io[6]  ; A7    ; 8        ; 11           ; 29           ; 0            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ;
; sdr_dq_io[7]  ; B4    ; 8        ; 3            ; 29           ; 7            ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ;
; sdr_dq_io[8]  ; A15   ; 7        ; 28           ; 29           ; 14           ; 0                     ; 3                  ; no     ; yes            ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ;
; sdr_dq_io[9]  ; B11   ; 7        ; 30           ; 29           ; 21           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L4n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L6p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R16n, nCEO           ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T12n, DATA2          ; Use as regular IO        ; sdr_ba_o[0]             ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T11p, DATA4          ; Use as regular IO        ; sdr_dq_io[2]            ; Dual Purpose Pin          ;
; E7       ; DATA5                       ; Use as regular IO        ; sdr_ba_o[1]             ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6           ; Use as regular IO        ; sdr_addr_o[1]           ; Dual Purpose Pin          ;
; A5       ; DATA7                       ; Use as regular IO        ; sdr_dq_io[1]            ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 4 / 12 ( 33 % )  ; 2.5V          ; --           ;
; 2        ; 1 / 18 ( 6 % )   ; 2.5V          ; --           ;
; 3        ; 1 / 25 ( 4 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 1 / 20 ( 5 % )   ; 2.5V          ; --           ;
; 6        ; 2 / 14 ( 14 % )  ; 2.5V          ; --           ;
; 7        ; 20 / 24 ( 83 % ) ; 2.5V          ; --           ;
; 8        ; 18 / 23 ( 78 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 356        ; 8        ; sdr_cs_n_o                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 358        ; 8        ; sdr_ras_n_o                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 354        ; 8        ; sdr_dq_io[5]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 349        ; 8        ; sdr_dq_io[1]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 339        ; 8        ; sdr_dq_io[0]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 334        ; 8        ; sdr_dq_io[6]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 321        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 319        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 307        ; 7        ; sdr_cke_o                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 296        ; 7        ; sdr_dqm_o[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 292        ; 7        ; sdr_dq_io[13]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 300        ; 7        ; sdr_dq_io[11]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 284        ; 7        ; sdr_dq_io[12]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 301        ; 7        ; sdr_dq_io[8]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 359        ; 8        ; sdr_we_n_o                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 355        ; 8        ; sdr_dq_io[7]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 351        ; 8        ; sdr_dq_io[3]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 340        ; 8        ; sdr_dq_io[4]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 335        ; 8        ; sdr_dq_io[2]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 322        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 320        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 308        ; 7        ; sdr_clk_o                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 297        ; 7        ; sdr_dq_io[9]                                              ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 293        ; 7        ; sdr_dq_io[15]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 282        ; 7        ; sdr_dq_io[14]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 285        ; 7        ; sdr_dq_io[10]                                             ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 241        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 9          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 362        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 338        ; 8        ; sdr_addr_o[10]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 329        ; 8        ; sdr_dqm_o[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 309        ; 7        ; sdr_cas_n_o                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 281        ; 7        ; sdr_addr_o[11]                                            ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 274        ; 7        ; sdr_addr_o[8]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 271        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 270        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 13         ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 363        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 352        ; 8        ; sdr_addr_o[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 330        ; 8        ; sdr_addr_o[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 310        ; 7        ; sdr_addr_o[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 278        ; 7        ; sdr_addr_o[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 279        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 275        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 261        ; 6        ; rst_n                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 260        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 39         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ; 38         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 348        ; 8        ; sdr_addr_o[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 345        ; 8        ; sdr_ba_o[1]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 332        ; 8        ; sdr_ba_o[0]                                               ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 315        ; 7        ; sdr_addr_o[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 290        ; 7        ; sdr_addr_o[9]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 289        ; 7        ; sdr_addr_o[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 226        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 225        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 19         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 333        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 306        ; 7        ; sdr_addr_o[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 237        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F14      ; 257        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 240        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 239        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G2       ; 24         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 269        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 230        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 231        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 235        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 234        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 30         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 31         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 34         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 33         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 32         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 229        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 228        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 227        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 37         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 36         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 35         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 221        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 222        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 220        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 217        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 216        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 55         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 72         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 77         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 48         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ; 138        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 150        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ; 179        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 215        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 214        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 58         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 57         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 78         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 128        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 139        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 153        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 173        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 203        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 194        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 208        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L16      ; 204        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 41         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 40         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 106        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 131        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 140        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 164        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 174        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 224        ; 5        ; clk_50                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 223        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 76         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 75         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 104        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 105        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 132        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 141        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 165        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 155        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 181        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 191        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 190        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 83         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 82         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 133        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 154        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 168        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 171        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 182        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 183        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 81         ; 2        ; uart_rxd_i                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 95         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 102        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 134        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 136        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 145        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 147        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 156        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 172        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 184        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 101        ; 3        ; uart_txd_o                                                ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 96         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T4       ; 103        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 122        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 127        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 135        ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 137        ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 146        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 149        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 157        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 166        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 167        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; Name                          ; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|pll1 ;
+-------------------------------+--------------------------------------------------------------------------------------------+
; SDC pin name                  ; ip_pll_sdram0|altpll_component|auto_generated|pll1                                         ;
; PLL mode                      ; Normal                                                                                     ;
; Compensate clock              ; clock0                                                                                     ;
; Compensated input/output pins ; --                                                                                         ;
; Switchover type               ; --                                                                                         ;
; Input frequency 0             ; 50.0 MHz                                                                                   ;
; Input frequency 1             ; --                                                                                         ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                   ;
; Nominal VCO frequency         ; 600.0 MHz                                                                                  ;
; VCO post scale K counter      ; 2                                                                                          ;
; VCO frequency control         ; Auto                                                                                       ;
; VCO phase shift step          ; 208 ps                                                                                     ;
; VCO multiply                  ; --                                                                                         ;
; VCO divide                    ; --                                                                                         ;
; Freq min lock                 ; 25.0 MHz                                                                                   ;
; Freq max lock                 ; 54.18 MHz                                                                                  ;
; M VCO Tap                     ; 6                                                                                          ;
; M Initial                     ; 1                                                                                          ;
; M value                       ; 12                                                                                         ;
; N value                       ; 1                                                                                          ;
; Charge pump current           ; setting 1                                                                                  ;
; Loop filter resistance        ; setting 27                                                                                 ;
; Loop filter capacitance       ; setting 0                                                                                  ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                         ;
; Bandwidth type                ; Medium                                                                                     ;
; Real time reconfigurable      ; Off                                                                                        ;
; Scan chain MIF file           ; --                                                                                         ;
; Preserve PLL counter order    ; Off                                                                                        ;
; PLL location                  ; PLL_2                                                                                      ;
; Inclk0 signal                 ; clk_50                                                                                     ;
; Inclk1 signal                 ; --                                                                                         ;
; Inclk0 signal type            ; Dedicated Pin                                                                              ;
; Inclk1 signal type            ; --                                                                                         ;
+-------------------------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; Name                                                                                                   ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                              ;
+--------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 2    ; 5   ; 20.0 MHz         ; 0 (0 ps)       ; 1.50 (208 ps)    ; 50/50      ; C0      ; 30            ; 15/15 Even ; --            ; 1       ; 6       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ;
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 3    ; 1   ; 150.0 MHz        ; 0 (0 ps)       ; 11.25 (208 ps)   ; 50/50      ; C1      ; 4             ; 2/2 Even   ; --            ; 1       ; 6       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ;
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[3] ; clock3       ; 3    ; 1   ; 150.0 MHz        ; -68 (-1250 ps) ; 11.25 (208 ps)   ; 50/50      ; C2      ; 4             ; 2/2 Even   ; --            ; 1       ; 0       ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[3] ;
+--------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------+


+-------------------------------------------------------+
; I/O Assignment Warnings                               ;
+----------------+--------------------------------------+
; Pin Name       ; Reason                               ;
+----------------+--------------------------------------+
; sdr_clk_o      ; Missing drive strength and slew rate ;
; sdr_cs_n_o     ; Missing drive strength and slew rate ;
; sdr_cke_o      ; Missing drive strength and slew rate ;
; sdr_ras_n_o    ; Missing drive strength and slew rate ;
; sdr_cas_n_o    ; Missing drive strength and slew rate ;
; sdr_we_n_o     ; Missing drive strength and slew rate ;
; sdr_dqm_o[0]   ; Missing drive strength and slew rate ;
; sdr_dqm_o[1]   ; Missing drive strength and slew rate ;
; sdr_ba_o[0]    ; Missing drive strength and slew rate ;
; sdr_ba_o[1]    ; Missing drive strength and slew rate ;
; sdr_addr_o[0]  ; Missing drive strength and slew rate ;
; sdr_addr_o[1]  ; Missing drive strength and slew rate ;
; sdr_addr_o[2]  ; Missing drive strength and slew rate ;
; sdr_addr_o[3]  ; Missing drive strength and slew rate ;
; sdr_addr_o[4]  ; Missing drive strength and slew rate ;
; sdr_addr_o[5]  ; Missing drive strength and slew rate ;
; sdr_addr_o[6]  ; Missing drive strength and slew rate ;
; sdr_addr_o[7]  ; Missing drive strength and slew rate ;
; sdr_addr_o[8]  ; Missing drive strength and slew rate ;
; sdr_addr_o[9]  ; Missing drive strength and slew rate ;
; sdr_addr_o[10] ; Missing drive strength and slew rate ;
; sdr_addr_o[11] ; Missing drive strength and slew rate ;
; uart_txd_o     ; Missing drive strength and slew rate ;
; sdr_dq_io[0]   ; Missing drive strength and slew rate ;
; sdr_dq_io[1]   ; Missing drive strength and slew rate ;
; sdr_dq_io[2]   ; Missing drive strength and slew rate ;
; sdr_dq_io[3]   ; Missing drive strength and slew rate ;
; sdr_dq_io[4]   ; Missing drive strength and slew rate ;
; sdr_dq_io[5]   ; Missing drive strength and slew rate ;
; sdr_dq_io[6]   ; Missing drive strength and slew rate ;
; sdr_dq_io[7]   ; Missing drive strength and slew rate ;
; sdr_dq_io[8]   ; Missing drive strength and slew rate ;
; sdr_dq_io[9]   ; Missing drive strength and slew rate ;
; sdr_dq_io[10]  ; Missing drive strength and slew rate ;
; sdr_dq_io[11]  ; Missing drive strength and slew rate ;
; sdr_dq_io[12]  ; Missing drive strength and slew rate ;
; sdr_dq_io[13]  ; Missing drive strength and slew rate ;
; sdr_dq_io[14]  ; Missing drive strength and slew rate ;
; sdr_dq_io[15]  ; Missing drive strength and slew rate ;
+----------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                               ; Entity Name                                     ; Library Name ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |sdram_naked                                                                                                   ; 484 (1)     ; 299 (0)                   ; 56 (56)       ; 0           ; 0    ; 0            ; 0       ; 0         ; 42   ; 0            ; 185 (1)      ; 91 (0)            ; 208 (0)          ; |sdram_naked                                                                                                                                                                      ; sdram_naked                                     ; work         ;
;    |ip_pll_sdram:ip_pll_sdram0|                                                                                ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |sdram_naked|ip_pll_sdram:ip_pll_sdram0                                                                                                                                           ; ip_pll_sdram                                    ; work         ;
;       |altpll:altpll_component|                                                                                ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |sdram_naked|ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component                                                                                                                   ; altpll                                          ; work         ;
;          |ip_pll_sdram_altpll:auto_generated|                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |sdram_naked|ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated                                                                                ; ip_pll_sdram_altpll                             ; work         ;
;    |sdram:sdram0|                                                                                              ; 232 (0)     ; 121 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (0)      ; 30 (0)            ; 91 (0)           ; |sdram_naked|sdram:sdram0                                                                                                                                                         ; sdram                                           ; sdram        ;
;       |altera_reset_controller:rst_controller|                                                                 ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |sdram_naked|sdram:sdram0|altera_reset_controller:rst_controller                                                                                                                  ; altera_reset_controller                         ; sdram        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |sdram_naked|sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                       ; altera_reset_synchronizer                       ; sdram        ;
;       |sdram_new_sdram_controller_0:new_sdram_controller_0|                                                    ; 229 (186)   ; 118 (88)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 111 (103)    ; 28 (7)            ; 90 (77)          ; |sdram_naked|sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0                                                                                                     ; sdram_new_sdram_controller_0                    ; sdram        ;
;          |sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module| ; 44 (44)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 21 (21)           ; 15 (15)          ; |sdram_naked|sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module ; sdram_new_sdram_controller_0_input_efifo_module ; sdram        ;
;    |sdram_naked_master:sdram_naked_master0|                                                                    ; 61 (61)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 1 (1)             ; 52 (52)          ; |sdram_naked|sdram_naked_master:sdram_naked_master0                                                                                                                               ; sdram_naked_master                              ; work         ;
;    |wb32_avalon16:wb32_avalon16|                                                                               ; 126 (126)   ; 94 (94)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (30)      ; 51 (51)           ; 45 (45)          ; |sdram_naked|wb32_avalon16:wb32_avalon16                                                                                                                                          ; wb32_avalon16                                   ; work         ;
;    |wb_conmax_top:wb_conmax_top0|                                                                              ; 37 (0)      ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 35 (0)           ; |sdram_naked|wb_conmax_top:wb_conmax_top0                                                                                                                                         ; wb_conmax_top                                   ; work         ;
;       |wb_conmax_master_if:m0|                                                                                 ; 35 (35)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 34 (34)          ; |sdram_naked|wb_conmax_top:wb_conmax_top0|wb_conmax_master_if:m0                                                                                                                  ; wb_conmax_master_if                             ; work         ;
;       |wb_conmax_slave_if:s0|                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |sdram_naked|wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s0                                                                                                                   ; wb_conmax_slave_if                              ; work         ;
;       |wb_conmax_slave_if:s1|                                                                                  ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |sdram_naked|wb_conmax_top:wb_conmax_top0|wb_conmax_slave_if:s1                                                                                                                   ; wb_conmax_slave_if                              ; work         ;
;    |wishbone_uart_lite:wishbone_uart_lite0|                                                                    ; 60 (60)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (34)      ; 8 (8)             ; 18 (18)          ; |sdram_naked|wishbone_uart_lite:wishbone_uart_lite0                                                                                                                               ; wishbone_uart_lite                              ; work         ;
+----------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE     ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+
; sdr_clk_o      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdr_cs_n_o     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_cke_o      ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdr_ras_n_o    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_cas_n_o    ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_we_n_o     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_dqm_o[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_dqm_o[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_ba_o[0]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdr_ba_o[1]    ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdr_addr_o[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; sdr_addr_o[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --       ;
; uart_rxd_i     ; Input    ; --            ; --            ; --                    ; --       ; --       ;
; uart_txd_o     ; Output   ; --            ; --            ; --                    ; --       ; --       ;
; sdr_dq_io[0]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[1]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[2]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[3]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[4]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[5]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[6]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[7]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[8]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; --       ; --       ;
; sdr_dq_io[9]   ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[10]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; --       ; --       ;
; sdr_dq_io[11]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; --       ; --       ;
; sdr_dq_io[12]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[13]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; (0) 0 ps ; (0) 0 ps ;
; sdr_dq_io[14]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; --       ; --       ;
; sdr_dq_io[15]  ; Bidir    ; --            ; --            ; (0) 0 ps              ; --       ; --       ;
; rst_n          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --       ;
; clk_50         ; Input    ; --            ; --            ; --                    ; --       ; --       ;
+----------------+----------+---------------+---------------+-----------------------+----------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                           ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                        ; Pad To Core Index ; Setting ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+
; uart_rxd_i                                                                                                 ;                   ;         ;
; sdr_dq_io[0]                                                                                               ;                   ;         ;
; sdr_dq_io[1]                                                                                               ;                   ;         ;
; sdr_dq_io[2]                                                                                               ;                   ;         ;
; sdr_dq_io[3]                                                                                               ;                   ;         ;
; sdr_dq_io[4]                                                                                               ;                   ;         ;
; sdr_dq_io[5]                                                                                               ;                   ;         ;
; sdr_dq_io[6]                                                                                               ;                   ;         ;
; sdr_dq_io[7]                                                                                               ;                   ;         ;
; sdr_dq_io[8]                                                                                               ;                   ;         ;
; sdr_dq_io[9]                                                                                               ;                   ;         ;
; sdr_dq_io[10]                                                                                              ;                   ;         ;
; sdr_dq_io[11]                                                                                              ;                   ;         ;
; sdr_dq_io[12]                                                                                              ;                   ;         ;
; sdr_dq_io[13]                                                                                              ;                   ;         ;
; sdr_dq_io[14]                                                                                              ;                   ;         ;
; sdr_dq_io[15]                                                                                              ;                   ;         ;
; rst_n                                                                                                      ;                   ;         ;
;      - ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|pll_lock_sync ; 0                 ; 6       ;
;      - reset_n~0                                                                                           ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_ack_o~0                                                        ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_we_r~0                                                         ; 0                 ; 6       ;
;      - sdram_naked_master:sdram_naked_master0|state~25                                                     ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|rdata[0]~0                                                              ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~0                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~1                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~2                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~3                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~4                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~5                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~6                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~7                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|wishbone_data_r~8                                                       ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|rdata[16]~1                                                             ; 0                 ; 6       ;
;      - wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]~12                                          ; 0                 ; 6       ;
;      - ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|pll1          ; 0                 ; 6       ;
; clk_50                                                                                                     ;                   ;         ;
+------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                               ; Location               ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; clk_50                                                                                                                                                                             ; PIN_M15                ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[0]                                                                             ; PLL_2                  ; 98      ; Clock                                   ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[2]                                                                             ; PLL_2                  ; 256     ; Clock                                   ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_locked                                                                             ; PLL_2                  ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; reset_n~0                                                                                                                                                                          ; LCCOMB_X19_Y25_N30     ; 65      ; Clock enable, Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; reset_n~0                                                                                                                                                                          ; LCCOMB_X19_Y25_N30     ; 5       ; Async. clear                            ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; rst_n                                                                                                                                                                              ; PIN_D15                ; 18      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; FF_X24_Y27_N31         ; 137     ; Async. clear, Async. load, Clock enable ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector27~6                                                                                                      ; LCCOMB_X24_Y28_N30     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector34~2                                                                                                      ; LCCOMB_X24_Y26_N28     ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector86~0                                                                                                      ; LCCOMB_X23_Y27_N18     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector94~6                                                                                                      ; LCCOMB_X23_Y27_N26     ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw~3                                                                                                      ; LCCOMB_X23_Y26_N20     ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.000010000                                                                                                 ; FF_X24_Y28_N3          ; 43      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state.001000000                                                                                                 ; FF_X22_Y27_N1          ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe                                                                                                                ; DDIOOECELL_X9_Y29_N5   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1                                                                                                   ; DDIOOECELL_X5_Y29_N5   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10                                                                                                  ; DDIOOECELL_X32_Y29_N26 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2                                                                                                   ; DDIOOECELL_X11_Y29_N12 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3                                                                                                   ; DDIOOECELL_X5_Y29_N19  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4                                                                                                   ; DDIOOECELL_X9_Y29_N12  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5                                                                                                   ; DDIOOECELL_X3_Y29_N5   ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6                                                                                                   ; DDIOOECELL_X11_Y29_N5  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7                                                                                                   ; DDIOOECELL_X3_Y29_N12  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8                                                                                                   ; DDIOOECELL_X30_Y29_N26 ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9                                                                                                   ; DDIOOECELL_X35_Y29_N5  ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40]~0 ; LCCOMB_X21_Y25_N22     ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram:sdram0|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]~0 ; LCCOMB_X22_Y25_N16     ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_naked_master:sdram_naked_master0|cnt[0]~0                                                                                                                                    ; LCCOMB_X16_Y25_N0      ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_naked_master:sdram_naked_master0|state.state_print                                                                                                                           ; FF_X16_Y25_N23         ; 52      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_naked_master:sdram_naked_master0|state.state_print_wait                                                                                                                      ; FF_X16_Y25_N5          ; 74      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sdram_naked_master:sdram_naked_master0|state~19                                                                                                                                    ; LCCOMB_X16_Y25_N12     ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sdram_naked_master:sdram_naked_master0|wishbone_data_o[0]~0                                                                                                                        ; LCCOMB_X16_Y24_N30     ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]~12                                                                                                                         ; LCCOMB_X19_Y25_N8      ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; wb32_avalon16:wb32_avalon16|rdata[0]~0                                                                                                                                             ; LCCOMB_X19_Y25_N18     ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; wb32_avalon16:wb32_avalon16|rdata[16]~1                                                                                                                                            ; LCCOMB_X19_Y25_N14     ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; wb32_avalon16:wb32_avalon16|wishbone_ack_o~0                                                                                                                                       ; LCCOMB_X20_Y25_N14     ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[1]~0                                                                                                                            ; LCCOMB_X16_Y23_N30     ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; wishbone_uart_lite:wishbone_uart_lite0|state.StateReq                                                                                                                              ; FF_X16_Y23_N3          ; 18      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                   ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[0] ; PLL_2              ; 98      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[2] ; PLL_2              ; 256     ; 1                                    ; Global Clock         ; GCLK9            ; --                        ;
; ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[3] ; PLL_2              ; 1       ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; reset_n~0                                                                                              ; LCCOMB_X19_Y25_N30 ; 5       ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+--------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 625 / 47,787 ( 1 % )   ;
; C16 interconnects     ; 9 / 1,804 ( < 1 % )    ;
; C4 interconnects      ; 268 / 31,272 ( < 1 % ) ;
; Direct links          ; 144 / 47,787 ( < 1 % ) ;
; Global clocks         ; 4 / 20 ( 20 % )        ;
; Local interconnects   ; 266 / 15,408 ( 2 % )   ;
; R24 interconnects     ; 38 / 1,775 ( 2 % )     ;
; R4 interconnects      ; 268 / 41,310 ( < 1 % ) ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.00) ; Number of LABs  (Total = 44) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 11                           ;
; 2                                           ; 1                            ;
; 3                                           ; 0                            ;
; 4                                           ; 1                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 3                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 1                            ;
; 15                                          ; 5                            ;
; 16                                          ; 21                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.82) ; Number of LABs  (Total = 44) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 14                           ;
; 1 Clock                            ; 37                           ;
; 1 Clock enable                     ; 7                            ;
; 1 Sync. clear                      ; 3                            ;
; 1 Sync. load                       ; 6                            ;
; 2 Clock enables                    ; 6                            ;
; 2 Clocks                           ; 7                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.30) ; Number of LABs  (Total = 44) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 8                            ;
; 2                                            ; 3                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 3                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 4                            ;
; 24                                           ; 5                            ;
; 25                                           ; 5                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
; 32                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.43) ; Number of LABs  (Total = 44) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 8                            ;
; 1                                               ; 4                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 4                            ;
; 5                                               ; 2                            ;
; 6                                               ; 0                            ;
; 7                                               ; 2                            ;
; 8                                               ; 3                            ;
; 9                                               ; 6                            ;
; 10                                              ; 1                            ;
; 11                                              ; 6                            ;
; 12                                              ; 0                            ;
; 13                                              ; 1                            ;
; 14                                              ; 1                            ;
; 15                                              ; 0                            ;
; 16                                              ; 2                            ;
; 17                                              ; 0                            ;
; 18                                              ; 0                            ;
; 19                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.86) ; Number of LABs  (Total = 44) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 9                            ;
; 3                                            ; 2                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 2                            ;
; 10                                           ; 1                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 2                            ;
; 14                                           ; 3                            ;
; 15                                           ; 3                            ;
; 16                                           ; 1                            ;
; 17                                           ; 1                            ;
; 18                                           ; 1                            ;
; 19                                           ; 1                            ;
; 20                                           ; 3                            ;
; 21                                           ; 2                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 1                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 16    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 42        ; 34           ; 42        ; 0            ; 0            ; 42        ; 42        ; 0            ; 42        ; 42        ; 0            ; 39           ; 0            ; 0            ; 19           ; 0            ; 39           ; 19           ; 0            ; 0            ; 5            ; 39           ; 0            ; 0            ; 0            ; 0            ; 0            ; 42        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 8            ; 0         ; 42           ; 42           ; 0         ; 0         ; 42           ; 0         ; 0         ; 42           ; 3            ; 42           ; 42           ; 23           ; 42           ; 3            ; 23           ; 42           ; 42           ; 37           ; 3            ; 42           ; 42           ; 42           ; 42           ; 42           ; 0         ; 42           ; 42           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; sdr_clk_o          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cs_n_o         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cke_o          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ras_n_o        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_cas_n_o        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_we_n_o         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm_o[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dqm_o[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba_o[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_ba_o[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[0]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[1]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[2]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[3]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[4]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[5]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[6]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[7]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[8]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[9]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[10]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_addr_o[11]     ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_rxd_i         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; uart_txd_o         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[6]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[7]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[8]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[9]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[10]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[11]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[12]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[13]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[14]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdr_dq_io[15]      ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk_50             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                             ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; Source Clock(s)                                           ; Destination Clock(s)                                      ; Delay Added in ns ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[2] ; ip_pll_sdram0|altpll_component|auto_generated|pll1|clk[0] ; 14.0              ;
+-----------------------------------------------------------+-----------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                    ;
+-------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Register                                 ; Destination Register                                       ; Delay Added in ns ;
+-------------------------------------------------+------------------------------------------------------------+-------------------+
; wb32_avalon16:wb32_avalon16|rdata[0]            ; sdram_naked_master:sdram_naked_master0|rdata[0]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[8]            ; sdram_naked_master:sdram_naked_master0|rdata[8]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[24]           ; sdram_naked_master:sdram_naked_master0|rdata[24]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[1]            ; sdram_naked_master:sdram_naked_master0|rdata[1]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[9]            ; sdram_naked_master:sdram_naked_master0|rdata[9]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[25]           ; sdram_naked_master:sdram_naked_master0|rdata[25]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[2]            ; sdram_naked_master:sdram_naked_master0|rdata[2]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[10]           ; sdram_naked_master:sdram_naked_master0|rdata[10]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[26]           ; sdram_naked_master:sdram_naked_master0|rdata[26]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[3]            ; sdram_naked_master:sdram_naked_master0|rdata[3]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[11]           ; sdram_naked_master:sdram_naked_master0|rdata[11]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[27]           ; sdram_naked_master:sdram_naked_master0|rdata[27]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[4]            ; sdram_naked_master:sdram_naked_master0|rdata[4]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[12]           ; sdram_naked_master:sdram_naked_master0|rdata[12]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[28]           ; sdram_naked_master:sdram_naked_master0|rdata[28]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[5]            ; sdram_naked_master:sdram_naked_master0|rdata[5]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[13]           ; sdram_naked_master:sdram_naked_master0|rdata[13]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[29]           ; sdram_naked_master:sdram_naked_master0|rdata[29]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[6]            ; sdram_naked_master:sdram_naked_master0|rdata[6]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[14]           ; sdram_naked_master:sdram_naked_master0|rdata[14]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[30]           ; sdram_naked_master:sdram_naked_master0|rdata[30]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[7]            ; sdram_naked_master:sdram_naked_master0|rdata[7]            ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[15]           ; sdram_naked_master:sdram_naked_master0|rdata[15]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[31]           ; sdram_naked_master:sdram_naked_master0|rdata[31]           ; 0.505             ;
; wb32_avalon16:wb32_avalon16|rdata[23]           ; sdram_naked_master:sdram_naked_master0|rdata[23]           ; 0.315             ;
; wb32_avalon16:wb32_avalon16|rdata[18]           ; sdram_naked_master:sdram_naked_master0|rdata[18]           ; 0.310             ;
; wb32_avalon16:wb32_avalon16|rdata[16]           ; sdram_naked_master:sdram_naked_master0|rdata[16]           ; 0.264             ;
; wb32_avalon16:wb32_avalon16|rdata[20]           ; sdram_naked_master:sdram_naked_master0|rdata[20]           ; 0.264             ;
; wb32_avalon16:wb32_avalon16|rdata[22]           ; sdram_naked_master:sdram_naked_master0|rdata[22]           ; 0.264             ;
; wb32_avalon16:wb32_avalon16|state.state_done    ; wb32_avalon16:wb32_avalon16|wishbone_data_r[7]             ; 0.244             ;
; wb32_avalon16:wb32_avalon16|wishbone_we_r       ; wb32_avalon16:wb32_avalon16|state.state_write_byte_lo      ; 0.219             ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[12] ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]    ; 0.072             ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[5]  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[5]    ; 0.015             ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[4]  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[4]    ; 0.015             ;
; wb32_avalon16:wb32_avalon16|wishbone_data_r[0]  ; wb32_avalon16:wb32_avalon16|avalon_sdram_writedata_o[0]    ; 0.015             ;
; wb32_avalon16:wb32_avalon16|wishbone_sel_r[0]   ; wb32_avalon16:wb32_avalon16|avalon_sdram_byteenable_n_o[0] ; 0.013             ;
+-------------------------------------------------+------------------------------------------------------------+-------------------+
Note: This table only shows the top 36 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 10CL016YU256C8G for design "sdram_naked"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[0] port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[2] port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 3, clock division of 1, and phase shift of -68 degrees (-1250 ps) for ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[3] port File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 50
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YU256C8G is compatible
    Info (176445): Device 10CL010YU256C8G is compatible
    Info (176445): Device 10CL025YU256C8G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'f:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/altera_reset_controller.sdc'
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_2) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
Info (176353): Automatically promoted node ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|wire_pll1_clk[3] (placed in counter C2 of PLL_2) File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7
Info (176353): Automatically promoted node reset_n~0  File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/sdram_naked.v Line: 27
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_pattern[0] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176357): Destination node sdram_naked_master:sdram_naked_master0|wishbone_we_o File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/sdram_naked_master.v Line: 7
        Info (176357): Destination node sdram_naked_master:sdram_naked_master0|wishbone_cyc_o File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/sdram_naked_master.v Line: 10
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[2] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_bitcnt[0] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[8] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[9] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[7] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[5] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176357): Destination node wishbone_uart_lite:wishbone_uart_lite0|send_divcnt[6] File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[9]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[7]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[6]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[5]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[4]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[3]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[13]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[12]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_data[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[2]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[1]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_cmd[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Register=ON" to "m_addr[0]" matches multiple destination nodes -- some destinations are not valid targets for this assignment
    Info (176252): Wildcard assignment "Fast Output Enable Register=ON" to "oe" matches multiple destination nodes -- some destinations are not valid targets for this assignment
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 40 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 26 register duplicates
Warning (15064): PLL "ip_pll_sdram:ip_pll_sdram0|altpll:altpll_component|ip_pll_sdram_altpll:auto_generated|pll1" output port clk[3] feeds output pin "sdr_clk_o~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip_pll_sdram_altpll.v Line: 50
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "led[7]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.52 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/output_files/sdram_naked.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5250 megabytes
    Info: Processing ended: Fri Mar 13 10:41:03 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:13


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/output_files/sdram_naked.fit.smsg.


