

================================================================
== Vitis HLS Report for 'entry_proc'
================================================================
* Date:           Mon Feb 23 00:29:49 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.849 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     27|    -|
|Register         |        -|    -|       3|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       3|     29|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_out_c_blk_n  |   9|          2|    1|          2|
    |ap_done        |   9|          2|    1|          2|
    |real_start     |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          |  27|          6|    3|          6|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |ap_CS_fsm       |  1|   0|    1|          0|
    |ap_done_reg     |  1|   0|    1|          0|
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  3|   0|    3|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|    entry_proc|  return value|
|A_out                   |   in|   64|     ap_none|         A_out|        scalar|
|A_out_c_din             |  out|   64|     ap_fifo|       A_out_c|       pointer|
|A_out_c_full_n          |   in|    1|     ap_fifo|       A_out_c|       pointer|
|A_out_c_write           |  out|    1|     ap_fifo|       A_out_c|       pointer|
|A_out_c_num_data_valid  |   in|    7|     ap_fifo|       A_out_c|       pointer|
|A_out_c_fifo_cap        |   in|    7|     ap_fifo|       A_out_c|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

