Warning (10268): Verilog HDL information at back_ground_draw.sv(53): always construct contains both blocking and non-blocking assignments File: C:/Users/Galag/Desktop/project/1409_5/Project_18_08_22_restored/RTL/VGA/back_ground_draw.sv Line: 53
