ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"Clock_SYS.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.Clock_SYS_Start,"ax",%progbits
  19              		.align	1
  20              		.global	Clock_SYS_Start
  21              		.thumb
  22              		.thumb_func
  23              		.type	Clock_SYS_Start, %function
  24              	Clock_SYS_Start:
  25              	.LFB0:
  26              		.file 1 ".\\Generated_Source\\PSoC5\\Clock_SYS.c"
   1:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
   2:.\Generated_Source\PSoC5/Clock_SYS.c **** * File Name: Clock_SYS.c
   3:.\Generated_Source\PSoC5/Clock_SYS.c **** * Version 2.20
   4:.\Generated_Source\PSoC5/Clock_SYS.c **** *
   5:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Description:
   6:.\Generated_Source\PSoC5/Clock_SYS.c **** *   This file provides the source code to the API for the clock component.
   7:.\Generated_Source\PSoC5/Clock_SYS.c **** *
   8:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Note:
   9:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  10:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
  11:.\Generated_Source\PSoC5/Clock_SYS.c **** * Copyright 2008-2012, Cypress Semiconductor Corporation.  All rights reserved.
  12:.\Generated_Source\PSoC5/Clock_SYS.c **** * You may use this file only in accordance with the license, terms, conditions, 
  13:.\Generated_Source\PSoC5/Clock_SYS.c **** * disclaimers, and limitations in the end user license agreement accompanying 
  14:.\Generated_Source\PSoC5/Clock_SYS.c **** * the software package with which this file was provided.
  15:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
  16:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  17:.\Generated_Source\PSoC5/Clock_SYS.c **** #include <cydevice_trm.h>
  18:.\Generated_Source\PSoC5/Clock_SYS.c **** #include "Clock_SYS.h"
  19:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  20:.\Generated_Source\PSoC5/Clock_SYS.c **** /* Clock Distribution registers. */
  21:.\Generated_Source\PSoC5/Clock_SYS.c **** #define CLK_DIST_LD              (* (reg8 *) CYREG_CLKDIST_LD)
  22:.\Generated_Source\PSoC5/Clock_SYS.c **** #define CLK_DIST_BCFG2           (* (reg8 *) CYREG_CLKDIST_BCFG2)
  23:.\Generated_Source\PSoC5/Clock_SYS.c **** #define BCFG2_MASK               (0x80u)
  24:.\Generated_Source\PSoC5/Clock_SYS.c **** #define CLK_DIST_DMASK           (* (reg8 *) CYREG_CLKDIST_DMASK)
  25:.\Generated_Source\PSoC5/Clock_SYS.c **** #define CLK_DIST_AMASK           (* (reg8 *) CYREG_CLKDIST_AMASK)
  26:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  27:.\Generated_Source\PSoC5/Clock_SYS.c **** #define HAS_CLKDIST_LD_DISABLE   (CY_PSOC3 || CY_PSOC5LP)
  28:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  29:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  30:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
  31:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_Start
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 2


  32:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
  33:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  34:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
  35:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Starts the clock. Note that on startup, clocks may be already running if the
  36:.\Generated_Source\PSoC5/Clock_SYS.c **** *  "Start on Reset" option is enabled in the DWR.
  37:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  38:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
  39:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
  40:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  41:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
  42:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
  43:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  44:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
  45:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_Start(void) 
  46:.\Generated_Source\PSoC5/Clock_SYS.c **** {
  27              		.loc 1 46 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  47:.\Generated_Source\PSoC5/Clock_SYS.c ****     /* Set the bit to enable the clock. */
  48:.\Generated_Source\PSoC5/Clock_SYS.c ****     Clock_SYS_CLKEN |= Clock_SYS_CLKEN_MASK;
  32              		.loc 1 48 0
  33 0000 044B     		ldr	r3, .L2
  34 0002 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
  35 0004 42F08000 		orr	r0, r2, #128
  36 0008 1870     		strb	r0, [r3, #0]
  49:.\Generated_Source\PSoC5/Clock_SYS.c **** 	Clock_SYS_CLKSTBY |= Clock_SYS_CLKSTBY_MASK;
  37              		.loc 1 49 0
  38 000a 197C     		ldrb	r1, [r3, #16]	@ zero_extendqisi2
  39 000c 41F08002 		orr	r2, r1, #128
  40 0010 1A74     		strb	r2, [r3, #16]
  41 0012 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0014 A2430040 		.word	1073759138
  46              		.cfi_endproc
  47              	.LFE0:
  48              		.size	Clock_SYS_Start, .-Clock_SYS_Start
  49              		.section	.text.Clock_SYS_Stop,"ax",%progbits
  50              		.align	1
  51              		.global	Clock_SYS_Stop
  52              		.thumb
  53              		.thumb_func
  54              		.type	Clock_SYS_Stop, %function
  55              	Clock_SYS_Stop:
  56              	.LFB1:
  50:.\Generated_Source\PSoC5/Clock_SYS.c **** }
  51:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  52:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  53:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
  54:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_Stop
  55:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
  56:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  57:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
  58:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Stops the clock and returns immediately. This API does not require the
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 3


  59:.\Generated_Source\PSoC5/Clock_SYS.c **** *  source clock to be running but may return before the hardware is actually
  60:.\Generated_Source\PSoC5/Clock_SYS.c **** *  disabled. If the settings of the clock are changed after calling this
  61:.\Generated_Source\PSoC5/Clock_SYS.c **** *  function, the clock may glitch when it is started. To avoid the clock
  62:.\Generated_Source\PSoC5/Clock_SYS.c **** *  glitch, use the StopBlock function.
  63:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  64:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
  65:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
  66:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  67:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
  68:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
  69:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  70:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
  71:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_Stop(void) 
  72:.\Generated_Source\PSoC5/Clock_SYS.c **** {
  57              		.loc 1 72 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
  73:.\Generated_Source\PSoC5/Clock_SYS.c ****     /* Clear the bit to disable the clock. */
  74:.\Generated_Source\PSoC5/Clock_SYS.c ****     Clock_SYS_CLKEN &= (uint8)(~Clock_SYS_CLKEN_MASK);
  62              		.loc 1 74 0
  63 0000 044B     		ldr	r3, .L5
  64 0002 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
  65 0004 02F07F00 		and	r0, r2, #127
  66 0008 1870     		strb	r0, [r3, #0]
  75:.\Generated_Source\PSoC5/Clock_SYS.c **** 	Clock_SYS_CLKSTBY &= (uint8)(~Clock_SYS_CLKSTBY_MASK);
  67              		.loc 1 75 0
  68 000a 197C     		ldrb	r1, [r3, #16]	@ zero_extendqisi2
  69 000c 01F07F02 		and	r2, r1, #127
  70 0010 1A74     		strb	r2, [r3, #16]
  71 0012 7047     		bx	lr
  72              	.L6:
  73              		.align	2
  74              	.L5:
  75 0014 A2430040 		.word	1073759138
  76              		.cfi_endproc
  77              	.LFE1:
  78              		.size	Clock_SYS_Stop, .-Clock_SYS_Stop
  79              		.section	.text.Clock_SYS_StopBlock,"ax",%progbits
  80              		.align	1
  81              		.global	Clock_SYS_StopBlock
  82              		.thumb
  83              		.thumb_func
  84              		.type	Clock_SYS_StopBlock, %function
  85              	Clock_SYS_StopBlock:
  86              	.LFB2:
  76:.\Generated_Source\PSoC5/Clock_SYS.c **** }
  77:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  78:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  79:.\Generated_Source\PSoC5/Clock_SYS.c **** #if(CY_PSOC3 || CY_PSOC5LP)
  80:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  81:.\Generated_Source\PSoC5/Clock_SYS.c **** 
  82:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
  83:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_StopBlock
  84:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
  85:.\Generated_Source\PSoC5/Clock_SYS.c **** *
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 4


  86:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
  87:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Stops the clock and waits for the hardware to actually be disabled before
  88:.\Generated_Source\PSoC5/Clock_SYS.c **** *  returning. This ensures that the clock is never truncated (high part of the
  89:.\Generated_Source\PSoC5/Clock_SYS.c **** *  cycle will terminate before the clock is disabled and the API returns).
  90:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Note that the source clock must be running or this API will never return as
  91:.\Generated_Source\PSoC5/Clock_SYS.c **** *  a stopped clock cannot be disabled.
  92:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  93:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
  94:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
  95:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  96:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
  97:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
  98:.\Generated_Source\PSoC5/Clock_SYS.c **** *
  99:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 100:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_StopBlock(void) 
 101:.\Generated_Source\PSoC5/Clock_SYS.c **** {
  87              		.loc 1 101 0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 0
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91 0000 10B5     		push	{r4, lr}
  92              	.LCFI0:
  93              		.cfi_def_cfa_offset 8
  94              		.cfi_offset 4, -8
  95              		.cfi_offset 14, -4
 102:.\Generated_Source\PSoC5/Clock_SYS.c ****     if ((Clock_SYS_CLKEN & Clock_SYS_CLKEN_MASK) != 0u)
  96              		.loc 1 102 0
  97 0002 144B     		ldr	r3, .L12
  98 0004 1878     		ldrb	r0, [r3, #0]	@ zero_extendqisi2
  99 0006 0306     		lsls	r3, r0, #24
 100 0008 23D5     		bpl	.L7
 101              	.LBB10:
 103:.\Generated_Source\PSoC5/Clock_SYS.c ****     {
 104:.\Generated_Source\PSoC5/Clock_SYS.c **** #if HAS_CLKDIST_LD_DISABLE
 105:.\Generated_Source\PSoC5/Clock_SYS.c ****         uint16 oldDivider;
 106:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 107:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_LD = 0u;
 108:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 109:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* Clear all the mask bits except ours. */
 110:.\Generated_Source\PSoC5/Clock_SYS.c **** #if defined(Clock_SYS__CFG3)
 111:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_AMASK = Clock_SYS_CLKEN_MASK;
 112:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_DMASK = 0x00u;
 113:.\Generated_Source\PSoC5/Clock_SYS.c **** #else
 114:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_DMASK = Clock_SYS_CLKEN_MASK;
 102              		.loc 1 114 0
 103 000a 1349     		ldr	r1, .L12+4
 107:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_LD = 0u;
 104              		.loc 1 107 0
 105 000c 134A     		ldr	r2, .L12+8
 106 000e 0024     		movs	r4, #0
 115:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_AMASK = 0x00u;
 116:.\Generated_Source\PSoC5/Clock_SYS.c **** #endif /* Clock_SYS__CFG3 */
 117:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 118:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* Clear mask of bus clock. */
 119:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 107              		.loc 1 119 0
 108 0010 1348     		ldr	r0, .L12+12
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 5


 114:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_DMASK = Clock_SYS_CLKEN_MASK;
 109              		.loc 1 114 0
 110 0012 8023     		movs	r3, #128
 107:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_LD = 0u;
 111              		.loc 1 107 0
 112 0014 1470     		strb	r4, [r2, #0]
 114:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_DMASK = Clock_SYS_CLKEN_MASK;
 113              		.loc 1 114 0
 114 0016 0B70     		strb	r3, [r1, #0]
 115:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_AMASK = 0x00u;
 115              		.loc 1 115 0
 116 0018 0C71     		strb	r4, [r1, #4]
 117              		.loc 1 119 0
 118 001a 0478     		ldrb	r4, [r0, #0]	@ zero_extendqisi2
 119 001c 04F07F03 		and	r3, r4, #127
 120 0020 0370     		strb	r3, [r0, #0]
 120:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 121:.\Generated_Source\PSoC5/Clock_SYS.c ****         oldDivider = CY_GET_REG16(Clock_SYS_DIV_PTR);
 121              		.loc 1 121 0
 122 0022 9430     		adds	r0, r0, #148
 123 0024 0188     		ldrh	r1, [r0, #0]
 122:.\Generated_Source\PSoC5/Clock_SYS.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 124              		.loc 1 122 0
 125 0026 0F48     		ldr	r0, .L12+16
 121:.\Generated_Source\PSoC5/Clock_SYS.c ****         oldDivider = CY_GET_REG16(Clock_SYS_DIV_PTR);
 126              		.loc 1 121 0
 127 0028 8BB2     		uxth	r3, r1
 128              	.LVL0:
 123:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_LD = CYCLK_LD_DISABLE | CYCLK_LD_SYNC_EN | CYCLK_LD_LOAD;
 129              		.loc 1 123 0
 130 002a 0724     		movs	r4, #7
 122:.\Generated_Source\PSoC5/Clock_SYS.c ****         CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 131              		.loc 1 122 0
 132 002c 0380     		strh	r3, [r0, #0]	@ movhi
 133              		.loc 1 123 0
 134 002e 1470     		strb	r4, [r2, #0]
 135              	.LVL1:
 136              	.L9:
 124:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 125:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* Wait for clock to be disabled */
 126:.\Generated_Source\PSoC5/Clock_SYS.c ****         while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 137              		.loc 1 126 0 discriminator 1
 138 0030 0A4A     		ldr	r2, .L12+8
 139 0032 1178     		ldrb	r1, [r2, #0]	@ zero_extendqisi2
 140 0034 11F00100 		ands	r0, r1, #1
 141 0038 FAD1     		bne	.L9
 127:.\Generated_Source\PSoC5/Clock_SYS.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 128:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 129:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* Clear the bit to disable the clock. */
 130:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_CLKEN &= (uint8)(~Clock_SYS_CLKEN_MASK);
 142              		.loc 1 130 0
 143 003a 0649     		ldr	r1, .L12
 144 003c 0C78     		ldrb	r4, [r1, #0]	@ zero_extendqisi2
 145 003e 04F07F04 		and	r4, r4, #127
 146 0042 0C70     		strb	r4, [r1, #0]
 131:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_CLKSTBY &= (uint8)(~Clock_SYS_CLKSTBY_MASK);
 147              		.loc 1 131 0
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 6


 148 0044 0C7C     		ldrb	r4, [r1, #16]	@ zero_extendqisi2
 149 0046 04F07F04 		and	r4, r4, #127
 150 004a 0C74     		strb	r4, [r1, #16]
 132:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 133:.\Generated_Source\PSoC5/Clock_SYS.c **** #if HAS_CLKDIST_LD_DISABLE
 134:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* Clear the disable bit */
 135:.\Generated_Source\PSoC5/Clock_SYS.c ****         CLK_DIST_LD = 0x00u;
 151              		.loc 1 135 0
 152 004c 1070     		strb	r0, [r2, #0]
 136:.\Generated_Source\PSoC5/Clock_SYS.c ****         CY_SET_REG16(Clock_SYS_DIV_PTR, oldDivider);
 153              		.loc 1 136 0
 154 004e A2F89B30 		strh	r3, [r2, #155]	@ movhi
 155              	.LVL2:
 156              	.L7:
 157 0052 10BD     		pop	{r4, pc}
 158              	.L13:
 159              		.align	2
 160              	.L12:
 161 0054 A2430040 		.word	1073759138
 162 0058 10400040 		.word	1073758224
 163 005c 01400040 		.word	1073758209
 164 0060 08400040 		.word	1073758216
 165 0064 02400040 		.word	1073758210
 166              	.LBE10:
 167              		.cfi_endproc
 168              	.LFE2:
 169              		.size	Clock_SYS_StopBlock, .-Clock_SYS_StopBlock
 170              		.section	.text.Clock_SYS_StandbyPower,"ax",%progbits
 171              		.align	1
 172              		.global	Clock_SYS_StandbyPower
 173              		.thumb
 174              		.thumb_func
 175              		.type	Clock_SYS_StandbyPower, %function
 176              	Clock_SYS_StandbyPower:
 177              	.LFB3:
 137:.\Generated_Source\PSoC5/Clock_SYS.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 138:.\Generated_Source\PSoC5/Clock_SYS.c ****     }
 139:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 140:.\Generated_Source\PSoC5/Clock_SYS.c **** #endif /* (CY_PSOC3 || CY_PSOC5LP) */
 141:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 142:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 143:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 144:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_StandbyPower
 145:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 146:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 147:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 148:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Sets whether the clock is active in standby mode.
 149:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 150:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 151:.\Generated_Source\PSoC5/Clock_SYS.c **** *  state:  0 to disable clock during standby, nonzero to enable.
 152:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 153:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 154:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 155:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 156:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 157:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_StandbyPower(uint8 state) 
 158:.\Generated_Source\PSoC5/Clock_SYS.c **** {
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 7


 178              		.loc 1 158 0
 179              		.cfi_startproc
 180              		@ args = 0, pretend = 0, frame = 0
 181              		@ frame_needed = 0, uses_anonymous_args = 0
 182              		@ link register save eliminated.
 183              	.LVL3:
 184 0000 044B     		ldr	r3, .L18
 159:.\Generated_Source\PSoC5/Clock_SYS.c ****     if(state == 0u)
 160:.\Generated_Source\PSoC5/Clock_SYS.c ****     {
 161:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_CLKSTBY &= (uint8)(~Clock_SYS_CLKSTBY_MASK);
 185              		.loc 1 161 0
 186 0002 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 159:.\Generated_Source\PSoC5/Clock_SYS.c ****     if(state == 0u)
 187              		.loc 1 159 0
 188 0004 10B9     		cbnz	r0, .L15
 189              		.loc 1 161 0
 190 0006 02F07F00 		and	r0, r2, #127
 191              	.LVL4:
 192 000a 01E0     		b	.L17
 193              	.LVL5:
 194              	.L15:
 162:.\Generated_Source\PSoC5/Clock_SYS.c ****     }
 163:.\Generated_Source\PSoC5/Clock_SYS.c ****     else
 164:.\Generated_Source\PSoC5/Clock_SYS.c ****     {
 165:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_CLKSTBY |= Clock_SYS_CLKSTBY_MASK;
 195              		.loc 1 165 0
 196 000c 42F08000 		orr	r0, r2, #128
 197              	.LVL6:
 198              	.L17:
 199 0010 1870     		strb	r0, [r3, #0]
 200 0012 7047     		bx	lr
 201              	.L19:
 202              		.align	2
 203              	.L18:
 204 0014 B2430040 		.word	1073759154
 205              		.cfi_endproc
 206              	.LFE3:
 207              		.size	Clock_SYS_StandbyPower, .-Clock_SYS_StandbyPower
 208              		.section	.text.Clock_SYS_SetDividerRegister,"ax",%progbits
 209              		.align	1
 210              		.global	Clock_SYS_SetDividerRegister
 211              		.thumb
 212              		.thumb_func
 213              		.type	Clock_SYS_SetDividerRegister, %function
 214              	Clock_SYS_SetDividerRegister:
 215              	.LFB4:
 166:.\Generated_Source\PSoC5/Clock_SYS.c ****     }
 167:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 168:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 169:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 170:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 171:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_SetDividerRegister
 172:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 173:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 174:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 175:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Modifies the clock divider and, thus, the frequency. When the clock divider
 176:.\Generated_Source\PSoC5/Clock_SYS.c **** *  register is set to zero or changed from zero, the clock will be temporarily
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 8


 177:.\Generated_Source\PSoC5/Clock_SYS.c **** *  disabled in order to change the SSS mode bit. If the clock is enabled when
 178:.\Generated_Source\PSoC5/Clock_SYS.c **** *  SetDividerRegister is called, then the source clock must be running.
 179:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 180:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 181:.\Generated_Source\PSoC5/Clock_SYS.c **** *  clkDivider:  Divider register value (0-65,535). This value is NOT the
 182:.\Generated_Source\PSoC5/Clock_SYS.c **** *    divider; the clock hardware divides by clkDivider plus one. For example,
 183:.\Generated_Source\PSoC5/Clock_SYS.c **** *    to divide the clock by 2, this parameter should be set to 1.
 184:.\Generated_Source\PSoC5/Clock_SYS.c **** *  restart:  If nonzero, restarts the clock divider: the current clock cycle
 185:.\Generated_Source\PSoC5/Clock_SYS.c **** *   will be truncated and the new divide value will take effect immediately. If
 186:.\Generated_Source\PSoC5/Clock_SYS.c **** *   zero, the new divide value will take effect at the end of the current clock
 187:.\Generated_Source\PSoC5/Clock_SYS.c **** *   cycle.
 188:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 189:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 190:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 191:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 192:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 193:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_SetDividerRegister(uint16 clkDivider, uint8 restart)
 194:.\Generated_Source\PSoC5/Clock_SYS.c ****                                 
 195:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 216              		.loc 1 195 0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220              	.LVL7:
 221 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 222              	.LCFI1:
 223              		.cfi_def_cfa_offset 20
 224              		.cfi_offset 4, -20
 225              		.cfi_offset 5, -16
 226              		.cfi_offset 6, -12
 227              		.cfi_offset 7, -8
 228              		.cfi_offset 14, -4
 229              	.LBB11:
 230              	.LBB12:
 196:.\Generated_Source\PSoC5/Clock_SYS.c ****     uint8 enabled;
 197:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 198:.\Generated_Source\PSoC5/Clock_SYS.c ****     uint8 currSrc = Clock_SYS_GetSourceRegister();
 199:.\Generated_Source\PSoC5/Clock_SYS.c ****     uint16 oldDivider = Clock_SYS_GetDividerRegister();
 200:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 201:.\Generated_Source\PSoC5/Clock_SYS.c ****     if (clkDivider != oldDivider)
 202:.\Generated_Source\PSoC5/Clock_SYS.c ****     {
 203:.\Generated_Source\PSoC5/Clock_SYS.c ****         enabled = Clock_SYS_CLKEN & Clock_SYS_CLKEN_MASK;
 204:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 205:.\Generated_Source\PSoC5/Clock_SYS.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 206:.\Generated_Source\PSoC5/Clock_SYS.c ****         {
 207:.\Generated_Source\PSoC5/Clock_SYS.c ****             /* Moving to/from SSS requires correct ordering to prevent halting the clock    */
 208:.\Generated_Source\PSoC5/Clock_SYS.c ****             if (oldDivider == 0u)
 209:.\Generated_Source\PSoC5/Clock_SYS.c ****             {
 210:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* Moving away from SSS, set the divider first so when SSS is cleared we    */
 211:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* don't halt the clock.  Using the shadow load isn't required as the       */
 212:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* divider is ignored while SSS is set.                                     */
 213:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(Clock_SYS_DIV_PTR, clkDivider);
 214:.\Generated_Source\PSoC5/Clock_SYS.c ****                 Clock_SYS_MOD_SRC &= (uint8)(~CYCLK_SSS);
 215:.\Generated_Source\PSoC5/Clock_SYS.c ****             }
 216:.\Generated_Source\PSoC5/Clock_SYS.c ****             else
 217:.\Generated_Source\PSoC5/Clock_SYS.c ****             {
 218:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* Moving to SSS, set SSS which then ignores the divider and we can set     */
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 9


 219:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* it without bothering with the shadow load.                               */
 220:.\Generated_Source\PSoC5/Clock_SYS.c ****                 Clock_SYS_MOD_SRC |= CYCLK_SSS;
 221:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(Clock_SYS_DIV_PTR, clkDivider);
 222:.\Generated_Source\PSoC5/Clock_SYS.c ****             }
 223:.\Generated_Source\PSoC5/Clock_SYS.c ****         }
 224:.\Generated_Source\PSoC5/Clock_SYS.c ****         else
 225:.\Generated_Source\PSoC5/Clock_SYS.c ****         {
 226:.\Generated_Source\PSoC5/Clock_SYS.c **** 			
 227:.\Generated_Source\PSoC5/Clock_SYS.c ****             if (enabled != 0u)
 228:.\Generated_Source\PSoC5/Clock_SYS.c ****             {
 229:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_LD = 0x00u;
 230:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 231:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* Clear all the mask bits except ours. */
 232:.\Generated_Source\PSoC5/Clock_SYS.c **** #if defined(Clock_SYS__CFG3)
 233:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_AMASK = Clock_SYS_CLKEN_MASK;
 234:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_DMASK = 0x00u;
 235:.\Generated_Source\PSoC5/Clock_SYS.c **** #else
 236:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_DMASK = Clock_SYS_CLKEN_MASK;
 237:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_AMASK = 0x00u;
 238:.\Generated_Source\PSoC5/Clock_SYS.c **** #endif /* Clock_SYS__CFG3 */
 239:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* Clear mask of bus clock. */
 240:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 241:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 242:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* If clock is currently enabled, disable it if async or going from N-to-1*/
 243:.\Generated_Source\PSoC5/Clock_SYS.c ****                 if (((Clock_SYS_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 244:.\Generated_Source\PSoC5/Clock_SYS.c ****                 {
 245:.\Generated_Source\PSoC5/Clock_SYS.c **** #if HAS_CLKDIST_LD_DISABLE
 246:.\Generated_Source\PSoC5/Clock_SYS.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 247:.\Generated_Source\PSoC5/Clock_SYS.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 248:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 249:.\Generated_Source\PSoC5/Clock_SYS.c ****                     /* Wait for clock to be disabled */
 250:.\Generated_Source\PSoC5/Clock_SYS.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 251:.\Generated_Source\PSoC5/Clock_SYS.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 252:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 253:.\Generated_Source\PSoC5/Clock_SYS.c ****                     Clock_SYS_CLKEN &= (uint8)(~Clock_SYS_CLKEN_MASK);
 254:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 255:.\Generated_Source\PSoC5/Clock_SYS.c **** #if HAS_CLKDIST_LD_DISABLE
 256:.\Generated_Source\PSoC5/Clock_SYS.c ****                     /* Clear the disable bit */
 257:.\Generated_Source\PSoC5/Clock_SYS.c ****                     CLK_DIST_LD = 0x00u;
 258:.\Generated_Source\PSoC5/Clock_SYS.c **** #endif /* HAS_CLKDIST_LD_DISABLE */
 259:.\Generated_Source\PSoC5/Clock_SYS.c ****                 }
 260:.\Generated_Source\PSoC5/Clock_SYS.c ****             }
 261:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 262:.\Generated_Source\PSoC5/Clock_SYS.c ****             /* Load divide value. */
 263:.\Generated_Source\PSoC5/Clock_SYS.c ****             if ((Clock_SYS_CLKEN & Clock_SYS_CLKEN_MASK) != 0u)
 264:.\Generated_Source\PSoC5/Clock_SYS.c ****             {
 265:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* If the clock is still enabled, use the shadow registers */
 266:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 267:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 268:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 269:.\Generated_Source\PSoC5/Clock_SYS.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 270:.\Generated_Source\PSoC5/Clock_SYS.c ****             }
 271:.\Generated_Source\PSoC5/Clock_SYS.c ****             else
 272:.\Generated_Source\PSoC5/Clock_SYS.c ****             {
 273:.\Generated_Source\PSoC5/Clock_SYS.c ****                 /* If the clock is disabled, set the divider directly */
 274:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(Clock_SYS_DIV_PTR, clkDivider);
 275:.\Generated_Source\PSoC5/Clock_SYS.c **** 				Clock_SYS_CLKEN |= enabled;
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 10


 276:.\Generated_Source\PSoC5/Clock_SYS.c ****             }
 277:.\Generated_Source\PSoC5/Clock_SYS.c ****         }
 278:.\Generated_Source\PSoC5/Clock_SYS.c ****     }
 279:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 280:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 281:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 282:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 283:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_GetDividerRegister
 284:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 285:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 286:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 287:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Gets the clock divider register value.
 288:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 289:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 290:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 291:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 292:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 293:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Divide value of the clock minus 1. For example, if the clock is set to
 294:.\Generated_Source\PSoC5/Clock_SYS.c **** *  divide by 2, the return value will be 1.
 295:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 296:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 297:.\Generated_Source\PSoC5/Clock_SYS.c **** uint16 Clock_SYS_GetDividerRegister(void) 
 298:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 299:.\Generated_Source\PSoC5/Clock_SYS.c ****     return CY_GET_REG16(Clock_SYS_DIV_PTR);
 300:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 301:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 302:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 303:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 304:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_SetModeRegister
 305:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 306:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 307:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 308:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Sets flags that control the operating mode of the clock. This function only
 309:.\Generated_Source\PSoC5/Clock_SYS.c **** *  changes flags from 0 to 1; flags that are already 1 will remain unchanged.
 310:.\Generated_Source\PSoC5/Clock_SYS.c **** *  To clear flags, use the ClearModeRegister function. The clock must be
 311:.\Generated_Source\PSoC5/Clock_SYS.c **** *  disabled before changing the mode.
 312:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 313:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 314:.\Generated_Source\PSoC5/Clock_SYS.c **** *  clkMode: Bit mask containing the bits to set. For PSoC 3 and PSoC 5,
 315:.\Generated_Source\PSoC5/Clock_SYS.c **** *   clkMode should be a set of the following optional bits or'ed together.
 316:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 317:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 occur when the divider count reaches half of the divide
 318:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 value.
 319:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 320:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 is asserted for approximately half of its period. When
 321:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 disabled, the output clock is asserted for one period of the
 322:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 source clock.
 323:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 324:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 be enabled for all synchronous clocks.
 325:.\Generated_Source\PSoC5/Clock_SYS.c **** *   See the Technical Reference Manual for details about setting the mode of
 326:.\Generated_Source\PSoC5/Clock_SYS.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 327:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 328:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 329:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 330:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 331:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 332:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_SetModeRegister(uint8 modeBitMask) 
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 11


 333:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 334:.\Generated_Source\PSoC5/Clock_SYS.c ****     Clock_SYS_MOD_SRC |= modeBitMask & (uint8)Clock_SYS_MODE_MASK;
 335:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 336:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 337:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 338:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 339:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_ClearModeRegister
 340:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 341:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 342:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 343:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Clears flags that control the operating mode of the clock. This function
 344:.\Generated_Source\PSoC5/Clock_SYS.c **** *  only changes flags from 1 to 0; flags that are already 0 will remain
 345:.\Generated_Source\PSoC5/Clock_SYS.c **** *  unchanged. To set flags, use the SetModeRegister function. The clock must be
 346:.\Generated_Source\PSoC5/Clock_SYS.c **** *  disabled before changing the mode.
 347:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 348:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 349:.\Generated_Source\PSoC5/Clock_SYS.c **** *  clkMode: Bit mask containing the bits to clear. For PSoC 3 and PSoC 5,
 350:.\Generated_Source\PSoC5/Clock_SYS.c **** *   clkMode should be a set of the following optional bits or'ed together.
 351:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_EARLY Enable early phase mode. Rising edge of output clock will
 352:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 occur when the divider count reaches half of the divide
 353:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 value.
 354:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_DUTY  Enable 50% duty cycle output. When enabled, the output clock
 355:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 is asserted for approximately half of its period. When
 356:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 disabled, the output clock is asserted for one period of the
 357:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 source clock.
 358:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SYNC  Enable output synchronization to master clock. This should
 359:.\Generated_Source\PSoC5/Clock_SYS.c **** *                 be enabled for all synchronous clocks.
 360:.\Generated_Source\PSoC5/Clock_SYS.c **** *   See the Technical Reference Manual for details about setting the mode of
 361:.\Generated_Source\PSoC5/Clock_SYS.c **** *   the clock. Specifically, see the CLKDIST.DCFG.CFG2 register.
 362:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 363:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 364:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 365:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 366:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 367:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_ClearModeRegister(uint8 modeBitMask) 
 368:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 369:.\Generated_Source\PSoC5/Clock_SYS.c ****     Clock_SYS_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_SYS_MODE_MASK));
 370:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 371:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 372:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 373:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 374:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_GetModeRegister
 375:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 376:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 377:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 378:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Gets the clock mode register value.
 379:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 380:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 381:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 382:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 383:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 384:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Bit mask representing the enabled mode bits. See the SetModeRegister and
 385:.\Generated_Source\PSoC5/Clock_SYS.c **** *  ClearModeRegister descriptions for details about the mode bits.
 386:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 387:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 388:.\Generated_Source\PSoC5/Clock_SYS.c **** uint8 Clock_SYS_GetModeRegister(void) 
 389:.\Generated_Source\PSoC5/Clock_SYS.c **** {
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 12


 390:.\Generated_Source\PSoC5/Clock_SYS.c ****     return Clock_SYS_MOD_SRC & (uint8)(Clock_SYS_MODE_MASK);
 391:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 392:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 393:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 394:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 395:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_SetSourceRegister
 396:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 397:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 398:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 399:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Sets the input source of the clock. The clock must be disabled before
 400:.\Generated_Source\PSoC5/Clock_SYS.c **** *  changing the source. The old and new clock sources must be running.
 401:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 402:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 403:.\Generated_Source\PSoC5/Clock_SYS.c **** *  clkSource:  For PSoC 3 and PSoC 5 devices, clkSource should be one of the
 404:.\Generated_Source\PSoC5/Clock_SYS.c **** *   following input sources:
 405:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_SYNC_DIG
 406:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_IMO
 407:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_XTALM
 408:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_ILO
 409:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_PLL
 410:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_XTALK
 411:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_DSI_G
 412:.\Generated_Source\PSoC5/Clock_SYS.c **** *   - CYCLK_SRC_SEL_DSI_D/CYCLK_SRC_SEL_DSI_A
 413:.\Generated_Source\PSoC5/Clock_SYS.c **** *   See the Technical Reference Manual for details on clock sources.
 414:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 415:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 416:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 417:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 418:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 419:.\Generated_Source\PSoC5/Clock_SYS.c **** void Clock_SYS_SetSourceRegister(uint8 clkSource) 
 420:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 421:.\Generated_Source\PSoC5/Clock_SYS.c ****     uint16 currDiv = Clock_SYS_GetDividerRegister();
 422:.\Generated_Source\PSoC5/Clock_SYS.c ****     uint8 oldSrc = Clock_SYS_GetSourceRegister();
 423:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 424:.\Generated_Source\PSoC5/Clock_SYS.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 425:.\Generated_Source\PSoC5/Clock_SYS.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 426:.\Generated_Source\PSoC5/Clock_SYS.c ****     {
 427:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* Switching to Master and divider is 1, set SSS, which will output master, */
 428:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* then set the source so we are consistent.                                */
 429:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC |= CYCLK_SSS;
 430:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC =
 431:.\Generated_Source\PSoC5/Clock_SYS.c ****             (Clock_SYS_MOD_SRC & (uint8)(~Clock_SYS_SRC_SEL_MSK)) | clkSource;
 432:.\Generated_Source\PSoC5/Clock_SYS.c ****     }
 433:.\Generated_Source\PSoC5/Clock_SYS.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 434:.\Generated_Source\PSoC5/Clock_SYS.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 435:.\Generated_Source\PSoC5/Clock_SYS.c ****     {
 436:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* Switching from Master to not and divider is 1, set source, so we don't   */
 437:.\Generated_Source\PSoC5/Clock_SYS.c ****         /* lock when we clear SSS.                                                  */
 438:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC =
 439:.\Generated_Source\PSoC5/Clock_SYS.c ****             (Clock_SYS_MOD_SRC & (uint8)(~Clock_SYS_SRC_SEL_MSK)) | clkSource;
 440:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC &= (uint8)(~CYCLK_SSS);
 441:.\Generated_Source\PSoC5/Clock_SYS.c ****     }
 442:.\Generated_Source\PSoC5/Clock_SYS.c ****     else
 443:.\Generated_Source\PSoC5/Clock_SYS.c ****     {
 444:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC =
 445:.\Generated_Source\PSoC5/Clock_SYS.c ****             (Clock_SYS_MOD_SRC & (uint8)(~Clock_SYS_SRC_SEL_MSK)) | clkSource;
 446:.\Generated_Source\PSoC5/Clock_SYS.c ****     }
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 13


 447:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 448:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 449:.\Generated_Source\PSoC5/Clock_SYS.c **** 
 450:.\Generated_Source\PSoC5/Clock_SYS.c **** /*******************************************************************************
 451:.\Generated_Source\PSoC5/Clock_SYS.c **** * Function Name: Clock_SYS_GetSourceRegister
 452:.\Generated_Source\PSoC5/Clock_SYS.c **** ********************************************************************************
 453:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 454:.\Generated_Source\PSoC5/Clock_SYS.c **** * Summary:
 455:.\Generated_Source\PSoC5/Clock_SYS.c **** *  Gets the input source of the clock.
 456:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 457:.\Generated_Source\PSoC5/Clock_SYS.c **** * Parameters:
 458:.\Generated_Source\PSoC5/Clock_SYS.c **** *  None
 459:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 460:.\Generated_Source\PSoC5/Clock_SYS.c **** * Returns:
 461:.\Generated_Source\PSoC5/Clock_SYS.c **** *  The input source of the clock. See SetSourceRegister for details.
 462:.\Generated_Source\PSoC5/Clock_SYS.c **** *
 463:.\Generated_Source\PSoC5/Clock_SYS.c **** *******************************************************************************/
 464:.\Generated_Source\PSoC5/Clock_SYS.c **** uint8 Clock_SYS_GetSourceRegister(void) 
 465:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 466:.\Generated_Source\PSoC5/Clock_SYS.c ****     return Clock_SYS_MOD_SRC & Clock_SYS_SRC_SEL_MSK;
 231              		.loc 1 466 0
 232 0002 2C4B     		ldr	r3, .L42
 233              	.LBE12:
 234              	.LBE11:
 235              	.LBB15:
 236              	.LBB16:
 299:.\Generated_Source\PSoC5/Clock_SYS.c ****     return CY_GET_REG16(Clock_SYS_DIV_PTR);
 237              		.loc 1 299 0
 238 0004 2C4C     		ldr	r4, .L42+4
 239              	.LBE16:
 240              	.LBE15:
 241              	.LBB19:
 242              	.LBB13:
 243              		.loc 1 466 0
 244 0006 1E78     		ldrb	r6, [r3, #0]	@ zero_extendqisi2
 245              	.LBE13:
 246              	.LBE19:
 247              	.LBB20:
 248              	.LBB17:
 299:.\Generated_Source\PSoC5/Clock_SYS.c ****     return CY_GET_REG16(Clock_SYS_DIV_PTR);
 249              		.loc 1 299 0
 250 0008 2288     		ldrh	r2, [r4, #0]
 251              	.LBE17:
 252              	.LBE20:
 253              	.LBB21:
 254              	.LBB14:
 255              		.loc 1 466 0
 256 000a 06F00706 		and	r6, r6, #7
 257              	.LBE14:
 258              	.LBE21:
 259              	.LBB22:
 260              	.LBB18:
 299:.\Generated_Source\PSoC5/Clock_SYS.c ****     return CY_GET_REG16(Clock_SYS_DIV_PTR);
 261              		.loc 1 299 0
 262 000e 92B2     		uxth	r2, r2
 263              	.LBE18:
 264              	.LBE22:
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 14


 201:.\Generated_Source\PSoC5/Clock_SYS.c ****     if (clkDivider != oldDivider)
 265              		.loc 1 201 0
 266 0010 9042     		cmp	r0, r2
 267 0012 4ED0     		beq	.L20
 203:.\Generated_Source\PSoC5/Clock_SYS.c ****         enabled = Clock_SYS_CLKEN & Clock_SYS_CLKEN_MASK;
 268              		.loc 1 203 0
 269 0014 294D     		ldr	r5, .L42+8
 270 0016 2D78     		ldrb	r5, [r5, #0]	@ zero_extendqisi2
 271              	.LVL8:
 205:.\Generated_Source\PSoC5/Clock_SYS.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 272              		.loc 1 205 0
 273 0018 66B9     		cbnz	r6, .L23
 205:.\Generated_Source\PSoC5/Clock_SYS.c ****         if ((currSrc == (uint8)CYCLK_SRC_SEL_CLK_SYNC_D) && ((oldDivider == 0u) || (clkDivider == 0
 274              		.loc 1 205 0 is_stmt 0 discriminator 1
 275 001a 32B1     		cbz	r2, .L24
 276 001c 50B9     		cbnz	r0, .L23
 277              	.L25:
 220:.\Generated_Source\PSoC5/Clock_SYS.c ****                 Clock_SYS_MOD_SRC |= CYCLK_SSS;
 278              		.loc 1 220 0 is_stmt 1
 279 001e 1978     		ldrb	r1, [r3, #0]	@ zero_extendqisi2
 280              	.LVL9:
 281 0020 41F04002 		orr	r2, r1, #64
 282 0024 1A70     		strb	r2, [r3, #0]
 221:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(Clock_SYS_DIV_PTR, clkDivider);
 283              		.loc 1 221 0
 284 0026 2080     		strh	r0, [r4, #0]	@ movhi
 285 0028 F0BD     		pop	{r4, r5, r6, r7, pc}
 286              	.LVL10:
 287              	.L24:
 213:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(Clock_SYS_DIV_PTR, clkDivider);
 288              		.loc 1 213 0
 289 002a 2080     		strh	r0, [r4, #0]	@ movhi
 214:.\Generated_Source\PSoC5/Clock_SYS.c ****                 Clock_SYS_MOD_SRC &= (uint8)(~CYCLK_SSS);
 290              		.loc 1 214 0
 291 002c 1878     		ldrb	r0, [r3, #0]	@ zero_extendqisi2
 292              	.LVL11:
 293 002e 00F0BF02 		and	r2, r0, #191
 294 0032 3DE0     		b	.L41
 295              	.LVL12:
 296              	.L23:
 203:.\Generated_Source\PSoC5/Clock_SYS.c ****         enabled = Clock_SYS_CLKEN & Clock_SYS_CLKEN_MASK;
 297              		.loc 1 203 0
 298 0034 25F07F03 		bic	r3, r5, #127
 227:.\Generated_Source\PSoC5/Clock_SYS.c ****             if (enabled != 0u)
 299              		.loc 1 227 0
 300 0038 03F0FF05 		and	r5, r3, #255
 301              	.LVL13:
 302 003c 0BB3     		cbz	r3, .L27
 236:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_DMASK = Clock_SYS_CLKEN_MASK;
 303              		.loc 1 236 0
 304 003e 204E     		ldr	r6, .L42+12
 229:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_LD = 0x00u;
 305              		.loc 1 229 0
 306 0040 204B     		ldr	r3, .L42+16
 307 0042 0024     		movs	r4, #0
 236:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_DMASK = Clock_SYS_CLKEN_MASK;
 308              		.loc 1 236 0
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 15


 309 0044 8027     		movs	r7, #128
 229:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_LD = 0x00u;
 310              		.loc 1 229 0
 311 0046 1C70     		strb	r4, [r3, #0]
 236:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_DMASK = Clock_SYS_CLKEN_MASK;
 312              		.loc 1 236 0
 313 0048 3770     		strb	r7, [r6, #0]
 237:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_AMASK = 0x00u;
 314              		.loc 1 237 0
 315 004a 3471     		strb	r4, [r6, #4]
 240:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_BCFG2 &= (uint8)(~BCFG2_MASK);
 316              		.loc 1 240 0
 317 004c 1E4C     		ldr	r4, .L42+20
 318 004e 2678     		ldrb	r6, [r4, #0]	@ zero_extendqisi2
 319 0050 06F07F06 		and	r6, r6, #127
 320 0054 2670     		strb	r6, [r4, #0]
 243:.\Generated_Source\PSoC5/Clock_SYS.c ****                 if (((Clock_SYS_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 321              		.loc 1 243 0
 322 0056 9634     		adds	r4, r4, #150
 323 0058 2478     		ldrb	r4, [r4, #0]	@ zero_extendqisi2
 324 005a 04F00804 		and	r4, r4, #8
 325 005e E4B2     		uxtb	r4, r4
 326 0060 04B1     		cbz	r4, .L28
 243:.\Generated_Source\PSoC5/Clock_SYS.c ****                 if (((Clock_SYS_MOD_SRC & CYCLK_SYNC) == 0u) || (clkDivider == 0u))
 327              		.loc 1 243 0 is_stmt 0 discriminator 1
 328 0062 70B9     		cbnz	r0, .L27
 329              	.L28:
 246:.\Generated_Source\PSoC5/Clock_SYS.c ****                     CY_SET_REG16(CYREG_CLKDIST_WRK0, oldDivider);
 330              		.loc 1 246 0 is_stmt 1
 331 0064 194E     		ldr	r6, .L42+24
 332 0066 3280     		strh	r2, [r6, #0]	@ movhi
 247:.\Generated_Source\PSoC5/Clock_SYS.c ****                     CLK_DIST_LD = CYCLK_LD_DISABLE|CYCLK_LD_SYNC_EN|CYCLK_LD_LOAD;
 333              		.loc 1 247 0
 334 0068 0722     		movs	r2, #7
 335 006a 1A70     		strb	r2, [r3, #0]
 336              	.L30:
 250:.\Generated_Source\PSoC5/Clock_SYS.c ****                     while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 337              		.loc 1 250 0 discriminator 1
 338 006c 154B     		ldr	r3, .L42+16
 339 006e 1C78     		ldrb	r4, [r3, #0]	@ zero_extendqisi2
 340 0070 14F00104 		ands	r4, r4, #1
 341 0074 FAD1     		bne	.L30
 253:.\Generated_Source\PSoC5/Clock_SYS.c ****                     Clock_SYS_CLKEN &= (uint8)(~Clock_SYS_CLKEN_MASK);
 342              		.loc 1 253 0
 343 0076 114A     		ldr	r2, .L42+8
 344 0078 1678     		ldrb	r6, [r2, #0]	@ zero_extendqisi2
 345 007a 06F07F06 		and	r6, r6, #127
 346 007e 1670     		strb	r6, [r2, #0]
 257:.\Generated_Source\PSoC5/Clock_SYS.c ****                     CLK_DIST_LD = 0x00u;
 347              		.loc 1 257 0
 348 0080 1C70     		strb	r4, [r3, #0]
 349              	.L27:
 263:.\Generated_Source\PSoC5/Clock_SYS.c ****             if ((Clock_SYS_CLKEN & Clock_SYS_CLKEN_MASK) != 0u)
 350              		.loc 1 263 0
 351 0082 0E4B     		ldr	r3, .L42+8
 352 0084 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 353 0086 1206     		lsls	r2, r2, #24
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 16


 354 0088 0DD5     		bpl	.L31
 266:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 355              		.loc 1 266 0
 356 008a A3F56873 		sub	r3, r3, #928
 268:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 357              		.loc 1 268 0
 358 008e 0029     		cmp	r1, #0
 359 0090 0CBF     		ite	eq
 360 0092 0121     		moveq	r1, #1
 361 0094 0321     		movne	r1, #3
 362              	.LVL14:
 266:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(CYREG_CLKDIST_WRK0, clkDivider);
 363              		.loc 1 266 0
 364 0096 1880     		strh	r0, [r3, #0]	@ movhi
 268:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CLK_DIST_LD = (CYCLK_LD_LOAD | ((restart != 0u) ? CYCLK_LD_SYNC_EN : 0x00u));
 365              		.loc 1 268 0
 366 0098 03F8011C 		strb	r1, [r3, #-1]
 367              	.LVL15:
 368              	.L33:
 269:.\Generated_Source\PSoC5/Clock_SYS.c ****                 while ((CLK_DIST_LD & CYCLK_LD_LOAD) != 0u) { }
 369              		.loc 1 269 0 discriminator 1
 370 009c 0948     		ldr	r0, .L42+16
 371 009e 0278     		ldrb	r2, [r0, #0]	@ zero_extendqisi2
 372 00a0 D207     		lsls	r2, r2, #31
 373 00a2 FBD4     		bmi	.L33
 374 00a4 F0BD     		pop	{r4, r5, r6, r7, pc}
 375              	.LVL16:
 376              	.L31:
 274:.\Generated_Source\PSoC5/Clock_SYS.c ****                 CY_SET_REG16(Clock_SYS_DIV_PTR, clkDivider);
 377              		.loc 1 274 0
 378 00a6 0449     		ldr	r1, .L42+4
 379              	.LVL17:
 380 00a8 0880     		strh	r0, [r1, #0]	@ movhi
 275:.\Generated_Source\PSoC5/Clock_SYS.c **** 				Clock_SYS_CLKEN |= enabled;
 381              		.loc 1 275 0
 382 00aa 1878     		ldrb	r0, [r3, #0]	@ zero_extendqisi2
 383              	.LVL18:
 384 00ac 45EA0002 		orr	r2, r5, r0
 385              	.LVL19:
 386              	.L41:
 387 00b0 1A70     		strb	r2, [r3, #0]
 388              	.L20:
 389 00b2 F0BD     		pop	{r4, r5, r6, r7, pc}
 390              	.L43:
 391              		.align	2
 392              	.L42:
 393 00b4 9E400040 		.word	1073758366
 394 00b8 9C400040 		.word	1073758364
 395 00bc A2430040 		.word	1073759138
 396 00c0 10400040 		.word	1073758224
 397 00c4 01400040 		.word	1073758209
 398 00c8 08400040 		.word	1073758216
 399 00cc 02400040 		.word	1073758210
 400              		.cfi_endproc
 401              	.LFE4:
 402              		.size	Clock_SYS_SetDividerRegister, .-Clock_SYS_SetDividerRegister
 403              		.section	.text.Clock_SYS_GetDividerRegister,"ax",%progbits
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 17


 404              		.align	1
 405              		.global	Clock_SYS_GetDividerRegister
 406              		.thumb
 407              		.thumb_func
 408              		.type	Clock_SYS_GetDividerRegister, %function
 409              	Clock_SYS_GetDividerRegister:
 410              	.LFB5:
 298:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 411              		.loc 1 298 0
 412              		.cfi_startproc
 413              		@ args = 0, pretend = 0, frame = 0
 414              		@ frame_needed = 0, uses_anonymous_args = 0
 415              		@ link register save eliminated.
 299:.\Generated_Source\PSoC5/Clock_SYS.c ****     return CY_GET_REG16(Clock_SYS_DIV_PTR);
 416              		.loc 1 299 0
 417 0000 014B     		ldr	r3, .L45
 418 0002 1888     		ldrh	r0, [r3, #0]
 300:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 419              		.loc 1 300 0
 420 0004 80B2     		uxth	r0, r0
 421 0006 7047     		bx	lr
 422              	.L46:
 423              		.align	2
 424              	.L45:
 425 0008 9C400040 		.word	1073758364
 426              		.cfi_endproc
 427              	.LFE5:
 428              		.size	Clock_SYS_GetDividerRegister, .-Clock_SYS_GetDividerRegister
 429              		.section	.text.Clock_SYS_SetModeRegister,"ax",%progbits
 430              		.align	1
 431              		.global	Clock_SYS_SetModeRegister
 432              		.thumb
 433              		.thumb_func
 434              		.type	Clock_SYS_SetModeRegister, %function
 435              	Clock_SYS_SetModeRegister:
 436              	.LFB6:
 333:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 437              		.loc 1 333 0
 438              		.cfi_startproc
 439              		@ args = 0, pretend = 0, frame = 0
 440              		@ frame_needed = 0, uses_anonymous_args = 0
 441              		@ link register save eliminated.
 442              	.LVL20:
 334:.\Generated_Source\PSoC5/Clock_SYS.c ****     Clock_SYS_MOD_SRC |= modeBitMask & (uint8)Clock_SYS_MODE_MASK;
 443              		.loc 1 334 0
 444 0000 034B     		ldr	r3, .L48
 445 0002 00F0F800 		and	r0, r0, #248
 446              	.LVL21:
 447 0006 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 448 0008 40EA0201 		orr	r1, r0, r2
 449 000c 1970     		strb	r1, [r3, #0]
 450 000e 7047     		bx	lr
 451              	.L49:
 452              		.align	2
 453              	.L48:
 454 0010 9E400040 		.word	1073758366
 455              		.cfi_endproc
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 18


 456              	.LFE6:
 457              		.size	Clock_SYS_SetModeRegister, .-Clock_SYS_SetModeRegister
 458              		.section	.text.Clock_SYS_ClearModeRegister,"ax",%progbits
 459              		.align	1
 460              		.global	Clock_SYS_ClearModeRegister
 461              		.thumb
 462              		.thumb_func
 463              		.type	Clock_SYS_ClearModeRegister, %function
 464              	Clock_SYS_ClearModeRegister:
 465              	.LFB7:
 368:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 466              		.loc 1 368 0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 0
 469              		@ frame_needed = 0, uses_anonymous_args = 0
 470              		@ link register save eliminated.
 471              	.LVL22:
 369:.\Generated_Source\PSoC5/Clock_SYS.c ****     Clock_SYS_MOD_SRC &= (uint8)(~modeBitMask) | (uint8)(~(uint8)(Clock_SYS_MODE_MASK));
 472              		.loc 1 369 0
 473 0000 034B     		ldr	r3, .L51
 474 0002 C043     		mvns	r0, r0
 475              	.LVL23:
 476 0004 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 477 0006 40F00701 		orr	r1, r0, #7
 478 000a 0A40     		ands	r2, r2, r1
 479 000c 1A70     		strb	r2, [r3, #0]
 480 000e 7047     		bx	lr
 481              	.L52:
 482              		.align	2
 483              	.L51:
 484 0010 9E400040 		.word	1073758366
 485              		.cfi_endproc
 486              	.LFE7:
 487              		.size	Clock_SYS_ClearModeRegister, .-Clock_SYS_ClearModeRegister
 488              		.section	.text.Clock_SYS_GetModeRegister,"ax",%progbits
 489              		.align	1
 490              		.global	Clock_SYS_GetModeRegister
 491              		.thumb
 492              		.thumb_func
 493              		.type	Clock_SYS_GetModeRegister, %function
 494              	Clock_SYS_GetModeRegister:
 495              	.LFB8:
 389:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 496              		.loc 1 389 0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 390:.\Generated_Source\PSoC5/Clock_SYS.c ****     return Clock_SYS_MOD_SRC & (uint8)(Clock_SYS_MODE_MASK);
 501              		.loc 1 390 0
 502 0000 024B     		ldr	r3, .L54
 503 0002 1878     		ldrb	r0, [r3, #0]	@ zero_extendqisi2
 391:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 504              		.loc 1 391 0
 505 0004 00F0F800 		and	r0, r0, #248
 506 0008 7047     		bx	lr
 507              	.L55:
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 19


 508 000a 00BF     		.align	2
 509              	.L54:
 510 000c 9E400040 		.word	1073758366
 511              		.cfi_endproc
 512              	.LFE8:
 513              		.size	Clock_SYS_GetModeRegister, .-Clock_SYS_GetModeRegister
 514              		.section	.text.Clock_SYS_SetSourceRegister,"ax",%progbits
 515              		.align	1
 516              		.global	Clock_SYS_SetSourceRegister
 517              		.thumb
 518              		.thumb_func
 519              		.type	Clock_SYS_SetSourceRegister, %function
 520              	Clock_SYS_SetSourceRegister:
 521              	.LFB9:
 420:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 522              		.loc 1 420 0
 523              		.cfi_startproc
 524              		@ args = 0, pretend = 0, frame = 0
 525              		@ frame_needed = 0, uses_anonymous_args = 0
 526              		@ link register save eliminated.
 527              	.LVL24:
 528              	.LBB23:
 529              	.LBB24:
 299:.\Generated_Source\PSoC5/Clock_SYS.c ****     return CY_GET_REG16(Clock_SYS_DIV_PTR);
 530              		.loc 1 299 0
 531 0000 124B     		ldr	r3, .L64
 532 0002 1988     		ldrh	r1, [r3, #0]
 533              	.LBE24:
 534              	.LBE23:
 535              	.LBB26:
 536              	.LBB27:
 537              		.loc 1 466 0
 538 0004 0233     		adds	r3, r3, #2
 539 0006 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
 540              	.LBE27:
 541              	.LBE26:
 542              	.LBB28:
 543              	.LBB25:
 299:.\Generated_Source\PSoC5/Clock_SYS.c ****     return CY_GET_REG16(Clock_SYS_DIV_PTR);
 544              		.loc 1 299 0
 545 0008 89B2     		uxth	r1, r1
 546              	.LBE25:
 547              	.LBE28:
 424:.\Generated_Source\PSoC5/Clock_SYS.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 548              		.loc 1 424 0
 549 000a 12F0070F 		tst	r2, #7
 550 000e 1A46     		mov	r2, r3
 551 0010 09D0     		beq	.L57
 424:.\Generated_Source\PSoC5/Clock_SYS.c ****     if (((oldSrc != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 552              		.loc 1 424 0 is_stmt 0 discriminator 1
 553 0012 A0B9     		cbnz	r0, .L58
 425:.\Generated_Source\PSoC5/Clock_SYS.c ****         (clkSource == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 554              		.loc 1 425 0 is_stmt 1
 555 0014 99B9     		cbnz	r1, .L58
 429:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC |= CYCLK_SSS;
 556              		.loc 1 429 0
 557 0016 1A78     		ldrb	r2, [r3, #0]	@ zero_extendqisi2
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 20


 558 0018 42F04000 		orr	r0, r2, #64
 559              	.LVL25:
 560 001c 1870     		strb	r0, [r3, #0]
 431:.\Generated_Source\PSoC5/Clock_SYS.c ****             (Clock_SYS_MOD_SRC & (uint8)(~Clock_SYS_SRC_SEL_MSK)) | clkSource;
 561              		.loc 1 431 0
 562 001e 1978     		ldrb	r1, [r3, #0]	@ zero_extendqisi2
 430:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC =
 563              		.loc 1 430 0
 564 0020 01F0F801 		and	r1, r1, #248
 565 0024 09E0     		b	.L63
 566              	.LVL26:
 567              	.L57:
 433:.\Generated_Source\PSoC5/Clock_SYS.c ****     else if (((oldSrc == ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D)) && 
 568              		.loc 1 433 0 discriminator 1
 569 0026 50B1     		cbz	r0, .L58
 434:.\Generated_Source\PSoC5/Clock_SYS.c ****             (clkSource != ((uint8)CYCLK_SRC_SEL_CLK_SYNC_D))) && (currDiv == 0u))
 570              		.loc 1 434 0
 571 0028 49B9     		cbnz	r1, .L58
 439:.\Generated_Source\PSoC5/Clock_SYS.c ****             (Clock_SYS_MOD_SRC & (uint8)(~Clock_SYS_SRC_SEL_MSK)) | clkSource;
 572              		.loc 1 439 0
 573 002a 1978     		ldrb	r1, [r3, #0]	@ zero_extendqisi2
 438:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC =
 574              		.loc 1 438 0
 575 002c 21F00702 		bic	r2, r1, #7
 576 0030 1043     		orrs	r0, r0, r2
 577              	.LVL27:
 578 0032 1870     		strb	r0, [r3, #0]
 440:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC &= (uint8)(~CYCLK_SSS);
 579              		.loc 1 440 0
 580 0034 1878     		ldrb	r0, [r3, #0]	@ zero_extendqisi2
 581 0036 00F0BF01 		and	r1, r0, #191
 582              	.L63:
 583 003a 1970     		strb	r1, [r3, #0]
 584 003c 7047     		bx	lr
 585              	.LVL28:
 586              	.L58:
 445:.\Generated_Source\PSoC5/Clock_SYS.c ****             (Clock_SYS_MOD_SRC & (uint8)(~Clock_SYS_SRC_SEL_MSK)) | clkSource;
 587              		.loc 1 445 0
 588 003e 1378     		ldrb	r3, [r2, #0]	@ zero_extendqisi2
 444:.\Generated_Source\PSoC5/Clock_SYS.c ****         Clock_SYS_MOD_SRC =
 589              		.loc 1 444 0
 590 0040 23F00701 		bic	r1, r3, #7
 591 0044 0843     		orrs	r0, r0, r1
 592              	.LVL29:
 593 0046 1070     		strb	r0, [r2, #0]
 594 0048 7047     		bx	lr
 595              	.L65:
 596 004a 00BF     		.align	2
 597              	.L64:
 598 004c 9C400040 		.word	1073758364
 599              		.cfi_endproc
 600              	.LFE9:
 601              		.size	Clock_SYS_SetSourceRegister, .-Clock_SYS_SetSourceRegister
 602              		.section	.text.Clock_SYS_GetSourceRegister,"ax",%progbits
 603              		.align	1
 604              		.global	Clock_SYS_GetSourceRegister
 605              		.thumb
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 21


 606              		.thumb_func
 607              		.type	Clock_SYS_GetSourceRegister, %function
 608              	Clock_SYS_GetSourceRegister:
 609              	.LFB10:
 465:.\Generated_Source\PSoC5/Clock_SYS.c **** {
 610              		.loc 1 465 0
 611              		.cfi_startproc
 612              		@ args = 0, pretend = 0, frame = 0
 613              		@ frame_needed = 0, uses_anonymous_args = 0
 614              		@ link register save eliminated.
 615              		.loc 1 466 0
 616 0000 024B     		ldr	r3, .L67
 617 0002 1878     		ldrb	r0, [r3, #0]	@ zero_extendqisi2
 467:.\Generated_Source\PSoC5/Clock_SYS.c **** }
 618              		.loc 1 467 0
 619 0004 00F00700 		and	r0, r0, #7
 620 0008 7047     		bx	lr
 621              	.L68:
 622 000a 00BF     		.align	2
 623              	.L67:
 624 000c 9E400040 		.word	1073758366
 625              		.cfi_endproc
 626              	.LFE10:
 627              		.size	Clock_SYS_GetSourceRegister, .-Clock_SYS_GetSourceRegister
 628              		.text
 629              	.Letext0:
 630              		.file 2 "./Generated_Source/PSoC5/cytypes.h"
 631              		.section	.debug_info,"",%progbits
 632              	.Ldebug_info0:
 633 0000 D3020000 		.4byte	0x2d3
 634 0004 0200     		.2byte	0x2
 635 0006 00000000 		.4byte	.Ldebug_abbrev0
 636 000a 04       		.byte	0x4
 637 000b 01       		.uleb128 0x1
 638 000c 69020000 		.4byte	.LASF35
 639 0010 01       		.byte	0x1
 640 0011 16000000 		.4byte	.LASF36
 641 0015 F1000000 		.4byte	.LASF37
 642 0019 58000000 		.4byte	.Ldebug_ranges0+0x58
 643 001d 00000000 		.4byte	0
 644 0021 00000000 		.4byte	0
 645 0025 00000000 		.4byte	.Ldebug_line0
 646 0029 02       		.uleb128 0x2
 647 002a 01       		.byte	0x1
 648 002b 06       		.byte	0x6
 649 002c DC020000 		.4byte	.LASF0
 650 0030 02       		.uleb128 0x2
 651 0031 01       		.byte	0x1
 652 0032 08       		.byte	0x8
 653 0033 9E000000 		.4byte	.LASF1
 654 0037 02       		.uleb128 0x2
 655 0038 02       		.byte	0x2
 656 0039 05       		.byte	0x5
 657 003a 3D020000 		.4byte	.LASF2
 658 003e 02       		.uleb128 0x2
 659 003f 02       		.byte	0x2
 660 0040 07       		.byte	0x7
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 22


 661 0041 68000000 		.4byte	.LASF3
 662 0045 02       		.uleb128 0x2
 663 0046 04       		.byte	0x4
 664 0047 05       		.byte	0x5
 665 0048 C9020000 		.4byte	.LASF4
 666 004c 02       		.uleb128 0x2
 667 004d 04       		.byte	0x4
 668 004e 07       		.byte	0x7
 669 004f C5000000 		.4byte	.LASF5
 670 0053 02       		.uleb128 0x2
 671 0054 08       		.byte	0x8
 672 0055 05       		.byte	0x5
 673 0056 22020000 		.4byte	.LASF6
 674 005a 02       		.uleb128 0x2
 675 005b 08       		.byte	0x8
 676 005c 07       		.byte	0x7
 677 005d C6010000 		.4byte	.LASF7
 678 0061 03       		.uleb128 0x3
 679 0062 04       		.byte	0x4
 680 0063 05       		.byte	0x5
 681 0064 696E7400 		.ascii	"int\000"
 682 0068 02       		.uleb128 0x2
 683 0069 04       		.byte	0x4
 684 006a 07       		.byte	0x7
 685 006b A2010000 		.4byte	.LASF8
 686 006f 04       		.uleb128 0x4
 687 0070 63020000 		.4byte	.LASF9
 688 0074 02       		.byte	0x2
 689 0075 5B       		.byte	0x5b
 690 0076 30000000 		.4byte	0x30
 691 007a 04       		.uleb128 0x4
 692 007b 9B010000 		.4byte	.LASF10
 693 007f 02       		.byte	0x2
 694 0080 5C       		.byte	0x5c
 695 0081 3E000000 		.4byte	0x3e
 696 0085 02       		.uleb128 0x2
 697 0086 04       		.byte	0x4
 698 0087 04       		.byte	0x4
 699 0088 7B000000 		.4byte	.LASF11
 700 008c 02       		.uleb128 0x2
 701 008d 08       		.byte	0x8
 702 008e 04       		.byte	0x4
 703 008f 72010000 		.4byte	.LASF12
 704 0093 02       		.uleb128 0x2
 705 0094 01       		.byte	0x1
 706 0095 08       		.byte	0x8
 707 0096 30020000 		.4byte	.LASF13
 708 009a 04       		.uleb128 0x4
 709 009b AC000000 		.4byte	.LASF14
 710 009f 02       		.byte	0x2
 711 00a0 F0       		.byte	0xf0
 712 00a1 A5000000 		.4byte	0xa5
 713 00a5 05       		.uleb128 0x5
 714 00a6 6F000000 		.4byte	0x6f
 715 00aa 04       		.uleb128 0x4
 716 00ab 00000000 		.4byte	.LASF15
 717 00af 02       		.byte	0x2
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 23


 718 00b0 F1       		.byte	0xf1
 719 00b1 B5000000 		.4byte	0xb5
 720 00b5 05       		.uleb128 0x5
 721 00b6 7A000000 		.4byte	0x7a
 722 00ba 06       		.uleb128 0x6
 723 00bb 01       		.byte	0x1
 724 00bc 81000000 		.4byte	.LASF16
 725 00c0 01       		.byte	0x1
 726 00c1 2901     		.2byte	0x129
 727 00c3 01       		.byte	0x1
 728 00c4 7A000000 		.4byte	0x7a
 729 00c8 01       		.byte	0x1
 730 00c9 06       		.uleb128 0x6
 731 00ca 01       		.byte	0x1
 732 00cb 47020000 		.4byte	.LASF17
 733 00cf 01       		.byte	0x1
 734 00d0 D001     		.2byte	0x1d0
 735 00d2 01       		.byte	0x1
 736 00d3 6F000000 		.4byte	0x6f
 737 00d7 01       		.byte	0x1
 738 00d8 07       		.uleb128 0x7
 739 00d9 01       		.byte	0x1
 740 00da 06000000 		.4byte	.LASF18
 741 00de 01       		.byte	0x1
 742 00df 2D       		.byte	0x2d
 743 00e0 01       		.byte	0x1
 744 00e1 00000000 		.4byte	.LFB0
 745 00e5 18000000 		.4byte	.LFE0
 746 00e9 02       		.byte	0x2
 747 00ea 7D       		.byte	0x7d
 748 00eb 00       		.sleb128 0
 749 00ec 01       		.byte	0x1
 750 00ed 07       		.uleb128 0x7
 751 00ee 01       		.byte	0x1
 752 00ef B7010000 		.4byte	.LASF19
 753 00f3 01       		.byte	0x1
 754 00f4 47       		.byte	0x47
 755 00f5 01       		.byte	0x1
 756 00f6 00000000 		.4byte	.LFB1
 757 00fa 18000000 		.4byte	.LFE1
 758 00fe 02       		.byte	0x2
 759 00ff 7D       		.byte	0x7d
 760 0100 00       		.sleb128 0
 761 0101 01       		.byte	0x1
 762 0102 08       		.uleb128 0x8
 763 0103 01       		.byte	0x1
 764 0104 B1000000 		.4byte	.LASF20
 765 0108 01       		.byte	0x1
 766 0109 64       		.byte	0x64
 767 010a 01       		.byte	0x1
 768 010b 00000000 		.4byte	.LFB2
 769 010f 68000000 		.4byte	.LFE2
 770 0113 00000000 		.4byte	.LLST0
 771 0117 01       		.byte	0x1
 772 0118 36010000 		.4byte	0x136
 773 011c 09       		.uleb128 0x9
 774 011d 0A000000 		.4byte	.LBB10
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 24


 775 0121 68000000 		.4byte	.LBE10
 776 0125 0A       		.uleb128 0xa
 777 0126 41000000 		.4byte	.LASF26
 778 012a 01       		.byte	0x1
 779 012b 69       		.byte	0x69
 780 012c 7A000000 		.4byte	0x7a
 781 0130 20000000 		.4byte	.LLST1
 782 0134 00       		.byte	0
 783 0135 00       		.byte	0
 784 0136 0B       		.uleb128 0xb
 785 0137 01       		.byte	0x1
 786 0138 B2020000 		.4byte	.LASF21
 787 013c 01       		.byte	0x1
 788 013d 9D       		.byte	0x9d
 789 013e 01       		.byte	0x1
 790 013f 00000000 		.4byte	.LFB3
 791 0143 18000000 		.4byte	.LFE3
 792 0147 02       		.byte	0x2
 793 0148 7D       		.byte	0x7d
 794 0149 00       		.sleb128 0
 795 014a 01       		.byte	0x1
 796 014b 5F010000 		.4byte	0x15f
 797 014f 0C       		.uleb128 0xc
 798 0150 3B000000 		.4byte	.LASF23
 799 0154 01       		.byte	0x1
 800 0155 9D       		.byte	0x9d
 801 0156 6F000000 		.4byte	0x6f
 802 015a 3E000000 		.4byte	.LLST2
 803 015e 00       		.byte	0
 804 015f 08       		.uleb128 0x8
 805 0160 01       		.byte	0x1
 806 0161 DD010000 		.4byte	.LASF22
 807 0165 01       		.byte	0x1
 808 0166 C1       		.byte	0xc1
 809 0167 01       		.byte	0x1
 810 0168 00000000 		.4byte	.LFB4
 811 016c D0000000 		.4byte	.LFE4
 812 0170 78000000 		.4byte	.LLST3
 813 0174 01       		.byte	0x1
 814 0175 DF010000 		.4byte	0x1df
 815 0179 0C       		.uleb128 0xc
 816 017a 67010000 		.4byte	.LASF24
 817 017e 01       		.byte	0x1
 818 017f C1       		.byte	0xc1
 819 0180 7A000000 		.4byte	0x7a
 820 0184 98000000 		.4byte	.LLST4
 821 0188 0C       		.uleb128 0xc
 822 0189 79010000 		.4byte	.LASF25
 823 018d 01       		.byte	0x1
 824 018e C1       		.byte	0xc1
 825 018f 6F000000 		.4byte	0x6f
 826 0193 F3000000 		.4byte	.LLST5
 827 0197 0A       		.uleb128 0xa
 828 0198 5F010000 		.4byte	.LASF27
 829 019c 01       		.byte	0x1
 830 019d C4       		.byte	0xc4
 831 019e 6F000000 		.4byte	0x6f
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 25


 832 01a2 46010000 		.4byte	.LLST6
 833 01a6 0D       		.uleb128 0xd
 834 01a7 AF010000 		.4byte	.LASF28
 835 01ab 01       		.byte	0x1
 836 01ac C6       		.byte	0xc6
 837 01ad 6F000000 		.4byte	0x6f
 838 01b1 01       		.byte	0x1
 839 01b2 56       		.byte	0x56
 840 01b3 0D       		.uleb128 0xd
 841 01b4 41000000 		.4byte	.LASF26
 842 01b8 01       		.byte	0x1
 843 01b9 C7       		.byte	0xc7
 844 01ba 7A000000 		.4byte	0x7a
 845 01be 01       		.byte	0x1
 846 01bf 52       		.byte	0x52
 847 01c0 0E       		.uleb128 0xe
 848 01c1 C9000000 		.4byte	0xc9
 849 01c5 02000000 		.4byte	.LBB11
 850 01c9 00000000 		.4byte	.Ldebug_ranges0+0
 851 01cd 01       		.byte	0x1
 852 01ce C6       		.byte	0xc6
 853 01cf 0E       		.uleb128 0xe
 854 01d0 BA000000 		.4byte	0xba
 855 01d4 04000000 		.4byte	.LBB15
 856 01d8 20000000 		.4byte	.Ldebug_ranges0+0x20
 857 01dc 01       		.byte	0x1
 858 01dd C7       		.byte	0xc7
 859 01de 00       		.byte	0
 860 01df 0F       		.uleb128 0xf
 861 01e0 BA000000 		.4byte	0xba
 862 01e4 00000000 		.4byte	.LFB5
 863 01e8 0C000000 		.4byte	.LFE5
 864 01ec 02       		.byte	0x2
 865 01ed 7D       		.byte	0x7d
 866 01ee 00       		.sleb128 0
 867 01ef 01       		.byte	0x1
 868 01f0 10       		.uleb128 0x10
 869 01f1 01       		.byte	0x1
 870 01f2 D7000000 		.4byte	.LASF29
 871 01f6 01       		.byte	0x1
 872 01f7 4C01     		.2byte	0x14c
 873 01f9 01       		.byte	0x1
 874 01fa 00000000 		.4byte	.LFB6
 875 01fe 14000000 		.4byte	.LFE6
 876 0202 02       		.byte	0x2
 877 0203 7D       		.byte	0x7d
 878 0204 00       		.sleb128 0
 879 0205 01       		.byte	0x1
 880 0206 1B020000 		.4byte	0x21b
 881 020a 11       		.uleb128 0x11
 882 020b 16020000 		.4byte	.LASF30
 883 020f 01       		.byte	0x1
 884 0210 4C01     		.2byte	0x14c
 885 0212 6F000000 		.4byte	0x6f
 886 0216 5E010000 		.4byte	.LLST7
 887 021a 00       		.byte	0
 888 021b 10       		.uleb128 0x10
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 26


 889 021c 01       		.byte	0x1
 890 021d 4C000000 		.4byte	.LASF31
 891 0221 01       		.byte	0x1
 892 0222 6F01     		.2byte	0x16f
 893 0224 01       		.byte	0x1
 894 0225 00000000 		.4byte	.LFB7
 895 0229 14000000 		.4byte	.LFE7
 896 022d 02       		.byte	0x2
 897 022e 7D       		.byte	0x7d
 898 022f 00       		.sleb128 0
 899 0230 01       		.byte	0x1
 900 0231 46020000 		.4byte	0x246
 901 0235 11       		.uleb128 0x11
 902 0236 16020000 		.4byte	.LASF30
 903 023a 01       		.byte	0x1
 904 023b 6F01     		.2byte	0x16f
 905 023d 6F000000 		.4byte	0x6f
 906 0241 7F010000 		.4byte	.LLST8
 907 0245 00       		.byte	0
 908 0246 12       		.uleb128 0x12
 909 0247 01       		.byte	0x1
 910 0248 81010000 		.4byte	.LASF38
 911 024c 01       		.byte	0x1
 912 024d 8401     		.2byte	0x184
 913 024f 01       		.byte	0x1
 914 0250 6F000000 		.4byte	0x6f
 915 0254 00000000 		.4byte	.LFB8
 916 0258 10000000 		.4byte	.LFE8
 917 025c 02       		.byte	0x2
 918 025d 7D       		.byte	0x7d
 919 025e 00       		.sleb128 0
 920 025f 01       		.byte	0x1
 921 0260 10       		.uleb128 0x10
 922 0261 01       		.byte	0x1
 923 0262 FA010000 		.4byte	.LASF32
 924 0266 01       		.byte	0x1
 925 0267 A301     		.2byte	0x1a3
 926 0269 01       		.byte	0x1
 927 026a 00000000 		.4byte	.LFB9
 928 026e 50000000 		.4byte	.LFE9
 929 0272 02       		.byte	0x2
 930 0273 7D       		.byte	0x7d
 931 0274 00       		.sleb128 0
 932 0275 01       		.byte	0x1
 933 0276 C5020000 		.4byte	0x2c5
 934 027a 11       		.uleb128 0x11
 935 027b D2020000 		.4byte	.LASF33
 936 027f 01       		.byte	0x1
 937 0280 A301     		.2byte	0x1a3
 938 0282 6F000000 		.4byte	0x6f
 939 0286 A0010000 		.4byte	.LLST9
 940 028a 13       		.uleb128 0x13
 941 028b 35020000 		.4byte	.LASF34
 942 028f 01       		.byte	0x1
 943 0290 A501     		.2byte	0x1a5
 944 0292 7A000000 		.4byte	0x7a
 945 0296 01       		.byte	0x1
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 27


 946 0297 51       		.byte	0x51
 947 0298 14       		.uleb128 0x14
 948 0299 E8020000 		.4byte	.LASF39
 949 029d 01       		.byte	0x1
 950 029e A601     		.2byte	0x1a6
 951 02a0 6F000000 		.4byte	0x6f
 952 02a4 15       		.uleb128 0x15
 953 02a5 BA000000 		.4byte	0xba
 954 02a9 00000000 		.4byte	.LBB23
 955 02ad 40000000 		.4byte	.Ldebug_ranges0+0x40
 956 02b1 01       		.byte	0x1
 957 02b2 A501     		.2byte	0x1a5
 958 02b4 16       		.uleb128 0x16
 959 02b5 C9000000 		.4byte	0xc9
 960 02b9 04000000 		.4byte	.LBB26
 961 02bd 08000000 		.4byte	.LBE26
 962 02c1 01       		.byte	0x1
 963 02c2 A601     		.2byte	0x1a6
 964 02c4 00       		.byte	0
 965 02c5 0F       		.uleb128 0xf
 966 02c6 C9000000 		.4byte	0xc9
 967 02ca 00000000 		.4byte	.LFB10
 968 02ce 10000000 		.4byte	.LFE10
 969 02d2 02       		.byte	0x2
 970 02d3 7D       		.byte	0x7d
 971 02d4 00       		.sleb128 0
 972 02d5 01       		.byte	0x1
 973 02d6 00       		.byte	0
 974              		.section	.debug_abbrev,"",%progbits
 975              	.Ldebug_abbrev0:
 976 0000 01       		.uleb128 0x1
 977 0001 11       		.uleb128 0x11
 978 0002 01       		.byte	0x1
 979 0003 25       		.uleb128 0x25
 980 0004 0E       		.uleb128 0xe
 981 0005 13       		.uleb128 0x13
 982 0006 0B       		.uleb128 0xb
 983 0007 03       		.uleb128 0x3
 984 0008 0E       		.uleb128 0xe
 985 0009 1B       		.uleb128 0x1b
 986 000a 0E       		.uleb128 0xe
 987 000b 55       		.uleb128 0x55
 988 000c 06       		.uleb128 0x6
 989 000d 11       		.uleb128 0x11
 990 000e 01       		.uleb128 0x1
 991 000f 52       		.uleb128 0x52
 992 0010 01       		.uleb128 0x1
 993 0011 10       		.uleb128 0x10
 994 0012 06       		.uleb128 0x6
 995 0013 00       		.byte	0
 996 0014 00       		.byte	0
 997 0015 02       		.uleb128 0x2
 998 0016 24       		.uleb128 0x24
 999 0017 00       		.byte	0
 1000 0018 0B       		.uleb128 0xb
 1001 0019 0B       		.uleb128 0xb
 1002 001a 3E       		.uleb128 0x3e
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 28


 1003 001b 0B       		.uleb128 0xb
 1004 001c 03       		.uleb128 0x3
 1005 001d 0E       		.uleb128 0xe
 1006 001e 00       		.byte	0
 1007 001f 00       		.byte	0
 1008 0020 03       		.uleb128 0x3
 1009 0021 24       		.uleb128 0x24
 1010 0022 00       		.byte	0
 1011 0023 0B       		.uleb128 0xb
 1012 0024 0B       		.uleb128 0xb
 1013 0025 3E       		.uleb128 0x3e
 1014 0026 0B       		.uleb128 0xb
 1015 0027 03       		.uleb128 0x3
 1016 0028 08       		.uleb128 0x8
 1017 0029 00       		.byte	0
 1018 002a 00       		.byte	0
 1019 002b 04       		.uleb128 0x4
 1020 002c 16       		.uleb128 0x16
 1021 002d 00       		.byte	0
 1022 002e 03       		.uleb128 0x3
 1023 002f 0E       		.uleb128 0xe
 1024 0030 3A       		.uleb128 0x3a
 1025 0031 0B       		.uleb128 0xb
 1026 0032 3B       		.uleb128 0x3b
 1027 0033 0B       		.uleb128 0xb
 1028 0034 49       		.uleb128 0x49
 1029 0035 13       		.uleb128 0x13
 1030 0036 00       		.byte	0
 1031 0037 00       		.byte	0
 1032 0038 05       		.uleb128 0x5
 1033 0039 35       		.uleb128 0x35
 1034 003a 00       		.byte	0
 1035 003b 49       		.uleb128 0x49
 1036 003c 13       		.uleb128 0x13
 1037 003d 00       		.byte	0
 1038 003e 00       		.byte	0
 1039 003f 06       		.uleb128 0x6
 1040 0040 2E       		.uleb128 0x2e
 1041 0041 00       		.byte	0
 1042 0042 3F       		.uleb128 0x3f
 1043 0043 0C       		.uleb128 0xc
 1044 0044 03       		.uleb128 0x3
 1045 0045 0E       		.uleb128 0xe
 1046 0046 3A       		.uleb128 0x3a
 1047 0047 0B       		.uleb128 0xb
 1048 0048 3B       		.uleb128 0x3b
 1049 0049 05       		.uleb128 0x5
 1050 004a 27       		.uleb128 0x27
 1051 004b 0C       		.uleb128 0xc
 1052 004c 49       		.uleb128 0x49
 1053 004d 13       		.uleb128 0x13
 1054 004e 20       		.uleb128 0x20
 1055 004f 0B       		.uleb128 0xb
 1056 0050 00       		.byte	0
 1057 0051 00       		.byte	0
 1058 0052 07       		.uleb128 0x7
 1059 0053 2E       		.uleb128 0x2e
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 29


 1060 0054 00       		.byte	0
 1061 0055 3F       		.uleb128 0x3f
 1062 0056 0C       		.uleb128 0xc
 1063 0057 03       		.uleb128 0x3
 1064 0058 0E       		.uleb128 0xe
 1065 0059 3A       		.uleb128 0x3a
 1066 005a 0B       		.uleb128 0xb
 1067 005b 3B       		.uleb128 0x3b
 1068 005c 0B       		.uleb128 0xb
 1069 005d 27       		.uleb128 0x27
 1070 005e 0C       		.uleb128 0xc
 1071 005f 11       		.uleb128 0x11
 1072 0060 01       		.uleb128 0x1
 1073 0061 12       		.uleb128 0x12
 1074 0062 01       		.uleb128 0x1
 1075 0063 40       		.uleb128 0x40
 1076 0064 0A       		.uleb128 0xa
 1077 0065 9742     		.uleb128 0x2117
 1078 0067 0C       		.uleb128 0xc
 1079 0068 00       		.byte	0
 1080 0069 00       		.byte	0
 1081 006a 08       		.uleb128 0x8
 1082 006b 2E       		.uleb128 0x2e
 1083 006c 01       		.byte	0x1
 1084 006d 3F       		.uleb128 0x3f
 1085 006e 0C       		.uleb128 0xc
 1086 006f 03       		.uleb128 0x3
 1087 0070 0E       		.uleb128 0xe
 1088 0071 3A       		.uleb128 0x3a
 1089 0072 0B       		.uleb128 0xb
 1090 0073 3B       		.uleb128 0x3b
 1091 0074 0B       		.uleb128 0xb
 1092 0075 27       		.uleb128 0x27
 1093 0076 0C       		.uleb128 0xc
 1094 0077 11       		.uleb128 0x11
 1095 0078 01       		.uleb128 0x1
 1096 0079 12       		.uleb128 0x12
 1097 007a 01       		.uleb128 0x1
 1098 007b 40       		.uleb128 0x40
 1099 007c 06       		.uleb128 0x6
 1100 007d 9742     		.uleb128 0x2117
 1101 007f 0C       		.uleb128 0xc
 1102 0080 01       		.uleb128 0x1
 1103 0081 13       		.uleb128 0x13
 1104 0082 00       		.byte	0
 1105 0083 00       		.byte	0
 1106 0084 09       		.uleb128 0x9
 1107 0085 0B       		.uleb128 0xb
 1108 0086 01       		.byte	0x1
 1109 0087 11       		.uleb128 0x11
 1110 0088 01       		.uleb128 0x1
 1111 0089 12       		.uleb128 0x12
 1112 008a 01       		.uleb128 0x1
 1113 008b 00       		.byte	0
 1114 008c 00       		.byte	0
 1115 008d 0A       		.uleb128 0xa
 1116 008e 34       		.uleb128 0x34
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 30


 1117 008f 00       		.byte	0
 1118 0090 03       		.uleb128 0x3
 1119 0091 0E       		.uleb128 0xe
 1120 0092 3A       		.uleb128 0x3a
 1121 0093 0B       		.uleb128 0xb
 1122 0094 3B       		.uleb128 0x3b
 1123 0095 0B       		.uleb128 0xb
 1124 0096 49       		.uleb128 0x49
 1125 0097 13       		.uleb128 0x13
 1126 0098 02       		.uleb128 0x2
 1127 0099 06       		.uleb128 0x6
 1128 009a 00       		.byte	0
 1129 009b 00       		.byte	0
 1130 009c 0B       		.uleb128 0xb
 1131 009d 2E       		.uleb128 0x2e
 1132 009e 01       		.byte	0x1
 1133 009f 3F       		.uleb128 0x3f
 1134 00a0 0C       		.uleb128 0xc
 1135 00a1 03       		.uleb128 0x3
 1136 00a2 0E       		.uleb128 0xe
 1137 00a3 3A       		.uleb128 0x3a
 1138 00a4 0B       		.uleb128 0xb
 1139 00a5 3B       		.uleb128 0x3b
 1140 00a6 0B       		.uleb128 0xb
 1141 00a7 27       		.uleb128 0x27
 1142 00a8 0C       		.uleb128 0xc
 1143 00a9 11       		.uleb128 0x11
 1144 00aa 01       		.uleb128 0x1
 1145 00ab 12       		.uleb128 0x12
 1146 00ac 01       		.uleb128 0x1
 1147 00ad 40       		.uleb128 0x40
 1148 00ae 0A       		.uleb128 0xa
 1149 00af 9742     		.uleb128 0x2117
 1150 00b1 0C       		.uleb128 0xc
 1151 00b2 01       		.uleb128 0x1
 1152 00b3 13       		.uleb128 0x13
 1153 00b4 00       		.byte	0
 1154 00b5 00       		.byte	0
 1155 00b6 0C       		.uleb128 0xc
 1156 00b7 05       		.uleb128 0x5
 1157 00b8 00       		.byte	0
 1158 00b9 03       		.uleb128 0x3
 1159 00ba 0E       		.uleb128 0xe
 1160 00bb 3A       		.uleb128 0x3a
 1161 00bc 0B       		.uleb128 0xb
 1162 00bd 3B       		.uleb128 0x3b
 1163 00be 0B       		.uleb128 0xb
 1164 00bf 49       		.uleb128 0x49
 1165 00c0 13       		.uleb128 0x13
 1166 00c1 02       		.uleb128 0x2
 1167 00c2 06       		.uleb128 0x6
 1168 00c3 00       		.byte	0
 1169 00c4 00       		.byte	0
 1170 00c5 0D       		.uleb128 0xd
 1171 00c6 34       		.uleb128 0x34
 1172 00c7 00       		.byte	0
 1173 00c8 03       		.uleb128 0x3
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 31


 1174 00c9 0E       		.uleb128 0xe
 1175 00ca 3A       		.uleb128 0x3a
 1176 00cb 0B       		.uleb128 0xb
 1177 00cc 3B       		.uleb128 0x3b
 1178 00cd 0B       		.uleb128 0xb
 1179 00ce 49       		.uleb128 0x49
 1180 00cf 13       		.uleb128 0x13
 1181 00d0 02       		.uleb128 0x2
 1182 00d1 0A       		.uleb128 0xa
 1183 00d2 00       		.byte	0
 1184 00d3 00       		.byte	0
 1185 00d4 0E       		.uleb128 0xe
 1186 00d5 1D       		.uleb128 0x1d
 1187 00d6 00       		.byte	0
 1188 00d7 31       		.uleb128 0x31
 1189 00d8 13       		.uleb128 0x13
 1190 00d9 52       		.uleb128 0x52
 1191 00da 01       		.uleb128 0x1
 1192 00db 55       		.uleb128 0x55
 1193 00dc 06       		.uleb128 0x6
 1194 00dd 58       		.uleb128 0x58
 1195 00de 0B       		.uleb128 0xb
 1196 00df 59       		.uleb128 0x59
 1197 00e0 0B       		.uleb128 0xb
 1198 00e1 00       		.byte	0
 1199 00e2 00       		.byte	0
 1200 00e3 0F       		.uleb128 0xf
 1201 00e4 2E       		.uleb128 0x2e
 1202 00e5 00       		.byte	0
 1203 00e6 31       		.uleb128 0x31
 1204 00e7 13       		.uleb128 0x13
 1205 00e8 11       		.uleb128 0x11
 1206 00e9 01       		.uleb128 0x1
 1207 00ea 12       		.uleb128 0x12
 1208 00eb 01       		.uleb128 0x1
 1209 00ec 40       		.uleb128 0x40
 1210 00ed 0A       		.uleb128 0xa
 1211 00ee 9742     		.uleb128 0x2117
 1212 00f0 0C       		.uleb128 0xc
 1213 00f1 00       		.byte	0
 1214 00f2 00       		.byte	0
 1215 00f3 10       		.uleb128 0x10
 1216 00f4 2E       		.uleb128 0x2e
 1217 00f5 01       		.byte	0x1
 1218 00f6 3F       		.uleb128 0x3f
 1219 00f7 0C       		.uleb128 0xc
 1220 00f8 03       		.uleb128 0x3
 1221 00f9 0E       		.uleb128 0xe
 1222 00fa 3A       		.uleb128 0x3a
 1223 00fb 0B       		.uleb128 0xb
 1224 00fc 3B       		.uleb128 0x3b
 1225 00fd 05       		.uleb128 0x5
 1226 00fe 27       		.uleb128 0x27
 1227 00ff 0C       		.uleb128 0xc
 1228 0100 11       		.uleb128 0x11
 1229 0101 01       		.uleb128 0x1
 1230 0102 12       		.uleb128 0x12
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 32


 1231 0103 01       		.uleb128 0x1
 1232 0104 40       		.uleb128 0x40
 1233 0105 0A       		.uleb128 0xa
 1234 0106 9742     		.uleb128 0x2117
 1235 0108 0C       		.uleb128 0xc
 1236 0109 01       		.uleb128 0x1
 1237 010a 13       		.uleb128 0x13
 1238 010b 00       		.byte	0
 1239 010c 00       		.byte	0
 1240 010d 11       		.uleb128 0x11
 1241 010e 05       		.uleb128 0x5
 1242 010f 00       		.byte	0
 1243 0110 03       		.uleb128 0x3
 1244 0111 0E       		.uleb128 0xe
 1245 0112 3A       		.uleb128 0x3a
 1246 0113 0B       		.uleb128 0xb
 1247 0114 3B       		.uleb128 0x3b
 1248 0115 05       		.uleb128 0x5
 1249 0116 49       		.uleb128 0x49
 1250 0117 13       		.uleb128 0x13
 1251 0118 02       		.uleb128 0x2
 1252 0119 06       		.uleb128 0x6
 1253 011a 00       		.byte	0
 1254 011b 00       		.byte	0
 1255 011c 12       		.uleb128 0x12
 1256 011d 2E       		.uleb128 0x2e
 1257 011e 00       		.byte	0
 1258 011f 3F       		.uleb128 0x3f
 1259 0120 0C       		.uleb128 0xc
 1260 0121 03       		.uleb128 0x3
 1261 0122 0E       		.uleb128 0xe
 1262 0123 3A       		.uleb128 0x3a
 1263 0124 0B       		.uleb128 0xb
 1264 0125 3B       		.uleb128 0x3b
 1265 0126 05       		.uleb128 0x5
 1266 0127 27       		.uleb128 0x27
 1267 0128 0C       		.uleb128 0xc
 1268 0129 49       		.uleb128 0x49
 1269 012a 13       		.uleb128 0x13
 1270 012b 11       		.uleb128 0x11
 1271 012c 01       		.uleb128 0x1
 1272 012d 12       		.uleb128 0x12
 1273 012e 01       		.uleb128 0x1
 1274 012f 40       		.uleb128 0x40
 1275 0130 0A       		.uleb128 0xa
 1276 0131 9742     		.uleb128 0x2117
 1277 0133 0C       		.uleb128 0xc
 1278 0134 00       		.byte	0
 1279 0135 00       		.byte	0
 1280 0136 13       		.uleb128 0x13
 1281 0137 34       		.uleb128 0x34
 1282 0138 00       		.byte	0
 1283 0139 03       		.uleb128 0x3
 1284 013a 0E       		.uleb128 0xe
 1285 013b 3A       		.uleb128 0x3a
 1286 013c 0B       		.uleb128 0xb
 1287 013d 3B       		.uleb128 0x3b
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 33


 1288 013e 05       		.uleb128 0x5
 1289 013f 49       		.uleb128 0x49
 1290 0140 13       		.uleb128 0x13
 1291 0141 02       		.uleb128 0x2
 1292 0142 0A       		.uleb128 0xa
 1293 0143 00       		.byte	0
 1294 0144 00       		.byte	0
 1295 0145 14       		.uleb128 0x14
 1296 0146 34       		.uleb128 0x34
 1297 0147 00       		.byte	0
 1298 0148 03       		.uleb128 0x3
 1299 0149 0E       		.uleb128 0xe
 1300 014a 3A       		.uleb128 0x3a
 1301 014b 0B       		.uleb128 0xb
 1302 014c 3B       		.uleb128 0x3b
 1303 014d 05       		.uleb128 0x5
 1304 014e 49       		.uleb128 0x49
 1305 014f 13       		.uleb128 0x13
 1306 0150 00       		.byte	0
 1307 0151 00       		.byte	0
 1308 0152 15       		.uleb128 0x15
 1309 0153 1D       		.uleb128 0x1d
 1310 0154 00       		.byte	0
 1311 0155 31       		.uleb128 0x31
 1312 0156 13       		.uleb128 0x13
 1313 0157 52       		.uleb128 0x52
 1314 0158 01       		.uleb128 0x1
 1315 0159 55       		.uleb128 0x55
 1316 015a 06       		.uleb128 0x6
 1317 015b 58       		.uleb128 0x58
 1318 015c 0B       		.uleb128 0xb
 1319 015d 59       		.uleb128 0x59
 1320 015e 05       		.uleb128 0x5
 1321 015f 00       		.byte	0
 1322 0160 00       		.byte	0
 1323 0161 16       		.uleb128 0x16
 1324 0162 1D       		.uleb128 0x1d
 1325 0163 00       		.byte	0
 1326 0164 31       		.uleb128 0x31
 1327 0165 13       		.uleb128 0x13
 1328 0166 11       		.uleb128 0x11
 1329 0167 01       		.uleb128 0x1
 1330 0168 12       		.uleb128 0x12
 1331 0169 01       		.uleb128 0x1
 1332 016a 58       		.uleb128 0x58
 1333 016b 0B       		.uleb128 0xb
 1334 016c 59       		.uleb128 0x59
 1335 016d 05       		.uleb128 0x5
 1336 016e 00       		.byte	0
 1337 016f 00       		.byte	0
 1338 0170 00       		.byte	0
 1339              		.section	.debug_loc,"",%progbits
 1340              	.Ldebug_loc0:
 1341              	.LLST0:
 1342 0000 00000000 		.4byte	.LFB2
 1343 0004 02000000 		.4byte	.LCFI0
 1344 0008 0200     		.2byte	0x2
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 34


 1345 000a 7D       		.byte	0x7d
 1346 000b 00       		.sleb128 0
 1347 000c 02000000 		.4byte	.LCFI0
 1348 0010 68000000 		.4byte	.LFE2
 1349 0014 0200     		.2byte	0x2
 1350 0016 7D       		.byte	0x7d
 1351 0017 08       		.sleb128 8
 1352 0018 00000000 		.4byte	0
 1353 001c 00000000 		.4byte	0
 1354              	.LLST1:
 1355 0020 2A000000 		.4byte	.LVL0
 1356 0024 30000000 		.4byte	.LVL1
 1357 0028 0100     		.2byte	0x1
 1358 002a 51       		.byte	0x51
 1359 002b 30000000 		.4byte	.LVL1
 1360 002f 52000000 		.4byte	.LVL2
 1361 0033 0100     		.2byte	0x1
 1362 0035 53       		.byte	0x53
 1363 0036 00000000 		.4byte	0
 1364 003a 00000000 		.4byte	0
 1365              	.LLST2:
 1366 003e 00000000 		.4byte	.LVL3
 1367 0042 0A000000 		.4byte	.LVL4
 1368 0046 0100     		.2byte	0x1
 1369 0048 50       		.byte	0x50
 1370 0049 0A000000 		.4byte	.LVL4
 1371 004d 0C000000 		.4byte	.LVL5
 1372 0051 0400     		.2byte	0x4
 1373 0053 F3       		.byte	0xf3
 1374 0054 01       		.uleb128 0x1
 1375 0055 50       		.byte	0x50
 1376 0056 9F       		.byte	0x9f
 1377 0057 0C000000 		.4byte	.LVL5
 1378 005b 10000000 		.4byte	.LVL6
 1379 005f 0100     		.2byte	0x1
 1380 0061 50       		.byte	0x50
 1381 0062 10000000 		.4byte	.LVL6
 1382 0066 18000000 		.4byte	.LFE3
 1383 006a 0400     		.2byte	0x4
 1384 006c F3       		.byte	0xf3
 1385 006d 01       		.uleb128 0x1
 1386 006e 50       		.byte	0x50
 1387 006f 9F       		.byte	0x9f
 1388 0070 00000000 		.4byte	0
 1389 0074 00000000 		.4byte	0
 1390              	.LLST3:
 1391 0078 00000000 		.4byte	.LFB4
 1392 007c 02000000 		.4byte	.LCFI1
 1393 0080 0200     		.2byte	0x2
 1394 0082 7D       		.byte	0x7d
 1395 0083 00       		.sleb128 0
 1396 0084 02000000 		.4byte	.LCFI1
 1397 0088 D0000000 		.4byte	.LFE4
 1398 008c 0200     		.2byte	0x2
 1399 008e 7D       		.byte	0x7d
 1400 008f 14       		.sleb128 20
 1401 0090 00000000 		.4byte	0
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 35


 1402 0094 00000000 		.4byte	0
 1403              	.LLST4:
 1404 0098 00000000 		.4byte	.LVL7
 1405 009c 2E000000 		.4byte	.LVL11
 1406 00a0 0100     		.2byte	0x1
 1407 00a2 50       		.byte	0x50
 1408 00a3 2E000000 		.4byte	.LVL11
 1409 00a7 34000000 		.4byte	.LVL12
 1410 00ab 0200     		.2byte	0x2
 1411 00ad 74       		.byte	0x74
 1412 00ae 00       		.sleb128 0
 1413 00af 34000000 		.4byte	.LVL12
 1414 00b3 9C000000 		.4byte	.LVL15
 1415 00b7 0100     		.2byte	0x1
 1416 00b9 50       		.byte	0x50
 1417 00ba 9C000000 		.4byte	.LVL15
 1418 00be A6000000 		.4byte	.LVL16
 1419 00c2 0200     		.2byte	0x2
 1420 00c4 73       		.byte	0x73
 1421 00c5 00       		.sleb128 0
 1422 00c6 A6000000 		.4byte	.LVL16
 1423 00ca AC000000 		.4byte	.LVL18
 1424 00ce 0100     		.2byte	0x1
 1425 00d0 50       		.byte	0x50
 1426 00d1 AC000000 		.4byte	.LVL18
 1427 00d5 B0000000 		.4byte	.LVL19
 1428 00d9 0200     		.2byte	0x2
 1429 00db 71       		.byte	0x71
 1430 00dc 00       		.sleb128 0
 1431 00dd B0000000 		.4byte	.LVL19
 1432 00e1 D0000000 		.4byte	.LFE4
 1433 00e5 0400     		.2byte	0x4
 1434 00e7 F3       		.byte	0xf3
 1435 00e8 01       		.uleb128 0x1
 1436 00e9 50       		.byte	0x50
 1437 00ea 9F       		.byte	0x9f
 1438 00eb 00000000 		.4byte	0
 1439 00ef 00000000 		.4byte	0
 1440              	.LLST5:
 1441 00f3 00000000 		.4byte	.LVL7
 1442 00f7 20000000 		.4byte	.LVL9
 1443 00fb 0100     		.2byte	0x1
 1444 00fd 51       		.byte	0x51
 1445 00fe 20000000 		.4byte	.LVL9
 1446 0102 2A000000 		.4byte	.LVL10
 1447 0106 0400     		.2byte	0x4
 1448 0108 F3       		.byte	0xf3
 1449 0109 01       		.uleb128 0x1
 1450 010a 51       		.byte	0x51
 1451 010b 9F       		.byte	0x9f
 1452 010c 2A000000 		.4byte	.LVL10
 1453 0110 96000000 		.4byte	.LVL14
 1454 0114 0100     		.2byte	0x1
 1455 0116 51       		.byte	0x51
 1456 0117 96000000 		.4byte	.LVL14
 1457 011b A6000000 		.4byte	.LVL16
 1458 011f 0400     		.2byte	0x4
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 36


 1459 0121 F3       		.byte	0xf3
 1460 0122 01       		.uleb128 0x1
 1461 0123 51       		.byte	0x51
 1462 0124 9F       		.byte	0x9f
 1463 0125 A6000000 		.4byte	.LVL16
 1464 0129 A8000000 		.4byte	.LVL17
 1465 012d 0100     		.2byte	0x1
 1466 012f 51       		.byte	0x51
 1467 0130 A8000000 		.4byte	.LVL17
 1468 0134 D0000000 		.4byte	.LFE4
 1469 0138 0400     		.2byte	0x4
 1470 013a F3       		.byte	0xf3
 1471 013b 01       		.uleb128 0x1
 1472 013c 51       		.byte	0x51
 1473 013d 9F       		.byte	0x9f
 1474 013e 00000000 		.4byte	0
 1475 0142 00000000 		.4byte	0
 1476              	.LLST6:
 1477 0146 18000000 		.4byte	.LVL8
 1478 014a 3C000000 		.4byte	.LVL13
 1479 014e 0600     		.2byte	0x6
 1480 0150 75       		.byte	0x75
 1481 0151 00       		.sleb128 0
 1482 0152 09       		.byte	0x9
 1483 0153 80       		.byte	0x80
 1484 0154 1A       		.byte	0x1a
 1485 0155 9F       		.byte	0x9f
 1486 0156 00000000 		.4byte	0
 1487 015a 00000000 		.4byte	0
 1488              	.LLST7:
 1489 015e 00000000 		.4byte	.LVL20
 1490 0162 06000000 		.4byte	.LVL21
 1491 0166 0100     		.2byte	0x1
 1492 0168 50       		.byte	0x50
 1493 0169 06000000 		.4byte	.LVL21
 1494 016d 14000000 		.4byte	.LFE6
 1495 0171 0400     		.2byte	0x4
 1496 0173 F3       		.byte	0xf3
 1497 0174 01       		.uleb128 0x1
 1498 0175 50       		.byte	0x50
 1499 0176 9F       		.byte	0x9f
 1500 0177 00000000 		.4byte	0
 1501 017b 00000000 		.4byte	0
 1502              	.LLST8:
 1503 017f 00000000 		.4byte	.LVL22
 1504 0183 04000000 		.4byte	.LVL23
 1505 0187 0100     		.2byte	0x1
 1506 0189 50       		.byte	0x50
 1507 018a 04000000 		.4byte	.LVL23
 1508 018e 14000000 		.4byte	.LFE7
 1509 0192 0400     		.2byte	0x4
 1510 0194 F3       		.byte	0xf3
 1511 0195 01       		.uleb128 0x1
 1512 0196 50       		.byte	0x50
 1513 0197 9F       		.byte	0x9f
 1514 0198 00000000 		.4byte	0
 1515 019c 00000000 		.4byte	0
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 37


 1516              	.LLST9:
 1517 01a0 00000000 		.4byte	.LVL24
 1518 01a4 1C000000 		.4byte	.LVL25
 1519 01a8 0100     		.2byte	0x1
 1520 01aa 50       		.byte	0x50
 1521 01ab 1C000000 		.4byte	.LVL25
 1522 01af 26000000 		.4byte	.LVL26
 1523 01b3 0400     		.2byte	0x4
 1524 01b5 F3       		.byte	0xf3
 1525 01b6 01       		.uleb128 0x1
 1526 01b7 50       		.byte	0x50
 1527 01b8 9F       		.byte	0x9f
 1528 01b9 26000000 		.4byte	.LVL26
 1529 01bd 32000000 		.4byte	.LVL27
 1530 01c1 0100     		.2byte	0x1
 1531 01c3 50       		.byte	0x50
 1532 01c4 32000000 		.4byte	.LVL27
 1533 01c8 3E000000 		.4byte	.LVL28
 1534 01cc 0400     		.2byte	0x4
 1535 01ce F3       		.byte	0xf3
 1536 01cf 01       		.uleb128 0x1
 1537 01d0 50       		.byte	0x50
 1538 01d1 9F       		.byte	0x9f
 1539 01d2 3E000000 		.4byte	.LVL28
 1540 01d6 46000000 		.4byte	.LVL29
 1541 01da 0100     		.2byte	0x1
 1542 01dc 50       		.byte	0x50
 1543 01dd 46000000 		.4byte	.LVL29
 1544 01e1 50000000 		.4byte	.LFE9
 1545 01e5 0400     		.2byte	0x4
 1546 01e7 F3       		.byte	0xf3
 1547 01e8 01       		.uleb128 0x1
 1548 01e9 50       		.byte	0x50
 1549 01ea 9F       		.byte	0x9f
 1550 01eb 00000000 		.4byte	0
 1551 01ef 00000000 		.4byte	0
 1552              		.section	.debug_aranges,"",%progbits
 1553 0000 6C000000 		.4byte	0x6c
 1554 0004 0200     		.2byte	0x2
 1555 0006 00000000 		.4byte	.Ldebug_info0
 1556 000a 04       		.byte	0x4
 1557 000b 00       		.byte	0
 1558 000c 0000     		.2byte	0
 1559 000e 0000     		.2byte	0
 1560 0010 00000000 		.4byte	.LFB0
 1561 0014 18000000 		.4byte	.LFE0-.LFB0
 1562 0018 00000000 		.4byte	.LFB1
 1563 001c 18000000 		.4byte	.LFE1-.LFB1
 1564 0020 00000000 		.4byte	.LFB2
 1565 0024 68000000 		.4byte	.LFE2-.LFB2
 1566 0028 00000000 		.4byte	.LFB3
 1567 002c 18000000 		.4byte	.LFE3-.LFB3
 1568 0030 00000000 		.4byte	.LFB4
 1569 0034 D0000000 		.4byte	.LFE4-.LFB4
 1570 0038 00000000 		.4byte	.LFB5
 1571 003c 0C000000 		.4byte	.LFE5-.LFB5
 1572 0040 00000000 		.4byte	.LFB6
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 38


 1573 0044 14000000 		.4byte	.LFE6-.LFB6
 1574 0048 00000000 		.4byte	.LFB7
 1575 004c 14000000 		.4byte	.LFE7-.LFB7
 1576 0050 00000000 		.4byte	.LFB8
 1577 0054 10000000 		.4byte	.LFE8-.LFB8
 1578 0058 00000000 		.4byte	.LFB9
 1579 005c 50000000 		.4byte	.LFE9-.LFB9
 1580 0060 00000000 		.4byte	.LFB10
 1581 0064 10000000 		.4byte	.LFE10-.LFB10
 1582 0068 00000000 		.4byte	0
 1583 006c 00000000 		.4byte	0
 1584              		.section	.debug_ranges,"",%progbits
 1585              	.Ldebug_ranges0:
 1586 0000 02000000 		.4byte	.LBB11
 1587 0004 04000000 		.4byte	.LBE11
 1588 0008 06000000 		.4byte	.LBB19
 1589 000c 08000000 		.4byte	.LBE19
 1590 0010 0A000000 		.4byte	.LBB21
 1591 0014 0E000000 		.4byte	.LBE21
 1592 0018 00000000 		.4byte	0
 1593 001c 00000000 		.4byte	0
 1594 0020 04000000 		.4byte	.LBB15
 1595 0024 06000000 		.4byte	.LBE15
 1596 0028 08000000 		.4byte	.LBB20
 1597 002c 0A000000 		.4byte	.LBE20
 1598 0030 0E000000 		.4byte	.LBB22
 1599 0034 10000000 		.4byte	.LBE22
 1600 0038 00000000 		.4byte	0
 1601 003c 00000000 		.4byte	0
 1602 0040 00000000 		.4byte	.LBB23
 1603 0044 04000000 		.4byte	.LBE23
 1604 0048 08000000 		.4byte	.LBB28
 1605 004c 0A000000 		.4byte	.LBE28
 1606 0050 00000000 		.4byte	0
 1607 0054 00000000 		.4byte	0
 1608 0058 00000000 		.4byte	.LFB0
 1609 005c 18000000 		.4byte	.LFE0
 1610 0060 00000000 		.4byte	.LFB1
 1611 0064 18000000 		.4byte	.LFE1
 1612 0068 00000000 		.4byte	.LFB2
 1613 006c 68000000 		.4byte	.LFE2
 1614 0070 00000000 		.4byte	.LFB3
 1615 0074 18000000 		.4byte	.LFE3
 1616 0078 00000000 		.4byte	.LFB4
 1617 007c D0000000 		.4byte	.LFE4
 1618 0080 00000000 		.4byte	.LFB5
 1619 0084 0C000000 		.4byte	.LFE5
 1620 0088 00000000 		.4byte	.LFB6
 1621 008c 14000000 		.4byte	.LFE6
 1622 0090 00000000 		.4byte	.LFB7
 1623 0094 14000000 		.4byte	.LFE7
 1624 0098 00000000 		.4byte	.LFB8
 1625 009c 10000000 		.4byte	.LFE8
 1626 00a0 00000000 		.4byte	.LFB9
 1627 00a4 50000000 		.4byte	.LFE9
 1628 00a8 00000000 		.4byte	.LFB10
 1629 00ac 10000000 		.4byte	.LFE10
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 39


 1630 00b0 00000000 		.4byte	0
 1631 00b4 00000000 		.4byte	0
 1632              		.section	.debug_line,"",%progbits
 1633              	.Ldebug_line0:
 1634 0000 B0010000 		.section	.debug_str,"MS",%progbits,1
 1634      02004800 
 1634      00000201 
 1634      FB0E0D00 
 1634      01010101 
 1635              	.LASF15:
 1636 0000 72656731 		.ascii	"reg16\000"
 1636      3600
 1637              	.LASF18:
 1638 0006 436C6F63 		.ascii	"Clock_SYS_Start\000"
 1638      6B5F5359 
 1638      535F5374 
 1638      61727400 
 1639              	.LASF36:
 1640 0016 2E5C4765 		.ascii	".\\Generated_Source\\PSoC5\\Clock_SYS.c\000"
 1640      6E657261 
 1640      7465645F 
 1640      536F7572 
 1640      63655C50 
 1641              	.LASF23:
 1642 003b 73746174 		.ascii	"state\000"
 1642      6500
 1643              	.LASF26:
 1644 0041 6F6C6444 		.ascii	"oldDivider\000"
 1644      69766964 
 1644      657200
 1645              	.LASF31:
 1646 004c 436C6F63 		.ascii	"Clock_SYS_ClearModeRegister\000"
 1646      6B5F5359 
 1646      535F436C 
 1646      6561724D 
 1646      6F646552 
 1647              	.LASF3:
 1648 0068 73686F72 		.ascii	"short unsigned int\000"
 1648      7420756E 
 1648      7369676E 
 1648      65642069 
 1648      6E7400
 1649              	.LASF11:
 1650 007b 666C6F61 		.ascii	"float\000"
 1650      7400
 1651              	.LASF16:
 1652 0081 436C6F63 		.ascii	"Clock_SYS_GetDividerRegister\000"
 1652      6B5F5359 
 1652      535F4765 
 1652      74446976 
 1652      69646572 
 1653              	.LASF1:
 1654 009e 756E7369 		.ascii	"unsigned char\000"
 1654      676E6564 
 1654      20636861 
 1654      7200
 1655              	.LASF14:
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 40


 1656 00ac 72656738 		.ascii	"reg8\000"
 1656      00
 1657              	.LASF20:
 1658 00b1 436C6F63 		.ascii	"Clock_SYS_StopBlock\000"
 1658      6B5F5359 
 1658      535F5374 
 1658      6F70426C 
 1658      6F636B00 
 1659              	.LASF5:
 1660 00c5 6C6F6E67 		.ascii	"long unsigned int\000"
 1660      20756E73 
 1660      69676E65 
 1660      6420696E 
 1660      7400
 1661              	.LASF29:
 1662 00d7 436C6F63 		.ascii	"Clock_SYS_SetModeRegister\000"
 1662      6B5F5359 
 1662      535F5365 
 1662      744D6F64 
 1662      65526567 
 1663              	.LASF37:
 1664 00f1 433A5C55 		.ascii	"C:\\Users\\Graziano\\Desktop\\PSOC CODES\\GOBEE DIR"
 1664      73657273 
 1664      5C477261 
 1664      7A69616E 
 1664      6F5C4465 
 1665 011f 4543544F 		.ascii	"ECTOR\\Vers.0.0-T05 2017-0201 C3.0 (test board V)\\"
 1665      525C5665 
 1665      72732E30 
 1665      2E302D54 
 1665      30352032 
 1666 0150 476F6265 		.ascii	"GobeeDir.cydsn\000"
 1666      65446972 
 1666      2E637964 
 1666      736E00
 1667              	.LASF27:
 1668 015f 656E6162 		.ascii	"enabled\000"
 1668      6C656400 
 1669              	.LASF24:
 1670 0167 636C6B44 		.ascii	"clkDivider\000"
 1670      69766964 
 1670      657200
 1671              	.LASF12:
 1672 0172 646F7562 		.ascii	"double\000"
 1672      6C6500
 1673              	.LASF25:
 1674 0179 72657374 		.ascii	"restart\000"
 1674      61727400 
 1675              	.LASF38:
 1676 0181 436C6F63 		.ascii	"Clock_SYS_GetModeRegister\000"
 1676      6B5F5359 
 1676      535F4765 
 1676      744D6F64 
 1676      65526567 
 1677              	.LASF10:
 1678 019b 75696E74 		.ascii	"uint16\000"
 1678      313600
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 41


 1679              	.LASF8:
 1680 01a2 756E7369 		.ascii	"unsigned int\000"
 1680      676E6564 
 1680      20696E74 
 1680      00
 1681              	.LASF28:
 1682 01af 63757272 		.ascii	"currSrc\000"
 1682      53726300 
 1683              	.LASF19:
 1684 01b7 436C6F63 		.ascii	"Clock_SYS_Stop\000"
 1684      6B5F5359 
 1684      535F5374 
 1684      6F7000
 1685              	.LASF7:
 1686 01c6 6C6F6E67 		.ascii	"long long unsigned int\000"
 1686      206C6F6E 
 1686      6720756E 
 1686      7369676E 
 1686      65642069 
 1687              	.LASF22:
 1688 01dd 436C6F63 		.ascii	"Clock_SYS_SetDividerRegister\000"
 1688      6B5F5359 
 1688      535F5365 
 1688      74446976 
 1688      69646572 
 1689              	.LASF32:
 1690 01fa 436C6F63 		.ascii	"Clock_SYS_SetSourceRegister\000"
 1690      6B5F5359 
 1690      535F5365 
 1690      74536F75 
 1690      72636552 
 1691              	.LASF30:
 1692 0216 6D6F6465 		.ascii	"modeBitMask\000"
 1692      4269744D 
 1692      61736B00 
 1693              	.LASF6:
 1694 0222 6C6F6E67 		.ascii	"long long int\000"
 1694      206C6F6E 
 1694      6720696E 
 1694      7400
 1695              	.LASF13:
 1696 0230 63686172 		.ascii	"char\000"
 1696      00
 1697              	.LASF34:
 1698 0235 63757272 		.ascii	"currDiv\000"
 1698      44697600 
 1699              	.LASF2:
 1700 023d 73686F72 		.ascii	"short int\000"
 1700      7420696E 
 1700      7400
 1701              	.LASF17:
 1702 0247 436C6F63 		.ascii	"Clock_SYS_GetSourceRegister\000"
 1702      6B5F5359 
 1702      535F4765 
 1702      74536F75 
 1702      72636552 
 1703              	.LASF9:
ARM GAS  C:\Users\Graziano\AppData\Local\Temp\cc2U6mNu.s 			page 42


 1704 0263 75696E74 		.ascii	"uint8\000"
 1704      3800
 1705              	.LASF35:
 1706 0269 474E5520 		.ascii	"GNU C 4.7.3 20130312 (release) [ARM/embedded-4_7-br"
 1706      4320342E 
 1706      372E3320 
 1706      32303133 
 1706      30333132 
 1707 029c 616E6368 		.ascii	"anch revision 196615]\000"
 1707      20726576 
 1707      6973696F 
 1707      6E203139 
 1707      36363135 
 1708              	.LASF21:
 1709 02b2 436C6F63 		.ascii	"Clock_SYS_StandbyPower\000"
 1709      6B5F5359 
 1709      535F5374 
 1709      616E6462 
 1709      79506F77 
 1710              	.LASF4:
 1711 02c9 6C6F6E67 		.ascii	"long int\000"
 1711      20696E74 
 1711      00
 1712              	.LASF33:
 1713 02d2 636C6B53 		.ascii	"clkSource\000"
 1713      6F757263 
 1713      6500
 1714              	.LASF0:
 1715 02dc 7369676E 		.ascii	"signed char\000"
 1715      65642063 
 1715      68617200 
 1716              	.LASF39:
 1717 02e8 6F6C6453 		.ascii	"oldSrc\000"
 1717      726300
 1718              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 4.7.3 20130312 (release) [ARM/embedded-4_7-br
