0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/AESL_axi_slave_control.v,1668595814,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/csv_file_dump.svh,1668595814,verilog,,,,,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/dataflow_monitor.sv,1668595814,systemVerilog,C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/dump_file_agent.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/csv_file_dump.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/sample_agent.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/sample_manager.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/dump_file_agent.svh,1668595814,verilog,,,,,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fifo_para.vh,1668595814,verilog,,,,,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir.autotb.v,1668595814,systemVerilog,,,C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fifo_para.vh,apatb_fir_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir.v,1668595410,systemVerilog,,,,fir,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir_control_s_axi.v,1668595411,systemVerilog,,,,fir_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir_fadd_32ns_32ns_32_5_full_dsp_1.v,1668595410,systemVerilog,,,,fir_fadd_32ns_32ns_32_5_full_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir_fir_Pipeline_VITIS_LOOP_18_1.v,1668595409,systemVerilog,,,,fir_fir_Pipeline_VITIS_LOOP_18_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir_flow_control_loop_pipe_sequential_init.v,1668595411,systemVerilog,,,,fir_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir_fmul_32ns_32ns_32_4_max_dsp_1.v,1668595410,systemVerilog,,,,fir_fmul_32ns_32ns_32_4_max_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir_sitofp_32ns_32_6_no_dsp_1.v,1668595410,systemVerilog,,,,fir_sitofp_32ns_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/fir_uitofp_32ns_32_6_no_dsp_1.v,1668595410,systemVerilog,,,,fir_uitofp_32ns_32_6_no_dsp_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/ip/xil_defaultlib/fir_fadd_32ns_32ns_32_5_full_dsp_1_ip.v,1668595835,systemVerilog,,,,fir_fadd_32ns_32ns_32_5_full_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/ip/xil_defaultlib/fir_fmul_32ns_32ns_32_4_max_dsp_1_ip.v,1668595838,systemVerilog,,,,fir_fmul_32ns_32ns_32_4_max_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/ip/xil_defaultlib/fir_sitofp_32ns_32_6_no_dsp_1_ip.v,1668595842,systemVerilog,,,,fir_sitofp_32ns_32_6_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/ip/xil_defaultlib/fir_uitofp_32ns_32_6_no_dsp_1_ip.v,1668595845,systemVerilog,,,,fir_uitofp_32ns_32_6_no_dsp_1_ip,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/loop_sample_agent.svh,1668595814,verilog,,,,,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/nodf_module_interface.svh,1668595814,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/nodf_module_monitor.svh,1668595814,verilog,,,,,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/sample_agent.svh,1668595814,verilog,,,,,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/sample_manager.svh,1668595814,verilog,,,,,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/upc_loop_interface.svh,1668595814,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/hevos/Documents/CS4110/VitisHLS/LW3/KentStian/solution1/sim/verilog/upc_loop_monitor.svh,1668595814,verilog,,,,,,,,,,,,
