# Verilog

1.  [Getting started](getting-started.md)
1.  Theory
    1. [Vs VHDL](vs-vhdl.md)
    1.  Simulators
        1. [Verilator](verilator.md)
        1. [Icarus](icarus.md)
1.  Examples
    1. [Hello world](hello.v)
    1. [Negator](negator.v)
    1. [Counter](counter.v)
1.  [Bibliography](bibliography.md)

## Logic synthesis

- <http://www.clifford.at/yosys/>
- <http://opencircuitdesign.com/qflow/>

TODO output format?

## SystemVerilog

<https://en.wikipedia.org/wiki/SystemVerilog>

TODO vs Verilog?

Is also a: <https://en.wikipedia.org/wiki/Hardware_verification_language>

### DPI

C API.

<https://en.wikipedia.org/wiki/SystemVerilog_DPI>
