{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613992268218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613992268223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 22 12:11:08 2021 " "Processing started: Mon Feb 22 12:11:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613992268223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613992268223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Adder_4b -c Adder_4b " "Command: quartus_map --read_settings_files=on --write_settings_files=off Adder_4b -c Adder_4b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613992268223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613992268673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613992268673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Half_Adder " "Found entity 1: Half_Adder" {  } { { "Half_Adder.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Half_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613992276816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613992276816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Full_Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613992276843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613992276843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder_4bit " "Found entity 1: Full_Adder_4bit" {  } { { "Full_Adder_4bit.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Full_Adder_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613992276867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613992276867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_4b " "Found entity 1: Adder_4b" {  } { { "Adder_4b.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Adder_4b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613992276869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613992276869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Adder_4b " "Elaborating entity \"Adder_4b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613992277040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder_4bit Full_Adder_4bit:inst " "Elaborating entity \"Full_Adder_4bit\" for hierarchy \"Full_Adder_4bit:inst\"" {  } { { "Adder_4b.bdf" "inst" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Adder_4b.bdf" { { 56 352 520 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613992277131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder Full_Adder_4bit:inst\|Full_Adder:inst3 " "Elaborating entity \"Full_Adder\" for hierarchy \"Full_Adder_4bit:inst\|Full_Adder:inst3\"" {  } { { "Full_Adder_4bit.bdf" "inst3" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Full_Adder_4bit.bdf" { { 304 600 696 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613992277155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Half_Adder Full_Adder_4bit:inst\|Full_Adder:inst3\|Half_Adder:inst1 " "Elaborating entity \"Half_Adder\" for hierarchy \"Full_Adder_4bit:inst\|Full_Adder:inst3\|Half_Adder:inst1\"" {  } { { "Full_Adder.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Full_Adder.bdf" { { 160 488 584 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613992277172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst1 " "Elaborating entity \"7447\" for hierarchy \"7447:inst1\"" {  } { { "Adder_4b.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Adder_4b.bdf" { { 200 120 240 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613992277207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst1 " "Elaborated megafunction instantiation \"7447:inst1\"" {  } { { "Adder_4b.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_1/Adder_4b.bdf" { { 200 120 240 360 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613992277229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613992278964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613992280048 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613992280048 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "66 " "Implemented 66 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613992280959 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613992280959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613992280959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613992280959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613992281004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 22 12:11:21 2021 " "Processing ended: Mon Feb 22 12:11:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613992281004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613992281004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613992281004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613992281004 ""}
