

================================================================
== Vitis HLS Report for 'master'
================================================================
* Date:           Tue May 31 15:50:23 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.507 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   142339|   442811|  1.423 ms|  4.428 ms|  142340|  442812|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min  |   max  |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+--------+---------+
        |grp_convolution1_1_fu_326                    |convolution1_1                    |    60441|   223257|   0.604 ms|   2.233 ms|  60441|  223257|       no|
        |grp_maxPool_1_fu_338                         |maxPool_1                         |      249|    29713|   2.490 us|   0.297 ms|    249|   29713|       no|
        |grp_convolution2_fu_344                      |convolution2                      |    46417|   154609|   0.464 ms|   1.546 ms|  46417|  154609|       no|
        |grp_maxPool_fu_354                           |maxPool                           |     5409|     5409|  54.090 us|  54.090 us|   5409|    5409|       no|
        |grp_master_Pipeline_VITIS_LOOP_143_2_fu_360  |master_Pipeline_VITIS_LOOP_143_2  |       36|       36|   0.360 us|   0.360 us|     36|      36|       no|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+-------+--------+---------+

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_103_1     |    29184|    29184|      1824|          -|          -|    16|        no|
        | + VITIS_LOOP_106_2    |     1820|     1820|       130|          -|          -|    14|        no|
        |  ++ VITIS_LOOP_110_4  |      128|      128|         8|          -|          -|    16|        no|
        |- VITIS_LOOP_124_1     |      520|      520|       130|          -|          -|     4|        no|
        | + VITIS_LOOP_127_2    |      128|      128|         8|          -|          -|    16|        no|
        |- VITIS_LOOP_138_1     |       72|       72|        18|          -|          -|     4|        no|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     254|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       23|    37|    4700|    8168|    -|
|Memory           |       21|     -|      96|      16|    0|
|Multiplexer      |        -|     -|       -|     841|    -|
|Register         |        -|     -|     767|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       44|    37|    5563|    9279|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        7|     2|       1|       4|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_convolution1_1_fu_326                    |convolution1_1                    |       22|   0|  1197|  1826|    0|
    |grp_convolution2_fu_344                      |convolution2                      |        1|   0|   502|   845|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U53           |dadd_64ns_64ns_64_5_full_dsp_1    |        0|   3|   445|   767|    0|
    |dexp_64ns_64ns_64_11_full_dsp_1_U54          |dexp_64ns_64ns_64_11_full_dsp_1   |        0|  26|  1022|  2463|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U49           |fadd_32ns_32ns_32_4_full_dsp_1    |        0|   2|   227|   218|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U52              |fcmp_32ns_32ns_1_2_no_dsp_1       |        0|   0|     0|     0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U50            |fmul_32ns_32ns_32_3_max_dsp_1     |        0|   3|   128|   137|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U57            |fmul_32ns_32ns_32_3_max_dsp_1     |        0|   3|   128|   137|    0|
    |fpext_32ns_64_2_no_dsp_1_U51                 |fpext_32ns_64_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |fpext_32ns_64_2_no_dsp_1_U59                 |fpext_32ns_64_2_no_dsp_1          |        0|   0|     0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U58               |fptrunc_64ns_32_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |grp_master_Pipeline_VITIS_LOOP_143_2_fu_360  |master_Pipeline_VITIS_LOOP_143_2  |        0|   0|   325|   109|    0|
    |grp_maxPool_fu_354                           |maxPool                           |        0|   0|   372|   746|    0|
    |grp_maxPool_1_fu_338                         |maxPool_1                         |        0|   0|   354|   880|    0|
    |mux_42_32_1_1_U55                            |mux_42_32_1_1                     |        0|   0|     0|    20|    0|
    |mux_42_32_1_1_U56                            |mux_42_32_1_1                     |        0|   0|     0|    20|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |       23|  37|  4700|  8168|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U        |conv1        |        7|   0|   0|    0|  3072|   32|     1|        98304|
    |conv2_0_U      |conv2_0      |        2|   0|   0|    0|   672|   32|     1|        21504|
    |den1_0_U       |den1_0       |        0|  64|   8|    0|    16|   32|     1|          512|
    |firstDense_U   |firstDense   |        8|   0|   0|    0|  3584|   32|     1|       114688|
    |max1_0_U       |max1_0       |        2|   0|   0|    0|   336|   32|     1|        10752|
    |max2_0_U       |max2_0       |        1|   0|   0|    0|   224|   32|     1|         7168|
    |secondDense_U  |secondDense  |        1|   0|   0|    0|    64|   32|     1|         2048|
    |thirdBias_U    |thirdBias    |        0|  32|   8|    0|    16|   32|     1|          512|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |             |       21|  96|  16|    0|  7984|  256|     8|       255488|
    +---------------+-------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln103_fu_461_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln106_fu_506_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln110_fu_538_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln112_1_fu_571_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln112_fu_544_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_641_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln127_fu_698_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln128_fu_704_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln138_fu_747_p2     |         +|   0|  0|  10|           3|           1|
    |empty_41_fu_494_p2      |         -|   0|  0|  19|          12|          12|
    |and_ln116_fu_617_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_fu_455_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln106_fu_500_p2    |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln110_fu_532_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln116_1_fu_605_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln116_fu_599_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln124_fu_635_p2    |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln127_fu_692_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln138_fu_741_p2    |      icmp|   0|  0|   9|           3|           4|
    |or_ln116_fu_611_p2      |        or|   0|  0|   2|           1|           1|
    |den1_0_d0               |    select|   0|  0|  32|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 254|         122|          79|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |add11_i_reg_293              |    9|          2|   32|         64|
    |add_lcssa_lcssa14_i_reg_272  |    9|          2|   32|         64|
    |ap_NS_fsm                    |  213|         49|    1|         49|
    |conv1_address0               |   14|          3|   12|         36|
    |conv1_ce0                    |   14|          3|    1|          3|
    |conv1_we0                    |    9|          2|    1|          2|
    |conv2_0_address0             |   14|          3|   10|         30|
    |conv2_0_ce0                  |   14|          3|    1|          3|
    |conv2_0_we0                  |    9|          2|    1|          2|
    |d_1_fu_164                   |    9|          2|    3|          6|
    |d_fu_140                     |    9|          2|    5|         10|
    |den1_0_address0              |   14|          3|    4|         12|
    |den2_0_0_reg_316             |    9|          2|   32|         64|
    |grp_fu_1002_ce               |   14|          3|    1|          3|
    |grp_fu_1002_p0               |   14|          3|   32|         96|
    |grp_fu_1002_p1               |   14|          3|   32|         96|
    |grp_fu_1006_ce               |   20|          4|    1|          4|
    |grp_fu_1006_p0               |   20|          4|   64|        256|
    |grp_fu_1009_ce               |   14|          3|    1|          3|
    |grp_fu_1009_p0               |   14|          3|   32|         96|
    |grp_fu_371_ce                |   14|          3|    1|          3|
    |grp_fu_371_p0                |   26|          5|   32|        160|
    |grp_fu_371_p1                |   20|          4|   32|        128|
    |grp_fu_377_ce                |   14|          3|    1|          3|
    |grp_fu_377_p0                |   26|          5|   32|        160|
    |grp_fu_377_p1                |   26|          5|   32|        160|
    |grp_fu_385_ce                |   14|          3|    1|          3|
    |grp_fu_385_p0                |   20|          4|   32|        128|
    |grp_fu_388_ce                |   14|          3|    1|          3|
    |grp_fu_388_opcode            |   20|          4|    5|         20|
    |grp_fu_388_p0                |   20|          4|   32|        128|
    |grp_fu_388_p1                |   20|          4|   32|        128|
    |grp_fu_398_ce                |    9|          2|    1|          2|
    |grp_fu_398_p1                |   14|          3|   64|        192|
    |h_reg_282                    |    9|          2|    5|         10|
    |i_1_fu_188                   |    9|          2|    3|          6|
    |i_2_reg_305                  |    9|          2|    5|         10|
    |i_reg_261                    |    9|          2|    4|          8|
    |max1_0_address0              |   14|          3|    9|         27|
    |max1_0_ce0                   |   14|          3|    1|          3|
    |max1_0_ce1                   |    9|          2|    1|          2|
    |max1_0_we0                   |    9|          2|    1|          2|
    |max2_0_address0              |   14|          3|    8|         24|
    |max2_0_ce0                   |   14|          3|    1|          3|
    |max2_0_we0                   |    9|          2|    1|          2|
    |sum_fu_184                   |    9|          2|   64|        128|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  841|        181|  699|       2342|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |add11_i_reg_293                                           |  32|   0|   32|          0|
    |add_lcssa_lcssa14_i_reg_272                               |  32|   0|   32|          0|
    |add_ln103_reg_792                                         |   5|   0|    5|          0|
    |add_ln106_reg_857                                         |   4|   0|    4|          0|
    |add_ln110_reg_875                                         |   5|   0|    5|          0|
    |add_ln124_reg_903                                         |   3|   0|    3|          0|
    |add_ln127_reg_939                                         |   5|   0|    5|          0|
    |ap_CS_fsm                                                 |  48|   0|   48|          0|
    |conv_i_reg_992                                            |  64|   0|   64|          0|
    |d_1_fu_164                                                |   3|   0|    3|          0|
    |d_fu_140                                                  |   5|   0|    5|          0|
    |den1_0_addr_reg_802                                       |   4|   0|    4|          0|
    |den2_0_0_reg_316                                          |  32|   0|   32|          0|
    |den2_0_3_1_fu_172                                         |  32|   0|   32|          0|
    |den2_0_3_1_load_reg_977                                   |  32|   0|   32|          0|
    |den2_0_3_2_fu_176                                         |  32|   0|   32|          0|
    |den2_0_3_2_load_reg_982                                   |  32|   0|   32|          0|
    |den2_0_3_3_fu_180                                         |  32|   0|   32|          0|
    |den2_0_3_3_load_reg_987                                   |  32|   0|   32|          0|
    |den2_0_3_fu_168                                           |  32|   0|   32|          0|
    |den2_0_3_load_reg_972                                     |  32|   0|   32|          0|
    |empty_40_reg_807                                          |   4|   0|    4|          0|
    |empty_41_reg_849                                          |   7|   0|   12|          5|
    |grp_convolution1_1_fu_326_ap_start_reg                    |   1|   0|    1|          0|
    |grp_convolution2_fu_344_ap_start_reg                      |   1|   0|    1|          0|
    |grp_master_Pipeline_VITIS_LOOP_143_2_fu_360_ap_start_reg  |   1|   0|    1|          0|
    |grp_maxPool_1_fu_338_ap_start_reg                         |   1|   0|    1|          0|
    |grp_maxPool_fu_354_ap_start_reg                           |   1|   0|    1|          0|
    |h_reg_282                                                 |   5|   0|    5|          0|
    |i_1_fu_188                                                |   3|   0|    3|          0|
    |i_2_reg_305                                               |   5|   0|    5|          0|
    |i_reg_261                                                 |   4|   0|    4|          0|
    |reg_424                                                   |  32|   0|   32|          0|
    |reg_435                                                   |  64|   0|   64|          0|
    |sum_fu_184                                                |  64|   0|   64|          0|
    |tmp_2_reg_917                                             |   2|   0|    6|          4|
    |tmp_6_reg_862                                             |   4|   0|    8|          4|
    |tmp_reg_997                                               |  64|   0|   64|          0|
    |trunc_ln126_reg_908                                       |   2|   0|    2|          0|
    |zext_ln110_reg_867                                        |   4|   0|   12|          8|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 767|   0|  788|         21|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|        master|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|        master|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|        master|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|        master|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|        master|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|        master|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce1       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1        |   in|   32|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 48
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 21 
10 --> 11 
11 --> 20 12 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 12 
20 --> 9 
21 --> 22 30 
22 --> 23 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 22 
30 --> 31 48 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 30 
48 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 49 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.09ns)   --->   "%conv1 = alloca i64 1" [MagicWand/master.c:7]   --->   Operation 50 'alloca' 'conv1' <Predicate = true> <Delay = 1.09>
ST_1 : Operation 51 [1/1] (1.09ns)   --->   "%max1_0 = alloca i64 1" [MagicWand/master.c:8]   --->   Operation 51 'alloca' 'max1_0' <Predicate = true> <Delay = 1.09>
ST_1 : Operation 52 [1/1] (1.09ns)   --->   "%conv2_0 = alloca i64 1" [MagicWand/master.c:9]   --->   Operation 52 'alloca' 'conv2_0' <Predicate = true> <Delay = 1.09>
ST_1 : Operation 53 [1/1] (1.09ns)   --->   "%max2_0 = alloca i64 1"   --->   Operation 53 'alloca' 'max2_0' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_1 : Operation 54 [1/1] (0.61ns)   --->   "%den1_0 = alloca i64 1" [MagicWand/master.c:11]   --->   Operation 54 'alloca' 'den1_0' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1.1, i32 %input_r, i32 %conv1, i32 %firstKernel, i32 %firstBias" [MagicWand/master.c:15]   --->   Operation 55 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.40ns)   --->   "%store_ln103 = store i5 0, i5 %d" [MagicWand/model_functions.c:103]   --->   Operation 56 'store' 'store_ln103' <Predicate = true> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln15 = call void @convolution1.1, i32 %input_r, i32 %conv1, i32 %firstKernel, i32 %firstBias" [MagicWand/master.c:15]   --->   Operation 57 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln16 = call void @maxPool.1, i32 %conv1, i32 %max1_0" [MagicWand/master.c:16]   --->   Operation 58 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln16 = call void @maxPool.1, i32 %conv1, i32 %max1_0" [MagicWand/master.c:16]   --->   Operation 59 'call' 'call_ln16' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2, i32 %max1_0, i32 %conv2_0, i32 %secondBias, i32 %secondKernel" [MagicWand/master.c:17]   --->   Operation 60 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln17 = call void @convolution2, i32 %max1_0, i32 %conv2_0, i32 %secondBias, i32 %secondKernel" [MagicWand/master.c:17]   --->   Operation 61 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln18 = call void @maxPool, i32 %conv2_0, i32 %max2_0" [MagicWand/master.c:18]   --->   Operation 62 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 63 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln18 = call void @maxPool, i32 %conv2_0, i32 %max2_0" [MagicWand/master.c:18]   --->   Operation 68 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln103 = br void" [MagicWand/model_functions.c:103]   --->   Operation 69 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.09>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%d_3 = load i5 %d"   --->   Operation 70 'load' 'd_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i5 %d_3" [MagicWand/model_functions.c:103]   --->   Operation 71 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.69ns)   --->   "%icmp_ln103 = icmp_eq  i5 %d_3, i5 16" [MagicWand/model_functions.c:103]   --->   Operation 72 'icmp' 'icmp_ln103' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 73 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.71ns)   --->   "%add_ln103 = add i5 %d_3, i5 1" [MagicWand/model_functions.c:103]   --->   Operation 74 'add' 'add_ln103' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %icmp_ln103, void %.split12, void %dense1.exit.preheader" [MagicWand/model_functions.c:103]   --->   Operation 75 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%thirdBias_addr = getelementptr i32 %thirdBias, i64 0, i64 %zext_ln103" [MagicWand/model_functions.c:105]   --->   Operation 76 'getelementptr' 'thirdBias_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (0.61ns)   --->   "%thirdBias_load = load i4 %thirdBias_addr" [MagicWand/model_functions.c:105]   --->   Operation 77 'load' 'thirdBias_load' <Predicate = (!icmp_ln103)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%den1_0_addr = getelementptr i32 %den1_0, i64 0, i64 %zext_ln103" [MagicWand/model_functions.c:105]   --->   Operation 78 'getelementptr' 'den1_0_addr' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %d_3"   --->   Operation 79 'trunc' 'empty_40' <Predicate = (!icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 80 'alloca' 'd_1' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%den2_0_3 = alloca i32 1"   --->   Operation 81 'alloca' 'den2_0_3' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%den2_0_3_1 = alloca i32 1"   --->   Operation 82 'alloca' 'den2_0_3_1' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%den2_0_3_2 = alloca i32 1"   --->   Operation 83 'alloca' 'den2_0_3_2' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%den2_0_3_3 = alloca i32 1"   --->   Operation 84 'alloca' 'den2_0_3_3' <Predicate = (icmp_ln103)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (0.40ns)   --->   "%store_ln124 = store i3 0, i3 %d_1" [MagicWand/model_functions.c:124]   --->   Operation 85 'store' 'store_ln124' <Predicate = (icmp_ln103)> <Delay = 0.40>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln124 = br void %dense1.exit" [MagicWand/model_functions.c:124]   --->   Operation 86 'br' 'br_ln124' <Predicate = (icmp_ln103)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.77>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [MagicWand/model_functions.c:101]   --->   Operation 87 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/2] (0.61ns)   --->   "%thirdBias_load = load i4 %thirdBias_addr" [MagicWand/model_functions.c:105]   --->   Operation 88 'load' 'thirdBias_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %empty_40, i8 0"   --->   Operation 89 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_40, i5 0"   --->   Operation 90 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %p_shl1"   --->   Operation 91 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.77ns)   --->   "%empty_41 = sub i12 %p_shl, i12 %p_shl1_cast"   --->   Operation 92 'sub' 'empty_41' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.40ns)   --->   "%br_ln106 = br void" [MagicWand/model_functions.c:106]   --->   Operation 93 'br' 'br_ln106' <Predicate = true> <Delay = 0.40>

State 11 <SV = 10> <Delay = 2.57>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%i = phi i4 %add_ln106, void, i4 0, void %.split12" [MagicWand/model_functions.c:106]   --->   Operation 94 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%add_lcssa_lcssa14_i = phi i32 %add11_i, void, i32 %thirdBias_load, void %.split12" [MagicWand/model_functions.c:112]   --->   Operation 95 'phi' 'add_lcssa_lcssa14_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.65ns)   --->   "%icmp_ln106 = icmp_eq  i4 %i, i4 14" [MagicWand/model_functions.c:106]   --->   Operation 96 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 14, i64 14, i64 14"   --->   Operation 97 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.72ns)   --->   "%add_ln106 = add i4 %i, i4 1" [MagicWand/model_functions.c:106]   --->   Operation 98 'add' 'add_ln106' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %.split10, void" [MagicWand/model_functions.c:106]   --->   Operation 99 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [MagicWand/model_functions.c:101]   --->   Operation 100 'specloopname' 'specloopname_ln101' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i, i4 0" [MagicWand/model_functions.c:106]   --->   Operation 101 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i8 %tmp_6" [MagicWand/model_functions.c:110]   --->   Operation 102 'zext' 'zext_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.40ns)   --->   "%br_ln110 = br void" [MagicWand/model_functions.c:110]   --->   Operation 103 'br' 'br_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.40>
ST_11 : Operation 104 [2/2] (2.57ns)   --->   "%tmp_3 = fcmp_olt  i32 %add_lcssa_lcssa14_i, i32 0" [MagicWand/model_functions.c:116]   --->   Operation 104 'fcmp' 'tmp_3' <Predicate = (icmp_ln106)> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (0.40ns)   --->   "%store_ln103 = store i5 %add_ln103, i5 %d" [MagicWand/model_functions.c:103]   --->   Operation 105 'store' 'store_ln103' <Predicate = (icmp_ln106)> <Delay = 0.40>

State 12 <SV = 11> <Delay = 1.86>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%h = phi i5 %add_ln110, void %.split8, i5 0, void %.split10" [MagicWand/model_functions.c:110]   --->   Operation 106 'phi' 'h' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%add11_i = phi i32 %add_i, void %.split8, i32 %add_lcssa_lcssa14_i, void %.split10" [MagicWand/model_functions.c:112]   --->   Operation 107 'phi' 'add11_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i5 %h" [MagicWand/model_functions.c:110]   --->   Operation 108 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.69ns)   --->   "%icmp_ln110 = icmp_eq  i5 %h, i5 16" [MagicWand/model_functions.c:110]   --->   Operation 109 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 110 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.71ns)   --->   "%add_ln110 = add i5 %h, i5 1" [MagicWand/model_functions.c:110]   --->   Operation 111 'add' 'add_ln110' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln110 = br i1 %icmp_ln110, void %.split8, void" [MagicWand/model_functions.c:110]   --->   Operation 112 'br' 'br_ln110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 113 [1/1] (0.70ns)   --->   "%add_ln112 = add i8 %zext_ln110_1, i8 %tmp_6" [MagicWand/model_functions.c:112]   --->   Operation 113 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i8 %add_ln112" [MagicWand/model_functions.c:112]   --->   Operation 114 'zext' 'zext_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%max2_0_addr = getelementptr i32 %max2_0, i64 0, i64 %zext_ln112" [MagicWand/model_functions.c:112]   --->   Operation 115 'getelementptr' 'max2_0_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 116 [2/2] (1.09ns)   --->   "%max2_0_load = load i8 %max2_0_addr" [MagicWand/model_functions.c:112]   --->   Operation 116 'load' 'max2_0_load' <Predicate = (!icmp_ln110)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %empty_41, i32 5, i32 11" [MagicWand/model_functions.c:112]   --->   Operation 117 'partselect' 'tmp_5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %tmp_5, i5 %h" [MagicWand/model_functions.c:112]   --->   Operation 118 'bitconcatenate' 'tmp5' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.77ns)   --->   "%add_ln112_1 = add i12 %tmp5, i12 %zext_ln110" [MagicWand/model_functions.c:112]   --->   Operation 119 'add' 'add_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i12 %add_ln112_1" [MagicWand/model_functions.c:112]   --->   Operation 120 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%firstDense_addr = getelementptr i32 %firstDense, i64 0, i64 %zext_ln112_1" [MagicWand/model_functions.c:112]   --->   Operation 121 'getelementptr' 'firstDense_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_12 : Operation 122 [2/2] (1.09ns)   --->   "%firstDense_load = load i12 %firstDense_addr" [MagicWand/model_functions.c:112]   --->   Operation 122 'load' 'firstDense_load' <Predicate = (!icmp_ln110)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3584> <ROM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.18>
ST_13 : Operation 124 [1/2] (1.09ns)   --->   "%max2_0_load = load i8 %max2_0_addr" [MagicWand/model_functions.c:112]   --->   Operation 124 'load' 'max2_0_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 224> <RAM>
ST_13 : Operation 125 [1/2] (1.09ns)   --->   "%firstDense_load = load i12 %firstDense_addr" [MagicWand/model_functions.c:112]   --->   Operation 125 'load' 'firstDense_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 3584> <ROM>
ST_13 : Operation 126 [3/3] (6.08ns)   --->   "%mul_i = fmul i32 %max2_0_load, i32 %firstDense_load" [MagicWand/model_functions.c:112]   --->   Operation 126 'fmul' 'mul_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.08>
ST_14 : Operation 127 [2/3] (6.08ns)   --->   "%mul_i = fmul i32 %max2_0_load, i32 %firstDense_load" [MagicWand/model_functions.c:112]   --->   Operation 127 'fmul' 'mul_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.08>
ST_15 : Operation 128 [1/3] (6.08ns)   --->   "%mul_i = fmul i32 %max2_0_load, i32 %firstDense_load" [MagicWand/model_functions.c:112]   --->   Operation 128 'fmul' 'mul_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.71>
ST_16 : Operation 129 [4/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 129 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.71>
ST_17 : Operation 130 [3/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 130 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.71>
ST_18 : Operation 131 [2/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 131 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.71>
ST_19 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [MagicWand/model_functions.c:101]   --->   Operation 132 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 133 [1/4] (5.71ns)   --->   "%add_i = fadd i32 %add11_i, i32 %mul_i" [MagicWand/model_functions.c:112]   --->   Operation 133 'fadd' 'add_i' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 11> <Delay = 3.60>
ST_20 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %add_lcssa_lcssa14_i" [MagicWand/model_functions.c:116]   --->   Operation 135 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln116, i32 23, i32 30" [MagicWand/model_functions.c:116]   --->   Operation 136 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i32 %bitcast_ln116" [MagicWand/model_functions.c:116]   --->   Operation 137 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 138 [1/1] (0.79ns)   --->   "%icmp_ln116 = icmp_ne  i8 %tmp_1, i8 255" [MagicWand/model_functions.c:116]   --->   Operation 138 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 139 [1/1] (0.98ns)   --->   "%icmp_ln116_1 = icmp_eq  i23 %trunc_ln116, i23 0" [MagicWand/model_functions.c:116]   --->   Operation 139 'icmp' 'icmp_ln116_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%or_ln116 = or i1 %icmp_ln116_1, i1 %icmp_ln116" [MagicWand/model_functions.c:116]   --->   Operation 140 'or' 'or_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 141 [1/2] (2.57ns)   --->   "%tmp_3 = fcmp_olt  i32 %add_lcssa_lcssa14_i, i32 0" [MagicWand/model_functions.c:116]   --->   Operation 141 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln116)   --->   "%and_ln116 = and i1 %or_ln116, i1 %tmp_3" [MagicWand/model_functions.c:116]   --->   Operation 142 'and' 'and_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 143 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln116 = select i1 %and_ln116, i32 0, i32 %add_lcssa_lcssa14_i" [MagicWand/model_functions.c:116]   --->   Operation 143 'select' 'select_ln116' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 144 [1/1] (0.61ns)   --->   "%store_ln112 = store i32 %select_ln116, i4 %den1_0_addr" [MagicWand/model_functions.c:112]   --->   Operation 144 'store' 'store_ln112' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_20 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 145 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 21 <SV = 9> <Delay = 0.93>
ST_21 : Operation 146 [1/1] (0.00ns)   --->   "%d_4 = load i3 %d_1" [MagicWand/model_functions.c:126]   --->   Operation 146 'load' 'd_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 147 [1/1] (0.53ns)   --->   "%icmp_ln124 = icmp_eq  i3 %d_4, i3 4" [MagicWand/model_functions.c:124]   --->   Operation 147 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 148 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 148 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 149 [1/1] (0.61ns)   --->   "%add_ln124 = add i3 %d_4, i3 1" [MagicWand/model_functions.c:124]   --->   Operation 149 'add' 'add_ln124' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %.split6, void %dense2.exit.preheader" [MagicWand/model_functions.c:124]   --->   Operation 150 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [MagicWand/model_functions.c:122]   --->   Operation 151 'specloopname' 'specloopname_ln122' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln126 = trunc i3 %d_4" [MagicWand/model_functions.c:126]   --->   Operation 152 'trunc' 'trunc_ln126' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.49ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -1.42657, i32 1.09009, i32 -1.20714, i32 -0.18485, i2 %trunc_ln126" [MagicWand/model_functions.c:126]   --->   Operation 153 'mux' 'tmp_s' <Predicate = (!icmp_ln124)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %trunc_ln126, i4 0" [MagicWand/model_functions.c:126]   --->   Operation 154 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 155 [1/1] (0.40ns)   --->   "%br_ln127 = br void" [MagicWand/model_functions.c:127]   --->   Operation 155 'br' 'br_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.40>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 156 'alloca' 'sum' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 157 'alloca' 'i_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.40ns)   --->   "%store_ln138 = store i3 0, i3 %i_1" [MagicWand/model_functions.c:138]   --->   Operation 158 'store' 'store_ln138' <Predicate = (icmp_ln124)> <Delay = 0.40>
ST_21 : Operation 159 [1/1] (0.40ns)   --->   "%store_ln138 = store i64 0, i64 %sum" [MagicWand/model_functions.c:138]   --->   Operation 159 'store' 'store_ln138' <Predicate = (icmp_ln124)> <Delay = 0.40>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln138 = br void %dense2.exit" [MagicWand/model_functions.c:138]   --->   Operation 160 'br' 'br_ln138' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 22 <SV = 10> <Delay = 1.81>
ST_22 : Operation 161 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %add_ln127, void %.split4, i5 0, void %.split6" [MagicWand/model_functions.c:127]   --->   Operation 161 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "%den2_0_0 = phi i32 %add_i2, void %.split4, i32 %tmp_s, void %.split6" [MagicWand/model_functions.c:128]   --->   Operation 162 'phi' 'den2_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i5 %i_2" [MagicWand/model_functions.c:128]   --->   Operation 163 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln128_1 = zext i5 %i_2" [MagicWand/model_functions.c:128]   --->   Operation 164 'zext' 'zext_ln128_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (0.69ns)   --->   "%icmp_ln127 = icmp_eq  i5 %i_2, i5 16" [MagicWand/model_functions.c:127]   --->   Operation 165 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 166 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.71ns)   --->   "%add_ln127 = add i5 %i_2, i5 1" [MagicWand/model_functions.c:127]   --->   Operation 167 'add' 'add_ln127' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %.split4, void" [MagicWand/model_functions.c:127]   --->   Operation 168 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (0.00ns)   --->   "%den1_0_addr_1 = getelementptr i32 %den1_0, i64 0, i64 %zext_ln128" [MagicWand/model_functions.c:128]   --->   Operation 169 'getelementptr' 'den1_0_addr_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_22 : Operation 170 [2/2] (0.61ns)   --->   "%den1_0_load = load i4 %den1_0_addr_1" [MagicWand/model_functions.c:128]   --->   Operation 170 'load' 'den1_0_load' <Predicate = (!icmp_ln127)> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_22 : Operation 171 [1/1] (0.71ns)   --->   "%add_ln128 = add i6 %zext_ln128_1, i6 %tmp_2" [MagicWand/model_functions.c:128]   --->   Operation 171 'add' 'add_ln128' <Predicate = (!icmp_ln127)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln128_2 = zext i6 %add_ln128" [MagicWand/model_functions.c:128]   --->   Operation 172 'zext' 'zext_ln128_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (0.00ns)   --->   "%secondDense_addr = getelementptr i32 %secondDense, i64 0, i64 %zext_ln128_2" [MagicWand/model_functions.c:128]   --->   Operation 173 'getelementptr' 'secondDense_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_22 : Operation 174 [2/2] (1.09ns)   --->   "%secondDense_load = load i6 %secondDense_addr" [MagicWand/model_functions.c:128]   --->   Operation 174 'load' 'secondDense_load' <Predicate = (!icmp_ln127)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_22 : Operation 175 [1/1] (0.65ns)   --->   "%switch_ln128 = switch i2 %trunc_ln126, void %branch3, i2 0, void %.branch0_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [MagicWand/model_functions.c:128]   --->   Operation 175 'switch' 'switch_ln128' <Predicate = (icmp_ln127)> <Delay = 0.65>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_2" [MagicWand/model_functions.c:128]   --->   Operation 176 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 2)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 177 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 2)> <Delay = 0.00>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_1" [MagicWand/model_functions.c:128]   --->   Operation 178 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 1)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 179 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 1)> <Delay = 0.00>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3" [MagicWand/model_functions.c:128]   --->   Operation 180 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 0)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 181 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 0)> <Delay = 0.00>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln128 = store i32 %den2_0_0, i32 %den2_0_3_3" [MagicWand/model_functions.c:128]   --->   Operation 182 'store' 'store_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 3)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln128 = br void %branch0" [MagicWand/model_functions.c:128]   --->   Operation 183 'br' 'br_ln128' <Predicate = (icmp_ln127 & trunc_ln126 == 3)> <Delay = 0.00>
ST_22 : Operation 184 [1/1] (0.40ns)   --->   "%store_ln124 = store i3 %add_ln124, i3 %d_1" [MagicWand/model_functions.c:124]   --->   Operation 184 'store' 'store_ln124' <Predicate = (icmp_ln127)> <Delay = 0.40>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense1.exit"   --->   Operation 185 'br' 'br_ln0' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.18>
ST_23 : Operation 186 [1/2] (0.61ns)   --->   "%den1_0_load = load i4 %den1_0_addr_1" [MagicWand/model_functions.c:128]   --->   Operation 186 'load' 'den1_0_load' <Predicate = true> <Delay = 0.61> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_23 : Operation 187 [1/2] (1.09ns)   --->   "%secondDense_load = load i6 %secondDense_addr" [MagicWand/model_functions.c:128]   --->   Operation 187 'load' 'secondDense_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_23 : Operation 188 [3/3] (6.08ns)   --->   "%mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load" [MagicWand/model_functions.c:128]   --->   Operation 188 'fmul' 'mul_i9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 6.08>
ST_24 : Operation 189 [2/3] (6.08ns)   --->   "%mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load" [MagicWand/model_functions.c:128]   --->   Operation 189 'fmul' 'mul_i9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 6.08>
ST_25 : Operation 190 [1/3] (6.08ns)   --->   "%mul_i9 = fmul i32 %den1_0_load, i32 %secondDense_load" [MagicWand/model_functions.c:128]   --->   Operation 190 'fmul' 'mul_i9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 5.71>
ST_26 : Operation 191 [4/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 191 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 5.71>
ST_27 : Operation 192 [3/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 192 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 5.71>
ST_28 : Operation 193 [2/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 193 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 5.71>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%specloopname_ln122 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [MagicWand/model_functions.c:122]   --->   Operation 194 'specloopname' 'specloopname_ln122' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/4] (5.71ns)   --->   "%add_i2 = fadd i32 %den2_0_0, i32 %mul_i9" [MagicWand/model_functions.c:128]   --->   Operation 195 'fadd' 'add_i2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 196 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 30 <SV = 10> <Delay = 3.29>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i_1" [MagicWand/model_functions.c:140]   --->   Operation 197 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.53ns)   --->   "%icmp_ln138 = icmp_eq  i3 %i_3, i3 4" [MagicWand/model_functions.c:138]   --->   Operation 198 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 199 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.61ns)   --->   "%add_ln138 = add i3 %i_3, i3 1" [MagicWand/model_functions.c:138]   --->   Operation 200 'add' 'add_ln138' <Predicate = true> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %.split2, void %.preheader.preheader" [MagicWand/model_functions.c:138]   --->   Operation 201 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 202 [1/1] (0.00ns)   --->   "%den2_0_3_load_1 = load i32 %den2_0_3" [MagicWand/model_functions.c:140]   --->   Operation 202 'load' 'den2_0_3_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 203 [1/1] (0.00ns)   --->   "%den2_0_3_1_load_1 = load i32 %den2_0_3_1" [MagicWand/model_functions.c:140]   --->   Operation 203 'load' 'den2_0_3_1_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 204 [1/1] (0.00ns)   --->   "%den2_0_3_2_load_1 = load i32 %den2_0_3_2" [MagicWand/model_functions.c:140]   --->   Operation 204 'load' 'den2_0_3_2_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 205 [1/1] (0.00ns)   --->   "%den2_0_3_3_load_1 = load i32 %den2_0_3_3" [MagicWand/model_functions.c:140]   --->   Operation 205 'load' 'den2_0_3_3_load_1' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i3 %i_3" [MagicWand/model_functions.c:140]   --->   Operation 206 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 207 [1/1] (0.49ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %den2_0_3_load_1, i32 %den2_0_3_1_load_1, i32 %den2_0_3_2_load_1, i32 %den2_0_3_3_load_1, i2 %trunc_ln140" [MagicWand/model_functions.c:140]   --->   Operation 207 'mux' 'tmp_4' <Predicate = (!icmp_ln138)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 208 [2/2] (2.26ns)   --->   "%conv_i = fpext i32 %tmp_4" [MagicWand/model_functions.c:140]   --->   Operation 208 'fpext' 'conv_i' <Predicate = (!icmp_ln138)> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 209 [1/1] (0.40ns)   --->   "%store_ln138 = store i3 %add_ln138, i3 %i_1" [MagicWand/model_functions.c:138]   --->   Operation 209 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.40>
ST_30 : Operation 210 [1/1] (0.00ns)   --->   "%sum_load_1 = load i64 %sum"   --->   Operation 210 'load' 'sum_load_1' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 211 [1/1] (0.00ns)   --->   "%den2_0_3_load = load i32 %den2_0_3"   --->   Operation 211 'load' 'den2_0_3_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 212 [1/1] (0.00ns)   --->   "%den2_0_3_1_load = load i32 %den2_0_3_1"   --->   Operation 212 'load' 'den2_0_3_1_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 213 [1/1] (0.00ns)   --->   "%den2_0_3_2_load = load i32 %den2_0_3_2"   --->   Operation 213 'load' 'den2_0_3_2_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 214 [1/1] (0.00ns)   --->   "%den2_0_3_3_load = load i32 %den2_0_3_3"   --->   Operation 214 'load' 'den2_0_3_3_load' <Predicate = (icmp_ln138)> <Delay = 0.00>
ST_30 : Operation 215 [2/2] (2.75ns)   --->   "%call_ln0 = call void @master_Pipeline_VITIS_LOOP_143_2, i32 %den2_0_3_load, i32 %den2_0_3_1_load, i32 %den2_0_3_2_load, i32 %den2_0_3_3_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 215 'call' 'call_ln0' <Predicate = (icmp_ln138)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 11> <Delay = 2.26>
ST_31 : Operation 216 [1/2] (2.26ns)   --->   "%conv_i = fpext i32 %tmp_4" [MagicWand/model_functions.c:140]   --->   Operation 216 'fpext' 'conv_i' <Predicate = true> <Delay = 2.26> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 12> <Delay = 7.12>
ST_32 : Operation 217 [11/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 217 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 13> <Delay = 7.12>
ST_33 : Operation 218 [10/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 218 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 14> <Delay = 7.12>
ST_34 : Operation 219 [9/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 219 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 15> <Delay = 7.12>
ST_35 : Operation 220 [8/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 220 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 16> <Delay = 7.12>
ST_36 : Operation 221 [7/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 221 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 17> <Delay = 7.12>
ST_37 : Operation 222 [6/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 222 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 18> <Delay = 7.12>
ST_38 : Operation 223 [5/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 223 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 19> <Delay = 7.12>
ST_39 : Operation 224 [4/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 224 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 20> <Delay = 7.12>
ST_40 : Operation 225 [3/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 225 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 21> <Delay = 7.12>
ST_41 : Operation 226 [2/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 226 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 22> <Delay = 7.12>
ST_42 : Operation 227 [1/11] (7.12ns)   --->   "%tmp = dexp i64 @llvm.exp.f64, i64 %conv_i" [MagicWand/model_functions.c:140]   --->   Operation 227 'dexp' 'tmp' <Predicate = true> <Delay = 7.12> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 10> <II = 1> <Delay = 7.12> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 23> <Delay = 5.46>
ST_43 : Operation 228 [1/1] (0.00ns)   --->   "%sum_load = load i64 %sum" [MagicWand/model_functions.c:140]   --->   Operation 228 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 229 [5/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 229 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 24> <Delay = 5.46>
ST_44 : Operation 230 [4/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 230 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 25> <Delay = 5.46>
ST_45 : Operation 231 [3/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 231 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 26> <Delay = 5.46>
ST_46 : Operation 232 [2/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 232 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 27> <Delay = 5.86>
ST_47 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [MagicWand/model_functions.c:135]   --->   Operation 233 'specloopname' 'specloopname_ln135' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 234 [1/5] (5.46ns)   --->   "%sum_1 = dadd i64 %sum_load, i64 %tmp" [MagicWand/model_functions.c:140]   --->   Operation 234 'dadd' 'sum_1' <Predicate = true> <Delay = 5.46> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 235 [1/1] (0.40ns)   --->   "%store_ln140 = store i64 %sum_1, i64 %sum" [MagicWand/model_functions.c:140]   --->   Operation 235 'store' 'store_ln140' <Predicate = true> <Delay = 0.40>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense2.exit"   --->   Operation 236 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 48 <SV = 11> <Delay = 0.00>
ST_48 : Operation 237 [1/2] (0.00ns)   --->   "%call_ln0 = call void @master_Pipeline_VITIS_LOOP_143_2, i32 %den2_0_3_load, i32 %den2_0_3_1_load, i32 %den2_0_3_2_load, i32 %den2_0_3_3_load, i64 %sum_load_1, i32 %out_r"   --->   Operation 237 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 238 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [MagicWand/master.c:23]   --->   Operation 238 'ret' 'ret_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ firstKernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[111111111111]; IO mode=ap_memory:ce=0
Port [ firstBias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondBias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondKernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ thirdBias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ firstDense]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ secondDense]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
d                   (alloca           ) [ 0111111111111111111110000000000000000000000000000]
conv1               (alloca           ) [ 0011100000000000000000000000000000000000000000000]
max1_0              (alloca           ) [ 0011111000000000000000000000000000000000000000000]
conv2_0             (alloca           ) [ 0011111110000000000000000000000000000000000000000]
max2_0              (alloca           ) [ 0011111111111111111110000000000000000000000000000]
den1_0              (alloca           ) [ 0011111111111111111111111111110000000000000000000]
store_ln103         (store            ) [ 0000000000000000000000000000000000000000000000000]
call_ln15           (call             ) [ 0000000000000000000000000000000000000000000000000]
call_ln16           (call             ) [ 0000000000000000000000000000000000000000000000000]
call_ln17           (call             ) [ 0000000000000000000000000000000000000000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 0000000000000000000000000000000000000000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000]
call_ln18           (call             ) [ 0000000000000000000000000000000000000000000000000]
br_ln103            (br               ) [ 0000000000000000000000000000000000000000000000000]
d_3                 (load             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln103          (zext             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln103          (icmp             ) [ 0000000001111111111110000000000000000000000000000]
empty               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln103           (add              ) [ 0000000000111111111100000000000000000000000000000]
br_ln103            (br               ) [ 0000000000000000000000000000000000000000000000000]
thirdBias_addr      (getelementptr    ) [ 0000000000100000000000000000000000000000000000000]
den1_0_addr         (getelementptr    ) [ 0000000000111111111110000000000000000000000000000]
empty_40            (trunc            ) [ 0000000000100000000000000000000000000000000000000]
d_1                 (alloca           ) [ 0000000001111111111111111111110000000000000000000]
den2_0_3            (alloca           ) [ 0000000000000000000001111111111111111111111111110]
den2_0_3_1          (alloca           ) [ 0000000000000000000001111111111111111111111111110]
den2_0_3_2          (alloca           ) [ 0000000000000000000001111111111111111111111111110]
den2_0_3_3          (alloca           ) [ 0000000000000000000001111111111111111111111111110]
store_ln124         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln124            (br               ) [ 0000000000000000000000000000000000000000000000000]
specloopname_ln101  (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
thirdBias_load      (load             ) [ 0000000001111111111110000000000000000000000000000]
p_shl               (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
p_shl1              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
p_shl1_cast         (zext             ) [ 0000000000000000000000000000000000000000000000000]
empty_41            (sub              ) [ 0000000000011111111100000000000000000000000000000]
br_ln106            (br               ) [ 0000000001111111111110000000000000000000000000000]
i                   (phi              ) [ 0000000000010000000000000000000000000000000000000]
add_lcssa_lcssa14_i (phi              ) [ 0000000000011111111110000000000000000000000000000]
icmp_ln106          (icmp             ) [ 0000000001111111111110000000000000000000000000000]
empty_42            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln106           (add              ) [ 0000000001111111111110000000000000000000000000000]
br_ln106            (br               ) [ 0000000000000000000000000000000000000000000000000]
specloopname_ln101  (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
tmp_6               (bitconcatenate   ) [ 0000000000001111111100000000000000000000000000000]
zext_ln110          (zext             ) [ 0000000000001111111100000000000000000000000000000]
br_ln110            (br               ) [ 0000000001111111111110000000000000000000000000000]
store_ln103         (store            ) [ 0000000000000000000000000000000000000000000000000]
h                   (phi              ) [ 0000000000001000000000000000000000000000000000000]
add11_i             (phi              ) [ 0000000001111111111110000000000000000000000000000]
zext_ln110_1        (zext             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln110          (icmp             ) [ 0000000001111111111110000000000000000000000000000]
empty_43            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln110           (add              ) [ 0000000001111111111110000000000000000000000000000]
br_ln110            (br               ) [ 0000000000000000000000000000000000000000000000000]
add_ln112           (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln112          (zext             ) [ 0000000000000000000000000000000000000000000000000]
max2_0_addr         (getelementptr    ) [ 0000000000000100000000000000000000000000000000000]
tmp_5               (partselect       ) [ 0000000000000000000000000000000000000000000000000]
tmp5                (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000]
add_ln112_1         (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln112_1        (zext             ) [ 0000000000000000000000000000000000000000000000000]
firstDense_addr     (getelementptr    ) [ 0000000000000100000000000000000000000000000000000]
br_ln0              (br               ) [ 0000000001111111111110000000000000000000000000000]
max2_0_load         (load             ) [ 0000000000000011000000000000000000000000000000000]
firstDense_load     (load             ) [ 0000000000000011000000000000000000000000000000000]
mul_i               (fmul             ) [ 0000000000000000111100000000000000000000000000000]
specloopname_ln101  (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
add_i               (fadd             ) [ 0000000001111111111110000000000000000000000000000]
br_ln0              (br               ) [ 0000000001111111111110000000000000000000000000000]
bitcast_ln116       (bitcast          ) [ 0000000000000000000000000000000000000000000000000]
tmp_1               (partselect       ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln116         (trunc            ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln116          (icmp             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln116_1        (icmp             ) [ 0000000000000000000000000000000000000000000000000]
or_ln116            (or               ) [ 0000000000000000000000000000000000000000000000000]
tmp_3               (fcmp             ) [ 0000000000000000000000000000000000000000000000000]
and_ln116           (and              ) [ 0000000000000000000000000000000000000000000000000]
select_ln116        (select           ) [ 0000000000000000000000000000000000000000000000000]
store_ln112         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000000000000000000000000000]
d_4                 (load             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln124          (icmp             ) [ 0000000000000000000001111111110000000000000000000]
empty_44            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln124           (add              ) [ 0000000000000000000000111111110000000000000000000]
br_ln124            (br               ) [ 0000000000000000000000000000000000000000000000000]
specloopname_ln122  (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln126         (trunc            ) [ 0000000000000000000000111111110000000000000000000]
tmp_s               (mux              ) [ 0000000000000000000001111111110000000000000000000]
tmp_2               (bitconcatenate   ) [ 0000000000000000000000111111110000000000000000000]
br_ln127            (br               ) [ 0000000000000000000001111111110000000000000000000]
sum                 (alloca           ) [ 0000000000000000000001111111111111111111111111110]
i_1                 (alloca           ) [ 0000000000000000000001111111111111111111111111110]
store_ln138         (store            ) [ 0000000000000000000000000000000000000000000000000]
store_ln138         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln138            (br               ) [ 0000000000000000000000000000000000000000000000000]
i_2                 (phi              ) [ 0000000000000000000000100000000000000000000000000]
den2_0_0            (phi              ) [ 0000000000000000000000111111110000000000000000000]
zext_ln128          (zext             ) [ 0000000000000000000000000000000000000000000000000]
zext_ln128_1        (zext             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln127          (icmp             ) [ 0000000000000000000001111111110000000000000000000]
empty_45            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln127           (add              ) [ 0000000000000000000001111111110000000000000000000]
br_ln127            (br               ) [ 0000000000000000000000000000000000000000000000000]
den1_0_addr_1       (getelementptr    ) [ 0000000000000000000000010000000000000000000000000]
add_ln128           (add              ) [ 0000000000000000000000000000000000000000000000000]
zext_ln128_2        (zext             ) [ 0000000000000000000000000000000000000000000000000]
secondDense_addr    (getelementptr    ) [ 0000000000000000000000010000000000000000000000000]
switch_ln128        (switch           ) [ 0000000000000000000000000000000000000000000000000]
store_ln128         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln128            (br               ) [ 0000000000000000000000000000000000000000000000000]
store_ln128         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln128            (br               ) [ 0000000000000000000000000000000000000000000000000]
store_ln128         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln128            (br               ) [ 0000000000000000000000000000000000000000000000000]
store_ln128         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln128            (br               ) [ 0000000000000000000000000000000000000000000000000]
store_ln124         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000000000000000000000000000]
den1_0_load         (load             ) [ 0000000000000000000000001100000000000000000000000]
secondDense_load    (load             ) [ 0000000000000000000000001100000000000000000000000]
mul_i9              (fmul             ) [ 0000000000000000000000000011110000000000000000000]
specloopname_ln122  (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
add_i2              (fadd             ) [ 0000000000000000000001111111110000000000000000000]
br_ln0              (br               ) [ 0000000000000000000001111111110000000000000000000]
i_3                 (load             ) [ 0000000000000000000000000000000000000000000000000]
icmp_ln138          (icmp             ) [ 0000000000000000000000000000001111111111111111110]
empty_46            (speclooptripcount) [ 0000000000000000000000000000000000000000000000000]
add_ln138           (add              ) [ 0000000000000000000000000000000000000000000000000]
br_ln138            (br               ) [ 0000000000000000000000000000000000000000000000000]
den2_0_3_load_1     (load             ) [ 0000000000000000000000000000000000000000000000000]
den2_0_3_1_load_1   (load             ) [ 0000000000000000000000000000000000000000000000000]
den2_0_3_2_load_1   (load             ) [ 0000000000000000000000000000000000000000000000000]
den2_0_3_3_load_1   (load             ) [ 0000000000000000000000000000000000000000000000000]
trunc_ln140         (trunc            ) [ 0000000000000000000000000000000000000000000000000]
tmp_4               (mux              ) [ 0000000000000000000000000000000100000000000000000]
store_ln138         (store            ) [ 0000000000000000000000000000000000000000000000000]
sum_load_1          (load             ) [ 0000000000000000000000000000000000000000000000001]
den2_0_3_load       (load             ) [ 0000000000000000000000000000000000000000000000001]
den2_0_3_1_load     (load             ) [ 0000000000000000000000000000000000000000000000001]
den2_0_3_2_load     (load             ) [ 0000000000000000000000000000000000000000000000001]
den2_0_3_3_load     (load             ) [ 0000000000000000000000000000000000000000000000001]
conv_i              (fpext            ) [ 0000000000000000000000000000000011111111111000000]
tmp                 (dexp             ) [ 0000000000000000000000000000000000000000000111110]
sum_load            (load             ) [ 0000000000000000000000000000000000000000000011110]
specloopname_ln135  (specloopname     ) [ 0000000000000000000000000000000000000000000000000]
sum_1               (dadd             ) [ 0000000000000000000000000000000000000000000000000]
store_ln140         (store            ) [ 0000000000000000000000000000000000000000000000000]
br_ln0              (br               ) [ 0000000000000000000000000000000000000000000000000]
call_ln0            (call             ) [ 0000000000000000000000000000000000000000000000000]
ret_ln23            (ret              ) [ 0000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="firstKernel">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstKernel"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="firstBias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="secondBias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="secondKernel">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondKernel"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="thirdBias">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thirdBias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="firstDense">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="firstDense"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="secondDense">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secondDense"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution1.1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPool.1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPool"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="master_Pipeline_VITIS_LOOP_143_2"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f64"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="d_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv1_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="max1_0_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max1_0/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv2_0_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2_0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="max2_0_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="max2_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="den1_0_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den1_0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="d_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_1/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="den2_0_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_0_3/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="den2_0_3_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_0_3_1/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="den2_0_3_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_0_3_2/9 "/>
</bind>
</comp>

<comp id="180" class="1004" name="den2_0_3_3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="den2_0_3_3/9 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sum_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/21 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/21 "/>
</bind>
</comp>

<comp id="192" class="1004" name="thirdBias_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thirdBias_addr/9 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thirdBias_load/9 "/>
</bind>
</comp>

<comp id="205" class="1004" name="den1_0_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr/9 "/>
</bind>
</comp>

<comp id="211" class="1004" name="max2_0_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max2_0_addr/12 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max2_0_load/12 "/>
</bind>
</comp>

<comp id="223" class="1004" name="firstDense_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="12" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="firstDense_addr/12 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="firstDense_load/12 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="4" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln112/20 den1_0_load/22 "/>
</bind>
</comp>

<comp id="241" class="1004" name="den1_0_addr_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="5" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="den1_0_addr_1/22 "/>
</bind>
</comp>

<comp id="248" class="1004" name="secondDense_addr_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="6" slack="0"/>
<pin id="252" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="secondDense_addr/22 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="secondDense_load/22 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="4" slack="1"/>
<pin id="263" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="i_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="272" class="1005" name="add_lcssa_lcssa14_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_lcssa_lcssa14_i (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_lcssa_lcssa14_i_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="32" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_lcssa_lcssa14_i/11 "/>
</bind>
</comp>

<comp id="282" class="1005" name="h_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="1"/>
<pin id="284" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="h_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="1" slack="1"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/12 "/>
</bind>
</comp>

<comp id="293" class="1005" name="add11_i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add11_i (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="add11_i_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="32" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add11_i/12 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i_2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="i_2_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/22 "/>
</bind>
</comp>

<comp id="316" class="1005" name="den2_0_0_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="4"/>
<pin id="318" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="den2_0_0 (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="den2_0_0_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="32" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="den2_0_0/22 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_convolution1_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="32" slack="0"/>
<pin id="330" dir="0" index="3" bw="32" slack="0"/>
<pin id="331" dir="0" index="4" bw="32" slack="0"/>
<pin id="332" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_maxPool_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="0" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln16/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_convolution2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="348" dir="0" index="3" bw="32" slack="0"/>
<pin id="349" dir="0" index="4" bw="32" slack="0"/>
<pin id="350" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln17/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_maxPool_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="0" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_master_Pipeline_VITIS_LOOP_143_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="0" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="0" index="3" bw="32" slack="0"/>
<pin id="365" dir="0" index="4" bw="32" slack="0"/>
<pin id="366" dir="0" index="5" bw="64" slack="0"/>
<pin id="367" dir="0" index="6" bw="32" slack="0"/>
<pin id="368" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/30 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="4"/>
<pin id="373" dir="0" index="1" bw="32" slack="1"/>
<pin id="374" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/16 add_i2/26 add/9 add5/16 add6/23 add7/27 add9/34 add1/38 add8/45 add2/63 add3/70 add4/74 add10/81 add11/85 add13/92 add14/96 add12/103 add15/110 add16/125 add/9 add1/17 add4/25 add2/33 add3/37 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/13 mul_i9/23 mul/6 mul5/13 mul6/20 mul9/31 mul8/42 mul2/60 mul3/67 mul10/78 mul13/89 mul12/100 mul15/107 mul16/122 mul/6 mul1/14 mul4/22 mul2/30 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="conv_i/30 dc/17 dc_2/4 dc/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="32" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/11 tmp_s/129 tmp_9/41 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="1"/>
<pin id="397" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sum_1/43 "/>
</bind>
</comp>

<comp id="398" class="1004" name="grp_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="0"/>
<pin id="400" dir="0" index="1" bw="64" slack="1"/>
<pin id="401" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dexp(522) " fcode="dexp"/>
<opset="tmp/32 tmp_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="2"/>
<pin id="405" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_0_3_load_1/30 den2_0_3_load/30 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_load_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="2"/>
<pin id="409" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_0_3_1_load_1/30 den2_0_3_1_load/30 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="2"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_0_3_2_load_1/30 den2_0_3_2_load/30 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_load_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="2"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="den2_0_3_3_load_1/30 den2_0_3_3_load/30 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="1"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/30 sum_load/43 "/>
</bind>
</comp>

<comp id="424" class="1005" name="reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i mul_i9 "/>
</bind>
</comp>

<comp id="429" class="1005" name="reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add_i2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sum_load_1 sum_load "/>
</bind>
</comp>

<comp id="441" class="1004" name="store_ln103_store_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="d_3_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="5" slack="8"/>
<pin id="448" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_3/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="zext_ln103_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="icmp_ln103_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="5" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln103/9 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln103_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/9 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_40_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_40/9 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln124_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="3" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_shl_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="12" slack="0"/>
<pin id="478" dir="0" index="1" bw="4" slack="1"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/10 "/>
</bind>
</comp>

<comp id="483" class="1004" name="p_shl1_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="1"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/10 "/>
</bind>
</comp>

<comp id="490" class="1004" name="p_shl1_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/10 "/>
</bind>
</comp>

<comp id="494" class="1004" name="empty_41_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="0"/>
<pin id="496" dir="0" index="1" bw="9" slack="0"/>
<pin id="497" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_41/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="icmp_ln106_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="add_ln106_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_6_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="8" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln110_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="0"/>
<pin id="522" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln103_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="2"/>
<pin id="526" dir="0" index="1" bw="5" slack="10"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/11 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln110_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="0"/>
<pin id="530" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln110_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="0" index="1" bw="5" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/12 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln110_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="5" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/12 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln112_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="5" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="1"/>
<pin id="547" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112/12 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln112_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/12 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_5_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="12" slack="2"/>
<pin id="557" dir="0" index="2" bw="4" slack="0"/>
<pin id="558" dir="0" index="3" bw="5" slack="0"/>
<pin id="559" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp5_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="0"/>
<pin id="565" dir="0" index="1" bw="7" slack="0"/>
<pin id="566" dir="0" index="2" bw="5" slack="0"/>
<pin id="567" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5/12 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln112_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="0"/>
<pin id="573" dir="0" index="1" bw="8" slack="1"/>
<pin id="574" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln112_1/12 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln112_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="12" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112_1/12 "/>
</bind>
</comp>

<comp id="581" class="1004" name="bitcast_ln116_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116/20 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="0"/>
<pin id="588" dir="0" index="2" bw="6" slack="0"/>
<pin id="589" dir="0" index="3" bw="6" slack="0"/>
<pin id="590" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="595" class="1004" name="trunc_ln116_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln116/20 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln116_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="0" index="1" bw="8" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116/20 "/>
</bind>
</comp>

<comp id="605" class="1004" name="icmp_ln116_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="23" slack="0"/>
<pin id="607" dir="0" index="1" bw="23" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln116_1/20 "/>
</bind>
</comp>

<comp id="611" class="1004" name="or_ln116_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="1" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln116/20 "/>
</bind>
</comp>

<comp id="617" class="1004" name="and_ln116_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="0"/>
<pin id="619" dir="0" index="1" bw="1" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln116/20 "/>
</bind>
</comp>

<comp id="623" class="1004" name="select_ln116_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="32" slack="1"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln116/20 "/>
</bind>
</comp>

<comp id="632" class="1004" name="d_4_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="3" slack="1"/>
<pin id="634" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_4/21 "/>
</bind>
</comp>

<comp id="635" class="1004" name="icmp_ln124_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="0"/>
<pin id="637" dir="0" index="1" bw="3" slack="0"/>
<pin id="638" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/21 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln124_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="3" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/21 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln126_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="3" slack="0"/>
<pin id="649" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln126/21 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_s_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="0"/>
<pin id="654" dir="0" index="2" bw="32" slack="0"/>
<pin id="655" dir="0" index="3" bw="32" slack="0"/>
<pin id="656" dir="0" index="4" bw="32" slack="0"/>
<pin id="657" dir="0" index="5" bw="2" slack="0"/>
<pin id="658" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/21 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln138_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="3" slack="0"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/21 "/>
</bind>
</comp>

<comp id="678" class="1004" name="store_ln138_store_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="64" slack="0"/>
<pin id="680" dir="0" index="1" bw="64" slack="0"/>
<pin id="681" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/21 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln128_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/22 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln128_1_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="0"/>
<pin id="690" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_1/22 "/>
</bind>
</comp>

<comp id="692" class="1004" name="icmp_ln127_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="5" slack="0"/>
<pin id="694" dir="0" index="1" bw="5" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/22 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln127_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="5" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/22 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln128_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="5" slack="0"/>
<pin id="706" dir="0" index="1" bw="6" slack="1"/>
<pin id="707" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/22 "/>
</bind>
</comp>

<comp id="709" class="1004" name="zext_ln128_2_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128_2/22 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln128_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="0"/>
<pin id="716" dir="0" index="1" bw="32" slack="2"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/22 "/>
</bind>
</comp>

<comp id="719" class="1004" name="store_ln128_store_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="0"/>
<pin id="721" dir="0" index="1" bw="32" slack="2"/>
<pin id="722" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/22 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln128_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="2"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/22 "/>
</bind>
</comp>

<comp id="729" class="1004" name="store_ln128_store_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="0"/>
<pin id="731" dir="0" index="1" bw="32" slack="2"/>
<pin id="732" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/22 "/>
</bind>
</comp>

<comp id="734" class="1004" name="store_ln124_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="3" slack="1"/>
<pin id="736" dir="0" index="1" bw="3" slack="2"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln124/22 "/>
</bind>
</comp>

<comp id="738" class="1004" name="i_3_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="3" slack="1"/>
<pin id="740" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/30 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln138_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="0"/>
<pin id="743" dir="0" index="1" bw="3" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/30 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln138_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="3" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/30 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln140_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln140/30 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="0" index="2" bw="32" slack="0"/>
<pin id="761" dir="0" index="3" bw="32" slack="0"/>
<pin id="762" dir="0" index="4" bw="32" slack="0"/>
<pin id="763" dir="0" index="5" bw="2" slack="0"/>
<pin id="764" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/30 "/>
</bind>
</comp>

<comp id="772" class="1004" name="store_ln138_store_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="0"/>
<pin id="774" dir="0" index="1" bw="3" slack="1"/>
<pin id="775" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/30 "/>
</bind>
</comp>

<comp id="777" class="1004" name="store_ln140_store_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="64" slack="0"/>
<pin id="779" dir="0" index="1" bw="64" slack="18"/>
<pin id="780" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/47 "/>
</bind>
</comp>

<comp id="782" class="1005" name="d_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="0"/>
<pin id="784" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="792" class="1005" name="add_ln103_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="5" slack="2"/>
<pin id="794" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln103 "/>
</bind>
</comp>

<comp id="797" class="1005" name="thirdBias_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="4" slack="1"/>
<pin id="799" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="thirdBias_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="den1_0_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="4" slack="3"/>
<pin id="804" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="den1_0_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="empty_40_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="4" slack="1"/>
<pin id="809" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="813" class="1005" name="d_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

<comp id="820" class="1005" name="den2_0_3_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="2"/>
<pin id="822" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="den2_0_3 "/>
</bind>
</comp>

<comp id="826" class="1005" name="den2_0_3_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="2"/>
<pin id="828" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="den2_0_3_1 "/>
</bind>
</comp>

<comp id="832" class="1005" name="den2_0_3_2_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="2"/>
<pin id="834" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="den2_0_3_2 "/>
</bind>
</comp>

<comp id="838" class="1005" name="den2_0_3_3_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="2"/>
<pin id="840" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="den2_0_3_3 "/>
</bind>
</comp>

<comp id="844" class="1005" name="thirdBias_load_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="thirdBias_load "/>
</bind>
</comp>

<comp id="849" class="1005" name="empty_41_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="12" slack="2"/>
<pin id="851" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="857" class="1005" name="add_ln106_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="4" slack="0"/>
<pin id="859" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln106 "/>
</bind>
</comp>

<comp id="862" class="1005" name="tmp_6_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="8" slack="1"/>
<pin id="864" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="867" class="1005" name="zext_ln110_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="1"/>
<pin id="869" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln110_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="0"/>
<pin id="877" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln110 "/>
</bind>
</comp>

<comp id="880" class="1005" name="max2_0_addr_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="8" slack="1"/>
<pin id="882" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max2_0_addr "/>
</bind>
</comp>

<comp id="885" class="1005" name="firstDense_addr_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="12" slack="1"/>
<pin id="887" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="firstDense_addr "/>
</bind>
</comp>

<comp id="890" class="1005" name="max2_0_load_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="max2_0_load "/>
</bind>
</comp>

<comp id="895" class="1005" name="firstDense_load_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="firstDense_load "/>
</bind>
</comp>

<comp id="903" class="1005" name="add_ln124_reg_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="3" slack="1"/>
<pin id="905" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124 "/>
</bind>
</comp>

<comp id="908" class="1005" name="trunc_ln126_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="1"/>
<pin id="910" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln126 "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_s_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="6" slack="1"/>
<pin id="919" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="922" class="1005" name="sum_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="929" class="1005" name="i_1_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="3" slack="0"/>
<pin id="931" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="939" class="1005" name="add_ln127_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="5" slack="0"/>
<pin id="941" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln127 "/>
</bind>
</comp>

<comp id="944" class="1005" name="den1_0_addr_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="4" slack="1"/>
<pin id="946" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_addr_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="secondDense_addr_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="6" slack="1"/>
<pin id="951" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="secondDense_addr "/>
</bind>
</comp>

<comp id="954" class="1005" name="den1_0_load_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="den1_0_load "/>
</bind>
</comp>

<comp id="959" class="1005" name="secondDense_load_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="secondDense_load "/>
</bind>
</comp>

<comp id="967" class="1005" name="tmp_4_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="1"/>
<pin id="969" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="972" class="1005" name="den2_0_3_load_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="1"/>
<pin id="974" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="den2_0_3_load "/>
</bind>
</comp>

<comp id="977" class="1005" name="den2_0_3_1_load_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="1"/>
<pin id="979" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="den2_0_3_1_load "/>
</bind>
</comp>

<comp id="982" class="1005" name="den2_0_3_2_load_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="1"/>
<pin id="984" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="den2_0_3_2_load "/>
</bind>
</comp>

<comp id="987" class="1005" name="den2_0_3_3_load_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="32" slack="1"/>
<pin id="989" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="den2_0_3_3_load "/>
</bind>
</comp>

<comp id="992" class="1005" name="conv_i_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="1"/>
<pin id="994" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="997" class="1005" name="tmp_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="64" slack="1"/>
<pin id="999" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1002" class="1004" name="grp_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1004" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1005" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/20 mul1/31 mul4/67 mul11/78 mul14/89 mul3/30 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="grp_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="1008" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv/19 conv/8 conv5_i/31 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="grp_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1011" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="dc_1/17 conv4_i/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="18" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="56" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="56" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="241" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="248" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="281"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="296"><net_src comp="293" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="303"><net_src comp="272" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="304"><net_src comp="297" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="325"><net_src comp="319" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="0" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="144" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="336"><net_src comp="4" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="337"><net_src comp="6" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="343"><net_src comp="26" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="351"><net_src comp="28" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="8" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="353"><net_src comp="10" pin="0"/><net_sink comp="344" pin=4"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="369"><net_src comp="134" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="2" pin="0"/><net_sink comp="360" pin=6"/></net>

<net id="375"><net_src comp="293" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="316" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="217" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="230" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="236" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="255" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="392"><net_src comp="275" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="82" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="402"><net_src comp="136" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="403" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="410"><net_src comp="407" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="360" pin=3"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="360" pin=5"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="427"><net_src comp="377" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="432"><net_src comp="371" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="434"><net_src comp="429" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="438"><net_src comp="419" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="360" pin=5"/></net>

<net id="440"><net_src comp="435" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="445"><net_src comp="24" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="459"><net_src comp="446" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="48" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="446" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="54" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="446" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="58" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="66" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="68" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="493"><net_src comp="483" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="476" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="265" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="72" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="265" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="517"><net_src comp="80" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="265" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="70" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="523"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="286" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="286" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="48" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="286" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="54" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="528" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="552"><net_src comp="544" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="560"><net_src comp="84" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="86" pin="0"/><net_sink comp="554" pin=2"/></net>

<net id="562"><net_src comp="88" pin="0"/><net_sink comp="554" pin=3"/></net>

<net id="568"><net_src comp="90" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="554" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="286" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="584"><net_src comp="272" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="94" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="96" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="98" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="581" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="585" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="100" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="595" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="102" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="605" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="599" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="611" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="388" pin="2"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="82" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="272" pin="1"/><net_sink comp="623" pin=2"/></net>

<net id="631"><net_src comp="623" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="639"><net_src comp="632" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="104" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="632" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="108" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="650"><net_src comp="632" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="659"><net_src comp="112" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="114" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="116" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="662"><net_src comp="118" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="663"><net_src comp="120" pin="0"/><net_sink comp="651" pin=4"/></net>

<net id="664"><net_src comp="647" pin="1"/><net_sink comp="651" pin=5"/></net>

<net id="670"><net_src comp="122" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="647" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="70" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="677"><net_src comp="58" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="124" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="686"><net_src comp="309" pin="4"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="691"><net_src comp="309" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="696"><net_src comp="309" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="48" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="309" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="54" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="688" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="704" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="718"><net_src comp="319" pin="4"/><net_sink comp="714" pin=0"/></net>

<net id="723"><net_src comp="319" pin="4"/><net_sink comp="719" pin=0"/></net>

<net id="728"><net_src comp="319" pin="4"/><net_sink comp="724" pin=0"/></net>

<net id="733"><net_src comp="319" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="745"><net_src comp="738" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="104" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="738" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="108" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="756"><net_src comp="738" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="765"><net_src comp="112" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="766"><net_src comp="403" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="407" pin="1"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="411" pin="1"/><net_sink comp="757" pin=3"/></net>

<net id="769"><net_src comp="415" pin="1"/><net_sink comp="757" pin=4"/></net>

<net id="770"><net_src comp="753" pin="1"/><net_sink comp="757" pin=5"/></net>

<net id="771"><net_src comp="757" pin="6"/><net_sink comp="385" pin=0"/></net>

<net id="776"><net_src comp="747" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="781"><net_src comp="394" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="140" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="788"><net_src comp="782" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="795"><net_src comp="461" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="800"><net_src comp="192" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="805"><net_src comp="205" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="810"><net_src comp="467" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="816"><net_src comp="164" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="823"><net_src comp="168" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="829"><net_src comp="172" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="835"><net_src comp="176" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="837"><net_src comp="832" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="841"><net_src comp="180" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="729" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="847"><net_src comp="199" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="852"><net_src comp="494" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="860"><net_src comp="506" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="865"><net_src comp="512" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="870"><net_src comp="520" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="878"><net_src comp="538" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="883"><net_src comp="211" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="888"><net_src comp="223" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="893"><net_src comp="217" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="898"><net_src comp="230" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="906"><net_src comp="641" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="907"><net_src comp="903" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="911"><net_src comp="647" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="915"><net_src comp="651" pin="6"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="920"><net_src comp="665" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="925"><net_src comp="184" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="927"><net_src comp="922" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="928"><net_src comp="922" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="932"><net_src comp="188" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="934"><net_src comp="929" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="935"><net_src comp="929" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="942"><net_src comp="698" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="947"><net_src comp="241" pin="3"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="952"><net_src comp="248" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="957"><net_src comp="236" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="962"><net_src comp="255" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="970"><net_src comp="757" pin="6"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="975"><net_src comp="403" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="980"><net_src comp="407" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="985"><net_src comp="411" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="360" pin=3"/></net>

<net id="990"><net_src comp="415" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="995"><net_src comp="385" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="1000"><net_src comp="398" pin="2"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="394" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {30 48 }
 - Input state : 
	Port: master : input_r | {1 2 }
	Port: master : firstKernel | {1 2 }
	Port: master : firstBias | {1 2 }
	Port: master : secondBias | {5 6 }
	Port: master : secondKernel | {5 6 }
	Port: master : thirdBias | {9 10 }
	Port: master : firstDense | {12 13 }
	Port: master : secondDense | {22 23 }
  - Chain level:
	State 1
		call_ln15 : 1
		store_ln103 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		zext_ln103 : 1
		icmp_ln103 : 1
		add_ln103 : 1
		br_ln103 : 2
		thirdBias_addr : 2
		thirdBias_load : 3
		den1_0_addr : 2
		empty_40 : 1
		store_ln124 : 1
	State 10
		p_shl1_cast : 1
		empty_41 : 2
	State 11
		icmp_ln106 : 1
		add_ln106 : 1
		br_ln106 : 2
		tmp_6 : 1
		zext_ln110 : 2
		tmp_3 : 1
	State 12
		zext_ln110_1 : 1
		icmp_ln110 : 1
		add_ln110 : 1
		br_ln110 : 2
		add_ln112 : 2
		zext_ln112 : 3
		max2_0_addr : 4
		max2_0_load : 5
		tmp5 : 1
		add_ln112_1 : 2
		zext_ln112_1 : 3
		firstDense_addr : 4
		firstDense_load : 5
	State 13
		mul_i : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_1 : 1
		trunc_ln116 : 1
		icmp_ln116 : 2
		icmp_ln116_1 : 2
		or_ln116 : 3
		and_ln116 : 3
		select_ln116 : 3
		store_ln112 : 4
	State 21
		icmp_ln124 : 1
		add_ln124 : 1
		br_ln124 : 2
		trunc_ln126 : 1
		tmp_s : 2
		tmp_2 : 2
		store_ln138 : 1
		store_ln138 : 1
	State 22
		zext_ln128 : 1
		zext_ln128_1 : 1
		icmp_ln127 : 1
		add_ln127 : 1
		br_ln127 : 2
		den1_0_addr_1 : 2
		den1_0_load : 3
		add_ln128 : 2
		zext_ln128_2 : 3
		secondDense_addr : 4
		secondDense_load : 5
		store_ln128 : 1
		store_ln128 : 1
		store_ln128 : 1
		store_ln128 : 1
	State 23
		mul_i9 : 1
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
		icmp_ln138 : 1
		add_ln138 : 1
		br_ln138 : 2
		trunc_ln140 : 1
		tmp_4 : 2
		conv_i : 3
		store_ln138 : 2
		call_ln0 : 1
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		sum_1 : 1
	State 44
	State 45
	State 46
	State 47
		store_ln140 : 1
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |          grp_convolution1_1_fu_326          |    8    | 11.6408 |   2473  |   1738  |
|          |             grp_maxPool_1_fu_338            |    0    |  2.412  |   520   |   764   |
|   call   |           grp_convolution2_fu_344           |    8    |   6.96  |   1290  |   1079  |
|          |              grp_maxPool_fu_354             |    0    | 2.85829 |   547   |   663   |
|          | grp_master_Pipeline_VITIS_LOOP_143_2_fu_360 |    26   |  0.402  |   1317  |   2510  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dexp   |                  grp_fu_398                 |    26   |    0    |   1022  |   2463  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   dadd   |                  grp_fu_394                 |    3    |    0    |   445   |   767   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fmul   |                  grp_fu_377                 |    3    |    0    |   128   |   137   |
|          |                 grp_fu_1002                 |    3    |    0    |   128   |   137   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fadd   |                  grp_fu_371                 |    2    |    0    |   227   |   218   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               add_ln103_fu_461              |    0    |    0    |    0    |    12   |
|          |               add_ln106_fu_506              |    0    |    0    |    0    |    12   |
|          |               add_ln110_fu_538              |    0    |    0    |    0    |    12   |
|          |               add_ln112_fu_544              |    0    |    0    |    0    |    15   |
|    add   |              add_ln112_1_fu_571             |    0    |    0    |    0    |    19   |
|          |               add_ln124_fu_641              |    0    |    0    |    0    |    10   |
|          |               add_ln127_fu_698              |    0    |    0    |    0    |    12   |
|          |               add_ln128_fu_704              |    0    |    0    |    0    |    13   |
|          |               add_ln138_fu_747              |    0    |    0    |    0    |    10   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              icmp_ln103_fu_455              |    0    |    0    |    0    |    9    |
|          |              icmp_ln106_fu_500              |    0    |    0    |    0    |    9    |
|          |              icmp_ln110_fu_532              |    0    |    0    |    0    |    9    |
|   icmp   |              icmp_ln116_fu_599              |    0    |    0    |    0    |    11   |
|          |             icmp_ln116_1_fu_605             |    0    |    0    |    0    |    16   |
|          |              icmp_ln124_fu_635              |    0    |    0    |    0    |    8    |
|          |              icmp_ln127_fu_692              |    0    |    0    |    0    |    9    |
|          |              icmp_ln138_fu_741              |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    mux   |                 tmp_s_fu_651                |    0    |    0    |    0    |    20   |
|          |                 tmp_4_fu_757                |    0    |    0    |    0    |    20   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  select  |             select_ln116_fu_623             |    0    |    0    |    0    |    32   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    sub   |               empty_41_fu_494               |    0    |    0    |    0    |    19   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln116_fu_611               |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|    and   |               and_ln116_fu_617              |    0    |    0    |    0    |    2    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fpext  |                  grp_fu_385                 |    0    |    0    |    0    |    0    |
|          |                 grp_fu_1009                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                  grp_fu_388                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |              zext_ln103_fu_449              |    0    |    0    |    0    |    0    |
|          |              p_shl1_cast_fu_490             |    0    |    0    |    0    |    0    |
|          |              zext_ln110_fu_520              |    0    |    0    |    0    |    0    |
|          |             zext_ln110_1_fu_528             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln112_fu_549              |    0    |    0    |    0    |    0    |
|          |             zext_ln112_1_fu_576             |    0    |    0    |    0    |    0    |
|          |              zext_ln128_fu_683              |    0    |    0    |    0    |    0    |
|          |             zext_ln128_1_fu_688             |    0    |    0    |    0    |    0    |
|          |             zext_ln128_2_fu_709             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |               empty_40_fu_467               |    0    |    0    |    0    |    0    |
|   trunc  |              trunc_ln116_fu_595             |    0    |    0    |    0    |    0    |
|          |              trunc_ln126_fu_647             |    0    |    0    |    0    |    0    |
|          |              trunc_ln140_fu_753             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |                 p_shl_fu_476                |    0    |    0    |    0    |    0    |
|          |                p_shl1_fu_483                |    0    |    0    |    0    |    0    |
|bitconcatenate|                 tmp_6_fu_512                |    0    |    0    |    0    |    0    |
|          |                 tmp5_fu_563                 |    0    |    0    |    0    |    0    |
|          |                 tmp_2_fu_665                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|partselect|                 tmp_5_fu_554                |    0    |    0    |    0    |    0    |
|          |                 tmp_1_fu_585                |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|  fptrunc |                 grp_fu_1006                 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |    79   |  24.273 |   8097  |  10765  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |  URAM  |
+------------+--------+--------+--------+--------+
|    conv1   |    7   |    0   |    0   |    0   |
|   conv2_0  |    2   |    0   |    0   |    0   |
|   den1_0   |    0   |   64   |    8   |    0   |
|  firstBias |    0   |   32   |    4   |    -   |
| firstDense |    8   |    0   |    0   |    -   |
| firstKernel|   22   |    0   |    0   |    -   |
|   max1_0   |    2   |    0   |    0   |    0   |
|   max2_0   |    1   |    0   |    0   |    0   |
| secondBias |    0   |   32   |    8   |    -   |
| secondDense|    1   |    0   |    0   |    -   |
|secondKernel|    1   |    0   |    0   |    -   |
|  thirdBias |    0   |   32   |    8   |    -   |
+------------+--------+--------+--------+--------+
|    Total   |   44   |   160  |   28   |    0   |
+------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add11_i_reg_293      |   32   |
|add_lcssa_lcssa14_i_reg_272|   32   |
|     add_ln103_reg_792     |    5   |
|     add_ln106_reg_857     |    4   |
|     add_ln110_reg_875     |    5   |
|     add_ln124_reg_903     |    3   |
|     add_ln127_reg_939     |    5   |
|       conv_i_reg_992      |   64   |
|        d_1_reg_813        |    3   |
|         d_reg_782         |    5   |
|   den1_0_addr_1_reg_944   |    4   |
|    den1_0_addr_reg_802    |    4   |
|    den1_0_load_reg_954    |   32   |
|      den2_0_0_reg_316     |   32   |
|  den2_0_3_1_load_reg_977  |   32   |
|     den2_0_3_1_reg_826    |   32   |
|  den2_0_3_2_load_reg_982  |   32   |
|     den2_0_3_2_reg_832    |   32   |
|  den2_0_3_3_load_reg_987  |   32   |
|     den2_0_3_3_reg_838    |   32   |
|   den2_0_3_load_reg_972   |   32   |
|      den2_0_3_reg_820     |   32   |
|      empty_40_reg_807     |    4   |
|      empty_41_reg_849     |   12   |
|  firstDense_addr_reg_885  |   12   |
|  firstDense_load_reg_895  |   32   |
|         h_reg_282         |    5   |
|        i_1_reg_929        |    3   |
|        i_2_reg_305        |    5   |
|         i_reg_261         |    4   |
|    max2_0_addr_reg_880    |    8   |
|    max2_0_load_reg_890    |   32   |
|          reg_424          |   32   |
|          reg_429          |   32   |
|          reg_435          |   64   |
|  secondDense_addr_reg_949 |    6   |
|  secondDense_load_reg_959 |   32   |
|        sum_reg_922        |   64   |
|   thirdBias_addr_reg_797  |    4   |
|   thirdBias_load_reg_844  |   32   |
|       tmp_2_reg_917       |    6   |
|       tmp_4_reg_967       |   32   |
|       tmp_6_reg_862       |    8   |
|        tmp_reg_997        |   64   |
|       tmp_s_reg_912       |   32   |
|    trunc_ln126_reg_908    |    2   |
|     zext_ln110_reg_867    |   12   |
+---------------------------+--------+
|           Total           |  1025  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_199              |  p0  |   2  |   4  |    8   ||    9    |
|              grp_access_fu_217              |  p0  |   2  |   8  |   16   ||    9    |
|              grp_access_fu_230              |  p0  |   2  |  12  |   24   ||    9    |
|              grp_access_fu_236              |  p0  |   3  |   4  |   12   ||    14   |
|              grp_access_fu_255              |  p0  |   2  |   6  |   12   ||    9    |
| grp_master_Pipeline_VITIS_LOOP_143_2_fu_360 |  p1  |   2  |  32  |   64   ||    9    |
| grp_master_Pipeline_VITIS_LOOP_143_2_fu_360 |  p2  |   2  |  32  |   64   ||    9    |
| grp_master_Pipeline_VITIS_LOOP_143_2_fu_360 |  p3  |   2  |  32  |   64   ||    9    |
| grp_master_Pipeline_VITIS_LOOP_143_2_fu_360 |  p4  |   2  |  32  |   64   ||    9    |
| grp_master_Pipeline_VITIS_LOOP_143_2_fu_360 |  p5  |   2  |  64  |   128  ||    9    |
|                  grp_fu_371                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_377                 |  p0  |   4  |  32  |   128  ||    20   |
|                  grp_fu_377                 |  p1  |   4  |  32  |   128  ||    20   |
|                  grp_fu_385                 |  p0  |   2  |  32  |   64   ||    9    |
|                  grp_fu_394                 |  p0  |   2  |  64  |   128  ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |   968  || 6.25143 ||   162   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   79   |   24   |  8097  |  10765 |    -   |
|   Memory  |   44   |    -   |    -   |   160  |   28   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   162  |    -   |
|  Register |    -   |    -   |    -   |  1025  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   44   |   79   |   30   |  9282  |  10955 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
