

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP'
================================================================
* Date:           Wed Aug 25 10:39:48 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        QuantumMonteCarloU50
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.400 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  0.860 us|  0.860 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SHIFT_JCOUP  |      256|      256|         2|          1|          1|   256|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      29|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|       37|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       37|      65|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln270_fu_115_p2   |         +|   0|  0|  16|           9|           1|
    |icmp_ln270_fu_109_p2  |      icmp|   0|  0|  11|           9|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  29|          19|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_packOfst_1  |   9|          2|    9|         18|
    |packOfst_fu_34               |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  36|          8|   20|         40|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+---+----+-----+-----------+
    |            Name           | FF| LUT| Bits| Const Bits|
    +---------------------------+---+----+-----+-----------+
    |JcoupLocal_1_addr_reg_154  |  8|   0|    8|          0|
    |JcoupLocal_2_addr_reg_148  |  8|   0|    8|          0|
    |ap_CS_fsm                  |  1|   0|    1|          0|
    |ap_done_reg                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |  1|   0|    1|          0|
    |packOfst_fu_34             |  9|   0|    9|          0|
    |zext_ln270_reg_143         |  9|   0|   64|         55|
    +---------------------------+---+----+-----+-----------+
    |Total                      | 37|   0|   92|         55|
    +---------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP|  return value|
|JcoupLocal_2_address0  |  out|    8|   ap_memory|                               JcoupLocal_2|         array|
|JcoupLocal_2_ce0       |  out|    1|   ap_memory|                               JcoupLocal_2|         array|
|JcoupLocal_2_we0       |  out|    1|   ap_memory|                               JcoupLocal_2|         array|
|JcoupLocal_2_d0        |  out|  512|   ap_memory|                               JcoupLocal_2|         array|
|JcoupLocal_2_address1  |  out|    8|   ap_memory|                               JcoupLocal_2|         array|
|JcoupLocal_2_ce1       |  out|    1|   ap_memory|                               JcoupLocal_2|         array|
|JcoupLocal_2_q1        |   in|  512|   ap_memory|                               JcoupLocal_2|         array|
|JcoupLocal_3_address0  |  out|    8|   ap_memory|                               JcoupLocal_3|         array|
|JcoupLocal_3_ce0       |  out|    1|   ap_memory|                               JcoupLocal_3|         array|
|JcoupLocal_3_we0       |  out|    1|   ap_memory|                               JcoupLocal_3|         array|
|JcoupLocal_3_d0        |  out|  512|   ap_memory|                               JcoupLocal_3|         array|
|JcoupLocal_1_address0  |  out|    8|   ap_memory|                               JcoupLocal_1|         array|
|JcoupLocal_1_ce0       |  out|    1|   ap_memory|                               JcoupLocal_1|         array|
|JcoupLocal_1_we0       |  out|    1|   ap_memory|                               JcoupLocal_1|         array|
|JcoupLocal_1_d0        |  out|  512|   ap_memory|                               JcoupLocal_1|         array|
|JcoupLocal_1_address1  |  out|    8|   ap_memory|                               JcoupLocal_1|         array|
|JcoupLocal_1_ce1       |  out|    1|   ap_memory|                               JcoupLocal_1|         array|
|JcoupLocal_1_q1        |   in|  512|   ap_memory|                               JcoupLocal_1|         array|
|JcoupLocal_0_address0  |  out|    8|   ap_memory|                               JcoupLocal_0|         array|
|JcoupLocal_0_ce0       |  out|    1|   ap_memory|                               JcoupLocal_0|         array|
|JcoupLocal_0_q0        |   in|  512|   ap_memory|                               JcoupLocal_0|         array|
+-----------------------+-----+-----+------------+-------------------------------------------+--------------+

