

================================================================
== Vitis HLS Report for 'pynqrypt_encrypt'
================================================================
* Date:           Tue Dec  6 12:01:18 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_pynqrypt_encrypt_Pipeline_1_fu_242                   |pynqrypt_encrypt_Pipeline_1                   |       18|       18|   0.180 us|  0.180 us|   18|   18|       no|
        |grp_pynqrypt_encrypt_Pipeline_2_fu_250                   |pynqrypt_encrypt_Pipeline_2                   |       14|       14|   0.140 us|  0.140 us|   14|   14|       no|
        |grp_aes_generate_round_keys_fu_258                       |aes_generate_round_keys                       |      183|      183|   1.830 us|  1.830 us|  183|  183|       no|
        |grp_pynqrypt_encrypt_Pipeline_3_fu_268                   |pynqrypt_encrypt_Pipeline_3                   |        4|        ?|  40.000 ns|         ?|    4|    ?|       no|
        |grp_pynqrypt_encrypt_Pipeline_4_fu_277                   |pynqrypt_encrypt_Pipeline_4                   |       14|       14|   0.140 us|  0.140 us|   14|   14|       no|
        |grp_aes_encrypt_block_fu_283                             |aes_encrypt_block                             |      192|      192|   1.920 us|  1.920 us|  192|  192|       no|
        |grp_pynqrypt_encrypt_Pipeline_loop_ctr_xor_block_fu_291  |pynqrypt_encrypt_Pipeline_loop_ctr_xor_block  |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_pynqrypt_encrypt_Pipeline_6_fu_298                   |pynqrypt_encrypt_Pipeline_6                   |        5|        ?|  50.000 ns|         ?|    5|    ?|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_ctr_encrypt  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    808|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|    2464|   6306|    0|
|Memory           |        2|    -|      48|      8|    0|
|Multiplexer      |        -|    -|       -|    726|    -|
|Register         |        -|    -|     678|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    0|    3190|   7848|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|       2|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+
    |grp_aes_encrypt_block_fu_283                             |aes_encrypt_block                             |        1|   0|  621|  2620|    0|
    |grp_aes_generate_round_keys_fu_258                       |aes_generate_round_keys                       |        1|   0|  286|  1095|    0|
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|  406|   568|    0|
    |gmem_m_axi_U                                             |gmem_m_axi                                    |        0|   0|  754|  1438|    0|
    |grp_pynqrypt_encrypt_Pipeline_1_fu_242                   |pynqrypt_encrypt_Pipeline_1                   |        0|   0|   13|    61|    0|
    |grp_pynqrypt_encrypt_Pipeline_2_fu_250                   |pynqrypt_encrypt_Pipeline_2                   |        0|   0|   11|    60|    0|
    |grp_pynqrypt_encrypt_Pipeline_3_fu_268                   |pynqrypt_encrypt_Pipeline_3                   |        0|   0|  206|   158|    0|
    |grp_pynqrypt_encrypt_Pipeline_4_fu_277                   |pynqrypt_encrypt_Pipeline_4                   |        0|   0|   11|    60|    0|
    |grp_pynqrypt_encrypt_Pipeline_6_fu_298                   |pynqrypt_encrypt_Pipeline_6                   |        0|   0|  144|   158|    0|
    |grp_pynqrypt_encrypt_Pipeline_loop_ctr_xor_block_fu_291  |pynqrypt_encrypt_Pipeline_loop_ctr_xor_block  |        0|   0|   12|    88|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+
    |Total                                                    |                                              |        2|   0| 2464|  6306|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |                                     Module                                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |crypto_aes_sbox_U      |aes_encrypt_block_Pipeline_loop_aes_encrypt_block_crypto_aes_sbox_ROM_AUTO_1R  |        1|   0|   0|    0|   256|    8|     1|         2048|
    |block_U                |aes_encrypt_block_temp_RAM_AUTO_1R1W                                           |        0|  16|   2|    0|    16|    8|     1|          128|
    |block_nonce_U          |block_nonce_RAM_AUTO_1R1W                                                      |        0|  16|   2|    0|    16|    8|     1|          128|
    |pynqrypt_key_U         |pynqrypt_key_RAM_AUTO_1R1W                                                     |        0|   8|   2|    0|    16|    8|     1|          128|
    |pynqrypt_nonce_U       |pynqrypt_nonce_RAM_AUTO_1R1W                                                   |        0|   8|   2|    0|    12|    8|     1|           96|
    |pynqrypt_round_keys_U  |pynqrypt_round_keys_RAM_AUTO_1R1W                                              |        1|   0|   0|    0|   176|    8|     1|         1408|
    +-----------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                                                                               |        2|  48|   8|    0|   492|   48|     6|         3936|
    +-----------------------+-------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_469_p2                |         +|   0|  0|  71|          64|           5|
    |add_ln24_1_fu_408_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln24_2_fu_378_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln24_3_fu_359_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln24_fu_348_p2                |         +|   0|  0|  71|          64|          64|
    |i_5_fu_464_p2                     |         +|   0|  0|  71|          64|           5|
    |ap_block_state14_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_io               |       and|   0|  0|   2|           1|           1|
    |ap_block_state28                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_1_fu_339_p2             |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln23_fu_388_p2               |      icmp|   0|  0|  29|          64|           6|
    |icmp_ln24_fu_353_p2               |      icmp|   0|  0|  29|          64|           6|
    |icmp_ln25_fu_383_p2               |      icmp|   0|  0|  29|          64|          64|
    |ap_block_state2_on_subcall_done   |        or|   0|  0|   2|           1|           1|
    |select_ln23_fu_400_p3             |    select|   0|  0|  64|           1|          64|
    |select_ln24_fu_370_p3             |    select|   0|  0|  32|           1|          32|
    |xor_ln23_1_fu_394_p2              |       xor|   0|  0|  64|          64|           2|
    |xor_ln23_fu_319_p2                |       xor|   0|  0|  64|          64|           2|
    |xor_ln24_1_fu_364_p2              |       xor|   0|  0|  32|           2|          32|
    |xor_ln24_fu_325_p2                |       xor|   0|  0|  32|          32|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 808|         777|         513|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  130|         29|    1|         29|
    |block_address0                |   20|          4|    4|         16|
    |block_ce0                     |   20|          4|    1|          4|
    |block_ce1                     |    9|          2|    1|          2|
    |block_d0                      |   14|          3|    8|         24|
    |block_nonce_address0          |   31|          6|    4|         24|
    |block_nonce_address1          |   20|          4|    4|         16|
    |block_nonce_ce0               |   25|          5|    1|          5|
    |block_nonce_ce1               |   14|          3|    1|          3|
    |block_nonce_d0                |   25|          5|    8|         40|
    |block_nonce_d1                |   20|          4|    8|         32|
    |block_nonce_we0               |   20|          4|    1|          4|
    |block_nonce_we1               |   14|          3|    1|          3|
    |block_we0                     |   14|          3|    1|          3|
    |crypto_aes_sbox_address0      |   14|          3|    8|         24|
    |crypto_aes_sbox_ce0           |    9|          2|    1|          2|
    |crypto_aes_sbox_ce1           |    9|          2|    1|          2|
    |gmem_ARADDR                   |   14|          3|   64|        192|
    |gmem_ARLEN                    |   14|          3|   32|         96|
    |gmem_ARVALID                  |   14|          3|    1|          3|
    |gmem_AWADDR                   |   14|          3|   64|        192|
    |gmem_AWLEN                    |   14|          3|   32|         96|
    |gmem_AWVALID                  |   14|          3|    1|          3|
    |gmem_BREADY                   |   14|          3|    1|          3|
    |gmem_RREADY                   |    9|          2|    1|          2|
    |gmem_WVALID                   |    9|          2|    1|          2|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |i_fu_134                      |    9|          2|   64|        128|
    |icmp_ln25_pr_reg_230          |    9|          2|    1|          2|
    |indvars_iv6_fu_138            |    9|          2|   64|        128|
    |pynqrypt_key_address0         |   14|          3|    4|         12|
    |pynqrypt_key_ce0              |   14|          3|    1|          3|
    |pynqrypt_key_we0              |    9|          2|    1|          2|
    |pynqrypt_nonce_address0       |   14|          3|    4|         12|
    |pynqrypt_nonce_ce0            |   14|          3|    1|          3|
    |pynqrypt_nonce_we0            |    9|          2|    1|          2|
    |pynqrypt_round_keys_address0  |   14|          3|    8|         24|
    |pynqrypt_round_keys_address1  |   14|          3|    8|         24|
    |pynqrypt_round_keys_ce0       |   14|          3|    1|          3|
    |pynqrypt_round_keys_ce1       |   14|          3|    1|          3|
    |pynqrypt_round_keys_we0       |    9|          2|    1|          2|
    |pynqrypt_round_keys_we1       |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  726|        155|  415|       1178|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                 | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln24_1_reg_575                                                    |  64|   0|   64|          0|
    |add_ln24_2_reg_557                                                    |  64|   0|   64|          0|
    |ap_CS_fsm                                                             |  28|   0|   28|          0|
    |ciphertext_read_reg_499                                               |  64|   0|   64|          0|
    |grp_aes_encrypt_block_fu_283_ap_start_reg                             |   1|   0|    1|          0|
    |grp_aes_generate_round_keys_fu_258_ap_start_reg                       |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_1_fu_242_ap_start_reg                   |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_2_fu_250_ap_start_reg                   |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_3_fu_268_ap_start_reg                   |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_4_fu_277_ap_start_reg                   |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_6_fu_298_ap_start_reg                   |   1|   0|    1|          0|
    |grp_pynqrypt_encrypt_Pipeline_loop_ctr_xor_block_fu_291_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_134                                                              |  64|   0|   64|          0|
    |icmp_ln25_pr_reg_230                                                  |   1|   0|    1|          0|
    |icmp_ln25_reg_563                                                     |   1|   0|    1|          0|
    |indvars_iv6_fu_138                                                    |  64|   0|   64|          0|
    |plaintext_length_read_reg_509                                         |  64|   0|   64|          0|
    |plaintext_read_reg_504                                                |  64|   0|   64|          0|
    |select_ln23_reg_568                                                   |  64|   0|   64|          0|
    |select_ln24_reg_551                                                   |  32|   0|   32|          0|
    |xor_ln23_reg_535                                                      |  64|   0|   64|          0|
    |xor_ln24_reg_540                                                      |  32|   0|   32|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                 | 678|   0|  678|          0|
    +----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  pynqrypt_encrypt|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  pynqrypt_encrypt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 14 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 28 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvars_iv6 = alloca i32 1"   --->   Operation 30 'alloca' 'indvars_iv6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%pynqrypt_round_keys = alloca i64 1"   --->   Operation 31 'alloca' 'pynqrypt_round_keys' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (2.32ns)   --->   "%block_nonce = alloca i64 1" [hw-impl/src/pynqrypt.cpp:20]   --->   Operation 32 'alloca' 'block_nonce' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 33 [1/1] (2.32ns)   --->   "%block = alloca i64 1" [hw-impl/src/pynqrypt.cpp:21]   --->   Operation 33 'alloca' 'block' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 34 [1/1] (2.32ns)   --->   "%pynqrypt_key = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 34 'alloca' 'pynqrypt_key' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 35 [1/1] (2.32ns)   --->   "%pynqrypt_nonce = alloca i64 1" [hw-impl/src/pynqrypt_hls.cpp:20]   --->   Operation 35 'alloca' 'pynqrypt_nonce' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_1, i8 %key, i8 %pynqrypt_key"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_2, i8 %nonce, i8 %pynqrypt_nonce"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 0, i64 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 38 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_1, i8 %key, i8 %pynqrypt_key"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_2, i8 %nonce, i8 %pynqrypt_nonce"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln15 = call void @aes_generate_round_keys, i8 %pynqrypt_key, i8 %pynqrypt_round_keys, i8 %crypto_aes_sbox, i8 %crypto_aes_rcon" [hw-impl/src/pynqrypt.cpp:15]   --->   Operation 41 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.57>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [hw-impl/src/pynqrypt_hls.cpp:3]   --->   Operation 42 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 16384, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %key, void @empty_9, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %key, i64 666, i64 207, i64 1"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %key"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nonce, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %nonce, void @empty_9, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %nonce, i64 666, i64 207, i64 1"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %nonce"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %plaintext_length"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_16, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext_length, void @empty_17, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_7, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %plaintext, void @empty_17, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_10, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ciphertext, void @empty_17, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_5, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.00ns)   --->   "%ciphertext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ciphertext"   --->   Operation 61 'read' 'ciphertext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 62 [1/1] (1.00ns)   --->   "%plaintext_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext"   --->   Operation 62 'read' 'plaintext_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 63 [1/1] (1.00ns)   --->   "%plaintext_length_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %plaintext_length"   --->   Operation 63 'read' 'plaintext_length_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln15 = call void @aes_generate_round_keys, i8 %pynqrypt_key, i8 %pynqrypt_round_keys, i8 %crypto_aes_sbox, i8 %crypto_aes_rcon" [hw-impl/src/pynqrypt.cpp:15]   --->   Operation 64 'call' 'call_ln15' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%block_nonce_addr = getelementptr i8 %block_nonce, i64 0, i64 12"   --->   Operation 65 'getelementptr' 'block_nonce_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%block_nonce_addr_1 = getelementptr i8 %block_nonce, i64 0, i64 13"   --->   Operation 66 'getelementptr' 'block_nonce_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%block_nonce_addr_2 = getelementptr i8 %block_nonce, i64 0, i64 14"   --->   Operation 67 'getelementptr' 'block_nonce_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%block_nonce_addr_3 = getelementptr i8 %block_nonce, i64 0, i64 15"   --->   Operation 68 'getelementptr' 'block_nonce_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 69 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.99ns)   --->   "%xor_ln23 = xor i64 %plaintext_length_read, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 70 'xor' 'xor_ln23' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.99ns)   --->   "%xor_ln24 = xor i32 %trunc_ln23, i32 4294967295" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 71 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %xor_ln23, i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 72 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 73 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%i_4 = load i64 %i" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 74 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (2.77ns)   --->   "%icmp_ln23_1 = icmp_ult  i64 %i_4, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 75 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23_1, void %_ZN6crypto8Pynqrypt11ctr_encryptEmPhS1_l.exit.loopexit, void %for.body.i.split" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 76 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i64 %i_4" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 77 'trunc' 'trunc_ln24' <Predicate = (icmp_ln23_1)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (3.52ns)   --->   "%add_ln24 = add i64 %i_4, i64 %xor_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 78 'add' 'add_ln24' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.77ns)   --->   "%icmp_ln24 = icmp_ugt  i64 %add_ln24, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 79 'icmp' 'icmp_ln24' <Predicate = (icmp_ln23_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln24_3 = add i32 %trunc_ln24, i32 %xor_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 80 'add' 'add_ln24_3' <Predicate = (icmp_ln23_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln24)   --->   "%xor_ln24_1 = xor i32 %add_ln24_3, i32 4294967295" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 81 'xor' 'xor_ln24_1' <Predicate = (icmp_ln23_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln24 = select i1 %icmp_ln24, i32 %xor_ln24_1, i32 16" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 82 'select' 'select_ln24' <Predicate = (icmp_ln23_1)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (3.52ns)   --->   "%add_ln24_2 = add i64 %i_4, i64 %plaintext_read" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 83 'add' 'add_ln24_2' <Predicate = (icmp_ln23_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (2.77ns)   --->   "%icmp_ln25 = icmp_ne  i64 %i_4, i64 %plaintext_length_read" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 84 'icmp' 'icmp_ln25' <Predicate = (icmp_ln23_1)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%ret_ln23 = ret" [hw-impl/src/pynqrypt_hls.cpp:23]   --->   Operation 85 'ret' 'ret_ln23' <Predicate = (!icmp_ln23_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%indvars_iv6_load_1 = load i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 86 'load' 'indvars_iv6_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (2.77ns)   --->   "%icmp_ln23 = icmp_ugt  i64 %indvars_iv6_load_1, i64 18446744073709551599" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 87 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln23)   --->   "%xor_ln23_1 = xor i64 %indvars_iv6_load_1, i64 18446744073709551615" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 88 'xor' 'xor_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln23 = select i1 %icmp_ln23, i64 %xor_ln23_1, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 89 'select' 'select_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 90 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (3.52ns)   --->   "%add_ln24_1 = add i64 %i_4, i64 %ciphertext_read" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 91 'add' 'add_ln24_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %post-loop-memcpy-expansion1.i, void %loop-memcpy-expansion2.preheader.i" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 92 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %add_ln24_2" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 93 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 94 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 94 'readreq' 'empty' <Predicate = (icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 95 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 95 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 96 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 96 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 97 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 97 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 98 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 98 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 99 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 99 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 100 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i64 %gmem_addr, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 100 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 101 [2/2] (0.00ns)   --->   "%call_ln24 = call void @pynqrypt_encrypt_Pipeline_3, i8 %gmem, i64 %add_ln24_2, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 101 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln24 = call void @pynqrypt_encrypt_Pipeline_3, i8 %gmem, i64 %add_ln24_2, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 102 'call' 'call_ln24' <Predicate = (icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 103 [1/1] (1.58ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion1.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 1.58>
ST_14 : Operation 104 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_4, i8 %pynqrypt_nonce, i8 %block_nonce"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 105 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pynqrypt_encrypt_Pipeline_4, i8 %pynqrypt_nonce, i8 %block_nonce"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 28, i32 35" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 106 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (2.32ns)   --->   "%store_ln37 = store i8 %trunc_ln2, i4 %block_nonce_addr" [hw-impl/src/pynqrypt.cpp:37]   --->   Operation 107 'store' 'store_ln37' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 20, i32 27" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 108 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln38 = store i8 %trunc_ln3, i4 %block_nonce_addr_1" [hw-impl/src/pynqrypt.cpp:38]   --->   Operation 109 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 12, i32 19" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 110 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (2.32ns)   --->   "%store_ln39 = store i8 %trunc_ln4, i4 %block_nonce_addr_2" [hw-impl/src/pynqrypt.cpp:39]   --->   Operation 111 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %i_4, i32 4, i32 11" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 112 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (2.32ns)   --->   "%store_ln40 = store i8 %trunc_ln5, i4 %block_nonce_addr_3" [hw-impl/src/pynqrypt.cpp:40]   --->   Operation 113 'store' 'store_ln40' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 114 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln27 = call void @aes_encrypt_block, i8 %pynqrypt_round_keys, i8 %block_nonce, i8 %crypto_aes_sbox" [hw-impl/src/pynqrypt.cpp:27]   --->   Operation 115 'call' 'call_ln27' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 4.36>
ST_20 : Operation 116 [2/2] (4.36ns)   --->   "%call_ln23 = call void @pynqrypt_encrypt_Pipeline_loop_ctr_xor_block, i64 %select_ln23, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 116 'call' 'call_ln23' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%icmp_ln25_pr = phi i1 0, void %for.body.i.split, i1 %icmp_ln25, void %loop-memcpy-expansion2.preheader.i" [hw-impl/src/pynqrypt.cpp:25]   --->   Operation 117 'phi' 'icmp_ln25_pr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln23 = call void @pynqrypt_encrypt_Pipeline_loop_ctr_xor_block, i64 %select_ln23, i8 %block_nonce, i8 %block" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 118 'call' 'call_ln23' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln25_pr, void %for.inc.i, void %loop-memcpy-expansion.preheader.i" [hw-impl/src/pynqrypt.cpp:29]   --->   Operation 119 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %add_ln24_1" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 120 'getelementptr' 'gmem_addr_1' <Predicate = (icmp_ln25_pr)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (7.30ns)   --->   "%empty_30 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i8, i64 %gmem_addr_1, i32 %select_ln24" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 121 'writereq' 'empty_30' <Predicate = (icmp_ln25_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 122 [2/2] (0.00ns)   --->   "%call_ln24 = call void @pynqrypt_encrypt_Pipeline_6, i8 %gmem, i64 %add_ln24_1, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 122 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln24 = call void @pynqrypt_encrypt_Pipeline_6, i8 %gmem, i64 %add_ln24_1, i8 %block, i64 %select_ln23" [hw-impl/src/pynqrypt.cpp:24]   --->   Operation 123 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 124 [5/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 124 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 125 [4/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 125 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 126 [3/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 126 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 127 [2/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 127 'writeresp' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 128 [1/5] (7.30ns)   --->   "%empty_31 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i8, i64 %gmem_addr_1" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 128 'writeresp' 'empty_31' <Predicate = (icmp_ln25_pr)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc.i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 129 'br' 'br_ln23' <Predicate = (icmp_ln25_pr)> <Delay = 0.00>
ST_28 : Operation 130 [1/1] (0.00ns)   --->   "%indvars_iv6_load = load i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 130 'load' 'indvars_iv6_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (3.52ns)   --->   "%i_5 = add i64 %i_4, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 131 'add' 'i_5' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 132 [1/1] (3.52ns)   --->   "%add_ln23 = add i64 %indvars_iv6_load, i64 16" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 132 'add' 'add_ln23' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 133 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %add_ln23, i64 %indvars_iv6" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 133 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_28 : Operation 134 [1/1] (1.58ns)   --->   "%store_ln23 = store i64 %i_5, i64 %i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 134 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.body.i" [hw-impl/src/pynqrypt.cpp:23]   --->   Operation 135 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ key]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ nonce]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ plaintext_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ plaintext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ciphertext]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ crypto_aes_sbox]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ crypto_aes_rcon]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca       ) [ 01111111111111111111111111111]
indvars_iv6           (alloca       ) [ 00111111111111111111111111111]
pynqrypt_round_keys   (alloca       ) [ 00111111111111111111111111111]
block_nonce           (alloca       ) [ 00111111111111111111111111111]
block                 (alloca       ) [ 00111111111111111111111111111]
pynqrypt_key          (alloca       ) [ 00111000000000000000000000000]
pynqrypt_nonce        (alloca       ) [ 00111111111111111111111111111]
store_ln23            (store        ) [ 00000000000000000000000000000]
call_ln0              (call         ) [ 00000000000000000000000000000]
call_ln0              (call         ) [ 00000000000000000000000000000]
spectopmodule_ln3     (spectopmodule) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specmemcore_ln0       (specmemcore  ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specmemcore_ln0       (specmemcore  ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000]
specbitsmap_ln0       (specbitsmap  ) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
specinterface_ln0     (specinterface) [ 00000000000000000000000000000]
ciphertext_read       (read         ) [ 00000111111111111111111111111]
plaintext_read        (read         ) [ 00000111111111111111111111111]
plaintext_length_read (read         ) [ 00000111111111111111111111111]
call_ln15             (call         ) [ 00000000000000000000000000000]
block_nonce_addr      (getelementptr) [ 00000111111111111111111111111]
block_nonce_addr_1    (getelementptr) [ 00000111111111111111111111111]
block_nonce_addr_2    (getelementptr) [ 00000111111111111111111111111]
block_nonce_addr_3    (getelementptr) [ 00000111111111111111111111111]
trunc_ln23            (trunc        ) [ 00000000000000000000000000000]
xor_ln23              (xor          ) [ 00000111111111111111111111111]
xor_ln24              (xor          ) [ 00000111111111111111111111111]
store_ln23            (store        ) [ 00000000000000000000000000000]
br_ln23               (br           ) [ 00000000000000000000000000000]
i_4                   (load         ) [ 00000011111111111111111111111]
icmp_ln23_1           (icmp         ) [ 00000111111111111111111111111]
br_ln23               (br           ) [ 00000000000000000000000000000]
trunc_ln24            (trunc        ) [ 00000000000000000000000000000]
add_ln24              (add          ) [ 00000000000000000000000000000]
icmp_ln24             (icmp         ) [ 00000000000000000000000000000]
add_ln24_3            (add          ) [ 00000000000000000000000000000]
xor_ln24_1            (xor          ) [ 00000000000000000000000000000]
select_ln24           (select       ) [ 00000011111111111111110000000]
add_ln24_2            (add          ) [ 00000011111111100000000000000]
icmp_ln25             (icmp         ) [ 00000011111111111111110000000]
ret_ln23              (ret          ) [ 00000000000000000000000000000]
indvars_iv6_load_1    (load         ) [ 00000000000000000000000000000]
icmp_ln23             (icmp         ) [ 00000000000000000000000000000]
xor_ln23_1            (xor          ) [ 00000000000000000000000000000]
select_ln23           (select       ) [ 00000001111111111111111100000]
specloopname_ln23     (specloopname ) [ 00000000000000000000000000000]
add_ln24_1            (add          ) [ 00000001111111111111111100000]
br_ln25               (br           ) [ 00000111111111111111111111111]
gmem_addr             (getelementptr) [ 00000001111110000000000000000]
empty                 (readreq      ) [ 00000000000000000000000000000]
call_ln24             (call         ) [ 00000000000000000000000000000]
br_ln0                (br           ) [ 00000111111111111111111111111]
call_ln0              (call         ) [ 00000000000000000000000000000]
trunc_ln2             (partselect   ) [ 00000000000000000000000000000]
store_ln37            (store        ) [ 00000000000000000000000000000]
trunc_ln3             (partselect   ) [ 00000000000000000000000000000]
store_ln38            (store        ) [ 00000000000000000000000000000]
trunc_ln4             (partselect   ) [ 00000000000000000000000000000]
store_ln39            (store        ) [ 00000000000000000000000000000]
trunc_ln5             (partselect   ) [ 00000000000000000000000000000]
store_ln40            (store        ) [ 00000000000000000000000000000]
call_ln27             (call         ) [ 00000000000000000000000000000]
icmp_ln25_pr          (phi          ) [ 00000111111111111111111111111]
call_ln23             (call         ) [ 00000000000000000000000000000]
br_ln29               (br           ) [ 00000000000000000000000000000]
gmem_addr_1           (getelementptr) [ 00000000000000000000001111111]
empty_30              (writereq     ) [ 00000000000000000000000000000]
call_ln24             (call         ) [ 00000000000000000000000000000]
empty_31              (writeresp    ) [ 00000000000000000000000000000]
br_ln23               (br           ) [ 00000000000000000000000000000]
indvars_iv6_load      (load         ) [ 00000000000000000000000000000]
i_5                   (add          ) [ 00000000000000000000000000000]
add_ln23              (add          ) [ 00000000000000000000000000000]
store_ln23            (store        ) [ 00000000000000000000000000000]
store_ln23            (store        ) [ 00000000000000000000000000000]
br_ln23               (br           ) [ 00000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="key">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nonce">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="plaintext_length">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext_length"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="plaintext">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="plaintext"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ciphertext">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ciphertext"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="crypto_aes_sbox">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_sbox"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="crypto_aes_rcon">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="crypto_aes_rcon"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_generate_round_keys"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_encrypt_block"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_loop_ctr_xor_block"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="15"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pynqrypt_encrypt_Pipeline_6"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvars_iv6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="pynqrypt_round_keys_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_round_keys/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="block_nonce_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block_nonce/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="block_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="block/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="pynqrypt_key_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_key/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="pynqrypt_nonce_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pynqrypt_nonce/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="ciphertext_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ciphertext_read/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="plaintext_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_read/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="plaintext_length_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="plaintext_length_read/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_readreq_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="8" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="1"/>
<pin id="184" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_writeresp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="16"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_30/21 empty_31/24 "/>
</bind>
</comp>

<comp id="193" class="1004" name="block_nonce_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="block_nonce_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="12"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="block_nonce_addr_2_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="5" slack="0"/>
<pin id="211" dir="1" index="3" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_2/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="block_nonce_addr_3_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="4" slack="13"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="block_nonce_addr_3/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="12"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="12"/>
<pin id="226" dir="0" index="4" bw="4" slack="0"/>
<pin id="227" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="228" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="229" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/16 store_ln38/16 store_ln39/17 store_ln40/17 "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln25_pr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="7"/>
<pin id="232" dir="1" index="1" bw="1" slack="15"/>
</pin_list>
<bind>
<opset="icmp_ln25_pr (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="icmp_ln25_pr_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="15"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="16"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln25_pr/21 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_pynqrypt_encrypt_Pipeline_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_pynqrypt_encrypt_Pipeline_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_aes_generate_round_keys_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="262" dir="0" index="3" bw="8" slack="0"/>
<pin id="263" dir="0" index="4" bw="8" slack="0"/>
<pin id="264" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln15/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_pynqrypt_encrypt_Pipeline_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="0" index="2" bw="64" slack="8"/>
<pin id="272" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="64" slack="7"/>
<pin id="274" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/13 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_pynqrypt_encrypt_Pipeline_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_aes_encrypt_block_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="287" dir="0" index="3" bw="8" slack="0"/>
<pin id="288" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln27/18 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_pynqrypt_encrypt_Pipeline_loop_ctr_xor_block_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="14"/>
<pin id="294" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="295" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln23/20 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_pynqrypt_encrypt_Pipeline_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="0" index="2" bw="64" slack="16"/>
<pin id="302" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="303" dir="0" index="4" bw="64" slack="16"/>
<pin id="304" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/22 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="64" slack="5"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv6_load_1/6 indvars_iv6_load/28 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln23_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln23_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xor_ln23_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="xor_ln24_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln23_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="0" index="1" bw="64" slack="3"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_4_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="4"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln23_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="0" index="1" bw="64" slack="1"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="trunc_ln24_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln24_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="0" index="1" bw="64" slack="1"/>
<pin id="351" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln24_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="64" slack="0"/>
<pin id="355" dir="0" index="1" bw="64" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln24_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="1"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln24_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln24_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln24_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="1"/>
<pin id="381" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln25_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="0"/>
<pin id="385" dir="0" index="1" bw="64" slack="1"/>
<pin id="386" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln23_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="64" slack="0"/>
<pin id="390" dir="0" index="1" bw="64" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln23_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="0"/>
<pin id="397" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln23_1/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln23_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="64" slack="0"/>
<pin id="403" dir="0" index="2" bw="64" slack="0"/>
<pin id="404" dir="1" index="3" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln23/6 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln24_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="64" slack="2"/>
<pin id="411" dir="1" index="2" bw="64" slack="15"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="gmem_addr_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="1"/>
<pin id="415" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="trunc_ln2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="0" index="3" bw="7" slack="0"/>
<pin id="423" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/16 "/>
</bind>
</comp>

<comp id="428" class="1004" name="trunc_ln3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/16 "/>
</bind>
</comp>

<comp id="438" class="1004" name="trunc_ln4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="441" dir="0" index="2" bw="5" slack="0"/>
<pin id="442" dir="0" index="3" bw="6" slack="0"/>
<pin id="443" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln5_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="451" dir="0" index="2" bw="4" slack="0"/>
<pin id="452" dir="0" index="3" bw="5" slack="0"/>
<pin id="453" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/17 "/>
</bind>
</comp>

<comp id="458" class="1004" name="gmem_addr_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="64" slack="0"/>
<pin id="460" dir="0" index="1" bw="64" slack="15"/>
<pin id="461" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/21 "/>
</bind>
</comp>

<comp id="464" class="1004" name="i_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="6" slack="0"/>
<pin id="467" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/28 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln23_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="64" slack="0"/>
<pin id="471" dir="0" index="1" bw="6" slack="0"/>
<pin id="472" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/28 "/>
</bind>
</comp>

<comp id="475" class="1004" name="store_ln23_store_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="64" slack="27"/>
<pin id="478" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/28 "/>
</bind>
</comp>

<comp id="480" class="1004" name="store_ln23_store_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="64" slack="0"/>
<pin id="482" dir="0" index="1" bw="64" slack="27"/>
<pin id="483" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/28 "/>
</bind>
</comp>

<comp id="485" class="1005" name="i_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="64" slack="0"/>
<pin id="487" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="492" class="1005" name="indvars_iv6_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="64" slack="3"/>
<pin id="494" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="indvars_iv6 "/>
</bind>
</comp>

<comp id="499" class="1005" name="ciphertext_read_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="64" slack="2"/>
<pin id="501" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="ciphertext_read "/>
</bind>
</comp>

<comp id="504" class="1005" name="plaintext_read_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="64" slack="1"/>
<pin id="506" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_read "/>
</bind>
</comp>

<comp id="509" class="1005" name="plaintext_length_read_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="1"/>
<pin id="511" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="plaintext_length_read "/>
</bind>
</comp>

<comp id="515" class="1005" name="block_nonce_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="12"/>
<pin id="517" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="block_nonce_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="block_nonce_addr_1_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="12"/>
<pin id="522" dir="1" index="1" bw="4" slack="12"/>
</pin_list>
<bind>
<opset="block_nonce_addr_1 "/>
</bind>
</comp>

<comp id="525" class="1005" name="block_nonce_addr_2_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="13"/>
<pin id="527" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="block_nonce_addr_2 "/>
</bind>
</comp>

<comp id="530" class="1005" name="block_nonce_addr_3_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="4" slack="13"/>
<pin id="532" dir="1" index="1" bw="4" slack="13"/>
</pin_list>
<bind>
<opset="block_nonce_addr_3 "/>
</bind>
</comp>

<comp id="535" class="1005" name="xor_ln23_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln23 "/>
</bind>
</comp>

<comp id="540" class="1005" name="xor_ln24_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln24 "/>
</bind>
</comp>

<comp id="551" class="1005" name="select_ln24_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln24 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add_ln24_2_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="1"/>
<pin id="559" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln24_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="icmp_ln25_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="568" class="1005" name="select_ln23_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="7"/>
<pin id="570" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="select_ln23 "/>
</bind>
</comp>

<comp id="575" class="1005" name="add_ln24_1_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="64" slack="15"/>
<pin id="577" dir="1" index="1" bw="64" slack="15"/>
</pin_list>
<bind>
<opset="add_ln24_1 "/>
</bind>
</comp>

<comp id="581" class="1005" name="gmem_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="1"/>
<pin id="583" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="gmem_addr_1_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="8" slack="3"/>
<pin id="588" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="18" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="78" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="78" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="78" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="98" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="128" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="132" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="80" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="24" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="206"><net_src comp="82" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="84" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="86" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="233"><net_src comp="126" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="234" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="154" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="22" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="4" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="158" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="265"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="258" pin=3"/></net>

<net id="267"><net_src comp="14" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="275"><net_src comp="100" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="282"><net_src comp="102" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="122" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="12" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="297"><net_src comp="124" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="305"><net_src comp="130" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="0" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="174" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="174" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="88" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="315" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="48" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="319" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="336" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="336" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="90" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="344" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="359" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="48" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="353" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="46" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="336" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="336" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="307" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="90" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="307" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="88" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="388" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="92" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="416"><net_src comp="0" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="412" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="424"><net_src comp="104" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="106" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="426"><net_src comp="108" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="427"><net_src comp="418" pin="4"/><net_sink comp="221" pin=4"/></net>

<net id="434"><net_src comp="104" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="110" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="436"><net_src comp="112" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="437"><net_src comp="428" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="444"><net_src comp="104" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="114" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="446"><net_src comp="116" pin="0"/><net_sink comp="438" pin=3"/></net>

<net id="447"><net_src comp="438" pin="4"/><net_sink comp="221" pin=4"/></net>

<net id="454"><net_src comp="104" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="118" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="456"><net_src comp="120" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="457"><net_src comp="448" pin="4"/><net_sink comp="221" pin=1"/></net>

<net id="462"><net_src comp="0" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="458" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="468"><net_src comp="92" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="473"><net_src comp="307" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="92" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="464" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="134" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="495"><net_src comp="138" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="502"><net_src comp="162" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="507"><net_src comp="168" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="512"><net_src comp="174" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="518"><net_src comp="193" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="523"><net_src comp="200" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="528"><net_src comp="207" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="533"><net_src comp="214" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="538"><net_src comp="319" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="543"><net_src comp="325" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="554"><net_src comp="370" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="556"><net_src comp="551" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="560"><net_src comp="378" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="566"><net_src comp="383" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="571"><net_src comp="400" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="578"><net_src comp="408" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="580"><net_src comp="575" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="584"><net_src comp="412" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="589"><net_src comp="458" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="186" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {21 22 23 24 25 26 27 28 }
 - Input state : 
	Port: pynqrypt_encrypt : gmem | {6 7 8 9 10 11 12 13 14 }
	Port: pynqrypt_encrypt : key | {1 2 }
	Port: pynqrypt_encrypt : nonce | {1 2 }
	Port: pynqrypt_encrypt : plaintext_length | {4 }
	Port: pynqrypt_encrypt : plaintext | {4 }
	Port: pynqrypt_encrypt : ciphertext | {4 }
	Port: pynqrypt_encrypt : crypto_aes_sbox | {3 4 18 19 }
	Port: pynqrypt_encrypt : crypto_aes_rcon | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln23 : 1
	State 2
	State 3
	State 4
		xor_ln24 : 1
	State 5
		icmp_ln23_1 : 1
		br_ln23 : 2
		trunc_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 2
		add_ln24_3 : 2
		xor_ln24_1 : 3
		select_ln24 : 3
		add_ln24_2 : 1
		icmp_ln25 : 1
	State 6
		icmp_ln23 : 1
		xor_ln23_1 : 1
		select_ln23 : 1
		empty : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		store_ln37 : 1
		store_ln38 : 1
	State 17
		store_ln39 : 1
		store_ln40 : 1
	State 18
	State 19
	State 20
	State 21
		br_ln29 : 1
		empty_30 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		add_ln23 : 1
		store_ln23 : 2
		store_ln23 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |          grp_pynqrypt_encrypt_Pipeline_1_fu_242         |    0    |  1.588  |    73   |    31   |    0    |
|          |          grp_pynqrypt_encrypt_Pipeline_2_fu_250         |    0    |  1.588  |    72   |    31   |    0    |
|          |            grp_aes_generate_round_keys_fu_258           |    0    | 18.0814 |   481   |   814   |    0    |
|   call   |          grp_pynqrypt_encrypt_Pipeline_3_fu_268         |    0    |    0    |   329   |   100   |    0    |
|          |          grp_pynqrypt_encrypt_Pipeline_4_fu_277         |    0    |  1.588  |    72   |    31   |    0    |
|          |               grp_aes_encrypt_block_fu_283              |    0    | 51.3798 |   1585  |   2381  |    0    |
|          | grp_pynqrypt_encrypt_Pipeline_loop_ctr_xor_block_fu_291 |    0    |  3.176  |    13   |    68   |    0    |
|          |          grp_pynqrypt_encrypt_Pipeline_6_fu_298         |    0    |  1.588  |   277   |   109   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     add_ln24_fu_348                     |    0    |    0    |    0    |    71   |    0    |
|          |                    add_ln24_3_fu_359                    |    0    |    0    |    0    |    39   |    0    |
|    add   |                    add_ln24_2_fu_378                    |    0    |    0    |    0    |    71   |    0    |
|          |                    add_ln24_1_fu_408                    |    0    |    0    |    0    |    71   |    0    |
|          |                        i_5_fu_464                       |    0    |    0    |    0    |    71   |    0    |
|          |                     add_ln23_fu_469                     |    0    |    0    |    0    |    71   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     xor_ln23_fu_319                     |    0    |    0    |    0    |    64   |    0    |
|    xor   |                     xor_ln24_fu_325                     |    0    |    0    |    0    |    32   |    0    |
|          |                    xor_ln24_1_fu_364                    |    0    |    0    |    0    |    32   |    0    |
|          |                    xor_ln23_1_fu_394                    |    0    |    0    |    0    |    64   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                    icmp_ln23_1_fu_339                   |    0    |    0    |    0    |    29   |    0    |
|   icmp   |                     icmp_ln24_fu_353                    |    0    |    0    |    0    |    29   |    0    |
|          |                     icmp_ln25_fu_383                    |    0    |    0    |    0    |    29   |    0    |
|          |                     icmp_ln23_fu_388                    |    0    |    0    |    0    |    29   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|  select  |                    select_ln24_fu_370                   |    0    |    0    |    0    |    32   |    0    |
|          |                    select_ln23_fu_400                   |    0    |    0    |    0    |    64   |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |               ciphertext_read_read_fu_162               |    0    |    0    |    0    |    0    |    0    |
|   read   |                plaintext_read_read_fu_168               |    0    |    0    |    0    |    0    |    0    |
|          |            plaintext_length_read_read_fu_174            |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_180                   |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_186                  |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   trunc  |                    trunc_ln23_fu_315                    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln24_fu_344                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                     trunc_ln2_fu_418                    |    0    |    0    |    0    |    0    |    0    |
|partselect|                     trunc_ln3_fu_428                    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln4_fu_438                    |    0    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln5_fu_448                    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                         |    0    | 78.9892 |   2902  |   4363  |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------+--------+--------+--------+--------+
|       block       |    0   |   16   |    2   |    0   |
|    block_nonce    |    0   |   16   |    2   |    0   |
|  crypto_aes_rcon  |    0   |    8   |    2   |    -   |
|  crypto_aes_sbox  |    1   |    0   |    0   |    -   |
|    pynqrypt_key   |    0   |    8   |    2   |    0   |
|   pynqrypt_nonce  |    0   |    8   |    2   |    0   |
|pynqrypt_round_keys|    1   |    0   |    0   |    0   |
+-------------------+--------+--------+--------+--------+
|       Total       |    2   |   56   |   10   |    0   |
+-------------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln24_1_reg_575     |   64   |
|      add_ln24_2_reg_557     |   64   |
|  block_nonce_addr_1_reg_520 |    4   |
|  block_nonce_addr_2_reg_525 |    4   |
|  block_nonce_addr_3_reg_530 |    4   |
|   block_nonce_addr_reg_515  |    4   |
|   ciphertext_read_reg_499   |   64   |
|     gmem_addr_1_reg_586     |    8   |
|      gmem_addr_reg_581      |    8   |
|          i_reg_485          |   64   |
|     icmp_ln25_pr_reg_230    |    1   |
|      icmp_ln25_reg_563      |    1   |
|     indvars_iv6_reg_492     |   64   |
|plaintext_length_read_reg_509|   64   |
|    plaintext_read_reg_504   |   64   |
|     select_ln23_reg_568     |   64   |
|     select_ln24_reg_551     |   32   |
|       xor_ln23_reg_535      |   64   |
|       xor_ln24_reg_540      |   32   |
+-----------------------------+--------+
|            Total            |   674  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_180  |  p1  |   2  |   8  |   16   ||    9    |
| grp_writeresp_fu_186 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_186 |  p1  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_221  |  p0  |   2  |   4  |    8   ||    9    |
|   grp_access_fu_221  |  p1  |   2  |   8  |   16   ||    9    |
|   grp_access_fu_221  |  p2  |   2  |   0  |    0   ||    9    |
|   grp_access_fu_221  |  p4  |   2  |   4  |    8   ||    9    |
| icmp_ln25_pr_reg_230 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   68   ||  12.704 ||    63   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   78   |  2902  |  4363  |    0   |
|   Memory  |    2   |    -   |   56   |   10   |    0   |
|Multiplexer|    -   |   12   |    -   |   63   |    -   |
|  Register |    -   |    -   |   674  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   91   |  3632  |  4436  |    0   |
+-----------+--------+--------+--------+--------+--------+
