Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov  9 11:52:26 2024
| Host         : LAPTOP-AD39T5K7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OV5640_TFT_wrapper_control_sets_placed.rpt
| Design       : OV5640_TFT_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   765 |
| Unused register locations in slices containing registers |  2098 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           27 |
|      2 |           19 |
|      3 |           22 |
|      4 |           68 |
|      5 |           47 |
|      6 |           25 |
|      7 |           17 |
|      8 |           89 |
|      9 |           22 |
|     10 |           13 |
|     11 |           10 |
|     12 |           31 |
|     13 |           14 |
|     14 |            7 |
|     15 |            3 |
|    16+ |          351 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4173 |         1228 |
| No           | No                    | Yes                    |             364 |          118 |
| No           | Yes                   | No                     |            1642 |          659 |
| Yes          | No                    | No                     |            3810 |          956 |
| Yes          | No                    | Yes                    |             253 |           80 |
| Yes          | Yes                   | No                     |            8276 |         2244 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                   |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                         Set/Reset Signal                                                                                                                         | Slice Load Count | Bel Load Count |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                             |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                      | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                    | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                     |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                      | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                    | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[2]_i_1_n_0                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                  | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                             |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                              |                                                                                                                                                                                                                                                                  |                1 |              1 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                              |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | OV5640_TFT_i/OV5640_Data_0/inst/Dump_Frame_i_1_n_0                                                                                                                                                                                                               |                2 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                  | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[3].srl_nx1/shift                                                                                                                    |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                       | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                              |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                            |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                     |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                  |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                    | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                      |                2 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                       | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                              |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                        |                                                                                                                                                                                                                                                                  |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                      |                1 |              2 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/E[0]                                                                                                                                                                    | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                              |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/static_ram_read_r0_reg_1[0]                                                                                                                                             | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |                2 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                2 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                  |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                2 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                   |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                         |                2 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                  |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_rom_addr                                                                                                                                                                                               | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom_addr[3]_i_1_n_0                                                                                                                                                                                                 |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/state_count[3]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                  |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/static_ram_read_r0_reg_2[0]                                                                                                                                             | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                    |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                      | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                    |                3 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                    |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                  | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                      | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                     | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                       | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                     |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                         |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                  | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                     | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                3 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                3 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                     | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                     | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              4 |
|  cam_pclk_IBUF_BUFG                               | OV5640_TFT_i/OV5640_Data_0/inst/FrameCnt[3]_i_1_n_0                                                                                                                                                                                                      | OV5640_TFT_i/OV5640_Data_0/inst/Dump_Frame_i_1_n_0                                                                                                                                                                                                               |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                        | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                            |                2 |              4 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                    |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                   | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                   | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                  | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_0                                               |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_SLAVE.slv_frame_ref_out[3]_i_1_n_0                                                                                                                       |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                  | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                          |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                      | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_strb                                                               |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                            | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                         |                                                                                                                                                                                                                                                                  |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_GENLOCK_I/DYNAMIC_GENLOCK_FOR_MASTER.slv_frame_ref_out[4]_i_1_n_0                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                 |                                                                                                                                                                                                                                                                  |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                        |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                        | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                           | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                        |                1 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              4 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                   | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                         |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                   | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[146]_i_1__0_n_0                                                                                                                            |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                           | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.DM_GEN_FSTORE_GRTR_TWO.frame_number_i[4]_i_2_n_0                                                                                                   | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg_0[0]                                                                                                                                                       |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                      | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                                               |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                           | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/p_24_out                                                                                                                                                                         | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                               | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/s_fsync_d2_reg_0[0]                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                        | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                     |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                            |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/valid_frame_sync_d2                                                                                                                                                                  | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                          |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                        | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                     |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                      | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                        | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_0                                                                                                                               |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                      | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                      | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                      | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                    | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/E[0]                                                                                                                                                                                    | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                   | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                            |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                            |                                                                                                                                                                                                                                                                  |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                   | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[m_valid_i]_1[0]                                                                                                                                                              | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                 |                                                                                                                                                                                                                                                                  |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/E[0]                                                                                                                                                                                    | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                 |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                         |                                                                                                                                                                                                                                                                  |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/E[0]                                                                                                                                                                                    | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                 |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                4 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/E[0]                                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                            |                                                                                                                                                                                                                                                                  |                2 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                3 |              5 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                              | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_clr_dqual_reg                                            |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                           |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                           | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                           | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                1 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                       |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                             | OV5640_TFT_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                              |                1 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                        | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                               |                1 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_2                                      | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]                                       |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                1 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                            | OV5640_TFT_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                           |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                2 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              6 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                |                3 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_m_valid_out_reg_0[0]                                                                    | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg[0]                                                                              |                2 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                5 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                         |                1 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_2_n_0                                                                                                                                                                                            | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/DADDR[6]_i_1_n_0                                                                                                                                                                                                    |                1 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/static_ram_read_r0_reg_2[0]                                                                                                                                             | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |                2 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_2                                                                                                                                                |                2 |              7 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                            |                2 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                4 |              7 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                1 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |                3 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                5 |              7 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/E[0]                                                                                                                                                                                                    | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |                4 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                                  |                2 |              8 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                               | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                       |                4 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                               |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                           |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                            |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                            | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                 |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                               |                                                                                                                                                                                                                                                                  |                5 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                         | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                         |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                      | OV5640_TFT_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                  |                5 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                           |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                             | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/sts_tready_reg_0[0]                                                                                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                               |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                  | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                            | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                 |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/static_ram_read_r0_reg_1[0]                                                                                                                                             | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                4 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/E[0]                                                                                                                                                                    | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                          | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                      | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                   |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                          | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                          | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                           | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                   |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                      |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                | OV5640_TFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                  | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                         | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                               |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                      | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                         | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                         |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                      | OV5640_TFT_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                  |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready_reg_1[0]                                                                                                                                                         | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                               |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/DYNAMIC_MASTER_MODE_FRAME_CNT.tstvect_fsync_reg_0[0]                                                                                                                             | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                4 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                      | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[18][0]                                   |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                  | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                4 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                  | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[2]_0[0]                                                                                                                                                                           |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                   |                1 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                           | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                     |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                     |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                               |                                                                                                                                                                                                                                                                  |                3 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |                2 |              8 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                         |                                                                                                                                                                                                                                                                  |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                 |                                                                                                                                                                                                                                                                  |                2 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                  | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                      | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                         | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/static_ram_read_cnt[8]_i_1_n_0                                                                                                                                        | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n_0                                                                                                                                               |                2 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |                4 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                       |                2 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                              |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                           | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |                4 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/static_ram_read_cnt[8]_i_1__0_n_0                                                                                                                                     | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n_0                                                                                                                                               |                2 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |                4 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg[0]                                                                                                              |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                       |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                3 |              9 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                  |                2 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                5 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                     |                3 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                5 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                              | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/SR[0]                                                                                                                                                       |                5 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                 |                3 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                  |                2 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                4 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                5 |             10 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                  |                3 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                           |                4 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/eop_count[9]_i_1_n_0                                                                                                                                                                                            | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n_0                                                                                                                                               |                5 |             10 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axis_broadcaster_0/inst/broadcaster_core/m_axis_tvalid[0]                                                                                                                                                                                   | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |                3 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                             |                2 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/static_ram_read_r0_reg_4[0]                                                                                                                                             | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |                3 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                           |                2 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/s0_y_cnt                                                                                                                                                                                                        | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |                3 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                4 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                           |                3 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                             |                2 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/static_ram_read_r0_reg_3[0]                                                                                                                                             | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |                3 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/s0_hist_tuser_dly_reg[0]                                                                                                                                                | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |                3 |             11 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/rectangular_up0                                                                                                                                                                                                 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                    | OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                        |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |                6 |             12 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                     | OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                        |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                         |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en              | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                   | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                               |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                   | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                    |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                5 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                              |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                      | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en              | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                3 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                       |                                                                                                                                                                                                                                                                  |                2 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                                   | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                     |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                4 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                               |                                                                                                                                                                                                                                                                  |                5 |             12 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                   | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                        |                4 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                  |                3 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                3 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                2 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                6 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                   | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                3 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                4 |             13 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                            | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                            |                4 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                2 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                   |                6 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                   | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                4 |             13 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                      |                6 |             14 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                              | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                    |                5 |             14 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                    |                6 |             14 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                           | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                     |                4 |             14 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                              | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4[0]                                                                                                                    |                6 |             14 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                |                6 |             14 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/E[0]                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/SR[0]                                                                                                                                                                                                |                5 |             14 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                         |                6 |             15 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.vsize_counter_dwidth[12]_i_2_n_0                                                                                                | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                    |                6 |             15 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_FSYNC_I/E[0]                                                                                                                                                                                           | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/SR[0]                                                                                                                                                                   |                5 |             15 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  cam_pclk_IBUF_BUFG                               | OV5640_TFT_i/OV5640_Data_0/inst/r_DataPixel[15]_i_1_n_0                                                                                                                                                                                                  | OV5640_TFT_i/OV5640_Data_0/inst/Dump_Frame_i_1_n_0                                                                                                                                                                                                               |                7 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/next_di                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                  | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                         | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                6 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                  | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                            |                                                                                                                                                                                                                                                                  |                5 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                |                                                                                                                                                                                                                                                                  |                6 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                               | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                         | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                  | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                5 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            |                                                                                                                                                                                                                                                                  |                2 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                               | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                2 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                3 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                    |                                                                                                                                                                                                                                                                  |                2 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                5 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                5 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                                                  |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf            |                                                                                                                                                                                                                                                                  |                2 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                3 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                  | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                       | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                              |                5 |             16 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                 |                7 |             17 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.s_axi_arid_d[1]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                  |               10 |             17 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                  |                3 |             17 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                 |                6 |             17 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                                                                  |                4 |             17 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                     | OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                    |                6 |             17 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                5 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                5 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                         | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                      |                8 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                             | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                      |                7 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |                7 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_OFF_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                               |                6 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_1[0]                                        | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                4 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg[0]                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                3 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                5 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/E[0]                                                                                                                                                                                  | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                               |                7 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                         | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                5 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                        | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                7 |             18 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0           | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                   |                3 |             19 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             19 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                6 |             19 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                5 |             19 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/rgb2lcd_0/inst/lcd_hs_i_1_n_0                                                                                                                                                                                                                       |                3 |             19 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             19 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                6 |             19 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                    |                                                                                                                                                                                                                                                                  |                3 |             19 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                7 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/static_num_r0[0]_i_1_n_0                                                                                                                                              | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n_0                                                                                                                                               |                5 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/static_num_r0[0]_i_1__0_n_0                                                                                                                                           | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n_0                                                                                                                                               |                5 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                           |                                                                                                                                                                                                                                                                  |                5 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                             |                                                                                                                                                                                                                                                                  |                4 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                  |                4 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                               |                                                                                                                                                                                                                                                                  |                5 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                                  |                3 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/reset                                                                                                                                                                                                       |                5 |             20 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                5 |             21 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                8 |             21 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |                6 |             21 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                  |                4 |             21 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0           | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/SR[0]                                                                                   |                4 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |               10 |             22 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               15 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/static_ram_write_r0_reg[0]                                                                              | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                           |                5 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |               10 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                      | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                6 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                              | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                        |                4 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |               11 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                4 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                    | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                           |                6 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |                9 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |                9 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[4]                      | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                5 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/static_ram_write_r0_reg[0]                                                                              | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                           |                5 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |                8 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                    | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/hist_scfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                           |                6 |             22 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                    | OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                        |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                     | OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                         |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                5 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                    | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                          |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                    | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             23 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                           | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                    |                6 |             23 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               10 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               11 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                4 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                9 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               10 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                   |                                                                                                                                                                                                                                                                  |                4 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                        | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                8 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                         | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |                7 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                               |                                                                                                                                                                                                                                                                  |                6 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                               |                                                                                                                                                                                                                                                                  |                4 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                        | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                      | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                    |               10 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                8 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                9 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                5 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                       | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                     |                8 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                5 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               10 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                         | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                4 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             24 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                         | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                9 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/p_14_in                                                                                                                                                                                                         | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/rst_n_0                                                                                                                                                                         |                8 |             24 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                7 |             25 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               17 |             25 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                           |                                                                                                                                                                                                                                                                  |               11 |             26 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                    |                                                                                                                                                                                                                                                                  |                9 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                8 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                5 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                9 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             26 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                 |               12 |             26 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                 |               10 |             26 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                     |                                                                                                                                                                                                                                                                  |                4 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                7 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                               | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               14 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |                6 |             26 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                        |               10 |             26 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                               |                                                                                                                                                                                                                                                                  |               11 |             26 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                               |                                                                                                                                                                                                                                                                  |                5 |             27 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |               11 |             27 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                              |                                                                                                                                                                                                                                                                  |                7 |             28 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                  | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                               |                9 |             29 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_m_valid_dup_reg[0]                                      | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s2mm_axis_linebuf_reset_out_inv                                                                                                                                                               |               11 |             29 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                     |               18 |             31 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_dynclk_0/U0/Inst_mmcme2_drp/rom                                                                                                                                                                                                                 |               12 |             31 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[11]                                                                                    | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                                                  |                9 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                        | OV5640_TFT_i/axi_dynclk_0/U0/axi_dynclk_S00_AXI_inst/SR[0]                                                                                                                                                                                                       |               25 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                              | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |               10 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |                7 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               14 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_fifo2axis_0/sel                                                                                                                                                                  | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_fifo2axis_0/pix_cnt[0]_i_1_n_0                                                                                                                                                           |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[9]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               18 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               11 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[10]                                                                                    | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                9 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                   |                                                                                                                                                                                                                                                                  |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[9]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               13 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                       | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               10 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                  |                                                                                                                                                                                                                                                                  |                9 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                    | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                       |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                  | OV5640_TFT_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                     |                7 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                7 |             32 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                           |                9 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               13 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                                                  |                9 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[10]                                                                                    | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               12 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                       | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |                7 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               11 |             32 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                    | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                        |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                              | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |               10 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[8]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               14 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                4 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                      |                                                                                                                                                                                                                                                                  |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               14 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                            |                                                                                                                                                                                                                                                                  |               10 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                          |                9 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                                                  |                9 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                |                                                                                                                                                                                                                                                                  |                8 |             32 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                 | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                9 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                                                  |                8 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                                                  |                8 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                           |               12 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                                                  |               11 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/rectangular_up0                                                                                                                                                                                                 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_process/rst_n_0                                                                                                                                                                                                     |               12 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                        |                                                                                                                                                                                                                                                                  |                9 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                     |                                                                                                                                                                                                                                                                  |               11 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                     |                                                                                                                                                                                                                                                                  |               10 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                                                  |               12 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                                                  |               11 |             33 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                                                  |               13 |             33 |
|  cam_pclk_IBUF_BUFG                               | OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                            | OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                               |                9 |             34 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                  |                                                                                                                                                                                                                                                                  |                7 |             34 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                      |                                                                                                                                                                                                                                                                  |                9 |             34 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                                                  |               10 |             34 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                              |                9 |             34 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                  |                8 |             35 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                            | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |                6 |             35 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg12_out                                                                                                            | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |                6 |             35 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                       |                7 |             36 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               12 |             36 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               14 |             36 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                       |               12 |             36 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/u_video_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                       | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/rst_n_0                                                                                                                                                                         |                8 |             36 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/AXI_Frame_Difference_0/inst/u_video_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/p_7_out                                                                                                                    | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/rst_n_0                                                                                                                                                                         |                7 |             36 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_data[31]_i_1_n_0                                     |                                                                                                                                                                                                                                                                  |               19 |             37 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg_0[0]                                        | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |                8 |             38 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               13 |             38 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                             | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                      |               14 |             38 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                              | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                      |               13 |             38 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               15 |             38 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                 |                                                                                                                                                                                                                                                                  |               10 |             38 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               16 |             38 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                     |               14 |             39 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               18 |             41 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                  |                6 |             42 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                8 |             42 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                  |                6 |             42 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                  |               10 |             42 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                9 |             42 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                7 |             42 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                7 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                8 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                  |               10 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                        |                                                                                                                                                                                                                                                                  |                8 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |               12 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |               10 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                             |                                                                                                                                                                                                                                                                  |                6 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                  |                7 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                  |                7 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                9 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2addr_valid_reg                                                  |                                                                                                                                                                                                                                                                  |                6 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_init_reg_reg[0]                                                                  |               10 |             43 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                8 |             44 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                  |                8 |             44 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                             |                                                                                                                                                                                                                                                                  |                8 |             44 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/key_add/rst_n_0                                                                                                                                                                                                         |               18 |             44 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                  |               10 |             44 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                             | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                7 |             45 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                             | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                7 |             45 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                       | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                8 |             46 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                       | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                    |                7 |             46 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                     | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                             |               13 |             48 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                              | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               11 |             48 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                     | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               11 |             48 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                              | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               10 |             48 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                  |               11 |             49 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                8 |             49 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                  |                8 |             49 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |                7 |             49 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/halt_i_reg[0]                                                                                           | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                               |               10 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                  |                7 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                  |                7 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                  |                7 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                  | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                               |               10 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                    | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                               |                9 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                |                                                                                                                                                                                                                                                                  |                7 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                    | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                               |               11 |             50 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                            | OV5640_TFT_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                         |               16 |             52 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                 |               23 |             53 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |               16 |             53 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |               21 |             53 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                                                                  |               14 |             55 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                                                                  |               13 |             55 |
|  cam_pclk_IBUF_BUFG                               | OV5640_TFT_i/OV5640_Data_0/inst/Frame_Ce                                                                                                                                                                                                                 | OV5640_TFT_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                  |               18 |             56 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                                                                  |               20 |             60 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                     |                                                                                                                                                                                                                                                                  |               17 |             60 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                  |                                                                                                                                                                                                                                                                  |               19 |             64 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                      |                                                                                                                                                                                                                                                                  |               15 |             64 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                      |                                                                                                                                                                                                                                                                  |               17 |             64 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               19 |             64 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                  |                                                                                                                                                                                                                                                                  |               21 |             64 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               18 |             65 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                               | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                       |               17 |             66 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1120]_i_2_n_0                                                                                                                                                               | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1120]_i_1_n_0                                                                                                                                                                       |               13 |             66 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                             | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               20 |             67 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                 | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               15 |             67 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |               12 |             67 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                  |               12 |             67 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |               22 |             67 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |               23 |             67 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             70 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             70 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               14 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                  |               13 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                  |               13 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |               12 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               28 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                  |               14 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                  |               14 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                  |               14 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               15 |             73 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                         | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               15 |             75 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n_0                                                                                                                                               |               26 |             76 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                    | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               14 |             77 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               25 |             77 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                | OV5640_TFT_i/axi_vdma_1/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               17 |             77 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               17 |             78 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                             | OV5640_TFT_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                            |               25 |             78 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               17 |             78 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             79 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             79 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               15 |             79 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                       | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                               |               16 |             79 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               15 |             82 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                        | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                |               15 |             82 |
|  cam_pclk_IBUF_BUFG                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |               21 |             83 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s1/u_hist_equ_cumulate_0/u_hist_equ_shift_regs_0/rst_n_0                                                                                                                                               |               29 |             86 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | OV5640_TFT_i/AXI_Frame_Difference_0/inst/hist_equ_process_s0/u_hist_equ_static_0/rst_n_0                                                                                                                                                                         |               26 |             95 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |               12 |             96 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |               12 |             96 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |               12 |             96 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                    |                                                                                                                                                                                                                                                                  |               18 |             98 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               45 |            101 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                           |                                                                                                                                                                                                                                                                  |               13 |            104 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                 |                                                                                                                                                                                                                                                                  |               21 |            109 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                     | OV5640_TFT_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                        |               25 |            145 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                           | OV5640_TFT_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                      |               29 |            173 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/SS[0]                                                                                                                                                                                                                    |               55 |            237 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 | OV5640_TFT_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                    | OV5640_TFT_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                  |               53 |            237 |
|  OV5640_TFT_i/axi_dynclk_0/U0/PXL_CLK_O           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |              255 |           1078 |
|  OV5640_TFT_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                  |              956 |           3052 |
+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


