 
****************************************
Report : design
Design : mul_A_bw32
Version: O-2018.06-SP4
Date   : Mon Oct 31 23:56:46 2022
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Local Link Library:

    {saed32rvt_ff1p16vn40c.db, saed32rvt_ss0p95v125c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : ff1p16vn40c
    Library : saed32rvt_ff1p16vn40c
    Process :   1.01
    Temperature : -40.00
    Voltage :   1.16
    Interconnect Model : best_case_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   70000
Location       :   saed32rvt_ff1p16vn40c
Resistance     :   0.009
Capacitance    :   0.000128
Area           :   0.01
Slope          :   170.996
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    18.44
     2    42.77
     3    70.64
     4   102.58
     5   139.15
     6   180.88
     7   228.32
     8   282.00
     9   342.48
    10   410.29
    11   485.98
    12   570.09
    13   663.16
    14   765.74
    15   878.36
    16  1001.57
    17  1135.91
    18  1281.93
    19  1440.17
    20  1611.17



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    bw => 32
1
