Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Information: The clock 'UART_RX_CLK' does not have a period. (PWR-648)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 04:01:45 2024
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
SYS_TOP                tsmc13_wl30       scmetro_tsmc_cl013g_rvt_ss_1p08v_125c


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                7.70e-02    0.205 1.73e+07    0.299 100.0
  U0_CLK_GATE (CLK_GATE)               3.13e-02 5.44e-03 3.71e+04 3.67e-02  12.3
  U0_ALU (ALU_OPER_WIDTH8_OUT_WIDTH16) 1.94e-03 1.24e-02 6.48e+06 2.08e-02   7.0
    mult_49 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW02_mult_0)
                                          0.000    0.000 1.64e+06 1.64e-03   0.5
    add_43 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_add_0)
                                          0.000    0.000 2.03e+05 2.03e-04   0.1
    sub_46 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW01_sub_0)
                                          0.000    0.000 2.38e+05 2.38e-04   0.1
    div_52 (ALU_OPER_WIDTH8_OUT_WIDTH16_DW_div_uns_0)
                                          0.000    0.000 3.22e+06 3.22e-03   1.1
  U0_REG_FILE (RegFile_WIDTH8_ADDR4)   1.46e-02    0.109 4.06e+06    0.128  42.7
  U0_SYS_CTRL (sys_ctrl)               8.01e-04 6.16e-03 5.59e+05 7.52e-03   2.5
  U0_RX (UART_RX_top)                  1.15e-02 3.17e-03 1.46e+06 1.61e-02   5.4
    U_stop_check (stop_check)             0.000    0.000 4.49e+03 4.49e-06   0.0
    U_strt_check (strt_check)             0.000    0.000 2.78e+03 2.78e-06   0.0
    U_parity_check (parity_check)         0.000 5.69e-05 1.16e+05 1.73e-04   0.1
    U_deserializer (deserializer)      1.73e-03 5.65e-04 1.82e+05 2.48e-03   0.8
    U_data_sampling (data_sampling)    1.72e-03 4.31e-04 2.43e+05 2.40e-03   0.8
    U_edge_bit_counter (edge_bit_counter)
                                       3.96e-03 1.26e-03 4.95e+05 5.71e-03   1.9
    U_FSM (FSM)                        2.89e-03 7.66e-04 4.00e+05 4.06e-03   1.4
  U0_TX (UART_TX_top)                  1.58e-03 2.02e-04 8.03e+05 2.58e-03   0.9
    U_SERIALIZER (Serializer)          6.61e-04 8.48e-05 3.61e+05 1.11e-03   0.4
    U_PARITY_CALC (Parity_calc)           0.000 4.22e-05 2.93e+05 3.35e-04   0.1
    U_MUX (MUX)                        1.46e-05 1.02e-05 3.60e+04 6.08e-05   0.0
    U_FSM (TX_FSM)                        0.000 1.86e-05 1.00e+05 1.19e-04   0.0
  U0_CLK_DIV_RX (ClkDiv_1)             6.53e-04 6.00e-04 5.69e+05 1.82e-03   0.6
    add_49 (ClkDiv_1_DW01_inc_0)          0.000    0.000 8.37e+04 8.37e-05   0.0
  U0_CLKDIV_MUX (CLKDIV_MUX_WIDTH8)       0.000    0.000 6.73e+04 6.73e-05   0.0
  U0_CLK_DIV_TX (ClkDiv_0)             1.43e-03 8.30e-04 5.42e+05 2.81e-03   0.9
    add_49 (ClkDiv_0_DW01_inc_0)       1.09e-04 2.23e-05 8.32e+04 2.15e-04   0.1
  U0_PULSE_GEN (PULSE_GEN)                0.000 1.09e-05 2.20e+04 3.28e-05   0.0
  FIFO (FIFO_top)                      9.67e-03 5.58e-02 2.38e+06 6.78e-02  22.6
    U_DF_SYNC_WR (DF_SYNC_1)           9.14e-04 5.83e-03 9.09e+04 6.84e-03   2.3
    U_DF_SYNC_RD (DF_SYNC_0)           4.66e-04 6.41e-05 7.71e+04 6.07e-04   0.2
    U_FIFO_MEM_CTRL (FIFO_MEM_CTRL)    7.05e-03 4.68e-02 1.75e+06 5.56e-02  18.6
    U_FIFO_WR (FIFO_WR)                4.07e-04 2.93e-03 1.85e+05 3.52e-03   1.2
    U_FIFO_RD (FIFO_RD)                2.08e-04 3.73e-05 1.84e+05 4.29e-04   0.1
    encoder2 (B2G_encoder_1)              0.000    0.000 3.94e+04 3.94e-05   0.0
    encoder1 (B2G_encoder_0)              0.000    0.000 3.94e+04 3.94e-05   0.0
  U0_DATA_SYNC (Data_Sync_BUS_WIDTH8)  1.33e-03 8.74e-03 1.97e+05 1.03e-02   3.4
  RST_SYNC_2 (Reset_sync_1)            9.57e-05 2.49e-04 2.41e+04 3.68e-04   0.1
  RST_SYNC_1 (Reset_sync_0)            1.87e-04 2.26e-03 2.54e+04 2.47e-03   0.8
1
