# âš¡ Iverilog Based Simulation Flow

![Iverilog](https://img.shields.io/badge/Tool-Iverilog-blue?style=for-the-badge)
![GTKWave](https://img.shields.io/badge/Viewer-GTKWave-green?style=for-the-badge)
![Category](https://img.shields.io/badge/Category-Digital%20Simulation-orange?style=for-the-badge)

**Digital Design Simulation using Icarus Verilog & GTKWave**

Welcome to my journey in exploring **digital circuit simulation**!  
This repository documents the **complete workflow** of simulating Verilog designs
using **open-source tools**.

> *"From writing a design and its test bench to visualizing signal transitions,  
> this project walks through every step of the Iverilog â†’ VCD â†’ GTKWave flow."*

---

## ğŸ“ Brief
This repository explains how to **simulate digital designs** using open-source tools.  
Starting from a design and test bench, we compile and run with **Icarus Verilog**,  
generate a **VCD (Value Change Dump) file**, and finally use **GTKWave** to view  
signal waveforms for verification and debugging.

---

## ğŸ”„ Simulation Flow
ğŸ“ **Design** â†’ ğŸ§© **Test Bench** â†’ âš™ï¸ **iverilog Compile & Run** â†’ ğŸ“‚ **VCD File** â†’ ğŸ‘ï¸ **GTKWave Visualization**

<img width="1790" height="950" alt="Screenshot 2025-09-23 233511" src="https://github.com/user-attachments/assets/acd951c4-9ec6-4754-a3bb-cf78913852a6" />


---

## ğŸ“… Step-by-Step Workflow

| Step | Description | Output |
|------|------------|-------|
| 0 âš™ï¸ | Install Required Tools | iverilog & gtkwave ready |
| 1 ğŸ“ | Create Design & Test Bench | Verilog source files |
| 2 âš¡ | Compile using `iverilog` | Simulation executable |
| 3 ğŸ“‚ | Run simulation | VCD (Value Change Dump) file |
| 4 ğŸ‘ï¸ | Open VCD in `gtkwave` | Interactive waveform display |

---

### ğŸ“¦ Tools Used

| Tool | Purpose | Status |
|------|--------|-------|
| âš™ï¸ **iverilog** | Compiles & simulates Verilog design and test bench | âœ… Verified |
| ğŸ‘ï¸ **GTKWave** | Visualizes VCD waveform output | âœ… Verified |

---

### ğŸŒŸ Key Learnings
- Built a **complete open-source simulation flow** for Verilog designs  
- Learned how **VCD files capture signal transitions** during simulation  
- Gained experience in **waveform analysis** using GTKWave  

---

## ğŸ“ˆ Progress Tracker
| Stage | Status |
|------|--------|
| âš™ï¸ Setup | âœ… Tools Installed |
| ğŸ“ Design | ğŸš€ In Progress |
| âš¡ Simulation | ğŸš€ In Progress |
| ğŸ‘ï¸ Waveform Analysis | ğŸš€ Upcoming |

---

ğŸ”— **Useful Links:**  
ğŸŒ [Icarus Verilog](https://steveicarus.github.io/iverilog/) | ğŸŒ [GTKWave](http://gtkwave.sourceforge.net/)  

ğŸ‘¨â€ğŸ’» **Author:** *sridevibuilds*

