INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lib/EECS151.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/button_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module button_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
WARNING: [VRFC 10-3609] overwriting previous definition of module 'REGISTER' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:27]
INFO: [VRFC 10-311] analyzing module REGISTER_CE
WARNING: [VRFC 10-3609] overwriting previous definition of module 'REGISTER_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:38]
INFO: [VRFC 10-311] analyzing module REGISTER_R
WARNING: [VRFC 10-3609] overwriting previous definition of module 'REGISTER_R' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:49]
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
WARNING: [VRFC 10-3609] overwriting previous definition of module 'REGISTER_R_CE' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:63]
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ASYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:82]
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ASYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:112]
INFO: [VRFC 10-311] analyzing module SYNC_ROM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'SYNC_ROM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:152]
INFO: [VRFC 10-311] analyzing module SYNC_RAM
WARNING: [VRFC 10-3609] overwriting previous definition of module 'SYNC_RAM' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:187]
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
WARNING: [VRFC 10-3609] overwriting previous definition of module 'XILINX_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:225]
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
WARNING: [VRFC 10-3609] overwriting previous definition of module 'XILINX_ASYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:285]
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
WARNING: [VRFC 10-3609] overwriting previous definition of module 'ASIC_SYNC_RAM_DP' [/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/../../lib/EECS151.v:335]
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/display_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module display_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/edge_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module edge_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/pixel_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module pixel_stream
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/Downloads/fpga_labs_sp20-master/lab5/src/z1top_fifo_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REGISTER
INFO: [VRFC 10-311] analyzing module REGISTER_CE
INFO: [VRFC 10-311] analyzing module REGISTER_R
INFO: [VRFC 10-311] analyzing module REGISTER_R_CE
INFO: [VRFC 10-311] analyzing module ASYNC_ROM
INFO: [VRFC 10-311] analyzing module ASYNC_RAM
INFO: [VRFC 10-311] analyzing module SYNC_ROM
INFO: [VRFC 10-311] analyzing module SYNC_RAM
INFO: [VRFC 10-311] analyzing module XILINX_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module XILINX_ASYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module ASIC_SYNC_RAM_DP
INFO: [VRFC 10-311] analyzing module z1top_fifo_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/cc/eecs151/sp20/class/eecs151-abm/fifo/fifo.srcs/sim_1/new/simu_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simu_display
