// Seed: 1480784448
module module_0 (
    output id_0,
    input id_1,
    input supply1 id_2
);
  always @(id_2[1] or posedge "" && id_2[1]) begin
    if (1) id_0 <= 1;
  end
  logic id_3;
  logic id_4;
endmodule
