<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p170" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_170{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_170{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_170{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_170{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_170{left:138px;bottom:998px;letter-spacing:-0.16px;}
#t6_170{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_170{left:432px;bottom:998px;letter-spacing:-0.13px;}
#t8_170{left:525px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t9_170{left:708px;bottom:997px;}
#ta_170{left:712px;bottom:998px;letter-spacing:-0.13px;}
#tb_170{left:81px;bottom:973px;letter-spacing:-0.17px;}
#tc_170{left:138px;bottom:973px;letter-spacing:-0.16px;}
#td_170{left:189px;bottom:973px;letter-spacing:-0.14px;}
#te_170{left:432px;bottom:973px;letter-spacing:-0.13px;}
#tf_170{left:525px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tg_170{left:81px;bottom:949px;letter-spacing:-0.17px;}
#th_170{left:138px;bottom:949px;letter-spacing:-0.17px;}
#ti_170{left:188px;bottom:949px;letter-spacing:-0.15px;}
#tj_170{left:432px;bottom:949px;letter-spacing:-0.13px;}
#tk_170{left:525px;bottom:949px;letter-spacing:-0.12px;}
#tl_170{left:525px;bottom:927px;letter-spacing:-0.12px;}
#tm_170{left:525px;bottom:910px;letter-spacing:-0.11px;}
#tn_170{left:525px;bottom:894px;letter-spacing:-0.12px;}
#to_170{left:525px;bottom:872px;letter-spacing:-0.12px;}
#tp_170{left:525px;bottom:855px;letter-spacing:-0.11px;}
#tq_170{left:525px;bottom:839px;letter-spacing:-0.12px;}
#tr_170{left:81px;bottom:814px;letter-spacing:-0.17px;}
#ts_170{left:138px;bottom:814px;letter-spacing:-0.16px;}
#tt_170{left:189px;bottom:814px;letter-spacing:-0.14px;}
#tu_170{left:432px;bottom:814px;letter-spacing:-0.13px;}
#tv_170{left:525px;bottom:814px;letter-spacing:-0.11px;}
#tw_170{left:708px;bottom:814px;}
#tx_170{left:712px;bottom:814px;letter-spacing:-0.13px;}
#ty_170{left:81px;bottom:790px;letter-spacing:-0.16px;}
#tz_170{left:138px;bottom:790px;letter-spacing:-0.16px;}
#t10_170{left:189px;bottom:790px;letter-spacing:-0.14px;}
#t11_170{left:432px;bottom:790px;letter-spacing:-0.13px;}
#t12_170{left:525px;bottom:790px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t13_170{left:708px;bottom:789px;}
#t14_170{left:712px;bottom:790px;letter-spacing:-0.13px;}
#t15_170{left:81px;bottom:765px;letter-spacing:-0.17px;}
#t16_170{left:138px;bottom:765px;letter-spacing:-0.16px;}
#t17_170{left:189px;bottom:765px;letter-spacing:-0.14px;}
#t18_170{left:432px;bottom:765px;letter-spacing:-0.13px;}
#t19_170{left:525px;bottom:765px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_170{left:81px;bottom:741px;letter-spacing:-0.17px;}
#t1b_170{left:138px;bottom:741px;letter-spacing:-0.17px;}
#t1c_170{left:188px;bottom:741px;letter-spacing:-0.15px;}
#t1d_170{left:432px;bottom:741px;letter-spacing:-0.13px;}
#t1e_170{left:525px;bottom:741px;letter-spacing:-0.12px;}
#t1f_170{left:81px;bottom:716px;letter-spacing:-0.17px;}
#t1g_170{left:138px;bottom:716px;letter-spacing:-0.16px;}
#t1h_170{left:189px;bottom:716px;letter-spacing:-0.14px;}
#t1i_170{left:432px;bottom:716px;letter-spacing:-0.13px;}
#t1j_170{left:525px;bottom:716px;letter-spacing:-0.11px;}
#t1k_170{left:708px;bottom:716px;}
#t1l_170{left:712px;bottom:716px;letter-spacing:-0.13px;}
#t1m_170{left:81px;bottom:692px;letter-spacing:-0.16px;}
#t1n_170{left:138px;bottom:692px;letter-spacing:-0.15px;}
#t1o_170{left:189px;bottom:692px;letter-spacing:-0.14px;}
#t1p_170{left:432px;bottom:692px;letter-spacing:-0.14px;}
#t1q_170{left:525px;bottom:692px;letter-spacing:-0.12px;}
#t1r_170{left:708px;bottom:691px;}
#t1s_170{left:712px;bottom:692px;letter-spacing:-0.13px;}
#t1t_170{left:81px;bottom:668px;letter-spacing:-0.17px;}
#t1u_170{left:138px;bottom:668px;letter-spacing:-0.17px;}
#t1v_170{left:188px;bottom:668px;letter-spacing:-0.14px;}
#t1w_170{left:432px;bottom:668px;letter-spacing:-0.14px;}
#t1x_170{left:525px;bottom:668px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1y_170{left:525px;bottom:651px;letter-spacing:-0.12px;}
#t1z_170{left:81px;bottom:626px;letter-spacing:-0.15px;}
#t20_170{left:138px;bottom:626px;letter-spacing:-0.17px;}
#t21_170{left:189px;bottom:626px;letter-spacing:-0.15px;}
#t22_170{left:432px;bottom:626px;letter-spacing:-0.14px;}
#t23_170{left:525px;bottom:626px;letter-spacing:-0.12px;}
#t24_170{left:81px;bottom:602px;letter-spacing:-0.16px;}
#t25_170{left:138px;bottom:602px;letter-spacing:-0.16px;}
#t26_170{left:189px;bottom:602px;letter-spacing:-0.14px;}
#t27_170{left:432px;bottom:602px;letter-spacing:-0.13px;}
#t28_170{left:525px;bottom:602px;letter-spacing:-0.11px;}
#t29_170{left:708px;bottom:601px;}
#t2a_170{left:712px;bottom:602px;letter-spacing:-0.13px;}
#t2b_170{left:81px;bottom:577px;letter-spacing:-0.15px;}
#t2c_170{left:138px;bottom:577px;letter-spacing:-0.15px;}
#t2d_170{left:189px;bottom:577px;letter-spacing:-0.14px;}
#t2e_170{left:432px;bottom:577px;letter-spacing:-0.14px;}
#t2f_170{left:525px;bottom:577px;letter-spacing:-0.12px;}
#t2g_170{left:708px;bottom:577px;}
#t2h_170{left:712px;bottom:577px;letter-spacing:-0.13px;}
#t2i_170{left:81px;bottom:553px;letter-spacing:-0.17px;}
#t2j_170{left:138px;bottom:553px;letter-spacing:-0.17px;}
#t2k_170{left:189px;bottom:553px;letter-spacing:-0.15px;}
#t2l_170{left:432px;bottom:553px;letter-spacing:-0.14px;}
#t2m_170{left:525px;bottom:553px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2n_170{left:525px;bottom:536px;letter-spacing:-0.12px;}
#t2o_170{left:81px;bottom:512px;letter-spacing:-0.16px;}
#t2p_170{left:138px;bottom:512px;letter-spacing:-0.17px;}
#t2q_170{left:188px;bottom:512px;letter-spacing:-0.15px;}
#t2r_170{left:432px;bottom:512px;letter-spacing:-0.14px;}
#t2s_170{left:525px;bottom:512px;letter-spacing:-0.12px;}
#t2t_170{left:81px;bottom:487px;letter-spacing:-0.16px;}
#t2u_170{left:138px;bottom:487px;letter-spacing:-0.16px;}
#t2v_170{left:189px;bottom:487px;letter-spacing:-0.14px;}
#t2w_170{left:432px;bottom:487px;letter-spacing:-0.13px;}
#t2x_170{left:525px;bottom:487px;letter-spacing:-0.11px;}
#t2y_170{left:708px;bottom:487px;}
#t2z_170{left:712px;bottom:487px;letter-spacing:-0.13px;}
#t30_170{left:81px;bottom:463px;letter-spacing:-0.16px;}
#t31_170{left:138px;bottom:463px;letter-spacing:-0.15px;}
#t32_170{left:189px;bottom:463px;letter-spacing:-0.14px;}
#t33_170{left:432px;bottom:463px;letter-spacing:-0.14px;}
#t34_170{left:525px;bottom:463px;letter-spacing:-0.12px;}
#t35_170{left:708px;bottom:462px;}
#t36_170{left:712px;bottom:463px;letter-spacing:-0.13px;}
#t37_170{left:81px;bottom:438px;letter-spacing:-0.17px;}
#t38_170{left:138px;bottom:438px;letter-spacing:-0.17px;}
#t39_170{left:188px;bottom:438px;letter-spacing:-0.14px;}
#t3a_170{left:432px;bottom:438px;letter-spacing:-0.14px;}
#t3b_170{left:525px;bottom:438px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t3c_170{left:525px;bottom:422px;letter-spacing:-0.12px;}
#t3d_170{left:81px;bottom:397px;letter-spacing:-0.17px;}
#t3e_170{left:138px;bottom:397px;letter-spacing:-0.17px;}
#t3f_170{left:188px;bottom:397px;letter-spacing:-0.15px;}
#t3g_170{left:432px;bottom:397px;letter-spacing:-0.14px;}
#t3h_170{left:525px;bottom:397px;letter-spacing:-0.12px;}
#t3i_170{left:81px;bottom:373px;letter-spacing:-0.17px;}
#t3j_170{left:138px;bottom:373px;letter-spacing:-0.16px;}
#t3k_170{left:189px;bottom:373px;letter-spacing:-0.14px;}
#t3l_170{left:432px;bottom:373px;letter-spacing:-0.13px;}
#t3m_170{left:525px;bottom:373px;letter-spacing:-0.11px;}
#t3n_170{left:708px;bottom:372px;}
#t3o_170{left:712px;bottom:373px;letter-spacing:-0.13px;}
#t3p_170{left:81px;bottom:348px;letter-spacing:-0.17px;}
#t3q_170{left:138px;bottom:348px;letter-spacing:-0.16px;}
#t3r_170{left:189px;bottom:348px;letter-spacing:-0.14px;}
#t3s_170{left:432px;bottom:348px;letter-spacing:-0.14px;}
#t3t_170{left:525px;bottom:348px;letter-spacing:-0.11px;}
#t3u_170{left:525px;bottom:327px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t3v_170{left:525px;bottom:305px;letter-spacing:-0.12px;}
#t3w_170{left:81px;bottom:281px;letter-spacing:-0.17px;}
#t3x_170{left:138px;bottom:281px;letter-spacing:-0.16px;}
#t3y_170{left:189px;bottom:281px;letter-spacing:-0.14px;}
#t3z_170{left:432px;bottom:281px;letter-spacing:-0.14px;}
#t40_170{left:525px;bottom:281px;letter-spacing:-0.11px;}
#t41_170{left:525px;bottom:264px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t42_170{left:525px;bottom:243px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t43_170{left:525px;bottom:221px;letter-spacing:-0.11px;}
#t44_170{left:81px;bottom:197px;letter-spacing:-0.17px;}
#t45_170{left:138px;bottom:197px;letter-spacing:-0.16px;}
#t46_170{left:188px;bottom:197px;letter-spacing:-0.15px;}
#t47_170{left:432px;bottom:197px;letter-spacing:-0.14px;}
#t48_170{left:525px;bottom:197px;letter-spacing:-0.11px;}
#t49_170{left:525px;bottom:180px;letter-spacing:-0.12px;}
#t4a_170{left:525px;bottom:159px;letter-spacing:-0.11px;}
#t4b_170{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t4c_170{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t4d_170{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t4e_170{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t4f_170{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t4g_170{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t4h_170{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t4i_170{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t4j_170{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_170{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_170{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_170{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_170{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_170{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_170{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts170" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg170Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg170" style="-webkit-user-select: none;"><object width="935" height="1210" data="170/170.svg" type="image/svg+xml" id="pdf170" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_170" class="t s1_170">2-154 </span><span id="t2_170" class="t s1_170">Vol. 4 </span>
<span id="t3_170" class="t s2_170">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_170" class="t s3_170">410H </span><span id="t5_170" class="t s3_170">1040 </span><span id="t6_170" class="t s3_170">IA32_MC4_CTL </span><span id="t7_170" class="t s3_170">Core </span><span id="t8_170" class="t s3_170">See Section 16.3.2.1, “IA32_MC</span><span id="t9_170" class="t s4_170">i</span><span id="ta_170" class="t s3_170">_CTL MSRs.” </span>
<span id="tb_170" class="t s3_170">411H </span><span id="tc_170" class="t s3_170">1041 </span><span id="td_170" class="t s3_170">IA32_MC4_STATUS </span><span id="te_170" class="t s3_170">Core </span><span id="tf_170" class="t s3_170">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tg_170" class="t s3_170">412H </span><span id="th_170" class="t s3_170">1042 </span><span id="ti_170" class="t s3_170">IA32_MC4_ADDR </span><span id="tj_170" class="t s3_170">Core </span><span id="tk_170" class="t s3_170">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tl_170" class="t s3_170">The MSR_MC3_ADDR register is either not </span>
<span id="tm_170" class="t s3_170">implemented or contains no address if the ADDRV flag </span>
<span id="tn_170" class="t s3_170">in the MSR_MC3_STATUS register is clear. </span>
<span id="to_170" class="t s3_170">When not implemented in the processor, all reads and </span>
<span id="tp_170" class="t s3_170">writes to this MSR will cause a general-protection </span>
<span id="tq_170" class="t s3_170">exception. </span>
<span id="tr_170" class="t s3_170">413H </span><span id="ts_170" class="t s3_170">1043 </span><span id="tt_170" class="t s3_170">IA32_MC4_MISC </span><span id="tu_170" class="t s3_170">Core </span><span id="tv_170" class="t s3_170">See Section 16.3.2.4, “IA32_MC</span><span id="tw_170" class="t s4_170">i</span><span id="tx_170" class="t s3_170">_MISC MSRs.” </span>
<span id="ty_170" class="t s3_170">414H </span><span id="tz_170" class="t s3_170">1044 </span><span id="t10_170" class="t s3_170">IA32_MC5_CTL </span><span id="t11_170" class="t s3_170">Core </span><span id="t12_170" class="t s3_170">See Section 16.3.2.1, “IA32_MC</span><span id="t13_170" class="t s4_170">i</span><span id="t14_170" class="t s3_170">_CTL MSRs.” </span>
<span id="t15_170" class="t s3_170">415H </span><span id="t16_170" class="t s3_170">1045 </span><span id="t17_170" class="t s3_170">IA32_MC5_STATUS </span><span id="t18_170" class="t s3_170">Core </span><span id="t19_170" class="t s3_170">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1a_170" class="t s3_170">416H </span><span id="t1b_170" class="t s3_170">1046 </span><span id="t1c_170" class="t s3_170">IA32_MC5_ADDR </span><span id="t1d_170" class="t s3_170">Core </span><span id="t1e_170" class="t s3_170">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1f_170" class="t s3_170">417H </span><span id="t1g_170" class="t s3_170">1047 </span><span id="t1h_170" class="t s3_170">IA32_MC5_MISC </span><span id="t1i_170" class="t s3_170">Core </span><span id="t1j_170" class="t s3_170">See Section 16.3.2.4, “IA32_MC</span><span id="t1k_170" class="t s4_170">i</span><span id="t1l_170" class="t s3_170">_MISC MSRs.” </span>
<span id="t1m_170" class="t s3_170">418H </span><span id="t1n_170" class="t s3_170">1048 </span><span id="t1o_170" class="t s3_170">IA32_MC6_CTL </span><span id="t1p_170" class="t s3_170">Package </span><span id="t1q_170" class="t s3_170">See Section 16.3.2.1, “IA32_MC</span><span id="t1r_170" class="t s4_170">i</span><span id="t1s_170" class="t s3_170">_CTL MSRs.” </span>
<span id="t1t_170" class="t s3_170">419H </span><span id="t1u_170" class="t s3_170">1049 </span><span id="t1v_170" class="t s3_170">IA32_MC6_STATUS </span><span id="t1w_170" class="t s3_170">Package </span><span id="t1x_170" class="t s3_170">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t1y_170" class="t s3_170">Chapter 17. </span>
<span id="t1z_170" class="t s3_170">41AH </span><span id="t20_170" class="t s3_170">1050 </span><span id="t21_170" class="t s3_170">IA32_MC6_ADDR </span><span id="t22_170" class="t s3_170">Package </span><span id="t23_170" class="t s3_170">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t24_170" class="t s3_170">41BH </span><span id="t25_170" class="t s3_170">1051 </span><span id="t26_170" class="t s3_170">IA32_MC6_MISC </span><span id="t27_170" class="t s3_170">Package </span><span id="t28_170" class="t s3_170">See Section 16.3.2.4, “IA32_MC</span><span id="t29_170" class="t s4_170">i</span><span id="t2a_170" class="t s3_170">_MISC MSRs.” </span>
<span id="t2b_170" class="t s3_170">41CH </span><span id="t2c_170" class="t s3_170">1052 </span><span id="t2d_170" class="t s3_170">IA32_MC7_CTL </span><span id="t2e_170" class="t s3_170">Package </span><span id="t2f_170" class="t s3_170">See Section 16.3.2.1, “IA32_MC</span><span id="t2g_170" class="t s4_170">i</span><span id="t2h_170" class="t s3_170">_CTL MSRs.” </span>
<span id="t2i_170" class="t s3_170">41DH </span><span id="t2j_170" class="t s3_170">1053 </span><span id="t2k_170" class="t s3_170">IA32_MC7_STATUS </span><span id="t2l_170" class="t s3_170">Package </span><span id="t2m_170" class="t s3_170">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t2n_170" class="t s3_170">Chapter 17. </span>
<span id="t2o_170" class="t s3_170">41EH </span><span id="t2p_170" class="t s3_170">1054 </span><span id="t2q_170" class="t s3_170">IA32_MC7_ADDR </span><span id="t2r_170" class="t s3_170">Package </span><span id="t2s_170" class="t s3_170">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2t_170" class="t s3_170">41FH </span><span id="t2u_170" class="t s3_170">1055 </span><span id="t2v_170" class="t s3_170">IA32_MC7_MISC </span><span id="t2w_170" class="t s3_170">Package </span><span id="t2x_170" class="t s3_170">See Section 16.3.2.4, “IA32_MC</span><span id="t2y_170" class="t s4_170">i</span><span id="t2z_170" class="t s3_170">_MISC MSRs.” </span>
<span id="t30_170" class="t s3_170">420H </span><span id="t31_170" class="t s3_170">1056 </span><span id="t32_170" class="t s3_170">IA32_MC8_CTL </span><span id="t33_170" class="t s3_170">Package </span><span id="t34_170" class="t s3_170">See Section 16.3.2.1, “IA32_MC</span><span id="t35_170" class="t s4_170">i</span><span id="t36_170" class="t s3_170">_CTL MSRs.” </span>
<span id="t37_170" class="t s3_170">421H </span><span id="t38_170" class="t s3_170">1057 </span><span id="t39_170" class="t s3_170">IA32_MC8_STATUS </span><span id="t3a_170" class="t s3_170">Package </span><span id="t3b_170" class="t s3_170">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t3c_170" class="t s3_170">Chapter 17. </span>
<span id="t3d_170" class="t s3_170">422H </span><span id="t3e_170" class="t s3_170">1058 </span><span id="t3f_170" class="t s3_170">IA32_MC8_ADDR </span><span id="t3g_170" class="t s3_170">Package </span><span id="t3h_170" class="t s3_170">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t3i_170" class="t s3_170">423H </span><span id="t3j_170" class="t s3_170">1059 </span><span id="t3k_170" class="t s3_170">IA32_MC8_MISC </span><span id="t3l_170" class="t s3_170">Package </span><span id="t3m_170" class="t s3_170">See Section 16.3.2.4, “IA32_MC</span><span id="t3n_170" class="t s4_170">i</span><span id="t3o_170" class="t s3_170">_MISC MSRs.” </span>
<span id="t3p_170" class="t s3_170">480H </span><span id="t3q_170" class="t s3_170">1152 </span><span id="t3r_170" class="t s3_170">IA32_VMX_BASIC </span><span id="t3s_170" class="t s3_170">Thread </span><span id="t3t_170" class="t s3_170">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t3u_170" class="t s3_170">See Table 2-2. </span>
<span id="t3v_170" class="t s3_170">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t3w_170" class="t s3_170">481H </span><span id="t3x_170" class="t s3_170">1153 </span><span id="t3y_170" class="t s3_170">IA32_VMX_PINBASED_CTLS </span><span id="t3z_170" class="t s3_170">Thread </span><span id="t40_170" class="t s3_170">Capability Reporting Register of Pin-based </span>
<span id="t41_170" class="t s3_170">VM-execution Controls (R/O) </span>
<span id="t42_170" class="t s3_170">See Table 2-2. </span>
<span id="t43_170" class="t s3_170">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t44_170" class="t s3_170">482H </span><span id="t45_170" class="t s3_170">1154 </span><span id="t46_170" class="t s3_170">IA32_VMX_PROCBASED_CTLS </span><span id="t47_170" class="t s3_170">Thread </span><span id="t48_170" class="t s3_170">Capability Reporting Register of Primary Processor- </span>
<span id="t49_170" class="t s3_170">Based VM-Execution Controls (R/O) </span>
<span id="t4a_170" class="t s3_170">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t4b_170" class="t s5_170">Table 2-15. </span><span id="t4c_170" class="t s5_170">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t4d_170" class="t s6_170">Register </span>
<span id="t4e_170" class="t s6_170">Address </span><span id="t4f_170" class="t s6_170">Register Name / Bit Fields </span><span id="t4g_170" class="t s6_170">Scope </span><span id="t4h_170" class="t s6_170">Bit Description </span>
<span id="t4i_170" class="t s6_170">Hex </span><span id="t4j_170" class="t s6_170">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
