

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_88_7'
================================================================
* Date:           Tue Jan 27 15:47:14 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.358 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_7  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [top.cpp:88]   --->   Operation 5 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%scale_bank = alloca i32 1" [top.cpp:37]   --->   Operation 6 'alloca' 'scale_bank' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%scale_bank_1 = alloca i32 1" [top.cpp:37]   --->   Operation 7 'alloca' 'scale_bank_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%scale_bank_2 = alloca i32 1" [top.cpp:37]   --->   Operation 8 'alloca' 'scale_bank_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%scale_bank_3 = alloca i32 1" [top.cpp:37]   --->   Operation 9 'alloca' 'scale_bank_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%scale_bank_4 = alloca i32 1" [top.cpp:37]   --->   Operation 10 'alloca' 'scale_bank_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%scale_bank_5 = alloca i32 1" [top.cpp:37]   --->   Operation 11 'alloca' 'scale_bank_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%scale_bank_6 = alloca i32 1" [top.cpp:37]   --->   Operation 12 'alloca' 'scale_bank_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%scale_bank_7 = alloca i32 1" [top.cpp:37]   --->   Operation 13 'alloca' 'scale_bank_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%scale_bank_8 = alloca i32 1" [top.cpp:37]   --->   Operation 14 'alloca' 'scale_bank_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%scale_bank_9 = alloca i32 1" [top.cpp:37]   --->   Operation 15 'alloca' 'scale_bank_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%scale_bank_10 = alloca i32 1" [top.cpp:37]   --->   Operation 16 'alloca' 'scale_bank_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%scale_bank_11 = alloca i32 1" [top.cpp:37]   --->   Operation 17 'alloca' 'scale_bank_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%scale_bank_12 = alloca i32 1" [top.cpp:37]   --->   Operation 18 'alloca' 'scale_bank_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%scale_bank_13 = alloca i32 1" [top.cpp:37]   --->   Operation 19 'alloca' 'scale_bank_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%scale_bank_14 = alloca i32 1" [top.cpp:37]   --->   Operation 20 'alloca' 'scale_bank_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%scale_bank_15 = alloca i32 1" [top.cpp:37]   --->   Operation 21 'alloca' 'scale_bank_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%scale_bank_16 = alloca i32 1" [top.cpp:37]   --->   Operation 22 'alloca' 'scale_bank_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%scale_bank_17 = alloca i32 1" [top.cpp:37]   --->   Operation 23 'alloca' 'scale_bank_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%scale_bank_18 = alloca i32 1" [top.cpp:37]   --->   Operation 24 'alloca' 'scale_bank_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%scale_bank_19 = alloca i32 1" [top.cpp:37]   --->   Operation 25 'alloca' 'scale_bank_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%scale_bank_20 = alloca i32 1" [top.cpp:37]   --->   Operation 26 'alloca' 'scale_bank_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%scale_bank_21 = alloca i32 1" [top.cpp:37]   --->   Operation 27 'alloca' 'scale_bank_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%scale_bank_22 = alloca i32 1" [top.cpp:37]   --->   Operation 28 'alloca' 'scale_bank_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%scale_bank_23 = alloca i32 1" [top.cpp:37]   --->   Operation 29 'alloca' 'scale_bank_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%scale_bank_24 = alloca i32 1" [top.cpp:37]   --->   Operation 30 'alloca' 'scale_bank_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%scale_bank_25 = alloca i32 1" [top.cpp:37]   --->   Operation 31 'alloca' 'scale_bank_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%scale_bank_26 = alloca i32 1" [top.cpp:37]   --->   Operation 32 'alloca' 'scale_bank_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%scale_bank_27 = alloca i32 1" [top.cpp:37]   --->   Operation 33 'alloca' 'scale_bank_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%scale_bank_28 = alloca i32 1" [top.cpp:37]   --->   Operation 34 'alloca' 'scale_bank_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%scale_bank_29 = alloca i32 1" [top.cpp:37]   --->   Operation 35 'alloca' 'scale_bank_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%scale_bank_30 = alloca i32 1" [top.cpp:37]   --->   Operation 36 'alloca' 'scale_bank_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%scale_bank_31 = alloca i32 1" [top.cpp:37]   --->   Operation 37 'alloca' 'scale_bank_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%scale_bank_32 = alloca i32 1" [top.cpp:37]   --->   Operation 38 'alloca' 'scale_bank_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%scale_bank_33 = alloca i32 1" [top.cpp:37]   --->   Operation 39 'alloca' 'scale_bank_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%scale_bank_34 = alloca i32 1" [top.cpp:37]   --->   Operation 40 'alloca' 'scale_bank_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%scale_bank_35 = alloca i32 1" [top.cpp:37]   --->   Operation 41 'alloca' 'scale_bank_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%scale_bank_36 = alloca i32 1" [top.cpp:37]   --->   Operation 42 'alloca' 'scale_bank_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%scale_bank_37 = alloca i32 1" [top.cpp:37]   --->   Operation 43 'alloca' 'scale_bank_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%scale_bank_38 = alloca i32 1" [top.cpp:37]   --->   Operation 44 'alloca' 'scale_bank_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%scale_bank_39 = alloca i32 1" [top.cpp:37]   --->   Operation 45 'alloca' 'scale_bank_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%scale_bank_40 = alloca i32 1" [top.cpp:37]   --->   Operation 46 'alloca' 'scale_bank_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%scale_bank_41 = alloca i32 1" [top.cpp:37]   --->   Operation 47 'alloca' 'scale_bank_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%scale_bank_42 = alloca i32 1" [top.cpp:37]   --->   Operation 48 'alloca' 'scale_bank_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%scale_bank_43 = alloca i32 1" [top.cpp:37]   --->   Operation 49 'alloca' 'scale_bank_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%scale_bank_44 = alloca i32 1" [top.cpp:37]   --->   Operation 50 'alloca' 'scale_bank_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%scale_bank_45 = alloca i32 1" [top.cpp:37]   --->   Operation 51 'alloca' 'scale_bank_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%scale_bank_46 = alloca i32 1" [top.cpp:37]   --->   Operation 52 'alloca' 'scale_bank_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%scale_bank_47 = alloca i32 1" [top.cpp:37]   --->   Operation 53 'alloca' 'scale_bank_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%scale_bank_48 = alloca i32 1" [top.cpp:37]   --->   Operation 54 'alloca' 'scale_bank_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%scale_bank_49 = alloca i32 1" [top.cpp:37]   --->   Operation 55 'alloca' 'scale_bank_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%scale_bank_50 = alloca i32 1" [top.cpp:37]   --->   Operation 56 'alloca' 'scale_bank_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%scale_bank_51 = alloca i32 1" [top.cpp:37]   --->   Operation 57 'alloca' 'scale_bank_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%scale_bank_52 = alloca i32 1" [top.cpp:37]   --->   Operation 58 'alloca' 'scale_bank_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%scale_bank_53 = alloca i32 1" [top.cpp:37]   --->   Operation 59 'alloca' 'scale_bank_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%scale_bank_54 = alloca i32 1" [top.cpp:37]   --->   Operation 60 'alloca' 'scale_bank_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%scale_bank_55 = alloca i32 1" [top.cpp:37]   --->   Operation 61 'alloca' 'scale_bank_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%scale_bank_56 = alloca i32 1" [top.cpp:37]   --->   Operation 62 'alloca' 'scale_bank_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%scale_bank_57 = alloca i32 1" [top.cpp:37]   --->   Operation 63 'alloca' 'scale_bank_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%scale_bank_58 = alloca i32 1" [top.cpp:37]   --->   Operation 64 'alloca' 'scale_bank_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%scale_bank_59 = alloca i32 1" [top.cpp:37]   --->   Operation 65 'alloca' 'scale_bank_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%scale_bank_60 = alloca i32 1" [top.cpp:37]   --->   Operation 66 'alloca' 'scale_bank_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%scale_bank_61 = alloca i32 1" [top.cpp:37]   --->   Operation 67 'alloca' 'scale_bank_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%scale_bank_62 = alloca i32 1" [top.cpp:37]   --->   Operation 68 'alloca' 'scale_bank_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%scale_bank_63 = alloca i32 1" [top.cpp:37]   --->   Operation 69 'alloca' 'scale_bank_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%col_sum_bank_63_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_63_load_reload"   --->   Operation 70 'read' 'col_sum_bank_63_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%col_sum_bank_62_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_62_load_reload"   --->   Operation 71 'read' 'col_sum_bank_62_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%col_sum_bank_61_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_61_load_reload"   --->   Operation 72 'read' 'col_sum_bank_61_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%col_sum_bank_60_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_60_load_reload"   --->   Operation 73 'read' 'col_sum_bank_60_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%col_sum_bank_59_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_59_load_reload"   --->   Operation 74 'read' 'col_sum_bank_59_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%col_sum_bank_58_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_58_load_reload"   --->   Operation 75 'read' 'col_sum_bank_58_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%col_sum_bank_57_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_57_load_reload"   --->   Operation 76 'read' 'col_sum_bank_57_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%col_sum_bank_56_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_56_load_reload"   --->   Operation 77 'read' 'col_sum_bank_56_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%col_sum_bank_55_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_55_load_reload"   --->   Operation 78 'read' 'col_sum_bank_55_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%col_sum_bank_54_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_54_load_reload"   --->   Operation 79 'read' 'col_sum_bank_54_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%col_sum_bank_53_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_53_load_reload"   --->   Operation 80 'read' 'col_sum_bank_53_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%col_sum_bank_52_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_52_load_reload"   --->   Operation 81 'read' 'col_sum_bank_52_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%col_sum_bank_51_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_51_load_reload"   --->   Operation 82 'read' 'col_sum_bank_51_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%col_sum_bank_50_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_50_load_reload"   --->   Operation 83 'read' 'col_sum_bank_50_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%col_sum_bank_49_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_49_load_reload"   --->   Operation 84 'read' 'col_sum_bank_49_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%col_sum_bank_48_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_48_load_reload"   --->   Operation 85 'read' 'col_sum_bank_48_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%col_sum_bank_47_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_47_load_reload"   --->   Operation 86 'read' 'col_sum_bank_47_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%col_sum_bank_46_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_46_load_reload"   --->   Operation 87 'read' 'col_sum_bank_46_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%col_sum_bank_45_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_45_load_reload"   --->   Operation 88 'read' 'col_sum_bank_45_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%col_sum_bank_44_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_44_load_reload"   --->   Operation 89 'read' 'col_sum_bank_44_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%col_sum_bank_43_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_43_load_reload"   --->   Operation 90 'read' 'col_sum_bank_43_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%col_sum_bank_42_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_42_load_reload"   --->   Operation 91 'read' 'col_sum_bank_42_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%col_sum_bank_41_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_41_load_reload"   --->   Operation 92 'read' 'col_sum_bank_41_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%col_sum_bank_40_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_40_load_reload"   --->   Operation 93 'read' 'col_sum_bank_40_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%col_sum_bank_39_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_39_load_reload"   --->   Operation 94 'read' 'col_sum_bank_39_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%col_sum_bank_38_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_38_load_reload"   --->   Operation 95 'read' 'col_sum_bank_38_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%col_sum_bank_37_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_37_load_reload"   --->   Operation 96 'read' 'col_sum_bank_37_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%col_sum_bank_36_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_36_load_reload"   --->   Operation 97 'read' 'col_sum_bank_36_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%col_sum_bank_35_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_35_load_reload"   --->   Operation 98 'read' 'col_sum_bank_35_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%col_sum_bank_34_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_34_load_reload"   --->   Operation 99 'read' 'col_sum_bank_34_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%col_sum_bank_33_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_33_load_reload"   --->   Operation 100 'read' 'col_sum_bank_33_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%col_sum_bank_32_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_32_load_reload"   --->   Operation 101 'read' 'col_sum_bank_32_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%col_sum_bank_31_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_31_load_reload"   --->   Operation 102 'read' 'col_sum_bank_31_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%col_sum_bank_30_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_30_load_reload"   --->   Operation 103 'read' 'col_sum_bank_30_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%col_sum_bank_29_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_29_load_reload"   --->   Operation 104 'read' 'col_sum_bank_29_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%col_sum_bank_28_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_28_load_reload"   --->   Operation 105 'read' 'col_sum_bank_28_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%col_sum_bank_27_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_27_load_reload"   --->   Operation 106 'read' 'col_sum_bank_27_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%col_sum_bank_26_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_26_load_reload"   --->   Operation 107 'read' 'col_sum_bank_26_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%col_sum_bank_25_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_25_load_reload"   --->   Operation 108 'read' 'col_sum_bank_25_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%col_sum_bank_24_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_24_load_reload"   --->   Operation 109 'read' 'col_sum_bank_24_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%col_sum_bank_23_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_23_load_reload"   --->   Operation 110 'read' 'col_sum_bank_23_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%col_sum_bank_22_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_22_load_reload"   --->   Operation 111 'read' 'col_sum_bank_22_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%col_sum_bank_21_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_21_load_reload"   --->   Operation 112 'read' 'col_sum_bank_21_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%col_sum_bank_20_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_20_load_reload"   --->   Operation 113 'read' 'col_sum_bank_20_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%col_sum_bank_19_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_19_load_reload"   --->   Operation 114 'read' 'col_sum_bank_19_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%col_sum_bank_18_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_18_load_reload"   --->   Operation 115 'read' 'col_sum_bank_18_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%col_sum_bank_17_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_17_load_reload"   --->   Operation 116 'read' 'col_sum_bank_17_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%col_sum_bank_16_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_16_load_reload"   --->   Operation 117 'read' 'col_sum_bank_16_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%col_sum_bank_15_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_15_load_reload"   --->   Operation 118 'read' 'col_sum_bank_15_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%col_sum_bank_14_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_14_load_reload"   --->   Operation 119 'read' 'col_sum_bank_14_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%col_sum_bank_13_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_13_load_reload"   --->   Operation 120 'read' 'col_sum_bank_13_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%col_sum_bank_12_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_12_load_reload"   --->   Operation 121 'read' 'col_sum_bank_12_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%col_sum_bank_11_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_11_load_reload"   --->   Operation 122 'read' 'col_sum_bank_11_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%col_sum_bank_10_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_10_load_reload"   --->   Operation 123 'read' 'col_sum_bank_10_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%col_sum_bank_9_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_9_load_reload"   --->   Operation 124 'read' 'col_sum_bank_9_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%col_sum_bank_8_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_8_load_reload"   --->   Operation 125 'read' 'col_sum_bank_8_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%col_sum_bank_7_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_7_load_reload"   --->   Operation 126 'read' 'col_sum_bank_7_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%col_sum_bank_6_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_6_load_reload"   --->   Operation 127 'read' 'col_sum_bank_6_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%col_sum_bank_5_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_5_load_reload"   --->   Operation 128 'read' 'col_sum_bank_5_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%col_sum_bank_4_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_4_load_reload"   --->   Operation 129 'read' 'col_sum_bank_4_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%col_sum_bank_3_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_3_load_reload"   --->   Operation 130 'read' 'col_sum_bank_3_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%col_sum_bank_2_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_2_load_reload"   --->   Operation 131 'read' 'col_sum_bank_2_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%col_sum_bank_1_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_1_load_reload"   --->   Operation 132 'read' 'col_sum_bank_1_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%col_sum_bank_load_reload_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %col_sum_bank_load_reload"   --->   Operation 133 'read' 'col_sum_bank_load_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.48ns)   --->   "%store_ln88 = store i3 0, i3 %b" [top.cpp:88]   --->   Operation 134 'store' 'store_ln88' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_90_8"   --->   Operation 135 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%b_1 = load i3 %b" [top.cpp:88]   --->   Operation 136 'load' 'b_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.74ns)   --->   "%icmp_ln88 = icmp_eq  i3 %b_1, i3 4" [top.cpp:88]   --->   Operation 137 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.74ns)   --->   "%add_ln88 = add i3 %b_1, i3 1" [top.cpp:88]   --->   Operation 138 'add' 'add_ln88' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %VITIS_LOOP_90_8.split, void %VITIS_LOOP_103_11.preheader.exitStub" [top.cpp:88]   --->   Operation 139 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i3 %b_1" [top.cpp:88]   --->   Operation 140 'trunc' 'trunc_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.60ns)   --->   "%tmp = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_load_reload_read, i2 1, i24 %col_sum_bank_1_load_reload_read, i2 2, i24 %col_sum_bank_2_load_reload_read, i2 3, i24 %col_sum_bank_3_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 141 'sparsemux' 'tmp' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp, i16 0" [top.cpp:92]   --->   Operation 142 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i40 %shl_ln" [top.cpp:92]   --->   Operation 143 'sext' 'sext_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (4.26ns)   --->   "%mul_ln92 = mul i81 %sext_ln92, i81 1099511758849" [top.cpp:92]   --->   Operation 144 'mul' 'mul_ln92' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp, i32 23" [top.cpp:92]   --->   Operation 145 'bitselect' 'tmp_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_294_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92, i32 63, i32 80" [top.cpp:92]   --->   Operation 146 'partselect' 'tmp_294_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.60ns)   --->   "%tmp_4 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_4_load_reload_read, i2 1, i24 %col_sum_bank_5_load_reload_read, i2 2, i24 %col_sum_bank_6_load_reload_read, i2 3, i24 %col_sum_bank_7_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 147 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln92_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_4, i16 0" [top.cpp:92]   --->   Operation 148 'bitconcatenate' 'shl_ln92_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln92_3 = sext i40 %shl_ln92_1" [top.cpp:92]   --->   Operation 149 'sext' 'sext_ln92_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (4.26ns)   --->   "%mul_ln92_1 = mul i81 %sext_ln92_3, i81 1099511758849" [top.cpp:92]   --->   Operation 150 'mul' 'mul_ln92_1' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_4, i32 23" [top.cpp:92]   --->   Operation 151 'bitselect' 'tmp_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_296_cast2 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_1, i32 63, i32 80" [top.cpp:92]   --->   Operation 152 'partselect' 'tmp_296_cast2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.60ns)   --->   "%tmp_8 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_8_load_reload_read, i2 1, i24 %col_sum_bank_9_load_reload_read, i2 2, i24 %col_sum_bank_10_load_reload_read, i2 3, i24 %col_sum_bank_11_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 153 'sparsemux' 'tmp_8' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln92_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_8, i16 0" [top.cpp:92]   --->   Operation 154 'bitconcatenate' 'shl_ln92_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln92_6 = sext i40 %shl_ln92_2" [top.cpp:92]   --->   Operation 155 'sext' 'sext_ln92_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (4.26ns)   --->   "%mul_ln92_2 = mul i81 %sext_ln92_6, i81 1099511758849" [top.cpp:92]   --->   Operation 156 'mul' 'mul_ln92_2' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_8, i32 23" [top.cpp:92]   --->   Operation 157 'bitselect' 'tmp_12' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_298_cast3 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_2, i32 63, i32 80" [top.cpp:92]   --->   Operation 158 'partselect' 'tmp_298_cast3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.60ns)   --->   "%tmp_s = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_12_load_reload_read, i2 1, i24 %col_sum_bank_13_load_reload_read, i2 2, i24 %col_sum_bank_14_load_reload_read, i2 3, i24 %col_sum_bank_15_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 159 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln92_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_s, i16 0" [top.cpp:92]   --->   Operation 160 'bitconcatenate' 'shl_ln92_3' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln92_9 = sext i40 %shl_ln92_3" [top.cpp:92]   --->   Operation 161 'sext' 'sext_ln92_9' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (4.26ns)   --->   "%mul_ln92_3 = mul i81 %sext_ln92_9, i81 1099511758849" [top.cpp:92]   --->   Operation 162 'mul' 'mul_ln92_3' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_s, i32 23" [top.cpp:92]   --->   Operation 163 'bitselect' 'tmp_17' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_300_cast4 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_3, i32 63, i32 80" [top.cpp:92]   --->   Operation 164 'partselect' 'tmp_300_cast4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.60ns)   --->   "%tmp_11 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_16_load_reload_read, i2 1, i24 %col_sum_bank_17_load_reload_read, i2 2, i24 %col_sum_bank_18_load_reload_read, i2 3, i24 %col_sum_bank_19_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 165 'sparsemux' 'tmp_11' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln92_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_11, i16 0" [top.cpp:92]   --->   Operation 166 'bitconcatenate' 'shl_ln92_4' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln92_12 = sext i40 %shl_ln92_4" [top.cpp:92]   --->   Operation 167 'sext' 'sext_ln92_12' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (4.26ns)   --->   "%mul_ln92_4 = mul i81 %sext_ln92_12, i81 1099511758849" [top.cpp:92]   --->   Operation 168 'mul' 'mul_ln92_4' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_11, i32 23" [top.cpp:92]   --->   Operation 169 'bitselect' 'tmp_22' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_302_cast5 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_4, i32 63, i32 80" [top.cpp:92]   --->   Operation 170 'partselect' 'tmp_302_cast5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.60ns)   --->   "%tmp_15 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_20_load_reload_read, i2 1, i24 %col_sum_bank_21_load_reload_read, i2 2, i24 %col_sum_bank_22_load_reload_read, i2 3, i24 %col_sum_bank_23_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 171 'sparsemux' 'tmp_15' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln92_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_15, i16 0" [top.cpp:92]   --->   Operation 172 'bitconcatenate' 'shl_ln92_5' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln92_15 = sext i40 %shl_ln92_5" [top.cpp:92]   --->   Operation 173 'sext' 'sext_ln92_15' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (4.26ns)   --->   "%mul_ln92_5 = mul i81 %sext_ln92_15, i81 1099511758849" [top.cpp:92]   --->   Operation 174 'mul' 'mul_ln92_5' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_15, i32 23" [top.cpp:92]   --->   Operation 175 'bitselect' 'tmp_28' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_304_cast6 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_5, i32 63, i32 80" [top.cpp:92]   --->   Operation 176 'partselect' 'tmp_304_cast6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.60ns)   --->   "%tmp_19 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_24_load_reload_read, i2 1, i24 %col_sum_bank_25_load_reload_read, i2 2, i24 %col_sum_bank_26_load_reload_read, i2 3, i24 %col_sum_bank_27_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 177 'sparsemux' 'tmp_19' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln92_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_19, i16 0" [top.cpp:92]   --->   Operation 178 'bitconcatenate' 'shl_ln92_6' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln92_18 = sext i40 %shl_ln92_6" [top.cpp:92]   --->   Operation 179 'sext' 'sext_ln92_18' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (4.26ns)   --->   "%mul_ln92_6 = mul i81 %sext_ln92_18, i81 1099511758849" [top.cpp:92]   --->   Operation 180 'mul' 'mul_ln92_6' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_19, i32 23" [top.cpp:92]   --->   Operation 181 'bitselect' 'tmp_33' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_306_cast7 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_6, i32 63, i32 80" [top.cpp:92]   --->   Operation 182 'partselect' 'tmp_306_cast7' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.60ns)   --->   "%tmp_23 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_28_load_reload_read, i2 1, i24 %col_sum_bank_29_load_reload_read, i2 2, i24 %col_sum_bank_30_load_reload_read, i2 3, i24 %col_sum_bank_31_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 183 'sparsemux' 'tmp_23' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln92_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_23, i16 0" [top.cpp:92]   --->   Operation 184 'bitconcatenate' 'shl_ln92_7' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln92_21 = sext i40 %shl_ln92_7" [top.cpp:92]   --->   Operation 185 'sext' 'sext_ln92_21' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (4.26ns)   --->   "%mul_ln92_7 = mul i81 %sext_ln92_21, i81 1099511758849" [top.cpp:92]   --->   Operation 186 'mul' 'mul_ln92_7' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_23, i32 23" [top.cpp:92]   --->   Operation 187 'bitselect' 'tmp_38' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_308_cast8 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_7, i32 63, i32 80" [top.cpp:92]   --->   Operation 188 'partselect' 'tmp_308_cast8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.60ns)   --->   "%tmp_27 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_32_load_reload_read, i2 1, i24 %col_sum_bank_33_load_reload_read, i2 2, i24 %col_sum_bank_34_load_reload_read, i2 3, i24 %col_sum_bank_35_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 189 'sparsemux' 'tmp_27' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln92_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_27, i16 0" [top.cpp:92]   --->   Operation 190 'bitconcatenate' 'shl_ln92_8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln92_24 = sext i40 %shl_ln92_8" [top.cpp:92]   --->   Operation 191 'sext' 'sext_ln92_24' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (4.26ns)   --->   "%mul_ln92_8 = mul i81 %sext_ln92_24, i81 1099511758849" [top.cpp:92]   --->   Operation 192 'mul' 'mul_ln92_8' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_27, i32 23" [top.cpp:92]   --->   Operation 193 'bitselect' 'tmp_44' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_310_cast9 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_8, i32 63, i32 80" [top.cpp:92]   --->   Operation 194 'partselect' 'tmp_310_cast9' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.60ns)   --->   "%tmp_31 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_36_load_reload_read, i2 1, i24 %col_sum_bank_37_load_reload_read, i2 2, i24 %col_sum_bank_38_load_reload_read, i2 3, i24 %col_sum_bank_39_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 195 'sparsemux' 'tmp_31' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln92_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_31, i16 0" [top.cpp:92]   --->   Operation 196 'bitconcatenate' 'shl_ln92_9' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln92_27 = sext i40 %shl_ln92_9" [top.cpp:92]   --->   Operation 197 'sext' 'sext_ln92_27' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (4.26ns)   --->   "%mul_ln92_9 = mul i81 %sext_ln92_27, i81 1099511758849" [top.cpp:92]   --->   Operation 198 'mul' 'mul_ln92_9' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_31, i32 23" [top.cpp:92]   --->   Operation 199 'bitselect' 'tmp_49' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_312_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_9, i32 63, i32 80" [top.cpp:92]   --->   Operation 200 'partselect' 'tmp_312_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.60ns)   --->   "%tmp_35 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_40_load_reload_read, i2 1, i24 %col_sum_bank_41_load_reload_read, i2 2, i24 %col_sum_bank_42_load_reload_read, i2 3, i24 %col_sum_bank_43_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 201 'sparsemux' 'tmp_35' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln92_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_35, i16 0" [top.cpp:92]   --->   Operation 202 'bitconcatenate' 'shl_ln92_s' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln92_30 = sext i40 %shl_ln92_s" [top.cpp:92]   --->   Operation 203 'sext' 'sext_ln92_30' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (4.26ns)   --->   "%mul_ln92_10 = mul i81 %sext_ln92_30, i81 1099511758849" [top.cpp:92]   --->   Operation 204 'mul' 'mul_ln92_10' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_35, i32 23" [top.cpp:92]   --->   Operation 205 'bitselect' 'tmp_54' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_314_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_10, i32 63, i32 80" [top.cpp:92]   --->   Operation 206 'partselect' 'tmp_314_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.60ns)   --->   "%tmp_39 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_44_load_reload_read, i2 1, i24 %col_sum_bank_45_load_reload_read, i2 2, i24 %col_sum_bank_46_load_reload_read, i2 3, i24 %col_sum_bank_47_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 207 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln92_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_39, i16 0" [top.cpp:92]   --->   Operation 208 'bitconcatenate' 'shl_ln92_10' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln92_33 = sext i40 %shl_ln92_10" [top.cpp:92]   --->   Operation 209 'sext' 'sext_ln92_33' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (4.26ns)   --->   "%mul_ln92_11 = mul i81 %sext_ln92_33, i81 1099511758849" [top.cpp:92]   --->   Operation 210 'mul' 'mul_ln92_11' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_39, i32 23" [top.cpp:92]   --->   Operation 211 'bitselect' 'tmp_60' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_316_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_11, i32 63, i32 80" [top.cpp:92]   --->   Operation 212 'partselect' 'tmp_316_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.60ns)   --->   "%tmp_43 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_48_load_reload_read, i2 1, i24 %col_sum_bank_49_load_reload_read, i2 2, i24 %col_sum_bank_50_load_reload_read, i2 3, i24 %col_sum_bank_51_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 213 'sparsemux' 'tmp_43' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%shl_ln92_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_43, i16 0" [top.cpp:92]   --->   Operation 214 'bitconcatenate' 'shl_ln92_11' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln92_36 = sext i40 %shl_ln92_11" [top.cpp:92]   --->   Operation 215 'sext' 'sext_ln92_36' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (4.26ns)   --->   "%mul_ln92_12 = mul i81 %sext_ln92_36, i81 1099511758849" [top.cpp:92]   --->   Operation 216 'mul' 'mul_ln92_12' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_43, i32 23" [top.cpp:92]   --->   Operation 217 'bitselect' 'tmp_64' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_318_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_12, i32 63, i32 80" [top.cpp:92]   --->   Operation 218 'partselect' 'tmp_318_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.60ns)   --->   "%tmp_47 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_52_load_reload_read, i2 1, i24 %col_sum_bank_53_load_reload_read, i2 2, i24 %col_sum_bank_54_load_reload_read, i2 3, i24 %col_sum_bank_55_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 219 'sparsemux' 'tmp_47' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%shl_ln92_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_47, i16 0" [top.cpp:92]   --->   Operation 220 'bitconcatenate' 'shl_ln92_12' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln92_39 = sext i40 %shl_ln92_12" [top.cpp:92]   --->   Operation 221 'sext' 'sext_ln92_39' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (4.26ns)   --->   "%mul_ln92_13 = mul i81 %sext_ln92_39, i81 1099511758849" [top.cpp:92]   --->   Operation 222 'mul' 'mul_ln92_13' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_47, i32 23" [top.cpp:92]   --->   Operation 223 'bitselect' 'tmp_68' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_320_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_13, i32 63, i32 80" [top.cpp:92]   --->   Operation 224 'partselect' 'tmp_320_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.60ns)   --->   "%tmp_51 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_56_load_reload_read, i2 1, i24 %col_sum_bank_57_load_reload_read, i2 2, i24 %col_sum_bank_58_load_reload_read, i2 3, i24 %col_sum_bank_59_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 225 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln92_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_51, i16 0" [top.cpp:92]   --->   Operation 226 'bitconcatenate' 'shl_ln92_13' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln92_42 = sext i40 %shl_ln92_13" [top.cpp:92]   --->   Operation 227 'sext' 'sext_ln92_42' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (4.26ns)   --->   "%mul_ln92_14 = mul i81 %sext_ln92_42, i81 1099511758849" [top.cpp:92]   --->   Operation 228 'mul' 'mul_ln92_14' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_51, i32 23" [top.cpp:92]   --->   Operation 229 'bitselect' 'tmp_72' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_322_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_14, i32 63, i32 80" [top.cpp:92]   --->   Operation 230 'partselect' 'tmp_322_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.60ns)   --->   "%tmp_55 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.4i24.i24.i2, i2 0, i24 %col_sum_bank_60_load_reload_read, i2 1, i24 %col_sum_bank_61_load_reload_read, i2 2, i24 %col_sum_bank_62_load_reload_read, i2 3, i24 %col_sum_bank_63_load_reload_read, i24 0, i2 %trunc_ln88" [top.cpp:92]   --->   Operation 231 'sparsemux' 'tmp_55' <Predicate = (!icmp_ln88)> <Delay = 0.60> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln92_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i24.i16, i24 %tmp_55, i16 0" [top.cpp:92]   --->   Operation 232 'bitconcatenate' 'shl_ln92_14' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln92_45 = sext i40 %shl_ln92_14" [top.cpp:92]   --->   Operation 233 'sext' 'sext_ln92_45' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (4.26ns)   --->   "%mul_ln92_15 = mul i81 %sext_ln92_45, i81 1099511758849" [top.cpp:92]   --->   Operation 234 'mul' 'mul_ln92_15' <Predicate = (!icmp_ln88)> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %tmp_55, i32 23" [top.cpp:92]   --->   Operation 235 'bitselect' 'tmp_76' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_324_cast1 = partselect i18 @_ssdm_op_PartSelect.i18.i81.i32.i32, i81 %mul_ln92_15, i32 63, i32 80" [top.cpp:92]   --->   Operation 236 'partselect' 'tmp_324_cast1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.62ns)   --->   "%switch_ln92 = switch i2 %trunc_ln88, void %arrayidx815.15.case.3, i2 0, void %arrayidx815.15.case.0, i2 1, void %arrayidx815.15.case.1, i2 2, void %VITIS_LOOP_90_8.split.arrayidx815.15.exit_crit_edge" [top.cpp:92]   --->   Operation 237 'switch' 'switch_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.62>
ST_1 : Operation 238 [1/1] (0.48ns)   --->   "%store_ln88 = store i3 %add_ln88, i3 %b" [top.cpp:88]   --->   Operation 238 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.48>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln88 = br void %VITIS_LOOP_90_8" [top.cpp:88]   --->   Operation 239 'br' 'br_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%scale_bank_load = load i24 %scale_bank"   --->   Operation 647 'load' 'scale_bank_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%scale_bank_1_load = load i24 %scale_bank_1"   --->   Operation 648 'load' 'scale_bank_1_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%scale_bank_2_load = load i24 %scale_bank_2"   --->   Operation 649 'load' 'scale_bank_2_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%scale_bank_3_load = load i24 %scale_bank_3"   --->   Operation 650 'load' 'scale_bank_3_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%scale_bank_4_load = load i24 %scale_bank_4"   --->   Operation 651 'load' 'scale_bank_4_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%scale_bank_5_load = load i24 %scale_bank_5"   --->   Operation 652 'load' 'scale_bank_5_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%scale_bank_6_load = load i24 %scale_bank_6"   --->   Operation 653 'load' 'scale_bank_6_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%scale_bank_7_load = load i24 %scale_bank_7"   --->   Operation 654 'load' 'scale_bank_7_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%scale_bank_8_load = load i24 %scale_bank_8"   --->   Operation 655 'load' 'scale_bank_8_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%scale_bank_9_load = load i24 %scale_bank_9"   --->   Operation 656 'load' 'scale_bank_9_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%scale_bank_10_load = load i24 %scale_bank_10"   --->   Operation 657 'load' 'scale_bank_10_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%scale_bank_11_load = load i24 %scale_bank_11"   --->   Operation 658 'load' 'scale_bank_11_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%scale_bank_12_load = load i24 %scale_bank_12"   --->   Operation 659 'load' 'scale_bank_12_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%scale_bank_13_load = load i24 %scale_bank_13"   --->   Operation 660 'load' 'scale_bank_13_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%scale_bank_14_load = load i24 %scale_bank_14"   --->   Operation 661 'load' 'scale_bank_14_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%scale_bank_15_load = load i24 %scale_bank_15"   --->   Operation 662 'load' 'scale_bank_15_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%scale_bank_16_load = load i24 %scale_bank_16"   --->   Operation 663 'load' 'scale_bank_16_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%scale_bank_17_load = load i24 %scale_bank_17"   --->   Operation 664 'load' 'scale_bank_17_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%scale_bank_18_load = load i24 %scale_bank_18"   --->   Operation 665 'load' 'scale_bank_18_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%scale_bank_19_load = load i24 %scale_bank_19"   --->   Operation 666 'load' 'scale_bank_19_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%scale_bank_20_load = load i24 %scale_bank_20"   --->   Operation 667 'load' 'scale_bank_20_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%scale_bank_21_load = load i24 %scale_bank_21"   --->   Operation 668 'load' 'scale_bank_21_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%scale_bank_22_load = load i24 %scale_bank_22"   --->   Operation 669 'load' 'scale_bank_22_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%scale_bank_23_load = load i24 %scale_bank_23"   --->   Operation 670 'load' 'scale_bank_23_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%scale_bank_24_load = load i24 %scale_bank_24"   --->   Operation 671 'load' 'scale_bank_24_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%scale_bank_25_load = load i24 %scale_bank_25"   --->   Operation 672 'load' 'scale_bank_25_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%scale_bank_26_load = load i24 %scale_bank_26"   --->   Operation 673 'load' 'scale_bank_26_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%scale_bank_27_load = load i24 %scale_bank_27"   --->   Operation 674 'load' 'scale_bank_27_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%scale_bank_28_load = load i24 %scale_bank_28"   --->   Operation 675 'load' 'scale_bank_28_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%scale_bank_29_load = load i24 %scale_bank_29"   --->   Operation 676 'load' 'scale_bank_29_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%scale_bank_30_load = load i24 %scale_bank_30"   --->   Operation 677 'load' 'scale_bank_30_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%scale_bank_31_load = load i24 %scale_bank_31"   --->   Operation 678 'load' 'scale_bank_31_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%scale_bank_32_load = load i24 %scale_bank_32"   --->   Operation 679 'load' 'scale_bank_32_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%scale_bank_33_load = load i24 %scale_bank_33"   --->   Operation 680 'load' 'scale_bank_33_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%scale_bank_34_load = load i24 %scale_bank_34"   --->   Operation 681 'load' 'scale_bank_34_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%scale_bank_35_load = load i24 %scale_bank_35"   --->   Operation 682 'load' 'scale_bank_35_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%scale_bank_36_load = load i24 %scale_bank_36"   --->   Operation 683 'load' 'scale_bank_36_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%scale_bank_37_load = load i24 %scale_bank_37"   --->   Operation 684 'load' 'scale_bank_37_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%scale_bank_38_load = load i24 %scale_bank_38"   --->   Operation 685 'load' 'scale_bank_38_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%scale_bank_39_load = load i24 %scale_bank_39"   --->   Operation 686 'load' 'scale_bank_39_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%scale_bank_40_load = load i24 %scale_bank_40"   --->   Operation 687 'load' 'scale_bank_40_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%scale_bank_41_load = load i24 %scale_bank_41"   --->   Operation 688 'load' 'scale_bank_41_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%scale_bank_42_load = load i24 %scale_bank_42"   --->   Operation 689 'load' 'scale_bank_42_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%scale_bank_43_load = load i24 %scale_bank_43"   --->   Operation 690 'load' 'scale_bank_43_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%scale_bank_44_load = load i24 %scale_bank_44"   --->   Operation 691 'load' 'scale_bank_44_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%scale_bank_45_load = load i24 %scale_bank_45"   --->   Operation 692 'load' 'scale_bank_45_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%scale_bank_46_load = load i24 %scale_bank_46"   --->   Operation 693 'load' 'scale_bank_46_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%scale_bank_47_load = load i24 %scale_bank_47"   --->   Operation 694 'load' 'scale_bank_47_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%scale_bank_48_load = load i24 %scale_bank_48"   --->   Operation 695 'load' 'scale_bank_48_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%scale_bank_49_load = load i24 %scale_bank_49"   --->   Operation 696 'load' 'scale_bank_49_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%scale_bank_50_load = load i24 %scale_bank_50"   --->   Operation 697 'load' 'scale_bank_50_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%scale_bank_51_load = load i24 %scale_bank_51"   --->   Operation 698 'load' 'scale_bank_51_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%scale_bank_52_load = load i24 %scale_bank_52"   --->   Operation 699 'load' 'scale_bank_52_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%scale_bank_53_load = load i24 %scale_bank_53"   --->   Operation 700 'load' 'scale_bank_53_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%scale_bank_54_load = load i24 %scale_bank_54"   --->   Operation 701 'load' 'scale_bank_54_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%scale_bank_55_load = load i24 %scale_bank_55"   --->   Operation 702 'load' 'scale_bank_55_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%scale_bank_56_load = load i24 %scale_bank_56"   --->   Operation 703 'load' 'scale_bank_56_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%scale_bank_57_load = load i24 %scale_bank_57"   --->   Operation 704 'load' 'scale_bank_57_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%scale_bank_58_load = load i24 %scale_bank_58"   --->   Operation 705 'load' 'scale_bank_58_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.00ns)   --->   "%scale_bank_59_load = load i24 %scale_bank_59"   --->   Operation 706 'load' 'scale_bank_59_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%scale_bank_60_load = load i24 %scale_bank_60"   --->   Operation 707 'load' 'scale_bank_60_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%scale_bank_61_load = load i24 %scale_bank_61"   --->   Operation 708 'load' 'scale_bank_61_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%scale_bank_62_load = load i24 %scale_bank_62"   --->   Operation 709 'load' 'scale_bank_62_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%scale_bank_63_load = load i24 %scale_bank_63"   --->   Operation 710 'load' 'scale_bank_63_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_63_out, i24 %scale_bank_63_load"   --->   Operation 711 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_62_out, i24 %scale_bank_62_load"   --->   Operation 712 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_61_out, i24 %scale_bank_61_load"   --->   Operation 713 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_60_out, i24 %scale_bank_60_load"   --->   Operation 714 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_59_out, i24 %scale_bank_59_load"   --->   Operation 715 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_58_out, i24 %scale_bank_58_load"   --->   Operation 716 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_57_out, i24 %scale_bank_57_load"   --->   Operation 717 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_56_out, i24 %scale_bank_56_load"   --->   Operation 718 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_55_out, i24 %scale_bank_55_load"   --->   Operation 719 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_54_out, i24 %scale_bank_54_load"   --->   Operation 720 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_53_out, i24 %scale_bank_53_load"   --->   Operation 721 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_52_out, i24 %scale_bank_52_load"   --->   Operation 722 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_51_out, i24 %scale_bank_51_load"   --->   Operation 723 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_50_out, i24 %scale_bank_50_load"   --->   Operation 724 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_49_out, i24 %scale_bank_49_load"   --->   Operation 725 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_48_out, i24 %scale_bank_48_load"   --->   Operation 726 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_47_out, i24 %scale_bank_47_load"   --->   Operation 727 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_46_out, i24 %scale_bank_46_load"   --->   Operation 728 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_45_out, i24 %scale_bank_45_load"   --->   Operation 729 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_44_out, i24 %scale_bank_44_load"   --->   Operation 730 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_43_out, i24 %scale_bank_43_load"   --->   Operation 731 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_42_out, i24 %scale_bank_42_load"   --->   Operation 732 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_41_out, i24 %scale_bank_41_load"   --->   Operation 733 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_40_out, i24 %scale_bank_40_load"   --->   Operation 734 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_39_out, i24 %scale_bank_39_load"   --->   Operation 735 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 736 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_38_out, i24 %scale_bank_38_load"   --->   Operation 736 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_37_out, i24 %scale_bank_37_load"   --->   Operation 737 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_36_out, i24 %scale_bank_36_load"   --->   Operation 738 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_35_out, i24 %scale_bank_35_load"   --->   Operation 739 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_34_out, i24 %scale_bank_34_load"   --->   Operation 740 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_33_out, i24 %scale_bank_33_load"   --->   Operation 741 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_32_out, i24 %scale_bank_32_load"   --->   Operation 742 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_31_out, i24 %scale_bank_31_load"   --->   Operation 743 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_30_out, i24 %scale_bank_30_load"   --->   Operation 744 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_29_out, i24 %scale_bank_29_load"   --->   Operation 745 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_28_out, i24 %scale_bank_28_load"   --->   Operation 746 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_27_out, i24 %scale_bank_27_load"   --->   Operation 747 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_26_out, i24 %scale_bank_26_load"   --->   Operation 748 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_25_out, i24 %scale_bank_25_load"   --->   Operation 749 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_24_out, i24 %scale_bank_24_load"   --->   Operation 750 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_23_out, i24 %scale_bank_23_load"   --->   Operation 751 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_22_out, i24 %scale_bank_22_load"   --->   Operation 752 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_21_out, i24 %scale_bank_21_load"   --->   Operation 753 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_20_out, i24 %scale_bank_20_load"   --->   Operation 754 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_19_out, i24 %scale_bank_19_load"   --->   Operation 755 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_18_out, i24 %scale_bank_18_load"   --->   Operation 756 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_17_out, i24 %scale_bank_17_load"   --->   Operation 757 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_16_out, i24 %scale_bank_16_load"   --->   Operation 758 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_15_out, i24 %scale_bank_15_load"   --->   Operation 759 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_14_out, i24 %scale_bank_14_load"   --->   Operation 760 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_13_out, i24 %scale_bank_13_load"   --->   Operation 761 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_12_out, i24 %scale_bank_12_load"   --->   Operation 762 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_11_out, i24 %scale_bank_11_load"   --->   Operation 763 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_10_out, i24 %scale_bank_10_load"   --->   Operation 764 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_9_out, i24 %scale_bank_9_load"   --->   Operation 765 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_8_out, i24 %scale_bank_8_load"   --->   Operation 766 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_7_out, i24 %scale_bank_7_load"   --->   Operation 767 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_6_out, i24 %scale_bank_6_load"   --->   Operation 768 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_5_out, i24 %scale_bank_5_load"   --->   Operation 769 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_4_out, i24 %scale_bank_4_load"   --->   Operation 770 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_3_out, i24 %scale_bank_3_load"   --->   Operation 771 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_2_out, i24 %scale_bank_2_load"   --->   Operation 772 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_1_out, i24 %scale_bank_1_load"   --->   Operation 773 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %scale_bank_out, i24 %scale_bank_load"   --->   Operation 774 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 775 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.75>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [top.cpp:89]   --->   Operation 240 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%speclooptripcount_ln37 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [top.cpp:37]   --->   Operation 241 'speclooptripcount' 'speclooptripcount_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [top.cpp:88]   --->   Operation 242 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (1.53ns)   --->   "%sub_ln92 = sub i81 0, i81 %mul_ln92" [top.cpp:92]   --->   Operation 243 'sub' 'sub_ln92' <Predicate = (tmp_1)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_1)   --->   "%tmp_293_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92, i32 63, i32 79" [top.cpp:92]   --->   Operation 244 'partselect' 'tmp_293_cast' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_1)   --->   "%tmp_294_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92, i32 63, i32 79" [top.cpp:92]   --->   Operation 245 'partselect' 'tmp_294_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_1)   --->   "%select_ln92_1 = select i1 %tmp_1, i17 %tmp_293_cast, i17 %tmp_294_cast" [top.cpp:92]   --->   Operation 246 'select' 'select_ln92_1' <Predicate = (tmp_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_1)   --->   "%zext_ln92 = zext i17 %select_ln92_1" [top.cpp:92]   --->   Operation 247 'zext' 'zext_ln92' <Predicate = (tmp_1)> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_1 = sub i18 0, i18 %zext_ln92" [top.cpp:92]   --->   Operation 248 'sub' 'sub_ln92_1' <Predicate = (tmp_1)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.42ns)   --->   "%select_ln92_3 = select i1 %tmp_1, i18 %sub_ln92_1, i18 %tmp_294_cast1" [top.cpp:92]   --->   Operation 249 'select' 'select_ln92_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln92_1 = sext i18 %select_ln92_3" [top.cpp:92]   --->   Operation 250 'sext' 'sext_ln92_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_1, i32 39" [top.cpp:92]   --->   Operation 251 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_64)   --->   "%sext_ln92_2 = sext i18 %select_ln92_3" [top.cpp:92]   --->   Operation 252 'sext' 'sext_ln92_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_1, i32 23" [top.cpp:92]   --->   Operation 253 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_3, i32 17" [top.cpp:92]   --->   Operation 254 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%or_ln92 = or i1 %tmp_3, i1 %tmp_5" [top.cpp:92]   --->   Operation 255 'or' 'or_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln92)   --->   "%xor_ln92 = xor i1 %tmp_2, i1 1" [top.cpp:92]   --->   Operation 256 'xor' 'xor_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92 = and i1 %or_ln92, i1 %xor_ln92" [top.cpp:92]   --->   Operation 257 'and' 'and_ln92' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_64)   --->   "%and_ln92_32 = and i1 %tmp_5, i1 %tmp_3" [top.cpp:92]   --->   Operation 258 'and' 'and_ln92_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_64)   --->   "%xor_ln92_1 = xor i1 %and_ln92_32, i1 1" [top.cpp:92]   --->   Operation 259 'xor' 'xor_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_64)   --->   "%and_ln92_1 = and i1 %tmp_2, i1 %xor_ln92_1" [top.cpp:92]   --->   Operation 260 'and' 'and_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_64)   --->   "%select_ln92 = select i1 %and_ln92, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 261 'select' 'select_ln92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_64)   --->   "%or_ln92_1 = or i1 %and_ln92, i1 %and_ln92_1" [top.cpp:92]   --->   Operation 262 'or' 'or_ln92_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_64 = select i1 %or_ln92_1, i24 %select_ln92, i24 %sext_ln92_2" [top.cpp:92]   --->   Operation 263 'select' 'scale_bank_64' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (1.53ns)   --->   "%sub_ln92_2 = sub i81 0, i81 %mul_ln92_1" [top.cpp:92]   --->   Operation 264 'sub' 'sub_ln92_2' <Predicate = (tmp_6)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_3)   --->   "%tmp_295_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_2, i32 63, i32 79" [top.cpp:92]   --->   Operation 265 'partselect' 'tmp_295_cast' <Predicate = (tmp_6)> <Delay = 0.00>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_3)   --->   "%tmp_296_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_1, i32 63, i32 79" [top.cpp:92]   --->   Operation 266 'partselect' 'tmp_296_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_3)   --->   "%select_ln92_7 = select i1 %tmp_6, i17 %tmp_295_cast, i17 %tmp_296_cast" [top.cpp:92]   --->   Operation 267 'select' 'select_ln92_7' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_3)   --->   "%zext_ln92_1 = zext i17 %select_ln92_7" [top.cpp:92]   --->   Operation 268 'zext' 'zext_ln92_1' <Predicate = (tmp_6)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_3 = sub i18 0, i18 %zext_ln92_1" [top.cpp:92]   --->   Operation 269 'sub' 'sub_ln92_3' <Predicate = (tmp_6)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.42ns)   --->   "%select_ln92_9 = select i1 %tmp_6, i18 %sub_ln92_3, i18 %tmp_296_cast2" [top.cpp:92]   --->   Operation 270 'select' 'select_ln92_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln92_4 = sext i18 %select_ln92_9" [top.cpp:92]   --->   Operation 271 'sext' 'sext_ln92_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_4, i32 39" [top.cpp:92]   --->   Operation 272 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_65)   --->   "%sext_ln92_5 = sext i18 %select_ln92_9" [top.cpp:92]   --->   Operation 273 'sext' 'sext_ln92_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_4, i32 23" [top.cpp:92]   --->   Operation 274 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_9, i32 17" [top.cpp:92]   --->   Operation 275 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_2)   --->   "%or_ln92_2 = or i1 %tmp_9, i1 %tmp_10" [top.cpp:92]   --->   Operation 276 'or' 'or_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_2)   --->   "%xor_ln92_2 = xor i1 %tmp_7, i1 1" [top.cpp:92]   --->   Operation 277 'xor' 'xor_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_2 = and i1 %or_ln92_2, i1 %xor_ln92_2" [top.cpp:92]   --->   Operation 278 'and' 'and_ln92_2' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_65)   --->   "%and_ln92_33 = and i1 %tmp_10, i1 %tmp_9" [top.cpp:92]   --->   Operation 279 'and' 'and_ln92_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_65)   --->   "%xor_ln92_3 = xor i1 %and_ln92_33, i1 1" [top.cpp:92]   --->   Operation 280 'xor' 'xor_ln92_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_65)   --->   "%and_ln92_3 = and i1 %tmp_7, i1 %xor_ln92_3" [top.cpp:92]   --->   Operation 281 'and' 'and_ln92_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_65)   --->   "%select_ln92_2 = select i1 %and_ln92_2, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 282 'select' 'select_ln92_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_65)   --->   "%or_ln92_3 = or i1 %and_ln92_2, i1 %and_ln92_3" [top.cpp:92]   --->   Operation 283 'or' 'or_ln92_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_65 = select i1 %or_ln92_3, i24 %select_ln92_2, i24 %sext_ln92_5" [top.cpp:92]   --->   Operation 284 'select' 'scale_bank_65' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (1.53ns)   --->   "%sub_ln92_4 = sub i81 0, i81 %mul_ln92_2" [top.cpp:92]   --->   Operation 285 'sub' 'sub_ln92_4' <Predicate = (tmp_12)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_5)   --->   "%tmp_297_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_4, i32 63, i32 79" [top.cpp:92]   --->   Operation 286 'partselect' 'tmp_297_cast' <Predicate = (tmp_12)> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_5)   --->   "%tmp_298_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_2, i32 63, i32 79" [top.cpp:92]   --->   Operation 287 'partselect' 'tmp_298_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_5)   --->   "%select_ln92_13 = select i1 %tmp_12, i17 %tmp_297_cast, i17 %tmp_298_cast" [top.cpp:92]   --->   Operation 288 'select' 'select_ln92_13' <Predicate = (tmp_12)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_5)   --->   "%zext_ln92_2 = zext i17 %select_ln92_13" [top.cpp:92]   --->   Operation 289 'zext' 'zext_ln92_2' <Predicate = (tmp_12)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_5 = sub i18 0, i18 %zext_ln92_2" [top.cpp:92]   --->   Operation 290 'sub' 'sub_ln92_5' <Predicate = (tmp_12)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.42ns)   --->   "%select_ln92_15 = select i1 %tmp_12, i18 %sub_ln92_5, i18 %tmp_298_cast3" [top.cpp:92]   --->   Operation 291 'select' 'select_ln92_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln92_7 = sext i18 %select_ln92_15" [top.cpp:92]   --->   Operation 292 'sext' 'sext_ln92_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_7, i32 39" [top.cpp:92]   --->   Operation 293 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_66)   --->   "%sext_ln92_8 = sext i18 %select_ln92_15" [top.cpp:92]   --->   Operation 294 'sext' 'sext_ln92_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_7, i32 23" [top.cpp:92]   --->   Operation 295 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_15, i32 17" [top.cpp:92]   --->   Operation 296 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_4)   --->   "%or_ln92_4 = or i1 %tmp_14, i1 %tmp_16" [top.cpp:92]   --->   Operation 297 'or' 'or_ln92_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_4)   --->   "%xor_ln92_4 = xor i1 %tmp_13, i1 1" [top.cpp:92]   --->   Operation 298 'xor' 'xor_ln92_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_4 = and i1 %or_ln92_4, i1 %xor_ln92_4" [top.cpp:92]   --->   Operation 299 'and' 'and_ln92_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_66)   --->   "%and_ln92_34 = and i1 %tmp_16, i1 %tmp_14" [top.cpp:92]   --->   Operation 300 'and' 'and_ln92_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_66)   --->   "%xor_ln92_5 = xor i1 %and_ln92_34, i1 1" [top.cpp:92]   --->   Operation 301 'xor' 'xor_ln92_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_66)   --->   "%and_ln92_5 = and i1 %tmp_13, i1 %xor_ln92_5" [top.cpp:92]   --->   Operation 302 'and' 'and_ln92_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_66)   --->   "%select_ln92_4 = select i1 %and_ln92_4, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 303 'select' 'select_ln92_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_66)   --->   "%or_ln92_5 = or i1 %and_ln92_4, i1 %and_ln92_5" [top.cpp:92]   --->   Operation 304 'or' 'or_ln92_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_66 = select i1 %or_ln92_5, i24 %select_ln92_4, i24 %sext_ln92_8" [top.cpp:92]   --->   Operation 305 'select' 'scale_bank_66' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (1.53ns)   --->   "%sub_ln92_6 = sub i81 0, i81 %mul_ln92_3" [top.cpp:92]   --->   Operation 306 'sub' 'sub_ln92_6' <Predicate = (tmp_17)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_7)   --->   "%tmp_299_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_6, i32 63, i32 79" [top.cpp:92]   --->   Operation 307 'partselect' 'tmp_299_cast' <Predicate = (tmp_17)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_7)   --->   "%tmp_300_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_3, i32 63, i32 79" [top.cpp:92]   --->   Operation 308 'partselect' 'tmp_300_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_7)   --->   "%select_ln92_19 = select i1 %tmp_17, i17 %tmp_299_cast, i17 %tmp_300_cast" [top.cpp:92]   --->   Operation 309 'select' 'select_ln92_19' <Predicate = (tmp_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_7)   --->   "%zext_ln92_3 = zext i17 %select_ln92_19" [top.cpp:92]   --->   Operation 310 'zext' 'zext_ln92_3' <Predicate = (tmp_17)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_7 = sub i18 0, i18 %zext_ln92_3" [top.cpp:92]   --->   Operation 311 'sub' 'sub_ln92_7' <Predicate = (tmp_17)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.42ns)   --->   "%select_ln92_21 = select i1 %tmp_17, i18 %sub_ln92_7, i18 %tmp_300_cast4" [top.cpp:92]   --->   Operation 312 'select' 'select_ln92_21' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln92_10 = sext i18 %select_ln92_21" [top.cpp:92]   --->   Operation 313 'sext' 'sext_ln92_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_10, i32 39" [top.cpp:92]   --->   Operation 314 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_67)   --->   "%sext_ln92_11 = sext i18 %select_ln92_21" [top.cpp:92]   --->   Operation 315 'sext' 'sext_ln92_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_10, i32 23" [top.cpp:92]   --->   Operation 316 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_21, i32 17" [top.cpp:92]   --->   Operation 317 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_6)   --->   "%or_ln92_6 = or i1 %tmp_20, i1 %tmp_21" [top.cpp:92]   --->   Operation 318 'or' 'or_ln92_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_6)   --->   "%xor_ln92_6 = xor i1 %tmp_18, i1 1" [top.cpp:92]   --->   Operation 319 'xor' 'xor_ln92_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_6 = and i1 %or_ln92_6, i1 %xor_ln92_6" [top.cpp:92]   --->   Operation 320 'and' 'and_ln92_6' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_67)   --->   "%and_ln92_35 = and i1 %tmp_21, i1 %tmp_20" [top.cpp:92]   --->   Operation 321 'and' 'and_ln92_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_67)   --->   "%xor_ln92_7 = xor i1 %and_ln92_35, i1 1" [top.cpp:92]   --->   Operation 322 'xor' 'xor_ln92_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_67)   --->   "%and_ln92_7 = and i1 %tmp_18, i1 %xor_ln92_7" [top.cpp:92]   --->   Operation 323 'and' 'and_ln92_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_67)   --->   "%select_ln92_6 = select i1 %and_ln92_6, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 324 'select' 'select_ln92_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_67)   --->   "%or_ln92_7 = or i1 %and_ln92_6, i1 %and_ln92_7" [top.cpp:92]   --->   Operation 325 'or' 'or_ln92_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_67 = select i1 %or_ln92_7, i24 %select_ln92_6, i24 %sext_ln92_11" [top.cpp:92]   --->   Operation 326 'select' 'scale_bank_67' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (1.53ns)   --->   "%sub_ln92_8 = sub i81 0, i81 %mul_ln92_4" [top.cpp:92]   --->   Operation 327 'sub' 'sub_ln92_8' <Predicate = (tmp_22)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_9)   --->   "%tmp_301_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_8, i32 63, i32 79" [top.cpp:92]   --->   Operation 328 'partselect' 'tmp_301_cast' <Predicate = (tmp_22)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_9)   --->   "%tmp_302_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_4, i32 63, i32 79" [top.cpp:92]   --->   Operation 329 'partselect' 'tmp_302_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_9)   --->   "%select_ln92_25 = select i1 %tmp_22, i17 %tmp_301_cast, i17 %tmp_302_cast" [top.cpp:92]   --->   Operation 330 'select' 'select_ln92_25' <Predicate = (tmp_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_9)   --->   "%zext_ln92_4 = zext i17 %select_ln92_25" [top.cpp:92]   --->   Operation 331 'zext' 'zext_ln92_4' <Predicate = (tmp_22)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_9 = sub i18 0, i18 %zext_ln92_4" [top.cpp:92]   --->   Operation 332 'sub' 'sub_ln92_9' <Predicate = (tmp_22)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.42ns)   --->   "%select_ln92_27 = select i1 %tmp_22, i18 %sub_ln92_9, i18 %tmp_302_cast5" [top.cpp:92]   --->   Operation 333 'select' 'select_ln92_27' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln92_13 = sext i18 %select_ln92_27" [top.cpp:92]   --->   Operation 334 'sext' 'sext_ln92_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_13, i32 39" [top.cpp:92]   --->   Operation 335 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_68)   --->   "%sext_ln92_14 = sext i18 %select_ln92_27" [top.cpp:92]   --->   Operation 336 'sext' 'sext_ln92_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_13, i32 23" [top.cpp:92]   --->   Operation 337 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_27, i32 17" [top.cpp:92]   --->   Operation 338 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_8)   --->   "%or_ln92_8 = or i1 %tmp_25, i1 %tmp_26" [top.cpp:92]   --->   Operation 339 'or' 'or_ln92_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_8)   --->   "%xor_ln92_8 = xor i1 %tmp_24, i1 1" [top.cpp:92]   --->   Operation 340 'xor' 'xor_ln92_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_8 = and i1 %or_ln92_8, i1 %xor_ln92_8" [top.cpp:92]   --->   Operation 341 'and' 'and_ln92_8' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_68)   --->   "%and_ln92_36 = and i1 %tmp_26, i1 %tmp_25" [top.cpp:92]   --->   Operation 342 'and' 'and_ln92_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_68)   --->   "%xor_ln92_9 = xor i1 %and_ln92_36, i1 1" [top.cpp:92]   --->   Operation 343 'xor' 'xor_ln92_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_68)   --->   "%and_ln92_9 = and i1 %tmp_24, i1 %xor_ln92_9" [top.cpp:92]   --->   Operation 344 'and' 'and_ln92_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_68)   --->   "%select_ln92_8 = select i1 %and_ln92_8, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 345 'select' 'select_ln92_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_68)   --->   "%or_ln92_9 = or i1 %and_ln92_8, i1 %and_ln92_9" [top.cpp:92]   --->   Operation 346 'or' 'or_ln92_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_68 = select i1 %or_ln92_9, i24 %select_ln92_8, i24 %sext_ln92_14" [top.cpp:92]   --->   Operation 347 'select' 'scale_bank_68' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (1.53ns)   --->   "%sub_ln92_10 = sub i81 0, i81 %mul_ln92_5" [top.cpp:92]   --->   Operation 348 'sub' 'sub_ln92_10' <Predicate = (tmp_28)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_11)   --->   "%tmp_303_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_10, i32 63, i32 79" [top.cpp:92]   --->   Operation 349 'partselect' 'tmp_303_cast' <Predicate = (tmp_28)> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_11)   --->   "%tmp_304_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_5, i32 63, i32 79" [top.cpp:92]   --->   Operation 350 'partselect' 'tmp_304_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_11)   --->   "%select_ln92_31 = select i1 %tmp_28, i17 %tmp_303_cast, i17 %tmp_304_cast" [top.cpp:92]   --->   Operation 351 'select' 'select_ln92_31' <Predicate = (tmp_28)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_11)   --->   "%zext_ln92_5 = zext i17 %select_ln92_31" [top.cpp:92]   --->   Operation 352 'zext' 'zext_ln92_5' <Predicate = (tmp_28)> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_11 = sub i18 0, i18 %zext_ln92_5" [top.cpp:92]   --->   Operation 353 'sub' 'sub_ln92_11' <Predicate = (tmp_28)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.42ns)   --->   "%select_ln92_32 = select i1 %tmp_28, i18 %sub_ln92_11, i18 %tmp_304_cast6" [top.cpp:92]   --->   Operation 354 'select' 'select_ln92_32' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln92_16 = sext i18 %select_ln92_32" [top.cpp:92]   --->   Operation 355 'sext' 'sext_ln92_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_16, i32 39" [top.cpp:92]   --->   Operation 356 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_69)   --->   "%sext_ln92_17 = sext i18 %select_ln92_32" [top.cpp:92]   --->   Operation 357 'sext' 'sext_ln92_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_16, i32 23" [top.cpp:92]   --->   Operation 358 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_32, i32 17" [top.cpp:92]   --->   Operation 359 'bitselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_10)   --->   "%or_ln92_10 = or i1 %tmp_30, i1 %tmp_32" [top.cpp:92]   --->   Operation 360 'or' 'or_ln92_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_10)   --->   "%xor_ln92_10 = xor i1 %tmp_29, i1 1" [top.cpp:92]   --->   Operation 361 'xor' 'xor_ln92_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_10 = and i1 %or_ln92_10, i1 %xor_ln92_10" [top.cpp:92]   --->   Operation 362 'and' 'and_ln92_10' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_69)   --->   "%and_ln92_37 = and i1 %tmp_32, i1 %tmp_30" [top.cpp:92]   --->   Operation 363 'and' 'and_ln92_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_69)   --->   "%xor_ln92_11 = xor i1 %and_ln92_37, i1 1" [top.cpp:92]   --->   Operation 364 'xor' 'xor_ln92_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_69)   --->   "%and_ln92_11 = and i1 %tmp_29, i1 %xor_ln92_11" [top.cpp:92]   --->   Operation 365 'and' 'and_ln92_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_69)   --->   "%select_ln92_10 = select i1 %and_ln92_10, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 366 'select' 'select_ln92_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_69)   --->   "%or_ln92_11 = or i1 %and_ln92_10, i1 %and_ln92_11" [top.cpp:92]   --->   Operation 367 'or' 'or_ln92_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_69 = select i1 %or_ln92_11, i24 %select_ln92_10, i24 %sext_ln92_17" [top.cpp:92]   --->   Operation 368 'select' 'scale_bank_69' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (1.53ns)   --->   "%sub_ln92_12 = sub i81 0, i81 %mul_ln92_6" [top.cpp:92]   --->   Operation 369 'sub' 'sub_ln92_12' <Predicate = (tmp_33)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_13)   --->   "%tmp_305_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_12, i32 63, i32 79" [top.cpp:92]   --->   Operation 370 'partselect' 'tmp_305_cast' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_13)   --->   "%tmp_306_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_6, i32 63, i32 79" [top.cpp:92]   --->   Operation 371 'partselect' 'tmp_306_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_13)   --->   "%select_ln92_34 = select i1 %tmp_33, i17 %tmp_305_cast, i17 %tmp_306_cast" [top.cpp:92]   --->   Operation 372 'select' 'select_ln92_34' <Predicate = (tmp_33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_13)   --->   "%zext_ln92_6 = zext i17 %select_ln92_34" [top.cpp:92]   --->   Operation 373 'zext' 'zext_ln92_6' <Predicate = (tmp_33)> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_13 = sub i18 0, i18 %zext_ln92_6" [top.cpp:92]   --->   Operation 374 'sub' 'sub_ln92_13' <Predicate = (tmp_33)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.42ns)   --->   "%select_ln92_35 = select i1 %tmp_33, i18 %sub_ln92_13, i18 %tmp_306_cast7" [top.cpp:92]   --->   Operation 375 'select' 'select_ln92_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln92_19 = sext i18 %select_ln92_35" [top.cpp:92]   --->   Operation 376 'sext' 'sext_ln92_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_19, i32 39" [top.cpp:92]   --->   Operation 377 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_70)   --->   "%sext_ln92_20 = sext i18 %select_ln92_35" [top.cpp:92]   --->   Operation 378 'sext' 'sext_ln92_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_19, i32 23" [top.cpp:92]   --->   Operation 379 'bitselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_35, i32 17" [top.cpp:92]   --->   Operation 380 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_12)   --->   "%or_ln92_12 = or i1 %tmp_36, i1 %tmp_37" [top.cpp:92]   --->   Operation 381 'or' 'or_ln92_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_12)   --->   "%xor_ln92_12 = xor i1 %tmp_34, i1 1" [top.cpp:92]   --->   Operation 382 'xor' 'xor_ln92_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_12 = and i1 %or_ln92_12, i1 %xor_ln92_12" [top.cpp:92]   --->   Operation 383 'and' 'and_ln92_12' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_70)   --->   "%and_ln92_38 = and i1 %tmp_37, i1 %tmp_36" [top.cpp:92]   --->   Operation 384 'and' 'and_ln92_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_70)   --->   "%xor_ln92_13 = xor i1 %and_ln92_38, i1 1" [top.cpp:92]   --->   Operation 385 'xor' 'xor_ln92_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_70)   --->   "%and_ln92_13 = and i1 %tmp_34, i1 %xor_ln92_13" [top.cpp:92]   --->   Operation 386 'and' 'and_ln92_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_70)   --->   "%select_ln92_12 = select i1 %and_ln92_12, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 387 'select' 'select_ln92_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_70)   --->   "%or_ln92_13 = or i1 %and_ln92_12, i1 %and_ln92_13" [top.cpp:92]   --->   Operation 388 'or' 'or_ln92_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_70 = select i1 %or_ln92_13, i24 %select_ln92_12, i24 %sext_ln92_20" [top.cpp:92]   --->   Operation 389 'select' 'scale_bank_70' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (1.53ns)   --->   "%sub_ln92_14 = sub i81 0, i81 %mul_ln92_7" [top.cpp:92]   --->   Operation 390 'sub' 'sub_ln92_14' <Predicate = (tmp_38)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_15)   --->   "%tmp_307_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_14, i32 63, i32 79" [top.cpp:92]   --->   Operation 391 'partselect' 'tmp_307_cast' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_15)   --->   "%tmp_308_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_7, i32 63, i32 79" [top.cpp:92]   --->   Operation 392 'partselect' 'tmp_308_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_15)   --->   "%select_ln92_37 = select i1 %tmp_38, i17 %tmp_307_cast, i17 %tmp_308_cast" [top.cpp:92]   --->   Operation 393 'select' 'select_ln92_37' <Predicate = (tmp_38)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_15)   --->   "%zext_ln92_7 = zext i17 %select_ln92_37" [top.cpp:92]   --->   Operation 394 'zext' 'zext_ln92_7' <Predicate = (tmp_38)> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_15 = sub i18 0, i18 %zext_ln92_7" [top.cpp:92]   --->   Operation 395 'sub' 'sub_ln92_15' <Predicate = (tmp_38)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.42ns)   --->   "%select_ln92_38 = select i1 %tmp_38, i18 %sub_ln92_15, i18 %tmp_308_cast8" [top.cpp:92]   --->   Operation 396 'select' 'select_ln92_38' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln92_22 = sext i18 %select_ln92_38" [top.cpp:92]   --->   Operation 397 'sext' 'sext_ln92_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_22, i32 39" [top.cpp:92]   --->   Operation 398 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_71)   --->   "%sext_ln92_23 = sext i18 %select_ln92_38" [top.cpp:92]   --->   Operation 399 'sext' 'sext_ln92_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_22, i32 23" [top.cpp:92]   --->   Operation 400 'bitselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_38, i32 17" [top.cpp:92]   --->   Operation 401 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_14)   --->   "%or_ln92_14 = or i1 %tmp_41, i1 %tmp_42" [top.cpp:92]   --->   Operation 402 'or' 'or_ln92_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_14)   --->   "%xor_ln92_14 = xor i1 %tmp_40, i1 1" [top.cpp:92]   --->   Operation 403 'xor' 'xor_ln92_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_14 = and i1 %or_ln92_14, i1 %xor_ln92_14" [top.cpp:92]   --->   Operation 404 'and' 'and_ln92_14' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_71)   --->   "%and_ln92_39 = and i1 %tmp_42, i1 %tmp_41" [top.cpp:92]   --->   Operation 405 'and' 'and_ln92_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_71)   --->   "%xor_ln92_15 = xor i1 %and_ln92_39, i1 1" [top.cpp:92]   --->   Operation 406 'xor' 'xor_ln92_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_71)   --->   "%and_ln92_15 = and i1 %tmp_40, i1 %xor_ln92_15" [top.cpp:92]   --->   Operation 407 'and' 'and_ln92_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_71)   --->   "%select_ln92_14 = select i1 %and_ln92_14, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 408 'select' 'select_ln92_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_71)   --->   "%or_ln92_15 = or i1 %and_ln92_14, i1 %and_ln92_15" [top.cpp:92]   --->   Operation 409 'or' 'or_ln92_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_71 = select i1 %or_ln92_15, i24 %select_ln92_14, i24 %sext_ln92_23" [top.cpp:92]   --->   Operation 410 'select' 'scale_bank_71' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (1.53ns)   --->   "%sub_ln92_16 = sub i81 0, i81 %mul_ln92_8" [top.cpp:92]   --->   Operation 411 'sub' 'sub_ln92_16' <Predicate = (tmp_44)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_17)   --->   "%tmp_309_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_16, i32 63, i32 79" [top.cpp:92]   --->   Operation 412 'partselect' 'tmp_309_cast' <Predicate = (tmp_44)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_17)   --->   "%tmp_310_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_8, i32 63, i32 79" [top.cpp:92]   --->   Operation 413 'partselect' 'tmp_310_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_17)   --->   "%select_ln92_40 = select i1 %tmp_44, i17 %tmp_309_cast, i17 %tmp_310_cast" [top.cpp:92]   --->   Operation 414 'select' 'select_ln92_40' <Predicate = (tmp_44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_17)   --->   "%zext_ln92_8 = zext i17 %select_ln92_40" [top.cpp:92]   --->   Operation 415 'zext' 'zext_ln92_8' <Predicate = (tmp_44)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_17 = sub i18 0, i18 %zext_ln92_8" [top.cpp:92]   --->   Operation 416 'sub' 'sub_ln92_17' <Predicate = (tmp_44)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.42ns)   --->   "%select_ln92_41 = select i1 %tmp_44, i18 %sub_ln92_17, i18 %tmp_310_cast9" [top.cpp:92]   --->   Operation 417 'select' 'select_ln92_41' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln92_25 = sext i18 %select_ln92_41" [top.cpp:92]   --->   Operation 418 'sext' 'sext_ln92_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_25, i32 39" [top.cpp:92]   --->   Operation 419 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_72)   --->   "%sext_ln92_26 = sext i18 %select_ln92_41" [top.cpp:92]   --->   Operation 420 'sext' 'sext_ln92_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_25, i32 23" [top.cpp:92]   --->   Operation 421 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_41, i32 17" [top.cpp:92]   --->   Operation 422 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_16)   --->   "%or_ln92_16 = or i1 %tmp_46, i1 %tmp_48" [top.cpp:92]   --->   Operation 423 'or' 'or_ln92_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_16)   --->   "%xor_ln92_16 = xor i1 %tmp_45, i1 1" [top.cpp:92]   --->   Operation 424 'xor' 'xor_ln92_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_16 = and i1 %or_ln92_16, i1 %xor_ln92_16" [top.cpp:92]   --->   Operation 425 'and' 'and_ln92_16' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_72)   --->   "%and_ln92_40 = and i1 %tmp_48, i1 %tmp_46" [top.cpp:92]   --->   Operation 426 'and' 'and_ln92_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_72)   --->   "%xor_ln92_17 = xor i1 %and_ln92_40, i1 1" [top.cpp:92]   --->   Operation 427 'xor' 'xor_ln92_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_72)   --->   "%and_ln92_17 = and i1 %tmp_45, i1 %xor_ln92_17" [top.cpp:92]   --->   Operation 428 'and' 'and_ln92_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_72)   --->   "%select_ln92_16 = select i1 %and_ln92_16, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 429 'select' 'select_ln92_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_72)   --->   "%or_ln92_17 = or i1 %and_ln92_16, i1 %and_ln92_17" [top.cpp:92]   --->   Operation 430 'or' 'or_ln92_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_72 = select i1 %or_ln92_17, i24 %select_ln92_16, i24 %sext_ln92_26" [top.cpp:92]   --->   Operation 431 'select' 'scale_bank_72' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (1.53ns)   --->   "%sub_ln92_18 = sub i81 0, i81 %mul_ln92_9" [top.cpp:92]   --->   Operation 432 'sub' 'sub_ln92_18' <Predicate = (tmp_49)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_19)   --->   "%tmp_311_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_18, i32 63, i32 79" [top.cpp:92]   --->   Operation 433 'partselect' 'tmp_311_cast' <Predicate = (tmp_49)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_19)   --->   "%tmp_312_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_9, i32 63, i32 79" [top.cpp:92]   --->   Operation 434 'partselect' 'tmp_312_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_19)   --->   "%select_ln92_43 = select i1 %tmp_49, i17 %tmp_311_cast, i17 %tmp_312_cast" [top.cpp:92]   --->   Operation 435 'select' 'select_ln92_43' <Predicate = (tmp_49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_19)   --->   "%zext_ln92_9 = zext i17 %select_ln92_43" [top.cpp:92]   --->   Operation 436 'zext' 'zext_ln92_9' <Predicate = (tmp_49)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_19 = sub i18 0, i18 %zext_ln92_9" [top.cpp:92]   --->   Operation 437 'sub' 'sub_ln92_19' <Predicate = (tmp_49)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.42ns)   --->   "%select_ln92_44 = select i1 %tmp_49, i18 %sub_ln92_19, i18 %tmp_312_cast1" [top.cpp:92]   --->   Operation 438 'select' 'select_ln92_44' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln92_28 = sext i18 %select_ln92_44" [top.cpp:92]   --->   Operation 439 'sext' 'sext_ln92_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_28, i32 39" [top.cpp:92]   --->   Operation 440 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_73)   --->   "%sext_ln92_29 = sext i18 %select_ln92_44" [top.cpp:92]   --->   Operation 441 'sext' 'sext_ln92_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_28, i32 23" [top.cpp:92]   --->   Operation 442 'bitselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_44, i32 17" [top.cpp:92]   --->   Operation 443 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_18)   --->   "%or_ln92_18 = or i1 %tmp_52, i1 %tmp_53" [top.cpp:92]   --->   Operation 444 'or' 'or_ln92_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_18)   --->   "%xor_ln92_18 = xor i1 %tmp_50, i1 1" [top.cpp:92]   --->   Operation 445 'xor' 'xor_ln92_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_18 = and i1 %or_ln92_18, i1 %xor_ln92_18" [top.cpp:92]   --->   Operation 446 'and' 'and_ln92_18' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_73)   --->   "%and_ln92_41 = and i1 %tmp_53, i1 %tmp_52" [top.cpp:92]   --->   Operation 447 'and' 'and_ln92_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_73)   --->   "%xor_ln92_19 = xor i1 %and_ln92_41, i1 1" [top.cpp:92]   --->   Operation 448 'xor' 'xor_ln92_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_73)   --->   "%and_ln92_19 = and i1 %tmp_50, i1 %xor_ln92_19" [top.cpp:92]   --->   Operation 449 'and' 'and_ln92_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_73)   --->   "%select_ln92_18 = select i1 %and_ln92_18, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 450 'select' 'select_ln92_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_73)   --->   "%or_ln92_19 = or i1 %and_ln92_18, i1 %and_ln92_19" [top.cpp:92]   --->   Operation 451 'or' 'or_ln92_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_73 = select i1 %or_ln92_19, i24 %select_ln92_18, i24 %sext_ln92_29" [top.cpp:92]   --->   Operation 452 'select' 'scale_bank_73' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (1.53ns)   --->   "%sub_ln92_20 = sub i81 0, i81 %mul_ln92_10" [top.cpp:92]   --->   Operation 453 'sub' 'sub_ln92_20' <Predicate = (tmp_54)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_21)   --->   "%tmp_313_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_20, i32 63, i32 79" [top.cpp:92]   --->   Operation 454 'partselect' 'tmp_313_cast' <Predicate = (tmp_54)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_21)   --->   "%tmp_314_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_10, i32 63, i32 79" [top.cpp:92]   --->   Operation 455 'partselect' 'tmp_314_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_21)   --->   "%select_ln92_46 = select i1 %tmp_54, i17 %tmp_313_cast, i17 %tmp_314_cast" [top.cpp:92]   --->   Operation 456 'select' 'select_ln92_46' <Predicate = (tmp_54)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_21)   --->   "%zext_ln92_10 = zext i17 %select_ln92_46" [top.cpp:92]   --->   Operation 457 'zext' 'zext_ln92_10' <Predicate = (tmp_54)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_21 = sub i18 0, i18 %zext_ln92_10" [top.cpp:92]   --->   Operation 458 'sub' 'sub_ln92_21' <Predicate = (tmp_54)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.42ns)   --->   "%select_ln92_47 = select i1 %tmp_54, i18 %sub_ln92_21, i18 %tmp_314_cast1" [top.cpp:92]   --->   Operation 459 'select' 'select_ln92_47' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln92_31 = sext i18 %select_ln92_47" [top.cpp:92]   --->   Operation 460 'sext' 'sext_ln92_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_31, i32 39" [top.cpp:92]   --->   Operation 461 'bitselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_74)   --->   "%sext_ln92_32 = sext i18 %select_ln92_47" [top.cpp:92]   --->   Operation 462 'sext' 'sext_ln92_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_31, i32 23" [top.cpp:92]   --->   Operation 463 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_47, i32 17" [top.cpp:92]   --->   Operation 464 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_20)   --->   "%or_ln92_20 = or i1 %tmp_57, i1 %tmp_58" [top.cpp:92]   --->   Operation 465 'or' 'or_ln92_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_20)   --->   "%xor_ln92_20 = xor i1 %tmp_56, i1 1" [top.cpp:92]   --->   Operation 466 'xor' 'xor_ln92_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_20 = and i1 %or_ln92_20, i1 %xor_ln92_20" [top.cpp:92]   --->   Operation 467 'and' 'and_ln92_20' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_74)   --->   "%and_ln92_42 = and i1 %tmp_58, i1 %tmp_57" [top.cpp:92]   --->   Operation 468 'and' 'and_ln92_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_74)   --->   "%xor_ln92_21 = xor i1 %and_ln92_42, i1 1" [top.cpp:92]   --->   Operation 469 'xor' 'xor_ln92_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_74)   --->   "%and_ln92_21 = and i1 %tmp_56, i1 %xor_ln92_21" [top.cpp:92]   --->   Operation 470 'and' 'and_ln92_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_74)   --->   "%select_ln92_20 = select i1 %and_ln92_20, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 471 'select' 'select_ln92_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_74)   --->   "%or_ln92_21 = or i1 %and_ln92_20, i1 %and_ln92_21" [top.cpp:92]   --->   Operation 472 'or' 'or_ln92_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_74 = select i1 %or_ln92_21, i24 %select_ln92_20, i24 %sext_ln92_32" [top.cpp:92]   --->   Operation 473 'select' 'scale_bank_74' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (1.53ns)   --->   "%sub_ln92_22 = sub i81 0, i81 %mul_ln92_11" [top.cpp:92]   --->   Operation 474 'sub' 'sub_ln92_22' <Predicate = (tmp_60)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_23)   --->   "%tmp_315_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_22, i32 63, i32 79" [top.cpp:92]   --->   Operation 475 'partselect' 'tmp_315_cast' <Predicate = (tmp_60)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_23)   --->   "%tmp_316_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_11, i32 63, i32 79" [top.cpp:92]   --->   Operation 476 'partselect' 'tmp_316_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_23)   --->   "%select_ln92_49 = select i1 %tmp_60, i17 %tmp_315_cast, i17 %tmp_316_cast" [top.cpp:92]   --->   Operation 477 'select' 'select_ln92_49' <Predicate = (tmp_60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_23)   --->   "%zext_ln92_11 = zext i17 %select_ln92_49" [top.cpp:92]   --->   Operation 478 'zext' 'zext_ln92_11' <Predicate = (tmp_60)> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_23 = sub i18 0, i18 %zext_ln92_11" [top.cpp:92]   --->   Operation 479 'sub' 'sub_ln92_23' <Predicate = (tmp_60)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.42ns)   --->   "%select_ln92_50 = select i1 %tmp_60, i18 %sub_ln92_23, i18 %tmp_316_cast1" [top.cpp:92]   --->   Operation 480 'select' 'select_ln92_50' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln92_34 = sext i18 %select_ln92_50" [top.cpp:92]   --->   Operation 481 'sext' 'sext_ln92_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_34, i32 39" [top.cpp:92]   --->   Operation 482 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_75)   --->   "%sext_ln92_35 = sext i18 %select_ln92_50" [top.cpp:92]   --->   Operation 483 'sext' 'sext_ln92_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_34, i32 23" [top.cpp:92]   --->   Operation 484 'bitselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_50, i32 17" [top.cpp:92]   --->   Operation 485 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_22)   --->   "%or_ln92_22 = or i1 %tmp_62, i1 %tmp_63" [top.cpp:92]   --->   Operation 486 'or' 'or_ln92_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_22)   --->   "%xor_ln92_22 = xor i1 %tmp_61, i1 1" [top.cpp:92]   --->   Operation 487 'xor' 'xor_ln92_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_22 = and i1 %or_ln92_22, i1 %xor_ln92_22" [top.cpp:92]   --->   Operation 488 'and' 'and_ln92_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_75)   --->   "%and_ln92_43 = and i1 %tmp_63, i1 %tmp_62" [top.cpp:92]   --->   Operation 489 'and' 'and_ln92_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_75)   --->   "%xor_ln92_23 = xor i1 %and_ln92_43, i1 1" [top.cpp:92]   --->   Operation 490 'xor' 'xor_ln92_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_75)   --->   "%and_ln92_23 = and i1 %tmp_61, i1 %xor_ln92_23" [top.cpp:92]   --->   Operation 491 'and' 'and_ln92_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_75)   --->   "%select_ln92_22 = select i1 %and_ln92_22, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 492 'select' 'select_ln92_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_75)   --->   "%or_ln92_23 = or i1 %and_ln92_22, i1 %and_ln92_23" [top.cpp:92]   --->   Operation 493 'or' 'or_ln92_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_75 = select i1 %or_ln92_23, i24 %select_ln92_22, i24 %sext_ln92_35" [top.cpp:92]   --->   Operation 494 'select' 'scale_bank_75' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (1.53ns)   --->   "%sub_ln92_24 = sub i81 0, i81 %mul_ln92_12" [top.cpp:92]   --->   Operation 495 'sub' 'sub_ln92_24' <Predicate = (tmp_64)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_25)   --->   "%tmp_317_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_24, i32 63, i32 79" [top.cpp:92]   --->   Operation 496 'partselect' 'tmp_317_cast' <Predicate = (tmp_64)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_25)   --->   "%tmp_318_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_12, i32 63, i32 79" [top.cpp:92]   --->   Operation 497 'partselect' 'tmp_318_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_25)   --->   "%select_ln92_52 = select i1 %tmp_64, i17 %tmp_317_cast, i17 %tmp_318_cast" [top.cpp:92]   --->   Operation 498 'select' 'select_ln92_52' <Predicate = (tmp_64)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_25)   --->   "%zext_ln92_12 = zext i17 %select_ln92_52" [top.cpp:92]   --->   Operation 499 'zext' 'zext_ln92_12' <Predicate = (tmp_64)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_25 = sub i18 0, i18 %zext_ln92_12" [top.cpp:92]   --->   Operation 500 'sub' 'sub_ln92_25' <Predicate = (tmp_64)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.42ns)   --->   "%select_ln92_53 = select i1 %tmp_64, i18 %sub_ln92_25, i18 %tmp_318_cast1" [top.cpp:92]   --->   Operation 501 'select' 'select_ln92_53' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln92_37 = sext i18 %select_ln92_53" [top.cpp:92]   --->   Operation 502 'sext' 'sext_ln92_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_37, i32 39" [top.cpp:92]   --->   Operation 503 'bitselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_76)   --->   "%sext_ln92_38 = sext i18 %select_ln92_53" [top.cpp:92]   --->   Operation 504 'sext' 'sext_ln92_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_37, i32 23" [top.cpp:92]   --->   Operation 505 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_53, i32 17" [top.cpp:92]   --->   Operation 506 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_24)   --->   "%or_ln92_24 = or i1 %tmp_66, i1 %tmp_67" [top.cpp:92]   --->   Operation 507 'or' 'or_ln92_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_24)   --->   "%xor_ln92_24 = xor i1 %tmp_65, i1 1" [top.cpp:92]   --->   Operation 508 'xor' 'xor_ln92_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_24 = and i1 %or_ln92_24, i1 %xor_ln92_24" [top.cpp:92]   --->   Operation 509 'and' 'and_ln92_24' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_76)   --->   "%and_ln92_44 = and i1 %tmp_67, i1 %tmp_66" [top.cpp:92]   --->   Operation 510 'and' 'and_ln92_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_76)   --->   "%xor_ln92_25 = xor i1 %and_ln92_44, i1 1" [top.cpp:92]   --->   Operation 511 'xor' 'xor_ln92_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_76)   --->   "%and_ln92_25 = and i1 %tmp_65, i1 %xor_ln92_25" [top.cpp:92]   --->   Operation 512 'and' 'and_ln92_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_76)   --->   "%select_ln92_24 = select i1 %and_ln92_24, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 513 'select' 'select_ln92_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_76)   --->   "%or_ln92_25 = or i1 %and_ln92_24, i1 %and_ln92_25" [top.cpp:92]   --->   Operation 514 'or' 'or_ln92_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_76 = select i1 %or_ln92_25, i24 %select_ln92_24, i24 %sext_ln92_38" [top.cpp:92]   --->   Operation 515 'select' 'scale_bank_76' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (1.53ns)   --->   "%sub_ln92_26 = sub i81 0, i81 %mul_ln92_13" [top.cpp:92]   --->   Operation 516 'sub' 'sub_ln92_26' <Predicate = (tmp_68)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_27)   --->   "%tmp_319_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_26, i32 63, i32 79" [top.cpp:92]   --->   Operation 517 'partselect' 'tmp_319_cast' <Predicate = (tmp_68)> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_27)   --->   "%tmp_320_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_13, i32 63, i32 79" [top.cpp:92]   --->   Operation 518 'partselect' 'tmp_320_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_27)   --->   "%select_ln92_55 = select i1 %tmp_68, i17 %tmp_319_cast, i17 %tmp_320_cast" [top.cpp:92]   --->   Operation 519 'select' 'select_ln92_55' <Predicate = (tmp_68)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_27)   --->   "%zext_ln92_13 = zext i17 %select_ln92_55" [top.cpp:92]   --->   Operation 520 'zext' 'zext_ln92_13' <Predicate = (tmp_68)> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_27 = sub i18 0, i18 %zext_ln92_13" [top.cpp:92]   --->   Operation 521 'sub' 'sub_ln92_27' <Predicate = (tmp_68)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.42ns)   --->   "%select_ln92_56 = select i1 %tmp_68, i18 %sub_ln92_27, i18 %tmp_320_cast1" [top.cpp:92]   --->   Operation 522 'select' 'select_ln92_56' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln92_40 = sext i18 %select_ln92_56" [top.cpp:92]   --->   Operation 523 'sext' 'sext_ln92_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_40, i32 39" [top.cpp:92]   --->   Operation 524 'bitselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_77)   --->   "%sext_ln92_41 = sext i18 %select_ln92_56" [top.cpp:92]   --->   Operation 525 'sext' 'sext_ln92_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_40, i32 23" [top.cpp:92]   --->   Operation 526 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_56, i32 17" [top.cpp:92]   --->   Operation 527 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_26)   --->   "%or_ln92_26 = or i1 %tmp_70, i1 %tmp_71" [top.cpp:92]   --->   Operation 528 'or' 'or_ln92_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_26)   --->   "%xor_ln92_26 = xor i1 %tmp_69, i1 1" [top.cpp:92]   --->   Operation 529 'xor' 'xor_ln92_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_26 = and i1 %or_ln92_26, i1 %xor_ln92_26" [top.cpp:92]   --->   Operation 530 'and' 'and_ln92_26' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_77)   --->   "%and_ln92_45 = and i1 %tmp_71, i1 %tmp_70" [top.cpp:92]   --->   Operation 531 'and' 'and_ln92_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_77)   --->   "%xor_ln92_27 = xor i1 %and_ln92_45, i1 1" [top.cpp:92]   --->   Operation 532 'xor' 'xor_ln92_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_77)   --->   "%and_ln92_27 = and i1 %tmp_69, i1 %xor_ln92_27" [top.cpp:92]   --->   Operation 533 'and' 'and_ln92_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_77)   --->   "%select_ln92_26 = select i1 %and_ln92_26, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 534 'select' 'select_ln92_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_77)   --->   "%or_ln92_27 = or i1 %and_ln92_26, i1 %and_ln92_27" [top.cpp:92]   --->   Operation 535 'or' 'or_ln92_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_77 = select i1 %or_ln92_27, i24 %select_ln92_26, i24 %sext_ln92_41" [top.cpp:92]   --->   Operation 536 'select' 'scale_bank_77' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (1.53ns)   --->   "%sub_ln92_28 = sub i81 0, i81 %mul_ln92_14" [top.cpp:92]   --->   Operation 537 'sub' 'sub_ln92_28' <Predicate = (tmp_72)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_29)   --->   "%tmp_321_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_28, i32 63, i32 79" [top.cpp:92]   --->   Operation 538 'partselect' 'tmp_321_cast' <Predicate = (tmp_72)> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_29)   --->   "%tmp_322_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_14, i32 63, i32 79" [top.cpp:92]   --->   Operation 539 'partselect' 'tmp_322_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_29)   --->   "%select_ln92_58 = select i1 %tmp_72, i17 %tmp_321_cast, i17 %tmp_322_cast" [top.cpp:92]   --->   Operation 540 'select' 'select_ln92_58' <Predicate = (tmp_72)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_29)   --->   "%zext_ln92_14 = zext i17 %select_ln92_58" [top.cpp:92]   --->   Operation 541 'zext' 'zext_ln92_14' <Predicate = (tmp_72)> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_29 = sub i18 0, i18 %zext_ln92_14" [top.cpp:92]   --->   Operation 542 'sub' 'sub_ln92_29' <Predicate = (tmp_72)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.42ns)   --->   "%select_ln92_59 = select i1 %tmp_72, i18 %sub_ln92_29, i18 %tmp_322_cast1" [top.cpp:92]   --->   Operation 543 'select' 'select_ln92_59' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln92_43 = sext i18 %select_ln92_59" [top.cpp:92]   --->   Operation 544 'sext' 'sext_ln92_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_43, i32 39" [top.cpp:92]   --->   Operation 545 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_78)   --->   "%sext_ln92_44 = sext i18 %select_ln92_59" [top.cpp:92]   --->   Operation 546 'sext' 'sext_ln92_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_43, i32 23" [top.cpp:92]   --->   Operation 547 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_59, i32 17" [top.cpp:92]   --->   Operation 548 'bitselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_28)   --->   "%or_ln92_28 = or i1 %tmp_74, i1 %tmp_75" [top.cpp:92]   --->   Operation 549 'or' 'or_ln92_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_28)   --->   "%xor_ln92_28 = xor i1 %tmp_73, i1 1" [top.cpp:92]   --->   Operation 550 'xor' 'xor_ln92_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_28 = and i1 %or_ln92_28, i1 %xor_ln92_28" [top.cpp:92]   --->   Operation 551 'and' 'and_ln92_28' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_78)   --->   "%and_ln92_46 = and i1 %tmp_75, i1 %tmp_74" [top.cpp:92]   --->   Operation 552 'and' 'and_ln92_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_78)   --->   "%xor_ln92_29 = xor i1 %and_ln92_46, i1 1" [top.cpp:92]   --->   Operation 553 'xor' 'xor_ln92_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_78)   --->   "%and_ln92_29 = and i1 %tmp_73, i1 %xor_ln92_29" [top.cpp:92]   --->   Operation 554 'and' 'and_ln92_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_78)   --->   "%select_ln92_28 = select i1 %and_ln92_28, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 555 'select' 'select_ln92_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_78)   --->   "%or_ln92_29 = or i1 %and_ln92_28, i1 %and_ln92_29" [top.cpp:92]   --->   Operation 556 'or' 'or_ln92_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_78 = select i1 %or_ln92_29, i24 %select_ln92_28, i24 %sext_ln92_44" [top.cpp:92]   --->   Operation 557 'select' 'scale_bank_78' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (1.53ns)   --->   "%sub_ln92_30 = sub i81 0, i81 %mul_ln92_15" [top.cpp:92]   --->   Operation 558 'sub' 'sub_ln92_30' <Predicate = (tmp_76)> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_31)   --->   "%tmp_323_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln92_30, i32 63, i32 79" [top.cpp:92]   --->   Operation 559 'partselect' 'tmp_323_cast' <Predicate = (tmp_76)> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_31)   --->   "%tmp_324_cast = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %mul_ln92_15, i32 63, i32 79" [top.cpp:92]   --->   Operation 560 'partselect' 'tmp_324_cast' <Predicate = false> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_31)   --->   "%select_ln92_61 = select i1 %tmp_76, i17 %tmp_323_cast, i17 %tmp_324_cast" [top.cpp:92]   --->   Operation 561 'select' 'select_ln92_61' <Predicate = (tmp_76)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node sub_ln92_31)   --->   "%zext_ln92_15 = zext i17 %select_ln92_61" [top.cpp:92]   --->   Operation 562 'zext' 'zext_ln92_15' <Predicate = (tmp_76)> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (1.02ns) (out node of the LUT)   --->   "%sub_ln92_31 = sub i18 0, i18 %zext_ln92_15" [top.cpp:92]   --->   Operation 563 'sub' 'sub_ln92_31' <Predicate = (tmp_76)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.42ns)   --->   "%select_ln92_62 = select i1 %tmp_76, i18 %sub_ln92_31, i18 %tmp_324_cast1" [top.cpp:92]   --->   Operation 564 'select' 'select_ln92_62' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln92_46 = sext i18 %select_ln92_62" [top.cpp:92]   --->   Operation 565 'sext' 'sext_ln92_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_46, i32 39" [top.cpp:92]   --->   Operation 566 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_79)   --->   "%sext_ln92_47 = sext i18 %select_ln92_62" [top.cpp:92]   --->   Operation 567 'sext' 'sext_ln92_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 568 [1/1] (0.00ns)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln92_46, i32 23" [top.cpp:92]   --->   Operation 568 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %select_ln92_62, i32 17" [top.cpp:92]   --->   Operation 569 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_30)   --->   "%or_ln92_30 = or i1 %tmp_78, i1 %tmp_79" [top.cpp:92]   --->   Operation 570 'or' 'or_ln92_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln92_30)   --->   "%xor_ln92_30 = xor i1 %tmp_77, i1 1" [top.cpp:92]   --->   Operation 571 'xor' 'xor_ln92_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln92_30 = and i1 %or_ln92_30, i1 %xor_ln92_30" [top.cpp:92]   --->   Operation 572 'and' 'and_ln92_30' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_79)   --->   "%and_ln92_47 = and i1 %tmp_79, i1 %tmp_78" [top.cpp:92]   --->   Operation 573 'and' 'and_ln92_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_79)   --->   "%xor_ln92_31 = xor i1 %and_ln92_47, i1 1" [top.cpp:92]   --->   Operation 574 'xor' 'xor_ln92_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_79)   --->   "%and_ln92_31 = and i1 %tmp_77, i1 %xor_ln92_31" [top.cpp:92]   --->   Operation 575 'and' 'and_ln92_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_79)   --->   "%select_ln92_30 = select i1 %and_ln92_30, i24 8388607, i24 8388608" [top.cpp:92]   --->   Operation 576 'select' 'select_ln92_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node scale_bank_79)   --->   "%or_ln92_31 = or i1 %and_ln92_30, i1 %and_ln92_31" [top.cpp:92]   --->   Operation 577 'or' 'or_ln92_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.43ns) (out node of the LUT)   --->   "%scale_bank_79 = select i1 %or_ln92_31, i24 %select_ln92_30, i24 %sext_ln92_47" [top.cpp:92]   --->   Operation 578 'select' 'scale_bank_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_62" [top.cpp:37]   --->   Operation 579 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_58" [top.cpp:37]   --->   Operation 580 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_54" [top.cpp:37]   --->   Operation 581 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_50" [top.cpp:37]   --->   Operation 582 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_46" [top.cpp:37]   --->   Operation 583 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_42" [top.cpp:37]   --->   Operation 584 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_38" [top.cpp:37]   --->   Operation 585 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_34" [top.cpp:37]   --->   Operation 586 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_30" [top.cpp:37]   --->   Operation 587 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_26" [top.cpp:37]   --->   Operation 588 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_22" [top.cpp:37]   --->   Operation 589 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_18" [top.cpp:37]   --->   Operation 590 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_14" [top.cpp:37]   --->   Operation 591 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_10" [top.cpp:37]   --->   Operation 592 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_6" [top.cpp:37]   --->   Operation 593 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_64, i24 %scale_bank_2" [top.cpp:37]   --->   Operation 594 'store' 'store_ln37' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx815.15.exit" [top.cpp:92]   --->   Operation 595 'br' 'br_ln92' <Predicate = (trunc_ln88 == 2)> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_61" [top.cpp:37]   --->   Operation 596 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_57" [top.cpp:37]   --->   Operation 597 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_53" [top.cpp:37]   --->   Operation 598 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_49" [top.cpp:37]   --->   Operation 599 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_45" [top.cpp:37]   --->   Operation 600 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_41" [top.cpp:37]   --->   Operation 601 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_37" [top.cpp:37]   --->   Operation 602 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_33" [top.cpp:37]   --->   Operation 603 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_29" [top.cpp:37]   --->   Operation 604 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_25" [top.cpp:37]   --->   Operation 605 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_21" [top.cpp:37]   --->   Operation 606 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_17" [top.cpp:37]   --->   Operation 607 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_13" [top.cpp:37]   --->   Operation 608 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_9" [top.cpp:37]   --->   Operation 609 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_5" [top.cpp:37]   --->   Operation 610 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_64, i24 %scale_bank_1" [top.cpp:37]   --->   Operation 611 'store' 'store_ln37' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx815.15.exit" [top.cpp:92]   --->   Operation 612 'br' 'br_ln92' <Predicate = (trunc_ln88 == 1)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_60" [top.cpp:37]   --->   Operation 613 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_56" [top.cpp:37]   --->   Operation 614 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_52" [top.cpp:37]   --->   Operation 615 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_48" [top.cpp:37]   --->   Operation 616 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_44" [top.cpp:37]   --->   Operation 617 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_40" [top.cpp:37]   --->   Operation 618 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_36" [top.cpp:37]   --->   Operation 619 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_32" [top.cpp:37]   --->   Operation 620 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_28" [top.cpp:37]   --->   Operation 621 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_24" [top.cpp:37]   --->   Operation 622 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_20" [top.cpp:37]   --->   Operation 623 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_16" [top.cpp:37]   --->   Operation 624 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_12" [top.cpp:37]   --->   Operation 625 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_8" [top.cpp:37]   --->   Operation 626 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_4" [top.cpp:37]   --->   Operation 627 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_64, i24 %scale_bank" [top.cpp:37]   --->   Operation 628 'store' 'store_ln37' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx815.15.exit" [top.cpp:92]   --->   Operation 629 'br' 'br_ln92' <Predicate = (trunc_ln88 == 0)> <Delay = 0.00>
ST_2 : Operation 630 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_79, i24 %scale_bank_63" [top.cpp:37]   --->   Operation 630 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_78, i24 %scale_bank_59" [top.cpp:37]   --->   Operation 631 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_77, i24 %scale_bank_55" [top.cpp:37]   --->   Operation 632 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_76, i24 %scale_bank_51" [top.cpp:37]   --->   Operation 633 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 634 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_75, i24 %scale_bank_47" [top.cpp:37]   --->   Operation 634 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 635 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_74, i24 %scale_bank_43" [top.cpp:37]   --->   Operation 635 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 636 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_73, i24 %scale_bank_39" [top.cpp:37]   --->   Operation 636 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 637 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_72, i24 %scale_bank_35" [top.cpp:37]   --->   Operation 637 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 638 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_71, i24 %scale_bank_31" [top.cpp:37]   --->   Operation 638 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 639 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_70, i24 %scale_bank_27" [top.cpp:37]   --->   Operation 639 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_69, i24 %scale_bank_23" [top.cpp:37]   --->   Operation 640 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 641 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_68, i24 %scale_bank_19" [top.cpp:37]   --->   Operation 641 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 642 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_67, i24 %scale_bank_15" [top.cpp:37]   --->   Operation 642 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_66, i24 %scale_bank_11" [top.cpp:37]   --->   Operation 643 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_65, i24 %scale_bank_7" [top.cpp:37]   --->   Operation 644 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.00ns)   --->   "%store_ln37 = store i24 %scale_bank_64, i24 %scale_bank_3" [top.cpp:37]   --->   Operation 645 'store' 'store_ln37' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>
ST_2 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln92 = br void %arrayidx815.15.exit" [top.cpp:92]   --->   Operation 646 'br' 'br_ln92' <Predicate = (trunc_ln88 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.358ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln88', top.cpp:88) of constant 0 on local variable 'b', top.cpp:88 [258]  (0.489 ns)
	'load' operation 3 bit ('b', top.cpp:88) on local variable 'b', top.cpp:88 [261]  (0.000 ns)
	'sparsemux' operation 24 bit ('tmp', top.cpp:92) [270]  (0.605 ns)
	'mul' operation 81 bit ('mul_ln92', top.cpp:92) [273]  (4.264 ns)

 <State 2>: 3.759ns
The critical path consists of the following:
	'sub' operation 81 bit ('sub_ln92_30', top.cpp:92) [679]  (1.536 ns)
	'select' operation 17 bit ('select_ln92_61', top.cpp:92) [684]  (0.000 ns)
	'sub' operation 18 bit ('sub_ln92_31', top.cpp:92) [686]  (1.028 ns)
	'select' operation 18 bit ('select_ln92_62', top.cpp:92) [687]  (0.429 ns)
	'or' operation 1 bit ('or_ln92_30', top.cpp:92) [693]  (0.000 ns)
	'and' operation 1 bit ('and_ln92_30', top.cpp:92) [695]  (0.331 ns)
	'select' operation 24 bit ('select_ln92_30', top.cpp:92) [699]  (0.000 ns)
	'select' operation 24 bit ('scale_bank', top.cpp:92) [701]  (0.435 ns)
	'store' operation 0 bit ('store_ln37', top.cpp:37) of variable 'scale_bank', top.cpp:92 on local variable 'scale_bank', top.cpp:37 [704]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
