#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 18 14:34:17 2019
# Process ID: 2624
# Current directory: C:/Users/Zhenger/Desktop/p_hl16key
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14688 C:\Users\Zhenger\Desktop\p_hl16key\p_hl16key.xpr
# Log file: C:/Users/Zhenger/Desktop/p_hl16key/vivado.log
# Journal file: C:/Users/Zhenger/Desktop/p_hl16key\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Zhenger/Desktop/p_ip_ajxd'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Zhenger/Desktop/p_ip_disp'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Zhenger/Desktop/p_ip_ajxd'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Zhenger/Desktop/p_ip_disp'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 817.016 ; gain = 99.914
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tftg256-1
Top: v1
WARNING: [Synth 8-2611] redeclaration of ansi port beep is not allowed [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/beep.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_ms is not allowed [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/imports/new/divclk.v:6]
WARNING: [Synth 8-2611] redeclaration of ansi port btnclk is not allowed [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/imports/new/divclk.v:7]
WARNING: [Synth 8-2611] redeclaration of ansi port row is not allowed [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v_ajxd.v:7]
WARNING: [Synth 8-2611] redeclaration of ansi port seg is not allowed [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v_disp1.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port an is not allowed [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v_disp1.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port led is not allowed [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v1.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 956.543 ; gain = 109.090
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'v1' [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v1.v:2]
	Parameter num bound to: 52'b0100000100000001000001000000011000001000000100000010 
INFO: [Synth 8-638] synthesizing module 'ip_disp' [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v_disp1.v:22]
	Parameter maxcnt bound to: 25000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ip_disp' (1#1) [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v_disp1.v:22]
INFO: [Synth 8-638] synthesizing module 'divclk' [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/imports/new/divclk.v:3]
INFO: [Synth 8-256] done synthesizing module 'divclk' (2#1) [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/imports/new/divclk.v:3]
INFO: [Synth 8-638] synthesizing module 'v_ajxd' [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v_ajxd.v:2]
INFO: [Synth 8-256] done synthesizing module 'v_ajxd' (3#1) [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v_ajxd.v:2]
INFO: [Synth 8-638] synthesizing module 'beep' [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/beep.v:23]
	Parameter L1 bound to: 17'b10111010101001110 
	Parameter L2 bound to: 17'b10100110010000001 
	Parameter L3 bound to: 17'b10010100001001010 
	Parameter L4 bound to: 17'b10001011110101000 
	Parameter L5 bound to: 17'b10100111001110000 
	Parameter L6 bound to: 17'b01101110111110010 
	Parameter L7 bound to: 17'b01100010110111010 
	Parameter M1 bound to: 17'b01011101010011110 
	Parameter M2 bound to: 17'b01010011001001000 
	Parameter M3 bound to: 17'b01001010000011111 
	Parameter M4 bound to: 17'b01000101111001111 
	Parameter M5 bound to: 17'b00111110010010000 
	Parameter M6 bound to: 17'b00110111011111001 
	Parameter M7 bound to: 17'b00110001011011101 
	Parameter H1 bound to: 17'b00101110101101000 
	Parameter H2 bound to: 17'b00101001100100010 
	Parameter H3 bound to: 17'b00100101000010001 
	Parameter H4 bound to: 17'b00100010111101001 
	Parameter H5 bound to: 17'b00011111001001000 
	Parameter H6 bound to: 17'b00011011101111101 
	Parameter H7 bound to: 17'b00011000101101111 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/beep.v:109]
INFO: [Synth 8-256] done synthesizing module 'beep' (4#1) [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/beep.v:23]
WARNING: [Synth 8-6014] Unused sequential element temp_reg was removed.  [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v1.v:30]
INFO: [Synth 8-256] done synthesizing module 'v1' (5#1) [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/sources_1/new/v1.v:2]
WARNING: [Synth 8-3331] design ip_disp has unconnected port rst
WARNING: [Synth 8-3331] design v1 has unconnected port sw[11]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[10]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[9]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[8]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[7]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[6]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[5]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[4]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[3]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[2]
WARNING: [Synth 8-3331] design v1 has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 968.461 ; gain = 121.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 968.461 ; gain = 121.008
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc]
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'txd'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxd'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rxd'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[16]'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[16]'. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Zhenger/Desktop/p_hl16key/p_hl16key.srcs/constrs_1/new/cons2.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.195 ; gain = 485.742
16 Infos, 28 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:33 . Memory (MB): peak = 1333.195 ; gain = 485.742
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 15:54:14 2019...
