#-----------------------------------------------------------
# Vivado v2024.1.1 (64-bit)
# SW Build 5094488 on Fri Jun 14 08:57:50 MDT 2024
# IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
# SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
# Start of session at: Tue Aug 27 10:00:39 2024
# Process ID: 524145
# Current directory: /home/user/vivado_project
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :800.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :125750 MB
#-----------------------------------------------------------
source vivado_top.tcl
# read_verilog rtl.v
# synth_design -top top 
Command: synth_design -top top
Starting synth_design
Using part: xc7vx485tffg1157-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-86] Your Synthesis license expires in 17 day(s)
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 524157
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1900.059 ; gain = 426.648 ; free physical = 6258 ; free virtual = 118804
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module36' [/home/user/vivado_project/rtl.v:1521]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module36' (0#1) [/home/user/vivado_project/rtl.v:1521]
WARNING: [Synth 8-689] width (21) of port connection 'wire38' does not match port width (11) of module 'module36' [/home/user/vivado_project/rtl.v:290]
WARNING: [Synth 8-689] width (17) of port connection 'wire40' does not match port width (5) of module 'module36' [/home/user/vivado_project/rtl.v:290]
WARNING: [Synth 8-689] width (11) of port connection 'y' does not match port width (3537) of module 'module36' [/home/user/vivado_project/rtl.v:290]
INFO: [Synth 8-6157] synthesizing module 'module353' [/home/user/vivado_project/rtl.v:921]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module353' (0#1) [/home/user/vivado_project/rtl.v:921]
WARNING: [Synth 8-689] width (6) of port connection 'y' does not match port width (1450) of module 'module353' [/home/user/vivado_project/rtl.v:436]
WARNING: [Synth 8-689] width (13) of port connection 'wire358' does not match port width (8) of module 'module353' [/home/user/vivado_project/rtl.v:436]
WARNING: [Synth 8-689] width (25) of port connection 'wire357' does not match port width (3) of module 'module353' [/home/user/vivado_project/rtl.v:436]
WARNING: [Synth 8-689] width (12) of port connection 'wire355' does not match port width (3) of module 'module353' [/home/user/vivado_project/rtl.v:436]
WARNING: [Synth 8-689] width (5) of port connection 'wire354' does not match port width (4) of module 'module353' [/home/user/vivado_project/rtl.v:436]
INFO: [Synth 8-6157] synthesizing module 'module476' [/home/user/vivado_project/rtl.v:462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module533' [/home/user/vivado_project/rtl.v:3031]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module578' [/home/user/vivado_project/rtl.v:4256]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module578' (0#1) [/home/user/vivado_project/rtl.v:4256]
WARNING: [Synth 8-689] width (13) of port connection 'y' does not match port width (2135) of module 'module578' [/home/user/vivado_project/rtl.v:3397]
WARNING: [Synth 8-689] width (18) of port connection 'wire583' does not match port width (5) of module 'module578' [/home/user/vivado_project/rtl.v:3397]
WARNING: [Synth 8-689] width (23) of port connection 'wire581' does not match port width (9) of module 'module578' [/home/user/vivado_project/rtl.v:3397]
WARNING: [Synth 8-689] width (23) of port connection 'wire579' does not match port width (19) of module 'module578' [/home/user/vivado_project/rtl.v:3397]
INFO: [Synth 8-6157] synthesizing module 'module804' [/home/user/vivado_project/rtl.v:3675]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module804' (0#1) [/home/user/vivado_project/rtl.v:3675]
WARNING: [Synth 8-689] width (18) of port connection 'wire806' does not match port width (5) of module 'module804' [/home/user/vivado_project/rtl.v:3664]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (1321) of module 'module804' [/home/user/vivado_project/rtl.v:3664]
WARNING: [Synth 8-689] width (24) of port connection 'wire808' does not match port width (17) of module 'module804' [/home/user/vivado_project/rtl.v:3664]
INFO: [Synth 8-6155] done synthesizing module 'module533' (0#1) [/home/user/vivado_project/rtl.v:3031]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (1607) of module 'module533' [/home/user/vivado_project/rtl.v:832]
WARNING: [Synth 8-689] width (12) of port connection 'wire537' does not match port width (4) of module 'module533' [/home/user/vivado_project/rtl.v:832]
INFO: [Synth 8-6157] synthesizing module 'module947' [/home/user/vivado_project/rtl.v:2959]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module947' (0#1) [/home/user/vivado_project/rtl.v:2959]
WARNING: [Synth 8-689] width (22) of port connection 'y' does not match port width (195) of module 'module947' [/home/user/vivado_project/rtl.v:912]
WARNING: [Synth 8-689] width (16) of port connection 'wire948' does not match port width (10) of module 'module947' [/home/user/vivado_project/rtl.v:912]
WARNING: [Synth 8-689] width (23) of port connection 'wire949' does not match port width (9) of module 'module947' [/home/user/vivado_project/rtl.v:912]
INFO: [Synth 8-6155] done synthesizing module 'module476' (0#1) [/home/user/vivado_project/rtl.v:462]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (1151) of module 'module476' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-689] width (23) of port connection 'wire481' does not match port width (8) of module 'module476' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-689] width (25) of port connection 'wire480' does not match port width (16) of module 'module476' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-689] width (24) of port connection 'wire479' does not match port width (10) of module 'module476' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-689] width (21) of port connection 'wire478' does not match port width (5) of module 'module476' [/home/user/vivado_project/rtl.v:459]
WARNING: [Synth 8-689] width (17) of port connection 'wire477' does not match port width (11) of module 'module476' [/home/user/vivado_project/rtl.v:459]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg273_reg was removed.  [/home/user/vivado_project/rtl.v:1824]
WARNING: [Synth 8-6014] Unused sequential element reg278_reg was removed.  [/home/user/vivado_project/rtl.v:1820]
WARNING: [Synth 8-6014] Unused sequential element reg282_reg was removed.  [/home/user/vivado_project/rtl.v:1819]
WARNING: [Synth 8-6014] Unused sequential element reg285_reg was removed.  [/home/user/vivado_project/rtl.v:1818]
WARNING: [Synth 8-6014] Unused sequential element reg293_reg was removed.  [/home/user/vivado_project/rtl.v:1816]
WARNING: [Synth 8-6014] Unused sequential element reg301_reg was removed.  [/home/user/vivado_project/rtl.v:1814]
WARNING: [Synth 8-6014] Unused sequential element reg305_reg was removed.  [/home/user/vivado_project/rtl.v:1812]
WARNING: [Synth 8-6014] Unused sequential element reg298_reg was removed.  [/home/user/vivado_project/rtl.v:1811]
WARNING: [Synth 8-6014] Unused sequential element reg306_reg was removed.  [/home/user/vivado_project/rtl.v:1810]
WARNING: [Synth 8-6014] Unused sequential element reg464_reg was removed.  [/home/user/vivado_project/rtl.v:1049]
WARNING: [Synth 8-6014] Unused sequential element reg465_reg was removed.  [/home/user/vivado_project/rtl.v:1048]
WARNING: [Synth 8-3917] design top has port y[1131] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1130] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1129] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1128] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1127] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1126] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1125] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1100] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1099] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1098] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1097] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1096] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1095] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1094] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1093] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1092] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1091] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1090] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1089] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1088] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1087] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1086] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1085] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1084] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1083] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1082] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1081] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1080] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1079] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[1078] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[1077] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[891] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[890] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[889] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[888] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[887] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[886] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[885] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[884] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[883] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[882] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[881] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[880] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[879] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[878] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[877] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[876] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[875] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[874] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[873] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[872] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[871] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[870] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[869] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[868] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[867] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[866] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[865] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[864] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[863] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[862] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[861] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[860] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[780] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[779] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[778] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[777] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[776] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[775] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[774] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[773] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[772] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[771] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[770] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[769] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[768] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[767] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[766] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[765] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[764] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[763] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[762] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[761] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[760] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[759] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[707] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[706] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[705] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[561] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[560] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[559] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[558] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[557] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[556] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[555] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[554] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[553] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[552] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[551] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[550] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2036.027 ; gain = 562.617 ; free physical = 6097 ; free virtual = 118646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2050.871 ; gain = 577.461 ; free physical = 6097 ; free virtual = 118646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2058.875 ; gain = 585.465 ; free physical = 6097 ; free virtual = 118646
---------------------------------------------------------------------------------
WARNING: [Synth 8-5577] Initial value set on signal reg77 is ignored as its size does not match that of the signal. Simulation mismatch may occur. [/home/user/vivado_project/rtl.v:1636]
WARNING: [Synth 8-327] inferring latch for variable 'forvar43' [/home/user/vivado_project/rtl.v:2076]
WARNING: [Synth 8-327] inferring latch for variable 'forvar44' [/home/user/vivado_project/rtl.v:2072]
WARNING: [Synth 8-327] inferring latch for variable 'forvar50' [/home/user/vivado_project/rtl.v:2069]
WARNING: [Synth 8-327] inferring latch for variable 'forvar72' [/home/user/vivado_project/rtl.v:2054]
WARNING: [Synth 8-327] inferring latch for variable 'forvar78' [/home/user/vivado_project/rtl.v:2051]
WARNING: [Synth 8-327] inferring latch for variable 'forvar103' [/home/user/vivado_project/rtl.v:2037]
WARNING: [Synth 8-327] inferring latch for variable 'forvar106' [/home/user/vivado_project/rtl.v:2035]
WARNING: [Synth 8-327] inferring latch for variable 'forvar182' [/home/user/vivado_project/rtl.v:1989]
WARNING: [Synth 8-327] inferring latch for variable 'forvar184' [/home/user/vivado_project/rtl.v:1988]
WARNING: [Synth 8-327] inferring latch for variable 'forvar193' [/home/user/vivado_project/rtl.v:1983]
WARNING: [Synth 8-327] inferring latch for variable 'forvar220' [/home/user/vivado_project/rtl.v:1967]
WARNING: [Synth 8-327] inferring latch for variable 'forvar266' [/home/user/vivado_project/rtl.v:1944]
WARNING: [Synth 8-327] inferring latch for variable 'forvar271' [/home/user/vivado_project/rtl.v:1941]
WARNING: [Synth 8-327] inferring latch for variable 'forvar287' [/home/user/vivado_project/rtl.v:1933]
WARNING: [Synth 8-327] inferring latch for variable 'forvar298' [/home/user/vivado_project/rtl.v:1926]
WARNING: [Synth 8-327] inferring latch for variable 'forvar304' [/home/user/vivado_project/rtl.v:1922]
WARNING: [Synth 8-327] inferring latch for variable 'forvar384' [/home/user/vivado_project/rtl.v:1135]
WARNING: [Synth 8-327] inferring latch for variable 'forvar387' [/home/user/vivado_project/rtl.v:1134]
WARNING: [Synth 8-327] inferring latch for variable 'forvar391' [/home/user/vivado_project/rtl.v:1133]
WARNING: [Synth 8-327] inferring latch for variable 'forvar397' [/home/user/vivado_project/rtl.v:1132]
WARNING: [Synth 8-327] inferring latch for variable 'forvar406' [/home/user/vivado_project/rtl.v:1127]
WARNING: [Synth 8-327] inferring latch for variable 'forvar405' [/home/user/vivado_project/rtl.v:1124]
WARNING: [Synth 8-327] inferring latch for variable 'forvar606' [/home/user/vivado_project/rtl.v:4570]
WARNING: [Synth 8-327] inferring latch for variable 'forvar611' [/home/user/vivado_project/rtl.v:4567]
WARNING: [Synth 8-327] inferring latch for variable 'forvar601' [/home/user/vivado_project/rtl.v:4566]
WARNING: [Synth 8-327] inferring latch for variable 'forvar673' [/home/user/vivado_project/rtl.v:4535]
WARNING: [Synth 8-327] inferring latch for variable 'forvar683' [/home/user/vivado_project/rtl.v:4528]
WARNING: [Synth 8-327] inferring latch for variable 'forvar685' [/home/user/vivado_project/rtl.v:4527]
WARNING: [Synth 8-327] inferring latch for variable 'forvar675' [/home/user/vivado_project/rtl.v:4522]
WARNING: [Synth 8-327] inferring latch for variable 'forvar686' [/home/user/vivado_project/rtl.v:4520]
WARNING: [Synth 8-327] inferring latch for variable 'forvar828' [/home/user/vivado_project/rtl.v:3882]
WARNING: [Synth 8-327] inferring latch for variable 'forvar815' [/home/user/vivado_project/rtl.v:3886]
WARNING: [Synth 8-327] inferring latch for variable 'forvar812' [/home/user/vivado_project/rtl.v:3876]
WARNING: [Synth 8-327] inferring latch for variable 'forvar861' [/home/user/vivado_project/rtl.v:3867]
WARNING: [Synth 8-327] inferring latch for variable 'forvar882' [/home/user/vivado_project/rtl.v:3850]
WARNING: [Synth 8-327] inferring latch for variable 'forvar546' [/home/user/vivado_project/rtl.v:3264]
WARNING: [Synth 8-327] inferring latch for variable 'forvar552' [/home/user/vivado_project/rtl.v:3258]
WARNING: [Synth 8-327] inferring latch for variable 'forvar751' [/home/user/vivado_project/rtl.v:3239]
WARNING: [Synth 8-327] inferring latch for variable 'forvar483' [/home/user/vivado_project/rtl.v:638]
WARNING: [Synth 8-327] inferring latch for variable 'forvar12' [/home/user/vivado_project/rtl.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'forvar22' [/home/user/vivado_project/rtl.v:170]
WARNING: [Synth 8-327] inferring latch for variable 'forvar312' [/home/user/vivado_project/rtl.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'forvar331' [/home/user/vivado_project/rtl.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2111.039 ; gain = 637.629 ; free physical = 6038 ; free virtual = 118589
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   3 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   3 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 4     
	   3 Input   21 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 2     
	   2 Input   19 Bit       Adders := 1     
	   3 Input   19 Bit       Adders := 1     
	   3 Input   18 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 2     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
	   3 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     44 Bit         XORs := 1     
	   2 Input     38 Bit         XORs := 1     
	   2 Input     25 Bit         XORs := 2     
	   2 Input     24 Bit         XORs := 3     
	   2 Input     23 Bit         XORs := 6     
	   2 Input     22 Bit         XORs := 3     
	   3 Input     22 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 3     
	   2 Input     20 Bit         XORs := 4     
	   2 Input     19 Bit         XORs := 1     
	   2 Input     18 Bit         XORs := 6     
	   2 Input     17 Bit         XORs := 4     
	   2 Input     16 Bit         XORs := 8     
	   2 Input     15 Bit         XORs := 4     
	   2 Input     14 Bit         XORs := 4     
	   3 Input     14 Bit         XORs := 1     
	   2 Input     12 Bit         XORs := 5     
	   2 Input     11 Bit         XORs := 6     
	   2 Input     10 Bit         XORs := 5     
	   2 Input      9 Bit         XORs := 5     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 4     
	   2 Input      4 Bit         XORs := 2     
	   2 Input      3 Bit         XORs := 7     
	   2 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 5     
+---XORs : 
	               37 Bit    Wide XORs := 1     
	               32 Bit    Wide XORs := 1     
	               25 Bit    Wide XORs := 2     
	               24 Bit    Wide XORs := 3     
	               23 Bit    Wide XORs := 5     
	               22 Bit    Wide XORs := 7     
	               21 Bit    Wide XORs := 5     
	               20 Bit    Wide XORs := 5     
	               19 Bit    Wide XORs := 2     
	               18 Bit    Wide XORs := 3     
	               17 Bit    Wide XORs := 4     
	               16 Bit    Wide XORs := 8     
	               15 Bit    Wide XORs := 2     
	               14 Bit    Wide XORs := 4     
	               13 Bit    Wide XORs := 1     
	               12 Bit    Wide XORs := 4     
	               11 Bit    Wide XORs := 4     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 6     
	                8 Bit    Wide XORs := 8     
	                7 Bit    Wide XORs := 7     
	                6 Bit    Wide XORs := 1     
	                5 Bit    Wide XORs := 8     
	                4 Bit    Wide XORs := 4     
	                3 Bit    Wide XORs := 11    
	                2 Bit    Wide XORs := 4     
	                1 Bit    Wide XORs := 21    
+---Registers : 
	               25 Bit    Registers := 20    
	               24 Bit    Registers := 21    
	               23 Bit    Registers := 17    
	               22 Bit    Registers := 19    
	               21 Bit    Registers := 23    
	               20 Bit    Registers := 15    
	               19 Bit    Registers := 20    
	               18 Bit    Registers := 20    
	               17 Bit    Registers := 21    
	               16 Bit    Registers := 32    
	               15 Bit    Registers := 22    
	               14 Bit    Registers := 29    
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 34    
	               11 Bit    Registers := 27    
	               10 Bit    Registers := 28    
	                9 Bit    Registers := 29    
	                8 Bit    Registers := 21    
	                7 Bit    Registers := 28    
	                6 Bit    Registers := 19    
	                5 Bit    Registers := 29    
	                4 Bit    Registers := 35    
	                3 Bit    Registers := 41    
	                2 Bit    Registers := 34    
	                1 Bit    Registers := 52    
+---Multipliers : 
	               9x25  Multipliers := 1     
	              14x24  Multipliers := 1     
	               1x23  Multipliers := 1     
	               8x21  Multipliers := 1     
	              10x21  Multipliers := 1     
	               8x19  Multipliers := 1     
	               1x18  Multipliers := 1     
	              16x18  Multipliers := 1     
	               5x17  Multipliers := 1     
	              16x16  Multipliers := 1     
	              14x15  Multipliers := 1     
	              11x15  Multipliers := 1     
	                4x8  Multipliers := 1     
	              10x12  Multipliers := 1     
	                4x7  Multipliers := 1     
	                8x9  Multipliers := 1     
	                3x8  Multipliers := 1     
	                1x7  Multipliers := 1     
	                3x5  Multipliers := 1     
	                5x7  Multipliers := 1     
	                1x6  Multipliers := 1     
	                3x3  Multipliers := 1     
	                5x5  Multipliers := 1     
	                1x2  Multipliers := 1     
	                1x1  Multipliers := 5     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 2     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 23    
	   2 Input   24 Bit        Muxes := 27    
	   2 Input   23 Bit        Muxes := 38    
	   6 Input   23 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 22    
	   4 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 21    
	   3 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 22    
	   4 Input   19 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 15    
	   2 Input   18 Bit        Muxes := 20    
	   3 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 29    
	   3 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 69    
	   4 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 37    
	   3 Input   15 Bit        Muxes := 2     
	   4 Input   15 Bit        Muxes := 1     
	   5 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 25    
	   2 Input   13 Bit        Muxes := 21    
	   2 Input   12 Bit        Muxes := 45    
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 25    
	   3 Input   11 Bit        Muxes := 3     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 28    
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 35    
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 91    
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 57    
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 33    
	   3 Input    6 Bit        Muxes := 2     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 43    
	   2 Input    4 Bit        Muxes := 44    
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 38    
	   2 Input    2 Bit        Muxes := 33    
	   2 Input    1 Bit        Muxes := 133   
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7vx485tffg1157-1 does not have CEAM library.
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
