module Halfadder(
    input a,
    input b,
    output s,
    output c
    );
    xor o1(s,a,b);
    and a1(c,a,b);
endmodule


module Testhf ();
    reg a,b;
    wire s,c;
    Halfadder h1(a,b,s,c);
    initial begin
        forever begin
            begin a=0;b=0;end #10;
            begin a=0;b=1;end #10;
            begin a=1;b=0;end #10;
            begin a=1;b=1;end #10;
        end
    end
endmodule