Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto eaba812aa4d84eb8805bafb48e87aeb9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot practice4_behav xil_defaultlib.practice4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/wangc/OneDrive - mail.ustc.edu.cn/Study/Cs/数字电路实验/实验5/lab5/lab5.srcs/sources_1/new/lab5.v" Line 1. Module decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.practice4
Compiling module xil_defaultlib.glbl
Built simulation snapshot practice4_behav
