// Seed: 2398901712
module module_0 (
    input wor id_0,
    output supply0 id_1,
    output supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    input wire id_5
);
  assign module_1.id_8 = 0;
  assign id_2 = id_3;
  logic [( "" ) : -1] id_7 = id_5, id_8 = 1'b0, id_9, id_10, id_11, id_12, id_13, id_14;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd80,
    parameter id_7 = 32'd41
) (
    output supply1 id_0,
    input tri id_1,
    input supply1 id_2,
    output supply0 id_3,
    input uwire _id_4,
    output uwire id_5,
    input uwire id_6,
    input wor _id_7,
    input wor id_8,
    output supply1 id_9,
    output tri id_10,
    output wor id_11,
    output tri id_12,
    input tri1 id_13,
    output tri1 id_14,
    output tri1 id_15,
    output tri id_16,
    input supply0 id_17,
    input supply1 id_18,
    input tri0 id_19,
    input wand id_20,
    output tri id_21,
    output tri1 id_22
);
  wire id_24;
  wire [id_7 : id_4] id_25;
  module_0 modCall_1 (
      id_20,
      id_11,
      id_11,
      id_20,
      id_11,
      id_2
  );
  wire id_26;
endmodule
