;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -6, <-42
	SPL 0, -202
	CMP @127, 100
	SUB @127, 100
	ADD 3, <20
	SLT 210, 60
	SPL <-13, 2
	JMN -67, @-420
	SUB 3, <20
	MOV 0, -202
	ADD 100, 9
	SUB @0, @2
	SPL 0, -202
	JMN 32, 200
	SUB @23, 0
	SLT #100, -104
	JMN 0, #2
	JMN 0, #2
	JMN 0, -202
	SUB 0, @42
	SUB @127, 100
	SUB @127, 130
	SUB @127, 100
	SUB 0, @42
	SUB #17, @230
	SUB @127, 100
	JMN @17, #230
	ADD 270, 1
	SPL 0, <-2
	SUB -7, <-420
	JMN 3, @20
	SPL <-13, 2
	DJN -1, @-20
	MOV -0, -212
	SLT 0, @42
	MOV -0, -212
	MOV -0, -212
	ADD 270, 1
	ADD @-270, 1
	ADD @-270, 1
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
