// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/01/2025 18:09:11"

// 
// Device: Altera EP2C5T144C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MPC (
	MPC,
	CLOCK,
	JAM,
	Z,
	NEXT_ADDRESS,
	N,
	MBR_IN);
output 	[8:0] MPC;
input 	CLOCK;
input 	[2:0] JAM;
input 	Z;
input 	[8:0] NEXT_ADDRESS;
input 	N;
input 	[7:0] MBR_IN;

// Design Ports Information
// MPC[8]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[7]	=>  Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[6]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[5]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[4]	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[3]	=>  Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[2]	=>  Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[1]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MPC[0]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// NEXT_ADDRESS[8]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// JAM[0]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// JAM[1]	=>  Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// N	=>  Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Z	=>  Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[7]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// JAM[2]	=>  Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[7]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[6]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[6]	=>  Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[5]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[5]	=>  Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[4]	=>  Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[4]	=>  Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[3]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[3]	=>  Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[2]	=>  Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[2]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[1]	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[1]	=>  Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// NEXT_ADDRESS[0]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MBR_IN[0]	=>  Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("MIC1_v.sdo");
// synopsys translate_on

wire \Z~combout ;
wire \CLOCK~combout ;
wire \CLOCK~clkctrl_outclk ;
wire \N~combout ;
wire \inst2~0_combout ;
wire \inst2~combout ;
wire [7:0] inst6;
wire [8:0] inst3;
wire [8:0] \NEXT_ADDRESS~combout ;
wire [7:0] \MBR_IN~combout ;
wire [2:0] \JAM~combout ;


// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[8]));
// synopsys translate_off
defparam \NEXT_ADDRESS[8]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[8]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[8]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[8]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[8]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[8]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[8]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[8]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[8]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[8]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[8]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[8]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Z~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Z~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .input_async_reset = "none";
defparam \Z~I .input_power_up = "low";
defparam \Z~I .input_register_mode = "none";
defparam \Z~I .input_sync_reset = "none";
defparam \Z~I .oe_async_reset = "none";
defparam \Z~I .oe_power_up = "low";
defparam \Z~I .oe_register_mode = "none";
defparam \Z~I .oe_sync_reset = "none";
defparam \Z~I .operation_mode = "input";
defparam \Z~I .output_async_reset = "none";
defparam \Z~I .output_power_up = "low";
defparam \Z~I .output_register_mode = "none";
defparam \Z~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_81,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[5]));
// synopsys translate_off
defparam \MBR_IN[5]~I .input_async_reset = "none";
defparam \MBR_IN[5]~I .input_power_up = "low";
defparam \MBR_IN[5]~I .input_register_mode = "none";
defparam \MBR_IN[5]~I .input_sync_reset = "none";
defparam \MBR_IN[5]~I .oe_async_reset = "none";
defparam \MBR_IN[5]~I .oe_power_up = "low";
defparam \MBR_IN[5]~I .oe_register_mode = "none";
defparam \MBR_IN[5]~I .oe_sync_reset = "none";
defparam \MBR_IN[5]~I .operation_mode = "input";
defparam \MBR_IN[5]~I .output_async_reset = "none";
defparam \MBR_IN[5]~I .output_power_up = "low";
defparam \MBR_IN[5]~I .output_register_mode = "none";
defparam \MBR_IN[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[4]));
// synopsys translate_off
defparam \MBR_IN[4]~I .input_async_reset = "none";
defparam \MBR_IN[4]~I .input_power_up = "low";
defparam \MBR_IN[4]~I .input_register_mode = "none";
defparam \MBR_IN[4]~I .input_sync_reset = "none";
defparam \MBR_IN[4]~I .oe_async_reset = "none";
defparam \MBR_IN[4]~I .oe_power_up = "low";
defparam \MBR_IN[4]~I .oe_register_mode = "none";
defparam \MBR_IN[4]~I .oe_sync_reset = "none";
defparam \MBR_IN[4]~I .operation_mode = "input";
defparam \MBR_IN[4]~I .output_async_reset = "none";
defparam \MBR_IN[4]~I .output_power_up = "low";
defparam \MBR_IN[4]~I .output_register_mode = "none";
defparam \MBR_IN[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_75,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[2]));
// synopsys translate_off
defparam \NEXT_ADDRESS[2]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[2]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[2]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[2]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[2]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[2]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[2]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[2]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[2]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[2]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[2]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[2]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_113,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[0]));
// synopsys translate_off
defparam \MBR_IN[0]~I .input_async_reset = "none";
defparam \MBR_IN[0]~I .input_power_up = "low";
defparam \MBR_IN[0]~I .input_register_mode = "none";
defparam \MBR_IN[0]~I .input_sync_reset = "none";
defparam \MBR_IN[0]~I .oe_async_reset = "none";
defparam \MBR_IN[0]~I .oe_power_up = "low";
defparam \MBR_IN[0]~I .oe_register_mode = "none";
defparam \MBR_IN[0]~I .oe_sync_reset = "none";
defparam \MBR_IN[0]~I .operation_mode = "input";
defparam \MBR_IN[0]~I .output_async_reset = "none";
defparam \MBR_IN[0]~I .output_power_up = "low";
defparam \MBR_IN[0]~I .output_register_mode = "none";
defparam \MBR_IN[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \N~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\N~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(N));
// synopsys translate_off
defparam \N~I .input_async_reset = "none";
defparam \N~I .input_power_up = "low";
defparam \N~I .input_register_mode = "none";
defparam \N~I .input_sync_reset = "none";
defparam \N~I .oe_async_reset = "none";
defparam \N~I .oe_power_up = "low";
defparam \N~I .oe_register_mode = "none";
defparam \N~I .oe_sync_reset = "none";
defparam \N~I .operation_mode = "input";
defparam \N~I .output_async_reset = "none";
defparam \N~I .output_power_up = "low";
defparam \N~I .output_register_mode = "none";
defparam \N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_32,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \JAM[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\JAM~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(JAM[1]));
// synopsys translate_off
defparam \JAM[1]~I .input_async_reset = "none";
defparam \JAM[1]~I .input_power_up = "low";
defparam \JAM[1]~I .input_register_mode = "none";
defparam \JAM[1]~I .input_sync_reset = "none";
defparam \JAM[1]~I .oe_async_reset = "none";
defparam \JAM[1]~I .oe_power_up = "low";
defparam \JAM[1]~I .oe_register_mode = "none";
defparam \JAM[1]~I .oe_sync_reset = "none";
defparam \JAM[1]~I .operation_mode = "input";
defparam \JAM[1]~I .output_async_reset = "none";
defparam \JAM[1]~I .output_power_up = "low";
defparam \JAM[1]~I .output_register_mode = "none";
defparam \JAM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \JAM[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\JAM~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(JAM[0]));
// synopsys translate_off
defparam \JAM[0]~I .input_async_reset = "none";
defparam \JAM[0]~I .input_power_up = "low";
defparam \JAM[0]~I .input_register_mode = "none";
defparam \JAM[0]~I .input_sync_reset = "none";
defparam \JAM[0]~I .oe_async_reset = "none";
defparam \JAM[0]~I .oe_power_up = "low";
defparam \JAM[0]~I .oe_register_mode = "none";
defparam \JAM[0]~I .oe_sync_reset = "none";
defparam \JAM[0]~I .operation_mode = "input";
defparam \JAM[0]~I .output_async_reset = "none";
defparam \JAM[0]~I .output_power_up = "low";
defparam \JAM[0]~I .output_register_mode = "none";
defparam \JAM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N2
cycloneii_lcell_comb \inst2~0 (
// Equation(s):
// \inst2~0_combout  = (\Z~combout  & ((\JAM~combout [0]) # ((\N~combout  & \JAM~combout [1])))) # (!\Z~combout  & (\N~combout  & (\JAM~combout [1])))

	.dataa(\Z~combout ),
	.datab(\N~combout ),
	.datac(\JAM~combout [1]),
	.datad(\JAM~combout [0]),
	.cin(gnd),
	.combout(\inst2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2~0 .lut_mask = 16'hEAC0;
defparam \inst2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y1_N0
cycloneii_lcell_comb inst2(
// Equation(s):
// \inst2~combout  = (\NEXT_ADDRESS~combout [8]) # (\inst2~0_combout )

	.dataa(\NEXT_ADDRESS~combout [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2~0_combout ),
	.cin(gnd),
	.combout(\inst2~combout ),
	.cout());
// synopsys translate_off
defparam inst2.lut_mask = 16'hFFAA;
defparam inst2.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y1_N1
cycloneii_lcell_ff \inst3[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2~combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[8]));

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[7]));
// synopsys translate_off
defparam \NEXT_ADDRESS[7]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[7]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[7]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[7]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[7]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[7]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[7]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[7]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[7]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[7]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[7]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[7]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[7]));
// synopsys translate_off
defparam \MBR_IN[7]~I .input_async_reset = "none";
defparam \MBR_IN[7]~I .input_power_up = "low";
defparam \MBR_IN[7]~I .input_register_mode = "none";
defparam \MBR_IN[7]~I .input_sync_reset = "none";
defparam \MBR_IN[7]~I .oe_async_reset = "none";
defparam \MBR_IN[7]~I .oe_power_up = "low";
defparam \MBR_IN[7]~I .oe_register_mode = "none";
defparam \MBR_IN[7]~I .oe_sync_reset = "none";
defparam \MBR_IN[7]~I .operation_mode = "input";
defparam \MBR_IN[7]~I .output_async_reset = "none";
defparam \MBR_IN[7]~I .output_power_up = "low";
defparam \MBR_IN[7]~I .output_register_mode = "none";
defparam \MBR_IN[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_79,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \JAM[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\JAM~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(JAM[2]));
// synopsys translate_off
defparam \JAM[2]~I .input_async_reset = "none";
defparam \JAM[2]~I .input_power_up = "low";
defparam \JAM[2]~I .input_register_mode = "none";
defparam \JAM[2]~I .input_sync_reset = "none";
defparam \JAM[2]~I .oe_async_reset = "none";
defparam \JAM[2]~I .oe_power_up = "low";
defparam \JAM[2]~I .oe_register_mode = "none";
defparam \JAM[2]~I .oe_sync_reset = "none";
defparam \JAM[2]~I .operation_mode = "input";
defparam \JAM[2]~I .output_async_reset = "none";
defparam \JAM[2]~I .output_power_up = "low";
defparam \JAM[2]~I .output_register_mode = "none";
defparam \JAM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N0
cycloneii_lcell_comb \inst6[7] (
// Equation(s):
// inst6[7] = (\NEXT_ADDRESS~combout [7]) # ((\MBR_IN~combout [7] & \JAM~combout [2]))

	.dataa(vcc),
	.datab(\NEXT_ADDRESS~combout [7]),
	.datac(\MBR_IN~combout [7]),
	.datad(\JAM~combout [2]),
	.cin(gnd),
	.combout(inst6[7]),
	.cout());
// synopsys translate_off
defparam \inst6[7] .lut_mask = 16'hFCCC;
defparam \inst6[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N1
cycloneii_lcell_ff \inst3[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[7]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[7]));

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[6]));
// synopsys translate_off
defparam \NEXT_ADDRESS[6]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[6]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[6]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[6]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[6]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[6]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[6]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[6]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[6]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[6]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[6]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[6]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_92,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[6]));
// synopsys translate_off
defparam \MBR_IN[6]~I .input_async_reset = "none";
defparam \MBR_IN[6]~I .input_power_up = "low";
defparam \MBR_IN[6]~I .input_register_mode = "none";
defparam \MBR_IN[6]~I .input_sync_reset = "none";
defparam \MBR_IN[6]~I .oe_async_reset = "none";
defparam \MBR_IN[6]~I .oe_power_up = "low";
defparam \MBR_IN[6]~I .oe_register_mode = "none";
defparam \MBR_IN[6]~I .oe_sync_reset = "none";
defparam \MBR_IN[6]~I .operation_mode = "input";
defparam \MBR_IN[6]~I .output_async_reset = "none";
defparam \MBR_IN[6]~I .output_power_up = "low";
defparam \MBR_IN[6]~I .output_register_mode = "none";
defparam \MBR_IN[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N18
cycloneii_lcell_comb \inst6[6] (
// Equation(s):
// inst6[6] = (\NEXT_ADDRESS~combout [6]) # ((\JAM~combout [2] & \MBR_IN~combout [6]))

	.dataa(vcc),
	.datab(\JAM~combout [2]),
	.datac(\NEXT_ADDRESS~combout [6]),
	.datad(\MBR_IN~combout [6]),
	.cin(gnd),
	.combout(inst6[6]),
	.cout());
// synopsys translate_off
defparam \inst6[6] .lut_mask = 16'hFCF0;
defparam \inst6[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N19
cycloneii_lcell_ff \inst3[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[6]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[6]));

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[5]));
// synopsys translate_off
defparam \NEXT_ADDRESS[5]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[5]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[5]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[5]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[5]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[5]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[5]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[5]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[5]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[5]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[5]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[5]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N20
cycloneii_lcell_comb \inst6[5] (
// Equation(s):
// inst6[5] = (\NEXT_ADDRESS~combout [5]) # ((\MBR_IN~combout [5] & \JAM~combout [2]))

	.dataa(\MBR_IN~combout [5]),
	.datab(vcc),
	.datac(\NEXT_ADDRESS~combout [5]),
	.datad(\JAM~combout [2]),
	.cin(gnd),
	.combout(inst6[5]),
	.cout());
// synopsys translate_off
defparam \inst6[5] .lut_mask = 16'hFAF0;
defparam \inst6[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N21
cycloneii_lcell_ff \inst3[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[5]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[5]));

// Location: PIN_126,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[4]));
// synopsys translate_off
defparam \NEXT_ADDRESS[4]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[4]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[4]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[4]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[4]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[4]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[4]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[4]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[4]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[4]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[4]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[4]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N14
cycloneii_lcell_comb \inst6[4] (
// Equation(s):
// inst6[4] = (\NEXT_ADDRESS~combout [4]) # ((\MBR_IN~combout [4] & \JAM~combout [2]))

	.dataa(\MBR_IN~combout [4]),
	.datab(vcc),
	.datac(\NEXT_ADDRESS~combout [4]),
	.datad(\JAM~combout [2]),
	.cin(gnd),
	.combout(inst6[4]),
	.cout());
// synopsys translate_off
defparam \inst6[4] .lut_mask = 16'hFAF0;
defparam \inst6[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N15
cycloneii_lcell_ff \inst3[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[4]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[4]));

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[3]));
// synopsys translate_off
defparam \NEXT_ADDRESS[3]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[3]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[3]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[3]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[3]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[3]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[3]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[3]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[3]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[3]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[3]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[3]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_121,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[3]));
// synopsys translate_off
defparam \MBR_IN[3]~I .input_async_reset = "none";
defparam \MBR_IN[3]~I .input_power_up = "low";
defparam \MBR_IN[3]~I .input_register_mode = "none";
defparam \MBR_IN[3]~I .input_sync_reset = "none";
defparam \MBR_IN[3]~I .oe_async_reset = "none";
defparam \MBR_IN[3]~I .oe_power_up = "low";
defparam \MBR_IN[3]~I .oe_register_mode = "none";
defparam \MBR_IN[3]~I .oe_sync_reset = "none";
defparam \MBR_IN[3]~I .operation_mode = "input";
defparam \MBR_IN[3]~I .output_async_reset = "none";
defparam \MBR_IN[3]~I .output_power_up = "low";
defparam \MBR_IN[3]~I .output_register_mode = "none";
defparam \MBR_IN[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N16
cycloneii_lcell_comb \inst6[3] (
// Equation(s):
// inst6[3] = (\NEXT_ADDRESS~combout [3]) # ((\MBR_IN~combout [3] & \JAM~combout [2]))

	.dataa(vcc),
	.datab(\NEXT_ADDRESS~combout [3]),
	.datac(\MBR_IN~combout [3]),
	.datad(\JAM~combout [2]),
	.cin(gnd),
	.combout(inst6[3]),
	.cout());
// synopsys translate_off
defparam \inst6[3] .lut_mask = 16'hFCCC;
defparam \inst6[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N17
cycloneii_lcell_ff \inst3[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[3]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[3]));

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[2]));
// synopsys translate_off
defparam \MBR_IN[2]~I .input_async_reset = "none";
defparam \MBR_IN[2]~I .input_power_up = "low";
defparam \MBR_IN[2]~I .input_register_mode = "none";
defparam \MBR_IN[2]~I .input_sync_reset = "none";
defparam \MBR_IN[2]~I .oe_async_reset = "none";
defparam \MBR_IN[2]~I .oe_power_up = "low";
defparam \MBR_IN[2]~I .oe_register_mode = "none";
defparam \MBR_IN[2]~I .oe_sync_reset = "none";
defparam \MBR_IN[2]~I .operation_mode = "input";
defparam \MBR_IN[2]~I .output_async_reset = "none";
defparam \MBR_IN[2]~I .output_power_up = "low";
defparam \MBR_IN[2]~I .output_register_mode = "none";
defparam \MBR_IN[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N2
cycloneii_lcell_comb \inst6[2] (
// Equation(s):
// inst6[2] = (\NEXT_ADDRESS~combout [2]) # ((\MBR_IN~combout [2] & \JAM~combout [2]))

	.dataa(\NEXT_ADDRESS~combout [2]),
	.datab(vcc),
	.datac(\MBR_IN~combout [2]),
	.datad(\JAM~combout [2]),
	.cin(gnd),
	.combout(inst6[2]),
	.cout());
// synopsys translate_off
defparam \inst6[2] .lut_mask = 16'hFAAA;
defparam \inst6[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N3
cycloneii_lcell_ff \inst3[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[2]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[2]));

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[1]));
// synopsys translate_off
defparam \NEXT_ADDRESS[1]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[1]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[1]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[1]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[1]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[1]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[1]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[1]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[1]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[1]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[1]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[1]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_80,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MBR_IN[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MBR_IN~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MBR_IN[1]));
// synopsys translate_off
defparam \MBR_IN[1]~I .input_async_reset = "none";
defparam \MBR_IN[1]~I .input_power_up = "low";
defparam \MBR_IN[1]~I .input_register_mode = "none";
defparam \MBR_IN[1]~I .input_sync_reset = "none";
defparam \MBR_IN[1]~I .oe_async_reset = "none";
defparam \MBR_IN[1]~I .oe_power_up = "low";
defparam \MBR_IN[1]~I .oe_register_mode = "none";
defparam \MBR_IN[1]~I .oe_sync_reset = "none";
defparam \MBR_IN[1]~I .operation_mode = "input";
defparam \MBR_IN[1]~I .output_async_reset = "none";
defparam \MBR_IN[1]~I .output_power_up = "low";
defparam \MBR_IN[1]~I .output_register_mode = "none";
defparam \MBR_IN[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N12
cycloneii_lcell_comb \inst6[1] (
// Equation(s):
// inst6[1] = (\NEXT_ADDRESS~combout [1]) # ((\MBR_IN~combout [1] & \JAM~combout [2]))

	.dataa(vcc),
	.datab(\NEXT_ADDRESS~combout [1]),
	.datac(\MBR_IN~combout [1]),
	.datad(\JAM~combout [2]),
	.cin(gnd),
	.combout(inst6[1]),
	.cout());
// synopsys translate_off
defparam \inst6[1] .lut_mask = 16'hFCCC;
defparam \inst6[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N13
cycloneii_lcell_ff \inst3[1] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[1]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[1]));

// Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \NEXT_ADDRESS[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\NEXT_ADDRESS~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(NEXT_ADDRESS[0]));
// synopsys translate_off
defparam \NEXT_ADDRESS[0]~I .input_async_reset = "none";
defparam \NEXT_ADDRESS[0]~I .input_power_up = "low";
defparam \NEXT_ADDRESS[0]~I .input_register_mode = "none";
defparam \NEXT_ADDRESS[0]~I .input_sync_reset = "none";
defparam \NEXT_ADDRESS[0]~I .oe_async_reset = "none";
defparam \NEXT_ADDRESS[0]~I .oe_power_up = "low";
defparam \NEXT_ADDRESS[0]~I .oe_register_mode = "none";
defparam \NEXT_ADDRESS[0]~I .oe_sync_reset = "none";
defparam \NEXT_ADDRESS[0]~I .operation_mode = "input";
defparam \NEXT_ADDRESS[0]~I .output_async_reset = "none";
defparam \NEXT_ADDRESS[0]~I .output_power_up = "low";
defparam \NEXT_ADDRESS[0]~I .output_register_mode = "none";
defparam \NEXT_ADDRESS[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X26_Y5_N6
cycloneii_lcell_comb \inst6[0] (
// Equation(s):
// inst6[0] = (\NEXT_ADDRESS~combout [0]) # ((\MBR_IN~combout [0] & \JAM~combout [2]))

	.dataa(\MBR_IN~combout [0]),
	.datab(vcc),
	.datac(\NEXT_ADDRESS~combout [0]),
	.datad(\JAM~combout [2]),
	.cin(gnd),
	.combout(inst6[0]),
	.cout());
// synopsys translate_off
defparam \inst6[0] .lut_mask = 16'hFAF0;
defparam \inst6[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X26_Y5_N7
cycloneii_lcell_ff \inst3[0] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(inst6[0]),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(inst3[0]));

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[8]~I (
	.datain(inst3[8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[8]));
// synopsys translate_off
defparam \MPC[8]~I .input_async_reset = "none";
defparam \MPC[8]~I .input_power_up = "low";
defparam \MPC[8]~I .input_register_mode = "none";
defparam \MPC[8]~I .input_sync_reset = "none";
defparam \MPC[8]~I .oe_async_reset = "none";
defparam \MPC[8]~I .oe_power_up = "low";
defparam \MPC[8]~I .oe_register_mode = "none";
defparam \MPC[8]~I .oe_sync_reset = "none";
defparam \MPC[8]~I .operation_mode = "output";
defparam \MPC[8]~I .output_async_reset = "none";
defparam \MPC[8]~I .output_power_up = "low";
defparam \MPC[8]~I .output_register_mode = "none";
defparam \MPC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[7]~I (
	.datain(inst3[7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[7]));
// synopsys translate_off
defparam \MPC[7]~I .input_async_reset = "none";
defparam \MPC[7]~I .input_power_up = "low";
defparam \MPC[7]~I .input_register_mode = "none";
defparam \MPC[7]~I .input_sync_reset = "none";
defparam \MPC[7]~I .oe_async_reset = "none";
defparam \MPC[7]~I .oe_power_up = "low";
defparam \MPC[7]~I .oe_register_mode = "none";
defparam \MPC[7]~I .oe_sync_reset = "none";
defparam \MPC[7]~I .operation_mode = "output";
defparam \MPC[7]~I .output_async_reset = "none";
defparam \MPC[7]~I .output_power_up = "low";
defparam \MPC[7]~I .output_register_mode = "none";
defparam \MPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[6]~I (
	.datain(inst3[6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[6]));
// synopsys translate_off
defparam \MPC[6]~I .input_async_reset = "none";
defparam \MPC[6]~I .input_power_up = "low";
defparam \MPC[6]~I .input_register_mode = "none";
defparam \MPC[6]~I .input_sync_reset = "none";
defparam \MPC[6]~I .oe_async_reset = "none";
defparam \MPC[6]~I .oe_power_up = "low";
defparam \MPC[6]~I .oe_register_mode = "none";
defparam \MPC[6]~I .oe_sync_reset = "none";
defparam \MPC[6]~I .operation_mode = "output";
defparam \MPC[6]~I .output_async_reset = "none";
defparam \MPC[6]~I .output_power_up = "low";
defparam \MPC[6]~I .output_register_mode = "none";
defparam \MPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[5]~I (
	.datain(inst3[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[5]));
// synopsys translate_off
defparam \MPC[5]~I .input_async_reset = "none";
defparam \MPC[5]~I .input_power_up = "low";
defparam \MPC[5]~I .input_register_mode = "none";
defparam \MPC[5]~I .input_sync_reset = "none";
defparam \MPC[5]~I .oe_async_reset = "none";
defparam \MPC[5]~I .oe_power_up = "low";
defparam \MPC[5]~I .oe_register_mode = "none";
defparam \MPC[5]~I .oe_sync_reset = "none";
defparam \MPC[5]~I .operation_mode = "output";
defparam \MPC[5]~I .output_async_reset = "none";
defparam \MPC[5]~I .output_power_up = "low";
defparam \MPC[5]~I .output_register_mode = "none";
defparam \MPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[4]~I (
	.datain(inst3[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[4]));
// synopsys translate_off
defparam \MPC[4]~I .input_async_reset = "none";
defparam \MPC[4]~I .input_power_up = "low";
defparam \MPC[4]~I .input_register_mode = "none";
defparam \MPC[4]~I .input_sync_reset = "none";
defparam \MPC[4]~I .oe_async_reset = "none";
defparam \MPC[4]~I .oe_power_up = "low";
defparam \MPC[4]~I .oe_register_mode = "none";
defparam \MPC[4]~I .oe_sync_reset = "none";
defparam \MPC[4]~I .operation_mode = "output";
defparam \MPC[4]~I .output_async_reset = "none";
defparam \MPC[4]~I .output_power_up = "low";
defparam \MPC[4]~I .output_register_mode = "none";
defparam \MPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_71,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[3]~I (
	.datain(inst3[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[3]));
// synopsys translate_off
defparam \MPC[3]~I .input_async_reset = "none";
defparam \MPC[3]~I .input_power_up = "low";
defparam \MPC[3]~I .input_register_mode = "none";
defparam \MPC[3]~I .input_sync_reset = "none";
defparam \MPC[3]~I .oe_async_reset = "none";
defparam \MPC[3]~I .oe_power_up = "low";
defparam \MPC[3]~I .oe_register_mode = "none";
defparam \MPC[3]~I .oe_sync_reset = "none";
defparam \MPC[3]~I .operation_mode = "output";
defparam \MPC[3]~I .output_async_reset = "none";
defparam \MPC[3]~I .output_power_up = "low";
defparam \MPC[3]~I .output_register_mode = "none";
defparam \MPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_115,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[2]~I (
	.datain(inst3[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[2]));
// synopsys translate_off
defparam \MPC[2]~I .input_async_reset = "none";
defparam \MPC[2]~I .input_power_up = "low";
defparam \MPC[2]~I .input_register_mode = "none";
defparam \MPC[2]~I .input_sync_reset = "none";
defparam \MPC[2]~I .oe_async_reset = "none";
defparam \MPC[2]~I .oe_power_up = "low";
defparam \MPC[2]~I .oe_register_mode = "none";
defparam \MPC[2]~I .oe_sync_reset = "none";
defparam \MPC[2]~I .operation_mode = "output";
defparam \MPC[2]~I .output_async_reset = "none";
defparam \MPC[2]~I .output_power_up = "low";
defparam \MPC[2]~I .output_register_mode = "none";
defparam \MPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[1]~I (
	.datain(inst3[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[1]));
// synopsys translate_off
defparam \MPC[1]~I .input_async_reset = "none";
defparam \MPC[1]~I .input_power_up = "low";
defparam \MPC[1]~I .input_register_mode = "none";
defparam \MPC[1]~I .input_sync_reset = "none";
defparam \MPC[1]~I .oe_async_reset = "none";
defparam \MPC[1]~I .oe_power_up = "low";
defparam \MPC[1]~I .oe_register_mode = "none";
defparam \MPC[1]~I .oe_sync_reset = "none";
defparam \MPC[1]~I .operation_mode = "output";
defparam \MPC[1]~I .output_async_reset = "none";
defparam \MPC[1]~I .output_power_up = "low";
defparam \MPC[1]~I .output_register_mode = "none";
defparam \MPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MPC[0]~I (
	.datain(inst3[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MPC[0]));
// synopsys translate_off
defparam \MPC[0]~I .input_async_reset = "none";
defparam \MPC[0]~I .input_power_up = "low";
defparam \MPC[0]~I .input_register_mode = "none";
defparam \MPC[0]~I .input_sync_reset = "none";
defparam \MPC[0]~I .oe_async_reset = "none";
defparam \MPC[0]~I .oe_power_up = "low";
defparam \MPC[0]~I .oe_register_mode = "none";
defparam \MPC[0]~I .oe_sync_reset = "none";
defparam \MPC[0]~I .operation_mode = "output";
defparam \MPC[0]~I .output_async_reset = "none";
defparam \MPC[0]~I .output_power_up = "low";
defparam \MPC[0]~I .output_register_mode = "none";
defparam \MPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
