`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2018/11/19 08:41:35
// Design Name: 
// Module Name: Two2One1
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Two2One1(
    input ALUSrcB,
    input [31:0] ReadData2,
    input [31:0] Extended,
    output reg[31:0] Output
    );
    always@(ALUSrcB or ReadData2 or Extended)
    begin
        if(ALUSrcB==0)
        begin
            Output<=ReadData2;
        end
        
        else
        begin
            Output<=Extended;
        end
    end
    
endmodule
