<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
  <base href="http://www.cisl.columbia.edu/">
  <meta http-equiv="Content-Type"
 content="text/html; charset=iso-8859-1">
  <style type="text/css">
   <!--
   A { font-family: Arial, sans-serif;font-size:10pt;font-weight: bold; text-decoration: none; }
   SMALL { font-family: Arial, sans-serif; font-size: 10pt;}
   P { font-family: Arial, sans-serif; font-size: 10pt;}   
   -->
   </style>
  <script language="JavaScript" src="menu.js">

  </script>
  <script language="JavaScript" src="share.js">

  </script>
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
  <title>Title: Columbia Integrated System Laboratory Seminars</title>
  <meta name="GENERATOR" content="OpenOffice.org 1.1.2  (Linux)">
  <meta name="AUTHOR" content=" ">
  <meta name="CREATED" content="20050212;11320000">
  <meta name="CHANGEDBY" content=" ">
  <meta name="CHANGED" content="20050212;12340000">
  <meta name="GENERATOR" content="OpenOffice.org 1.1.2  (Linux)">
  <meta name="AUTHOR" content=" ">
  <meta name="CREATED" content="20050212;11320000">
  <meta name="CHANGEDBY" content=" ">
  <meta name="CHANGED" content="20050212;12340000">
  <style>
	<!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	-->
	</style>
  <style>!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	-->
	</style>
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content="Intel Corporation">
  <meta name="CREATED" content="20061115;9260000">
  <meta name="CHANGEDBY" content="Intel Corporation">
  <meta name="CHANGED" content="20061115;14340000">
  <style>
	<!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	--></style>
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content="Intel Corporation">
  <meta name="CREATED" content="20061115;9260000">
  <meta name="CHANGEDBY" content="Intel Corporation">
  <meta name="CHANGED" content="20061115;14340000">
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content="Intel Corporation">
  <meta name="CREATED" content="20061115;9260000">
  <meta name="CHANGEDBY" content="Intel Corporation">
  <meta name="CHANGED" content="20061115;14340000">
  <style>
	</style>
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content=" Rinaldo Castello">
  <meta name="CREATED" content="20060123;7480000">
  <meta name="CHANGEDBY" content=" Rinaldo Castello">
  <meta name="CHANGED" content="20060818;5480000">
  <style>
	<!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	--></style>
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content=" Rinaldo Castello">
  <meta name="CREATED" content="20060123;7480000">
  <meta name="CHANGEDBY" content=" Rinaldo Castello">
  <meta name="CHANGED" content="20060818;5480000">
  <style> 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	--> </style>
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content=" Rinaldo Castello">
  <meta name="CREATED" content="20060123;7480000">
  <meta name="CHANGEDBY" content=" Rinaldo Castello">
  <meta name="CHANGED" content="20060818;5480000">
  <style>!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	-->
	</style>
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content="khaled">
  <meta name="CREATED" content="20070208;18340000">
  <meta name="CHANGEDBY" content="khaled">
  <meta name="CHANGED" content="20070208;18350000">
  <style>
	<!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	--></style>
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content="khaled">
  <meta name="CREATED" content="20070208;18340000">
  <meta name="CHANGEDBY" content="khaled">
  <meta name="CHANGED" content="20070208;18350000">
  <style>
	<!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0.08in }
	--><br></style>
  <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8">
  <meta name="GENERATOR" content="OpenOffice.org 1.1.5  (Linux)">
  <meta name="AUTHOR" content="khaled">
  <meta name="CREATED" content="20070208;18340000">
  <meta name="CHANGEDBY" content="khaled">
  <meta name="CHANGED" content="20070208;18350000">
  <style>
	<!--
		@page { size: 8.27in 11.69in; margin: 0.79in }
		P { margin-bottom: 0in; color: #000000; line-height: 150%; text-align: justify; widows: 0; orphans: 0 }
		P.western { font-family: "Nimbus Roman No9 L", "Times New Roman", serif }
		P.cjk { font-family: "HG Mincho Light J" }
		P.ctl { font-size: 10pt }
	--></style>
</head>
<body style="background-color: rgb(119, 119, 119);" link="#3366ff"
 vlink="#3366ff">
<!-- <body bgcolor="#777777white" link="#3366ff" vlink="#3366ff"> -->
<center>
<table bgcolor="white" width="700">
  <tbody>
    <tr>
      <td align="center">
      <center>
      <center>
      <center><a href="http://www.cisl.columbia.edu/index.html"><img
 src="images/CISL_white.gif" alt="Columbia Integrated System Lab"
 border="0" height="127" width="408"> </a></center>
      <a href="../index.html"> </a></center>
      <a href="index.html"> </a></center>
      </td>
    </tr>
    <tr>
      <td>
      <center> | <a href="index.html">Home</a> | <a href="people.html">People</a>
| <a href="research.html">Research</a> | <a href="publications.html">Publications</a>
| <a href="seminars/seminars.html">Seminars</a> | <a
 href="courses.html">Courses</a> | <a href="sponsors.html">Sponsors</a>
| </center>
      </td>
    </tr>
    <tr>
      <td>
      <center>
      <table border="0" cellpadding="0" cellspacing="0" width="700">
        <tbody>
          <tr>
            <td>
            <hr>
            <table style="width: 699px; height: 400px;" border="0"
 cellpadding="10" cellspacing="0" cols="1">
              <tbody>
                <tr>
                  <td colspan="2">
                  <div style="text-align: center;"> </div>
                  <h3 style="text-align: center;"><font size="+2">Research
Seminars<br>
                  <small>Spring 2008</small> </font></h3>
                  <hr style="width: 100%; height: 2px;"><span
 style="color: rgb(255, 0, 0); font-style: italic; font-weight: bold;"></span><br>
                  <span style="font-style: italic;">Philip K.T. Mok</span><br
 style="font-style: italic;">
                  <span style="font-style: italic;">Associate Professor,</span><br
 style="font-style: italic;">
                  <span style="font-style: italic;">Department of
Electronic and Computer Engineering</span><br
 style="font-style: italic;">
                  <span style="font-style: italic;">Hong Kong
University of Science and Technology</span><br>
                  <br>
Time&nbsp; :&nbsp; 2:00 - 4:00PM<br>
Date&nbsp; :&nbsp; 18th April 2008 <br>
Venue :&nbsp; 834 Mudd Building, Columbia University<br>
                  <br>
All welcome, including non-IEEE members !<br>
                  <br>
                  <div style="text-align: justify;">The ISSCC offers
local SSCS chapters the opportunity to replay&nbsp; ISSCC tutorials,
short courses and sessions based on the DVD&nbsp; recordings. We will
play the "Embedded Power-Management Circuits"&nbsp; Tutorial by Prof.
P. Mok from the ISSCC'07 in this event.<br>
                  <br>
Tutorial Abstract :<br>
Due to the drastic increase of system integration and power consumption
of an IC with technology scaling, power management becomes a critical
issue in determining the overall performance of the IC. This tutorial
starts with a brief overview of power management circuits for embedded
applications. There follows a&nbsp; detailed explanation of the
operation and design issues associated&nbsp; with various on-chip power
converter circuits including linear&nbsp; regulator, switched-inductor
regulator, and switched-capacitor&nbsp; regulator. The focus is on the
analog circuit techniques, and the control mechanism for implementing
these power converters.<br>
                  </div>
                  <br>
------------------------------------------------------------------------------------------------------------------------------------<br>
                  <br>
                  <span style="font-style: italic;">Prof. Gu-Yeon Wei</span><br
 style="font-style: italic;">
                  <span style="font-style: italic;">Harvard University<br>
                  <br>
                  </span>Date&nbsp; :&nbsp; 2:00 PM, Friday, April 11,
2008<br>
Place :&nbsp; Mudd 633<br>
                  <br>
                  <span
 style="font-style: italic; color: rgb(255, 0, 0); font-weight: bold;">Title
:&nbsp; Combining Circuits + Architecture to Combat Variability in
Nanoscale CMOS</span><br>
                  <br>
                  <div style="text-align: justify;"><span
 style="font-style: italic;"></span>Abstract:<br>
Variability is poised to severely degrade performance and power
scalability of circuits and systems in nanoscale CMOS technologies.
Process, voltage, and temperature variations are well-known effects
that occur across wide temporal and spatial scales.&nbsp; With
aggressive technology scaling, traditional worst-case design techniques
incur large overheads.&nbsp; Higher-level solutions, combined with
innovations at the circuit level, offer a holistic approach that should
combat and mitigate the detrimental effects of variablity.&nbsp; This
talk presents a broad perspective of how we leverage collaborations
between circuits and architecture to address varibility in different
contexts.<br>
&nbsp;&nbsp;&nbsp;
Random and systematic variation can can degrade power and performance
of digital systems.&nbsp; This talk introduces ReVIVaL, which
incorporates two techniques to combat variability---voltage
interpolation and variable latency. When applied to a 6-stage
floating-point unit (FPU), experimental results from a 130nm test chip
demonstrate how these techniques can compensate for random and
correlated device-level variations without compromising performance. We
also explore the potential benefits of ReVIVaL extended to a CMP
system. Besides process variation, voltage variation can also degrade
performance scalability and require power overheads.&nbsp; Hence, we
investigate the potential energy savings offered by temporally
fine-grained, per-core DVFS using integrated on-chip switching
regulators.&nbsp; Our analysis suggests energy savings are possible
through fast, per-core DVFS despite the overheads associated with
lower-effiency on-chip regulators. Finally, I will summarize other
research efforts we have on-going at Harvard.<br>
                  <br>
Bio:<br>
Gu-Yeon Wei joined Harvard University in January 2002 and is currently
an Associate Professor of Electrical Engineering. Prior to joining
Harvard,&nbsp; he spent 18 months at Accelerant Networks in Beaverton,
Oregon. Professor Wei received his BS, MS, and PhD degrees in
Electrical Engineering all from Stanford University in 1994, 1997, and
2001.&nbsp; His current research interests are in the areas of
mixed-signal VLSI<br>
circuits and systems design for high-speed/low-power wireline data
communication, energy-efficient computing devices for sensor networks,
and collaborative software + architecture + circuit techniques to<br>
overcome variability in nanoscale IC technologies.<br>
                  <br>
Host:&nbsp; Ken Shepard, <a
 nicetitle="New Message to shepard@ee.columbia.edu" class="fixed"
 href="https://cubmail.cc.columbia.edu/horde/imp/compose.php?to=shepard%40ee.columbia.edu&amp;thismailbox=INBOX">shepard
AT ee DOT columbia DOT edu</a>, 212-854-2529<br>
                  </div>
                  <span style="font-style: italic;"></span><br>
                  <br>
------------------------------------------------------------------------------------------------------------------------------------<br>
                  <span style="font-style: italic;"></span><span
 style="font-style: italic;"></span> </td>
                </tr>
                <tr>
                  <td><span style="font-style: italic;">Prof. Patrick
Chiang</span><br style="font-style: italic;">
                  <span style="font-style: italic;">Oregon State
University</span><br>
                  <br>
Date:&nbsp; &nbsp; &nbsp;2:30 PM, Friday, April 4, 2008<br>
Place:&nbsp; &nbsp; Interschool Lab, CEPSR 750<br>
                  <br>
                  <span
 style="font-style: italic; color: rgb(255, 0, 0); font-weight: bold;">Title
: Parallel-Arrayed, Power-Optimal, Process-Calibrating, Interconnect
Circuits for Future Multi-Core&nbsp; Computing</span><br>
                  <br>
Abstract:<br>
                  <div style="text-align: justify;">Future
"end-of-scaling" CMOS technologies are characterized by three major
themes: 1)abundant transistors, such that they can be placed
almost&nbsp; anywhere with little cost; 2)power constrained,
exacerbated by the cease in supply scaling; 3) process variant, where
what you simulate is not what you get. In addition, passive
interconnect (both on-die and off-die) exhibit degraded performance
relative to transistor scaling, making interconnect circuits one of the
key circuit blocks that exhibit firsthand these three scaling
constraints. Multi-core computing can improve parallel performance only
at the expense of larger reliance on interconnect circuits.&nbsp;
Therefore, the design of interconnect circuits that can address these
three issues is paramount. In this talk, I will describe a number of
ways the VLSI group at Oregon State is tackling these three key
problems.&nbsp; First, leveraging past work, I will describe a few ways
we have recently addressed these issues, resulting in a few initial
(but un-measured) 65nm CMOS prototypes:&nbsp; 10GSs, 4-bit, 35mW ADC
using resonant clocking; 10 parallel, 10Gbps Transmitters dissipating
40mW.&nbsp; Finally, I will describe future areas of research that we
believe are key circuit challenges for future interconnect-limited,
parallel architectures - SRAMs, crossbars, on-die serial links, off-die
serial links, ADCs, and speed-of-light circuits.<br>
                  </div>
                  <br>
Bio:<br>
                  <div style="text-align: justify;">Patrick Chiang
received the B.S. degree in electrical engineering and computer
sciences from the University of California, Berkeley, in 1998, and the
M.S. and Ph.D. degrees in electrical engineering from Stanford
University in 2001 and 2007.&nbsp; He is currently an assistant
professor of electrical and computer engineering at Oregon State
University. In 1998, he was with Datapath Systems (now LSI Logic),
working on analog front-ends for DSL chipsets. In 2002 he was a
research intern at Velio Communications(now Rambus) working on 10GHz
clock synthesis architectures. In 2004 he was a consultant at startup
Telegent Systems, evaluating low phase noise VCOs for CMOS mobile TV
tuners. In 2006 he was a visiting NSF postdoctoral researcher at
Tsinghua University, China, investigating low power, low voltage RF
transceivers. In Summer 2007, he was a visiting professor at the
Institute of Computing Technology, Chinese Academy of Sciences, where
he collaborated on the design of multi-gigahertz ADCs and high speed
serial links.<br>
                  <br>
His interests are in the design and implementation of new architectures
for mixed signal circuits in deep submicron CMOS, focusing specifically
on low power consumption and process compensation techniques.<br>
                  </div>
                  <br>
Host:&nbsp; Ken Shepard, <a
 nicetitle="New Message to shepard@ee.columbia.edu" class="fixed"
 href="https://cubmail.cc.columbia.edu/horde/imp/compose.php?to=shepard%40ee.columbia.edu&amp;thismailbox=INBOX">shepard
AT ee DOT columbia DOT edu</a>,
212-854-2529<br>
                  <br>
                  <br>
------------------------------------------------------------------------------------------------------------------------------------<br>
                  <br>
                  <span style="font-style: italic;">Prof. Ranjit
Gharpurey</span><br style="font-style: italic;">
                  <span style="font-style: italic;">University of Texas
at Austin<br>
                  <br>
                  </span>Date:&nbsp;&nbsp; 2pm, Monday, March 17, 2008 <br>
Place:&nbsp; EE Conference Room 1312 S.W. Mudd<br>
                  <br>
                  <span
 style="color: rgb(255, 0, 0); font-weight: bold; font-style: italic;">Title:&nbsp;
&nbsp;Low-power, Interference Insensitive Radio Front-end Architectures</span><br>
                  <br>
Abstract:<br>
                  <div style="text-align: justify;">The problem of
interference continues to become progressively severe in modern
wireless systems, owing to greater utilization of spectrum.
Simultaneously, the data rate in many systems continue to increase.
Radio front-ends for such systems thus have to satisfy ever more
stringent dynamic range requirements. This can pose an especially
severe challenge in short-channel CMOS implementations, due to the
relatively low supply voltages of these technologies.<br>
Radio front-end architectures that can alleviate the above dynamic
range challenge are presented in this talk. We begin by examining a
low-power recursive radio front-end topology, that utilizes
transconductance at multiple frequencies. The next part of the talk
addresses our recent work in the area of radio front-ends that utilize
feedforward auxiliary paths to cancel interferers at critical points
with the receiver chain. The technique can be used for canceling
multiple narrowband interferers as well as for achieving broadband
attenuation, without the use of external passive SAW or ceramic filters
and with minimal impact on in-band sensitivity. Recent work on
combining active cancellation with interference detection is presented.
An architecture for broadband interference sensing, that utilizes a
cascade of image reject stages is also discussed.<br>
It is expected that many of these approaches will be useful in emerging
broadband wireless systems as well as Cognitive Radio and Software
Defined Radio systems.<br>
                  </div>
                  <br>
Bio:<br>
                  <div style="text-align: justify;">Dr. Ranjit
Gharpurey is with the Dept of Electrical and Computer Engineering at
the University of Texas at Austin. He received his PhD from the
University of California at Berkeley in 1995 and his B. Tech from the
Indian Institute of Technology, Kharagpur in 1990. His areas of
research interest include RF and high-frequency analog IC design.<br>
Dr. Gharpurey is currently serving on the technical program committees
of CICC, ISSCC and RFIC conferences, and is an associate editor of the
IEEE Journal of Solid State Circuits.<br>
                  </div>
                  <br>
Host:&nbsp; &nbsp; Peter Kinget <a
 nicetitle="New Message to kinget@ee.columbia.edu" class="fixed"
 href="https://cubmail.cc.columbia.edu/horde/imp/compose.php?to=kinget%40ee.columbia.edu&amp;thismailbox=INBOX">kinget
AT ee DOT columbia DOT edu</a>
+1-212-854-0309<br>
                  <br>
---------------------------------------------------------------------------------------------------------------------------------------<br>
                  <br>
                  <span style="font-style: italic;">March 3 2008:
4pm-7.30pm</span><br>
                  <span
 style="font-style: italic; color: rgb(255, 0, 0); font-weight: bold;">Inauguration
of the
IEEE NY EDS/SSCS Chapter</span><br>
                  <br>
Speakers:<br>
- Jan Van der Spiegel, SSCS Welcome<br>
- Jan Rabaey, Scaling the Power Wall<br>
- Juin Liou, Advanced ESD Protection in BiCMOS/CMOS technologies<br>
- David Weiss, NY Section President's Welcome<br>
                  <br>
Details at: <a class="fixed" href="http://edssscs.googlepages.com/"
 target="_blank">http://edssscs.googlepages.com</a><br>
                  <span style="font-style: italic;"><br>
---------------------------------------------------------------------------------------------------------------------------------------<br>
                  <br>
Prof. Harris</span><br>
                  <span style="font-style: italic;">CISL at Columbia
University<br>
                  </span>Date: 2pm, Friday, Jan. 25, 2008 <br>
Place: EE conference room 1312 S.W. Mudd<br>
                  <br>
                  <span
 style="color: rgb(255, 0, 0); font-weight: bold;"> Title:&nbsp;&nbsp;
Biologically Inspired Sensing and Coding of Signals</span><br>
                  <br>
                  <div> </div>
                  <div style="text-align: justify;">We discuss the role
of biologically inspired spike representations in various engineering <br>
applications including sensor design, time-based signal processing, and
power-efficient <br>
neural recording circuitry for brainmachine interfaces. These
spike-based systems are <br>
shown to outperform conventional approaches in terms of various
performance metrics such <br>
as power consumption, size, SNR, signal bandwidth and dynamic range. We
also consider the <br>
implications this work has on our understanding of neurobiological
systems.<br>
                  <br>
Speaker Bio:<br>
Dr. John G. Harris received his BS and MS degrees in Electrical
Engineering from MIT in <br>
1983 and 1986. He earned his PhD from Caltech in the interdisciplinary
Computation and <br>
Neural Systems program in 1991. After a two-year postdoc at the MIT AI
lab, Dr Harris <br>
joined the Electrical and Computer Engineering Department at the
University of Florida <br>
(UF). He is currently a full professor and leads the Hybrid Signal
Processing Group in <br>
researching biologically-inspired circuits, architectures and
algorithms for sensing and <br>
signal processing. Dr. Harris has published over 100 research papers
and patents in this <br>
area. He co-directs the Computational NeuroEngineering Lab and has a
joint appointment in <br>
the Biomedical Engineering Department at UF.<br>
                  <br>
Sponsored jointly by the Bionet Group (EE), CISL (EE) and LIINC Lab
(BME)</div>
                  <br>
------------------------------------------------------------------------------------------------------------------------------------<br>
                  <br>
                  <span style="font-style: italic;"></span><br>
                  <span style="text-decoration: underline;"></span><span
 style="text-decoration: underline;"></span><span
 style="font-style: italic;"></span>
                  <hr style="width: 100%; height: 2px;"></td>
                </tr>
              </tbody>
            </table>
            <table nocols="4" width="70%">
              <tbody>
                <tr>
                  <td>
                  <h3>&nbsp; Previous Seminars</h3>
                  </td>
                </tr>
              </tbody>
            </table>
            <table style="text-align: left; width: 625px; height: 29px;">
              <tbody>
                <tr>
                  <td rowspan="1" colspan="1"
 style="vertical-align: top; width: 6px;"><a
 href="http://www.cisl.columbia.edu/seminars/seminars_Fa07.html">Fall
2007</a> |<a
 href="http://www.cisl.columbia.edu/seminars/seminars_Spr07.html">
Spring
2007</a> | <a
 href="http://www.cisl.columbia.edu/seminars/seminars_Fa06.html">Fall
2006</a> | <a
 href="http://www.cisl.columbia.edu/seminars/seminars_Spr06.html">Spring
2006</a> </td>
                </tr>
              </tbody>
            </table>
            <table style="width: 630px; height: 33px;" nocols="4">
              <tbody>
                <tr>
                  <td rowspan="1" colspan="1"
 style="vertical-align: top; width: 6px;"><a
 href="http://www.cisl.columbia.edu/seminars/seminars_Fa05.html">Fall
2005</a> | <a
 href="http://www.cisl.columbia.edu/seminars/seminars_Spr05.html">Spring
2005</a> | <a href="seminars/seminars_Fa04.html">Fall 2004</a> | <a
 href="seminars/seminars_Spr04.html">Spring 2004</a> | <a
 href="seminars/seminars_Fa03.html">Fall 2003</a> | <a
 href="seminars/seminars_Spr03.html">Spring 2003</a>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                  </td>
                </tr>
              </tbody>
            </table>
            <table style="width: 631px; height: 33px;" nocols="4">
              <tbody>
                <tr>
                  <td rowspan="1" colspan="1"
 style="vertical-align: top; width: 6px;"><a
 href="http://www.cisl.columbia.edu/seminars/seminars_Fa02.html">Fall
2002</a> | <a href="seminars/seminars_Spr02.html">Spring 2002</a> | <a
 href="seminars/seminars_Fa01.html">Fall 2001</a> | <a
 href="seminars/seminars_Spr01.html">Spring 2001</a> | <a
 href="seminars/seminars_Fa00.html">Fall 2000</a> | <a
 href="seminars/seminars_Spr00.html">Spring 2000</a> </td>
                </tr>
              </tbody>
            </table>
            <table border="0" cellpadding="10" cellspacing="0" cols="1">
              <tbody>
                <tr>
                  <td>
                  <hr>
                  <h3>How to get to our seminar:</h3>
                  </td>
                </tr>
                <tr>
                  <td><a
 href="http://www.columbia.edu/cu/aboutcolumbia/maps.html">Directions</a>
| <a href="http://www.columbia.edu/cu/aboutcolumbia/maps/index.html">
Campus Map</a> | <a
 href="http://www.columbia.edu/cu/aboutcolumbia/maps/sectionD.html">
Building Map</a></td>
                </tr>
                <tr>
                  <td>
                  <hr>
                  <h3>Cisl Seminar Announcements Mailing List</h3>
                  </td>
                </tr>
                <tr>
                  <td>
                  <ul>
                    <li>We maintain a mailing list to distribute the
CISL seminar
announcements for anyone interested. This is a password protected list
and its only purpose is to distribute announcements for the CISL
seminar series. </li>
                    <li>Subscription and Unsubscription to the list is
open. Anyone interested in
our seminars can subscribe to the list by sending an email from her/his
email account to <b>cisl_seminar_announcements-request@columbia.edu</b>
with the
following line in the body of the message:
                      <blockquote> subscribe<br>
end </blockquote>
                    </li>
                    <li>To unsubscribe from this list simply send an
email to
cisl_seminar_announcements-request@columbia.edu with the the following
line as the body of the message:
                      <blockquote> unsubscribe<br>
end </blockquote>
                    </li>
                    <li>Questions on any issue pertaining to this list
should be directed to
owner-cisl_seminar_announcements@columbia.edu </li>
                  </ul>
                  </td>
                </tr>
              </tbody>
            </table>
            </td>
          </tr>
        </tbody>
      </table>
      </center>
      <hr align="center" width="580">
      <center>
      <table border="0" cellpadding="0" cellspacing="0" width="580">
        <tbody>
          <tr>
            <td align="center"><font size="-1">Copyright &Acirc;&copy;
2007
The Trustees of Columbia University in the City of New York</font></td>
          </tr>
        </tbody>
      </table>
      </center>
      </td>
    </tr>
  </tbody>
</table>
</center>
</body>
</html>
