{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79996,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 4.42961e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 2.75226e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.2431e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 2.75226e-05,
	"finish__design__instance__count__class:buffer": 21,
	"finish__design__instance__area__class:buffer": 102.598,
	"finish__design__instance__count__class:timing_repair_buffer": 28,
	"finish__design__instance__area__class:timing_repair_buffer": 108.854,
	"finish__design__instance__count__class:inverter": 3,
	"finish__design__instance__area__class:inverter": 11.2608,
	"finish__design__instance__count__class:multi_input_combinational_cell": 78,
	"finish__design__instance__area__class:multi_input_combinational_cell": 540.518,
	"finish__design__instance__count": 130,
	"finish__design__instance__area": 763.232,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.19795,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.793702,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.890456,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 4.70977e-05,
	"finish__power__switching__total": 5.10351e-05,
	"finish__power__leakage__total": 2.80176e-10,
	"finish__power__total": 9.81331e-05,
	"finish__design__io": 30,
	"finish__design__die__area": 4836.51,
	"finish__design__core__area": 4384.2,
	"finish__design__instance__count": 182,
	"finish__design__instance__area": 828.294,
	"finish__design__instance__count__stdcell": 182,
	"finish__design__instance__area__stdcell": 828.294,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.188927,
	"finish__design__instance__utilization__stdcell": 0.188927,
	"finish__design__rows": 24,
	"finish__design__rows:unithd": 24,
	"finish__design__sites": 3504,
	"finish__design__sites:unithd": 3504,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}