// Seed: 2621763818
module module_0 (
    input  tri  id_0,
    input  tri1 id_1,
    output wor  id_2,
    input  wand id_3
);
  logic id_5;
  parameter id_6 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd5
) (
    input  wand  id_0
    , id_11,
    output logic id_1,
    input  tri1  id_2,
    input  uwire id_3,
    output tri1  id_4,
    input  tri0  id_5,
    input  tri   id_6,
    input  wor   id_7 [1 : -1 'd0],
    input  uwire id_8,
    input  uwire _id_9
);
  wire id_12[id_9 : 1 'd0 & ""];
  ;
  initial id_1 = #1 -1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_4,
      id_8
  );
  parameter id_13 = 1;
endmodule
