Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 07:01:39 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_6/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.228       -0.832                      6                  876       -0.034       -0.270                     20                  876        1.725        0.000                       0                   877  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.228       -0.832                      6                  876       -0.034       -0.270                     20                  876        1.725        0.000                       0                   877  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            6  Failing Endpoints,  Worst Slack       -0.228ns,  Total Violation       -0.832ns
Hold  :           20  Failing Endpoints,  Worst Slack       -0.034ns,  Total Violation       -0.270ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 genblk1[14].reg_in/reg_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.146ns  (logic 1.705ns (41.124%)  route 2.441ns (58.876%))
  Logic Levels:           18  (CARRY8=10 LUT2=6 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.707ns = ( 5.707 - 4.000 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.210ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.190ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=876, estimated)      1.193     2.154    genblk1[14].reg_in/CLK
    SLICE_X112Y488       FDRE                                         r  genblk1[14].reg_in/reg_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y488       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.235 r  genblk1[14].reg_in/reg_out_reg[4]/Q
                         net (fo=11, estimated)       0.131     2.366    conv/mul10/O15[4]
    SLICE_X112Y487       LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     2.501 r  conv/mul10/reg_out[1]_i_363/O
                         net (fo=2, estimated)        0.180     2.681    conv/mul10/reg_out[1]_i_363_n_0
    SLICE_X112Y487       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.831 r  conv/mul10/reg_out[1]_i_370/O
                         net (fo=1, routed)           0.010     2.841    conv/mul10/reg_out[1]_i_370_n_0
    SLICE_X112Y487       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.956 r  conv/mul10/reg_out_reg[1]_i_256/CO[7]
                         net (fo=1, estimated)        0.026     2.982    conv/mul10/reg_out_reg[1]_i_256_n_0
    SLICE_X112Y488       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.038 r  conv/mul10/reg_out_reg[1]_i_355/O[0]
                         net (fo=2, estimated)        0.481     3.519    conv/add000051/z[8]
    SLICE_X111Y488       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.555 r  conv/add000051/reg_out[1]_i_356/O
                         net (fo=1, routed)           0.010     3.565    conv/add000051/reg_out[1]_i_356_n_0
    SLICE_X111Y488       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.680 r  conv/add000051/reg_out_reg[1]_i_255/CO[7]
                         net (fo=1, estimated)        0.026     3.706    conv/add000051/reg_out_reg[1]_i_255_n_0
    SLICE_X111Y489       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.762 r  conv/add000051/reg_out_reg[21]_i_148/O[0]
                         net (fo=1, estimated)        0.493     4.255    conv/add000051/reg_out_reg[21]_i_148_n_15
    SLICE_X113Y488       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     4.292 r  conv/add000051/reg_out[21]_i_105/O
                         net (fo=1, routed)           0.025     4.317    conv/add000051/reg_out[21]_i_105_n_0
    SLICE_X113Y488       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     4.501 r  conv/add000051/reg_out_reg[21]_i_63/O[5]
                         net (fo=2, estimated)        0.229     4.730    conv/add000051/reg_out_reg[21]_i_63_n_10
    SLICE_X114Y486       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.765 r  conv/add000051/reg_out[21]_i_66/O
                         net (fo=1, routed)           0.011     4.776    conv/add000051/reg_out[21]_i_66_n_0
    SLICE_X114Y486       CARRY8 (Prop_CARRY8_SLICEL_S[5]_O[7])
                                                      0.134     4.910 r  conv/add000051/reg_out_reg[21]_i_39/O[7]
                         net (fo=1, estimated)        0.323     5.233    conv/add000051/reg_out_reg[21]_i_39_n_8
    SLICE_X116Y487       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.272 r  conv/add000051/reg_out[21]_i_16/O
                         net (fo=1, routed)           0.015     5.287    conv/add000051/reg_out[21]_i_16_n_0
    SLICE_X116Y487       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.404 r  conv/add000051/reg_out_reg[21]_i_7/CO[7]
                         net (fo=1, estimated)        0.026     5.430    conv/add000051/reg_out_reg[21]_i_7_n_0
    SLICE_X116Y488       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.486 r  conv/add000051/reg_out_reg[21]_i_6/O[0]
                         net (fo=2, estimated)        0.174     5.660    conv/add000051/reg_out_reg[21]_i_6_n_15
    SLICE_X115Y487       LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     5.710 r  conv/add000051/reg_out[21]_i_9/O
                         net (fo=1, routed)           0.010     5.720    conv/add000051/reg_out[21]_i_9_n_0
    SLICE_X115Y487       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[4])
                                                      0.172     5.892 r  conv/add000051/reg_out_reg[21]_i_2/CO[4]
                         net (fo=2, estimated)        0.224     6.116    conv/add000051/reg_out_reg[21]_i_2_n_3
    SLICE_X116Y485       LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     6.167 r  conv/add000051/reg_out[21]_i_3/O
                         net (fo=1, routed)           0.021     6.188    conv/add000051/reg_out[21]_i_3_n_0
    SLICE_X116Y485       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.086     6.274 r  conv/add000051/reg_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.300    reg_out/D[20]
    SLICE_X116Y485       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=876, estimated)      1.037     5.707    reg_out/CLK
    SLICE_X116Y485       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.376     6.083    
                         clock uncertainty           -0.035     6.048    
    SLICE_X116Y485       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.073    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.073    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                 -0.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.034ns  (arrival time - required time)
  Source:                 demux/genblk1[24].z_reg[24][2]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[24].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.058ns (31.183%)  route 0.128ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.021ns (routing 0.190ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.199ns (routing 0.210ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=876, estimated)      1.021     1.691    demux/CLK
    SLICE_X112Y479       FDRE                                         r  demux/genblk1[24].z_reg[24][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y479       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.749 r  demux/genblk1[24].z_reg[24][2]/Q
                         net (fo=1, estimated)        0.128     1.877    genblk1[24].reg_in/D[2]
    SLICE_X112Y485       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=876, estimated)      1.199     2.160    genblk1[24].reg_in/CLK
    SLICE_X112Y485       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.311     1.849    
    SLICE_X112Y485       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.911    genblk1[24].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                 -0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X115Y491  demux/genblk1[52].z_reg[52][2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X112Y497  demux/genblk1[47].z_reg[47][3]/C



