{
  "module_name": "mt8192-larb-port.h",
  "hash_id": "b03139e59b2d3ebb04ed3c615520faec02b6174597189779dc179ec571a3310a",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt8192-larb-port.h",
  "human_readable_source": " \n \n#ifndef _DT_BINDINGS_MEMORY_MT8192_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT8192_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n \n\n \n#define M4U_PORT_L0_DISP_POSTMASK0\t\tMTK_M4U_ID(0, 0)\n#define M4U_PORT_L0_OVL_RDMA0_HDR\t\tMTK_M4U_ID(0, 1)\n#define M4U_PORT_L0_OVL_RDMA0\t\t\tMTK_M4U_ID(0, 2)\n#define M4U_PORT_L0_DISP_RDMA0\t\t\tMTK_M4U_ID(0, 3)\n#define M4U_PORT_L0_DISP_WDMA0\t\t\tMTK_M4U_ID(0, 4)\n#define M4U_PORT_L0_DISP_FAKE0\t\t\tMTK_M4U_ID(0, 5)\n\n \n#define M4U_PORT_L1_OVL_2L_RDMA0_HDR\t\tMTK_M4U_ID(1, 0)\n#define M4U_PORT_L1_OVL_2L_RDMA2_HDR\t\tMTK_M4U_ID(1, 1)\n#define M4U_PORT_L1_OVL_2L_RDMA0\t\tMTK_M4U_ID(1, 2)\n#define M4U_PORT_L1_OVL_2L_RDMA2\t\tMTK_M4U_ID(1, 3)\n#define M4U_PORT_L1_DISP_MDP_RDMA4\t\tMTK_M4U_ID(1, 4)\n#define M4U_PORT_L1_DISP_RDMA4\t\t\tMTK_M4U_ID(1, 5)\n#define M4U_PORT_L1_DISP_UFBC_WDMA0\t\tMTK_M4U_ID(1, 6)\n#define M4U_PORT_L1_DISP_FAKE1\t\t\tMTK_M4U_ID(1, 7)\n\n \n#define M4U_PORT_L2_MDP_RDMA0\t\t\tMTK_M4U_ID(2, 0)\n#define M4U_PORT_L2_MDP_RDMA1\t\t\tMTK_M4U_ID(2, 1)\n#define M4U_PORT_L2_MDP_WROT0\t\t\tMTK_M4U_ID(2, 2)\n#define M4U_PORT_L2_MDP_WROT1\t\t\tMTK_M4U_ID(2, 3)\n#define M4U_PORT_L2_MDP_DISP_FAKE0\t\tMTK_M4U_ID(2, 4)\n\n \n\n \n#define M4U_PORT_L4_VDEC_MC_EXT\t\t\tMTK_M4U_ID(4, 0)\n#define M4U_PORT_L4_VDEC_UFO_EXT\t\tMTK_M4U_ID(4, 1)\n#define M4U_PORT_L4_VDEC_PP_EXT\t\t\tMTK_M4U_ID(4, 2)\n#define M4U_PORT_L4_VDEC_PRED_RD_EXT\t\tMTK_M4U_ID(4, 3)\n#define M4U_PORT_L4_VDEC_PRED_WR_EXT\t\tMTK_M4U_ID(4, 4)\n#define M4U_PORT_L4_VDEC_PPWRAP_EXT\t\tMTK_M4U_ID(4, 5)\n#define M4U_PORT_L4_VDEC_TILE_EXT\t\tMTK_M4U_ID(4, 6)\n#define M4U_PORT_L4_VDEC_VLD_EXT\t\tMTK_M4U_ID(4, 7)\n#define M4U_PORT_L4_VDEC_VLD2_EXT\t\tMTK_M4U_ID(4, 8)\n#define M4U_PORT_L4_VDEC_AVC_MV_EXT\t\tMTK_M4U_ID(4, 9)\n#define M4U_PORT_L4_VDEC_RG_CTRL_DMA_EXT\tMTK_M4U_ID(4, 10)\n\n \n#define M4U_PORT_L5_VDEC_LAT0_VLD_EXT\t\tMTK_M4U_ID(5, 0)\n#define M4U_PORT_L5_VDEC_LAT0_VLD2_EXT\t\tMTK_M4U_ID(5, 1)\n#define M4U_PORT_L5_VDEC_LAT0_AVC_MV_EXT\tMTK_M4U_ID(5, 2)\n#define M4U_PORT_L5_VDEC_LAT0_PRED_RD_EXT\tMTK_M4U_ID(5, 3)\n#define M4U_PORT_L5_VDEC_LAT0_TILE_EXT\t\tMTK_M4U_ID(5, 4)\n#define M4U_PORT_L5_VDEC_LAT0_WDMA_EXT\t\tMTK_M4U_ID(5, 5)\n#define M4U_PORT_L5_VDEC_LAT0_RG_CTRL_DMA_EXT\tMTK_M4U_ID(5, 6)\n#define M4U_PORT_L5_VDEC_UFO_ENC_EXT\t\tMTK_M4U_ID(5, 7)\n\n \n\n \n#define M4U_PORT_L7_VENC_RCPU\t\t\tMTK_M4U_ID(7, 0)\n#define M4U_PORT_L7_VENC_REC\t\t\tMTK_M4U_ID(7, 1)\n#define M4U_PORT_L7_VENC_BSDMA\t\t\tMTK_M4U_ID(7, 2)\n#define M4U_PORT_L7_VENC_SV_COMV\t\tMTK_M4U_ID(7, 3)\n#define M4U_PORT_L7_VENC_RD_COMV\t\tMTK_M4U_ID(7, 4)\n#define M4U_PORT_L7_VENC_CUR_LUMA\t\tMTK_M4U_ID(7, 5)\n#define M4U_PORT_L7_VENC_CUR_CHROMA\t\tMTK_M4U_ID(7, 6)\n#define M4U_PORT_L7_VENC_REF_LUMA\t\tMTK_M4U_ID(7, 7)\n#define M4U_PORT_L7_VENC_REF_CHROMA\t\tMTK_M4U_ID(7, 8)\n#define M4U_PORT_L7_JPGENC_Y_RDMA\t\tMTK_M4U_ID(7, 9)\n#define M4U_PORT_L7_JPGENC_Q_RDMA\t\tMTK_M4U_ID(7, 10)\n#define M4U_PORT_L7_JPGENC_C_TABLE\t\tMTK_M4U_ID(7, 11)\n#define M4U_PORT_L7_JPGENC_BSDMA\t\tMTK_M4U_ID(7, 12)\n#define M4U_PORT_L7_VENC_SUB_R_LUMA\t\tMTK_M4U_ID(7, 13)\n#define M4U_PORT_L7_VENC_SUB_W_LUMA\t\tMTK_M4U_ID(7, 14)\n\n \n\n \n#define M4U_PORT_L9_IMG_IMGI_D1\t\t\tMTK_M4U_ID(9, 0)\n#define M4U_PORT_L9_IMG_IMGBI_D1\t\tMTK_M4U_ID(9, 1)\n#define M4U_PORT_L9_IMG_DMGI_D1\t\t\tMTK_M4U_ID(9, 2)\n#define M4U_PORT_L9_IMG_DEPI_D1\t\t\tMTK_M4U_ID(9, 3)\n#define M4U_PORT_L9_IMG_ICE_D1\t\t\tMTK_M4U_ID(9, 4)\n#define M4U_PORT_L9_IMG_SMTI_D1\t\t\tMTK_M4U_ID(9, 5)\n#define M4U_PORT_L9_IMG_SMTO_D2\t\t\tMTK_M4U_ID(9, 6)\n#define M4U_PORT_L9_IMG_SMTO_D1\t\t\tMTK_M4U_ID(9, 7)\n#define M4U_PORT_L9_IMG_CRZO_D1\t\t\tMTK_M4U_ID(9, 8)\n#define M4U_PORT_L9_IMG_IMG3O_D1\t\tMTK_M4U_ID(9, 9)\n#define M4U_PORT_L9_IMG_VIPI_D1\t\t\tMTK_M4U_ID(9, 10)\n#define M4U_PORT_L9_IMG_SMTI_D5\t\t\tMTK_M4U_ID(9, 11)\n#define M4U_PORT_L9_IMG_TIMGO_D1\t\tMTK_M4U_ID(9, 12)\n#define M4U_PORT_L9_IMG_UFBC_W0\t\t\tMTK_M4U_ID(9, 13)\n#define M4U_PORT_L9_IMG_UFBC_R0\t\t\tMTK_M4U_ID(9, 14)\n\n \n\n \n#define M4U_PORT_L11_IMG_IMGI_D1\t\tMTK_M4U_ID(11, 0)\n#define M4U_PORT_L11_IMG_IMGBI_D1\t\tMTK_M4U_ID(11, 1)\n#define M4U_PORT_L11_IMG_DMGI_D1\t\tMTK_M4U_ID(11, 2)\n#define M4U_PORT_L11_IMG_DEPI_D1\t\tMTK_M4U_ID(11, 3)\n#define M4U_PORT_L11_IMG_ICE_D1\t\t\tMTK_M4U_ID(11, 4)\n#define M4U_PORT_L11_IMG_SMTI_D1\t\tMTK_M4U_ID(11, 5)\n#define M4U_PORT_L11_IMG_SMTO_D2\t\tMTK_M4U_ID(11, 6)\n#define M4U_PORT_L11_IMG_SMTO_D1\t\tMTK_M4U_ID(11, 7)\n#define M4U_PORT_L11_IMG_CRZO_D1\t\tMTK_M4U_ID(11, 8)\n#define M4U_PORT_L11_IMG_IMG3O_D1\t\tMTK_M4U_ID(11, 9)\n#define M4U_PORT_L11_IMG_VIPI_D1\t\tMTK_M4U_ID(11, 10)\n#define M4U_PORT_L11_IMG_SMTI_D5\t\tMTK_M4U_ID(11, 11)\n#define M4U_PORT_L11_IMG_TIMGO_D1\t\tMTK_M4U_ID(11, 12)\n#define M4U_PORT_L11_IMG_UFBC_W0\t\tMTK_M4U_ID(11, 13)\n#define M4U_PORT_L11_IMG_UFBC_R0\t\tMTK_M4U_ID(11, 14)\n#define M4U_PORT_L11_IMG_WPE_RDMA1\t\tMTK_M4U_ID(11, 15)\n#define M4U_PORT_L11_IMG_WPE_RDMA0\t\tMTK_M4U_ID(11, 16)\n#define M4U_PORT_L11_IMG_WPE_WDMA\t\tMTK_M4U_ID(11, 17)\n#define M4U_PORT_L11_IMG_MFB_RDMA0\t\tMTK_M4U_ID(11, 18)\n#define M4U_PORT_L11_IMG_MFB_RDMA1\t\tMTK_M4U_ID(11, 19)\n#define M4U_PORT_L11_IMG_MFB_RDMA2\t\tMTK_M4U_ID(11, 20)\n#define M4U_PORT_L11_IMG_MFB_RDMA3\t\tMTK_M4U_ID(11, 21)\n#define M4U_PORT_L11_IMG_MFB_RDMA4\t\tMTK_M4U_ID(11, 22)\n#define M4U_PORT_L11_IMG_MFB_RDMA5\t\tMTK_M4U_ID(11, 23)\n#define M4U_PORT_L11_IMG_MFB_WDMA0\t\tMTK_M4U_ID(11, 24)\n#define M4U_PORT_L11_IMG_MFB_WDMA1\t\tMTK_M4U_ID(11, 25)\n\n \n\n \n#define M4U_PORT_L13_CAM_MRAWI\t\t\tMTK_M4U_ID(13, 0)\n#define M4U_PORT_L13_CAM_MRAWO0\t\t\tMTK_M4U_ID(13, 1)\n#define M4U_PORT_L13_CAM_MRAWO1\t\t\tMTK_M4U_ID(13, 2)\n#define M4U_PORT_L13_CAM_CAMSV1\t\t\tMTK_M4U_ID(13, 3)\n#define M4U_PORT_L13_CAM_CAMSV2\t\t\tMTK_M4U_ID(13, 4)\n#define M4U_PORT_L13_CAM_CAMSV3\t\t\tMTK_M4U_ID(13, 5)\n#define M4U_PORT_L13_CAM_CAMSV4\t\t\tMTK_M4U_ID(13, 6)\n#define M4U_PORT_L13_CAM_CAMSV5\t\t\tMTK_M4U_ID(13, 7)\n#define M4U_PORT_L13_CAM_CAMSV6\t\t\tMTK_M4U_ID(13, 8)\n#define M4U_PORT_L13_CAM_CCUI\t\t\tMTK_M4U_ID(13, 9)\n#define M4U_PORT_L13_CAM_CCUO\t\t\tMTK_M4U_ID(13, 10)\n#define M4U_PORT_L13_CAM_FAKE\t\t\tMTK_M4U_ID(13, 11)\n\n \n#define M4U_PORT_L14_CAM_RESERVE1\t\tMTK_M4U_ID(14, 0)\n#define M4U_PORT_L14_CAM_RESERVE2\t\tMTK_M4U_ID(14, 1)\n#define M4U_PORT_L14_CAM_RESERVE3\t\tMTK_M4U_ID(14, 2)\n#define M4U_PORT_L14_CAM_CAMSV0\t\t\tMTK_M4U_ID(14, 3)\n#define M4U_PORT_L14_CAM_CCUI\t\t\tMTK_M4U_ID(14, 4)\n#define M4U_PORT_L14_CAM_CCUO\t\t\tMTK_M4U_ID(14, 5)\n\n \n\n \n#define M4U_PORT_L16_CAM_IMGO_R1_A\t\tMTK_M4U_ID(16, 0)\n#define M4U_PORT_L16_CAM_RRZO_R1_A\t\tMTK_M4U_ID(16, 1)\n#define M4U_PORT_L16_CAM_CQI_R1_A\t\tMTK_M4U_ID(16, 2)\n#define M4U_PORT_L16_CAM_BPCI_R1_A\t\tMTK_M4U_ID(16, 3)\n#define M4U_PORT_L16_CAM_YUVO_R1_A\t\tMTK_M4U_ID(16, 4)\n#define M4U_PORT_L16_CAM_UFDI_R2_A\t\tMTK_M4U_ID(16, 5)\n#define M4U_PORT_L16_CAM_RAWI_R2_A\t\tMTK_M4U_ID(16, 6)\n#define M4U_PORT_L16_CAM_RAWI_R3_A\t\tMTK_M4U_ID(16, 7)\n#define M4U_PORT_L16_CAM_AAO_R1_A\t\tMTK_M4U_ID(16, 8)\n#define M4U_PORT_L16_CAM_AFO_R1_A\t\tMTK_M4U_ID(16, 9)\n#define M4U_PORT_L16_CAM_FLKO_R1_A\t\tMTK_M4U_ID(16, 10)\n#define M4U_PORT_L16_CAM_LCESO_R1_A\t\tMTK_M4U_ID(16, 11)\n#define M4U_PORT_L16_CAM_CRZO_R1_A\t\tMTK_M4U_ID(16, 12)\n#define M4U_PORT_L16_CAM_LTMSO_R1_A\t\tMTK_M4U_ID(16, 13)\n#define M4U_PORT_L16_CAM_RSSO_R1_A\t\tMTK_M4U_ID(16, 14)\n#define M4U_PORT_L16_CAM_AAHO_R1_A\t\tMTK_M4U_ID(16, 15)\n#define M4U_PORT_L16_CAM_LSCI_R1_A\t\tMTK_M4U_ID(16, 16)\n\n \n#define M4U_PORT_L17_CAM_IMGO_R1_B\t\tMTK_M4U_ID(17, 0)\n#define M4U_PORT_L17_CAM_RRZO_R1_B\t\tMTK_M4U_ID(17, 1)\n#define M4U_PORT_L17_CAM_CQI_R1_B\t\tMTK_M4U_ID(17, 2)\n#define M4U_PORT_L17_CAM_BPCI_R1_B\t\tMTK_M4U_ID(17, 3)\n#define M4U_PORT_L17_CAM_YUVO_R1_B\t\tMTK_M4U_ID(17, 4)\n#define M4U_PORT_L17_CAM_UFDI_R2_B\t\tMTK_M4U_ID(17, 5)\n#define M4U_PORT_L17_CAM_RAWI_R2_B\t\tMTK_M4U_ID(17, 6)\n#define M4U_PORT_L17_CAM_RAWI_R3_B\t\tMTK_M4U_ID(17, 7)\n#define M4U_PORT_L17_CAM_AAO_R1_B\t\tMTK_M4U_ID(17, 8)\n#define M4U_PORT_L17_CAM_AFO_R1_B\t\tMTK_M4U_ID(17, 9)\n#define M4U_PORT_L17_CAM_FLKO_R1_B\t\tMTK_M4U_ID(17, 10)\n#define M4U_PORT_L17_CAM_LCESO_R1_B\t\tMTK_M4U_ID(17, 11)\n#define M4U_PORT_L17_CAM_CRZO_R1_B\t\tMTK_M4U_ID(17, 12)\n#define M4U_PORT_L17_CAM_LTMSO_R1_B\t\tMTK_M4U_ID(17, 13)\n#define M4U_PORT_L17_CAM_RSSO_R1_B\t\tMTK_M4U_ID(17, 14)\n#define M4U_PORT_L17_CAM_AAHO_R1_B\t\tMTK_M4U_ID(17, 15)\n#define M4U_PORT_L17_CAM_LSCI_R1_B\t\tMTK_M4U_ID(17, 16)\n\n \n#define M4U_PORT_L18_CAM_IMGO_R1_C\t\tMTK_M4U_ID(18, 0)\n#define M4U_PORT_L18_CAM_RRZO_R1_C\t\tMTK_M4U_ID(18, 1)\n#define M4U_PORT_L18_CAM_CQI_R1_C\t\tMTK_M4U_ID(18, 2)\n#define M4U_PORT_L18_CAM_BPCI_R1_C\t\tMTK_M4U_ID(18, 3)\n#define M4U_PORT_L18_CAM_YUVO_R1_C\t\tMTK_M4U_ID(18, 4)\n#define M4U_PORT_L18_CAM_UFDI_R2_C\t\tMTK_M4U_ID(18, 5)\n#define M4U_PORT_L18_CAM_RAWI_R2_C\t\tMTK_M4U_ID(18, 6)\n#define M4U_PORT_L18_CAM_RAWI_R3_C\t\tMTK_M4U_ID(18, 7)\n#define M4U_PORT_L18_CAM_AAO_R1_C\t\tMTK_M4U_ID(18, 8)\n#define M4U_PORT_L18_CAM_AFO_R1_C\t\tMTK_M4U_ID(18, 9)\n#define M4U_PORT_L18_CAM_FLKO_R1_C\t\tMTK_M4U_ID(18, 10)\n#define M4U_PORT_L18_CAM_LCESO_R1_C\t\tMTK_M4U_ID(18, 11)\n#define M4U_PORT_L18_CAM_CRZO_R1_C\t\tMTK_M4U_ID(18, 12)\n#define M4U_PORT_L18_CAM_LTMSO_R1_C\t\tMTK_M4U_ID(18, 13)\n#define M4U_PORT_L18_CAM_RSSO_R1_C\t\tMTK_M4U_ID(18, 14)\n#define M4U_PORT_L18_CAM_AAHO_R1_C\t\tMTK_M4U_ID(18, 15)\n#define M4U_PORT_L18_CAM_LSCI_R1_C\t\tMTK_M4U_ID(18, 16)\n\n \n#define M4U_PORT_L19_IPE_DVS_RDMA\t\tMTK_M4U_ID(19, 0)\n#define M4U_PORT_L19_IPE_DVS_WDMA\t\tMTK_M4U_ID(19, 1)\n#define M4U_PORT_L19_IPE_DVP_RDMA\t\tMTK_M4U_ID(19, 2)\n#define M4U_PORT_L19_IPE_DVP_WDMA\t\tMTK_M4U_ID(19, 3)\n\n \n#define M4U_PORT_L20_IPE_FDVT_RDA\t\tMTK_M4U_ID(20, 0)\n#define M4U_PORT_L20_IPE_FDVT_RDB\t\tMTK_M4U_ID(20, 1)\n#define M4U_PORT_L20_IPE_FDVT_WRA\t\tMTK_M4U_ID(20, 2)\n#define M4U_PORT_L20_IPE_FDVT_WRB\t\tMTK_M4U_ID(20, 3)\n#define M4U_PORT_L20_IPE_RSC_RDMA0\t\tMTK_M4U_ID(20, 4)\n#define M4U_PORT_L20_IPE_RSC_WDMA\t\tMTK_M4U_ID(20, 5)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}