## F5.1 Alphabetical list of T32 and A32 base instruction set instructions

This section lists every instruction in the T32 and A32 base instruction sets. For details of the format used see Format of instruction descriptions.

This section is formatted so that each instruction description starts on a new page.

* [F5.1.1 ADC, ADCS (immediate)](F5.1/arm-F5.1.1.md)
* [F5.1.2 ADC, ADCS (register)](F5.1/arm-F5.1.2.md)
* [F5.1.3 ADC, ADCS (register-shifted register)](F5.1/arm-F5.1.3.md)
* [F5.1.4 ADD (immediate, to PC)](F5.1/arm-F5.1.4.md)
* [F5.1.5 ADD, ADDS (immediate)](F5.1/arm-F5.1.5.md)
* [F5.1.6 ADD, ADDS (register)](F5.1/arm-F5.1.6.md)
* [F5.1.7 ADD, ADDS (register-shifted register)](F5.1/arm-F5.1.7.md)
* [F5.1.8 ADD, ADDS (SP plus immediate)](F5.1/arm-F5.1.8.md)
* [F5.1.9 ADD, ADDS (SP plus register)](F5.1/arm-F5.1.9.md)
* [F5.1.10 ADR](F5.1/arm-F5.1.10.md)
* [F5.1.11 AND, ANDS (immediate)](F5.1/arm-F5.1.11.md)
* [F5.1.12 AND, ANDS (register)](F5.1/arm-F5.1.12.md)
* [F5.1.13 AND, ANDS (register-shifted register)](F5.1/arm-F5.1.13.md)
* [F5.1.14 ASR (immediate)](F5.1/arm-F5.1.14.md)
* [F5.1.15 ASR (register)](F5.1/arm-F5.1.15.md)
* [F5.1.16 ASRS (immediate)](F5.1/arm-F5.1.16.md)
* [F5.1.17 ASRS (register)](F5.1/arm-F5.1.17.md)
* [F5.1.18 B](F5.1/arm-F5.1.18.md)
* [F5.1.19 BFC](F5.1/arm-F5.1.19.md)
* [F5.1.20 BFI](F5.1/arm-F5.1.20.md)
* [F5.1.21 BIC, BICS (immediate)](F5.1/arm-F5.1.21.md)
* [F5.1.22 BIC, BICS (register)](F5.1/arm-F5.1.22.md)
* [F5.1.23 BIC, BICS (register-shifted register)](F5.1/arm-F5.1.23.md)
* [F5.1.24 BKPT](F5.1/arm-F5.1.24.md)
* [F5.1.25 BL, BLX (immediate)](F5.1/arm-F5.1.25.md)
* [F5.1.26 BLX (register)](F5.1/arm-F5.1.26.md)
* [F5.1.27 BX](F5.1/arm-F5.1.27.md)
* [F5.1.28 BXJ](F5.1/arm-F5.1.28.md)
* [F5.1.29 CBNZ, CBZ](F5.1/arm-F5.1.29.md)
* [F5.1.30 CLRBHB](F5.1/arm-F5.1.30.md)
* [F5.1.31 CLREX](F5.1/arm-F5.1.31.md)
* [F5.1.32 CLZ](F5.1/arm-F5.1.32.md)
* [F5.1.33 CMN (immediate)](F5.1/arm-F5.1.33.md)
* [F5.1.34 CMN (register)](F5.1/arm-F5.1.34.md)
* [F5.1.35 CMN (register-shifted register)](F5.1/arm-F5.1.35.md)
* [F5.1.36 CMP (immediate)](F5.1/arm-F5.1.36.md)
* [F5.1.37 CMP (register)](F5.1/arm-F5.1.37.md)
* [F5.1.38 CMP (register-shifted register)](F5.1/arm-F5.1.38.md)
* [F5.1.39 CPS, CPSID, CPSIE](F5.1/arm-F5.1.39.md)
* [F5.1.40 CRC32](F5.1/arm-F5.1.40.md)
* [F5.1.41 CRC32C](F5.1/arm-F5.1.41.md)
* [F5.1.42 CSDB](F5.1/arm-F5.1.42.md)
* [F5.1.43 DBG](F5.1/arm-F5.1.43.md)
* [F5.1.44 DCPS1](F5.1/arm-F5.1.44.md)
* [F5.1.45 DCPS2](F5.1/arm-F5.1.45.md)
* [F5.1.46 DCPS3](F5.1/arm-F5.1.46.md)
* [F5.1.47 DMB](F5.1/arm-F5.1.47.md)
* [F5.1.48 DSB](F5.1/arm-F5.1.48.md)
* [F5.1.49 EOR, EORS (immediate)](F5.1/arm-F5.1.49.md)
* [F5.1.50 EOR, EORS (register)](F5.1/arm-F5.1.50.md)
* [F5.1.51 EOR, EORS (register-shifted register)](F5.1/arm-F5.1.51.md)
* [F5.1.52 ERET](F5.1/arm-F5.1.52.md)
* [F5.1.53 ESB](F5.1/arm-F5.1.53.md)
* [F5.1.54 HLT](F5.1/arm-F5.1.54.md)
* [F5.1.55 HVC](F5.1/arm-F5.1.55.md)
* [F5.1.56 ISB](F5.1/arm-F5.1.56.md)
* [F5.1.57 IT](F5.1/arm-F5.1.57.md)
* [F5.1.58 LDA](F5.1/arm-F5.1.58.md)
* [F5.1.59 LDAB](F5.1/arm-F5.1.59.md)
* [F5.1.60 LDAEX](F5.1/arm-F5.1.60.md)
* [F5.1.61 LDAEXB](F5.1/arm-F5.1.61.md)
* [F5.1.62 LDAEXD](F5.1/arm-F5.1.62.md)
* [F5.1.63 LDAEXH](F5.1/arm-F5.1.63.md)
* [F5.1.64 LDAH](F5.1/arm-F5.1.64.md)
* [F5.1.65 LDC (immediate)](F5.1/arm-F5.1.65.md)
* [F5.1.66 LDC (literal)](F5.1/arm-F5.1.66.md)
* [F5.1.67 LDM, LDMIA, LDMFD](F5.1/arm-F5.1.67.md)
* [F5.1.68 LDM (exception return)](F5.1/arm-F5.1.68.md)
* [F5.1.69 LDM (User registers)](F5.1/arm-F5.1.69.md)
* [F5.1.70 LDMDA, LDMFA](F5.1/arm-F5.1.70.md)
* [F5.1.71 LDMDB, LDMEA](F5.1/arm-F5.1.71.md)
* [F5.1.72 LDMIB, LDMED](F5.1/arm-F5.1.72.md)
* [F5.1.73 LDR (immediate)](F5.1/arm-F5.1.73.md)
* [F5.1.74 LDR (literal)](F5.1/arm-F5.1.74.md)
* [F5.1.75 LDR (register)](F5.1/arm-F5.1.75.md)
* [F5.1.76 LDRB (immediate)](F5.1/arm-F5.1.76.md)
* [F5.1.77 LDRB (literal)](F5.1/arm-F5.1.77.md)
* [F5.1.78 LDRB (register)](F5.1/arm-F5.1.78.md)
* [F5.1.79 LDRBT](F5.1/arm-F5.1.79.md)
* [F5.1.80 LDRD (immediate)](F5.1/arm-F5.1.80.md)
* [F5.1.81 LDRD (literal)](F5.1/arm-F5.1.81.md)
* [F5.1.82 LDRD (register)](F5.1/arm-F5.1.82.md)
* [F5.1.83 LDREX](F5.1/arm-F5.1.83.md)
* [F5.1.84 LDREXB](F5.1/arm-F5.1.84.md)
* [F5.1.85 LDREXD](F5.1/arm-F5.1.85.md)
* [F5.1.86 LDREXH](F5.1/arm-F5.1.86.md)
* [F5.1.87 LDRH (immediate)](F5.1/arm-F5.1.87.md)
* [F5.1.88 LDRH (literal)](F5.1/arm-F5.1.88.md)
* [F5.1.89 LDRH (register)](F5.1/arm-F5.1.89.md)
* [F5.1.90 LDRHT](F5.1/arm-F5.1.90.md)
* [F5.1.91 LDRSB (immediate)](F5.1/arm-F5.1.91.md)
* [F5.1.92 LDRSB (literal)](F5.1/arm-F5.1.92.md)
* [F5.1.93 LDRSB (register)](F5.1/arm-F5.1.93.md)
* [F5.1.94 LDRSBT](F5.1/arm-F5.1.94.md)
* [F5.1.95 LDRSH (immediate)](F5.1/arm-F5.1.95.md)
* [F5.1.96 LDRSH (literal)](F5.1/arm-F5.1.96.md)
* [F5.1.97 LDRSH (register)](F5.1/arm-F5.1.97.md)
* [F5.1.98 LDRSHT](F5.1/arm-F5.1.98.md)
* [F5.1.99 LDRT](F5.1/arm-F5.1.99.md)
* [F5.1.100 LSL (immediate)](F5.1/arm-F5.1.100.md)
* [F5.1.101 LSL (register)](F5.1/arm-F5.1.101.md)
* [F5.1.102 LSLS (immediate)](F5.1/arm-F5.1.102.md)
* [F5.1.103 LSLS (register)](F5.1/arm-F5.1.103.md)
* [F5.1.104 LSR (immediate)](F5.1/arm-F5.1.104.md)
* [F5.1.105 LSR (register)](F5.1/arm-F5.1.105.md)
* [F5.1.106 LSRS (immediate)](F5.1/arm-F5.1.106.md)
* [F5.1.107 LSRS (register)](F5.1/arm-F5.1.107.md)
* [F5.1.108 MCR](F5.1/arm-F5.1.108.md)
* [F5.1.109 MCRR](F5.1/arm-F5.1.109.md)
* [F5.1.110 MLA, MLAS](F5.1/arm-F5.1.110.md)
* [F5.1.111 MLS](F5.1/arm-F5.1.111.md)
* [F5.1.112 MOV, MOVS (immediate)](F5.1/arm-F5.1.112.md)
* [F5.1.113 MOV, MOVS (register)](F5.1/arm-F5.1.113.md)
* [F5.1.114 MOV, MOVS (register-shifted register)](F5.1/arm-F5.1.114.md)
* [F5.1.115 MOVT](F5.1/arm-F5.1.115.md)
* [F5.1.116 MRC](F5.1/arm-F5.1.116.md)
* [F5.1.117 MRRC](F5.1/arm-F5.1.117.md)
* [F5.1.118 MRS](F5.1/arm-F5.1.118.md)
* [F5.1.119 MRS (Banked register)](F5.1/arm-F5.1.119.md)
* [F5.1.120 MSR (Banked register)](F5.1/arm-F5.1.120.md)
* [F5.1.121 MSR (immediate)](F5.1/arm-F5.1.121.md)
* [F5.1.122 MSR (register)](F5.1/arm-F5.1.122.md)
* [F5.1.123 MUL, MULS](F5.1/arm-F5.1.123.md)
* [F5.1.124 MVN, MVNS (immediate)](F5.1/arm-F5.1.124.md)
* [F5.1.125 MVN, MVNS (register)](F5.1/arm-F5.1.125.md)
* [F5.1.126 MVN, MVNS (register-shifted register)](F5.1/arm-F5.1.126.md)
* [F5.1.127 NOP](F5.1/arm-F5.1.127.md)
* [F5.1.128 ORN, ORNS (immediate)](F5.1/arm-F5.1.128.md)
* [F5.1.129 ORN, ORNS (register)](F5.1/arm-F5.1.129.md)
* [F5.1.130 ORR, ORRS (immediate)](F5.1/arm-F5.1.130.md)
* [F5.1.131 ORR, ORRS (register)](F5.1/arm-F5.1.131.md)
* [F5.1.132 ORR, ORRS (register-shifted register)](F5.1/arm-F5.1.132.md)
* [F5.1.133 PKHBT, PKHTB](F5.1/arm-F5.1.133.md)
* [F5.1.134 PLD, PLDW (immediate)](F5.1/arm-F5.1.134.md)
* [F5.1.135 PLD (literal)](F5.1/arm-F5.1.135.md)
* [F5.1.136 PLD, PLDW (register)](F5.1/arm-F5.1.136.md)
* [F5.1.137 PLI (immediate, literal)](F5.1/arm-F5.1.137.md)
* [F5.1.138 PLI (register)](F5.1/arm-F5.1.138.md)
* [F5.1.139 POP](F5.1/arm-F5.1.139.md)
* [F5.1.140 POP (multiple registers)](F5.1/arm-F5.1.140.md)
* [F5.1.141 POP (single register)](F5.1/arm-F5.1.141.md)
* [F5.1.142 PSSBB](F5.1/arm-F5.1.142.md)
* [F5.1.143 PUSH](F5.1/arm-F5.1.143.md)
* [F5.1.144 PUSH (multiple registers)](F5.1/arm-F5.1.144.md)
* [F5.1.145 PUSH (single register)](F5.1/arm-F5.1.145.md)
* [F5.1.146 QADD](F5.1/arm-F5.1.146.md)
* [F5.1.147 QADD16](F5.1/arm-F5.1.147.md)
* [F5.1.148 QADD8](F5.1/arm-F5.1.148.md)
* [F5.1.149 QASX](F5.1/arm-F5.1.149.md)
* [F5.1.150 QDADD](F5.1/arm-F5.1.150.md)
* [F5.1.151 QDSUB](F5.1/arm-F5.1.151.md)
* [F5.1.152 QSAX](F5.1/arm-F5.1.152.md)
* [F5.1.153 QSUB](F5.1/arm-F5.1.153.md)
* [F5.1.154 QSUB16](F5.1/arm-F5.1.154.md)
* [F5.1.155 QSUB8](F5.1/arm-F5.1.155.md)
* [F5.1.156 RBIT](F5.1/arm-F5.1.156.md)
* [F5.1.157 REV16](F5.1/arm-F5.1.157.md)
* [F5.1.158 REV](F5.1/arm-F5.1.158.md)
* [F5.1.159 REVSH](F5.1/arm-F5.1.159.md)
* [F5.1.160 RFE, RFEDA, RFEDB, RFEIA, RFEIB](F5.1/arm-F5.1.160.md)
* [F5.1.161 ROR (immediate)](F5.1/arm-F5.1.161.md)
* [F5.1.162 ROR (register)](F5.1/arm-F5.1.162.md)
* [F5.1.163 RORS (immediate)](F5.1/arm-F5.1.163.md)
* [F5.1.164 RORS (register)](F5.1/arm-F5.1.164.md)
* [F5.1.165 RRX](F5.1/arm-F5.1.165.md)
* [F5.1.166 RRXS](F5.1/arm-F5.1.166.md)
* [F5.1.167 RSB, RSBS (immediate)](F5.1/arm-F5.1.167.md)
* [F5.1.168 RSB, RSBS (register)](F5.1/arm-F5.1.168.md)
* [F5.1.169 RSB, RSBS (register-shifted register)](F5.1/arm-F5.1.169.md)
* [F5.1.170 RSC, RSCS (immediate)](F5.1/arm-F5.1.170.md)
* [F5.1.171 RSC, RSCS (register)](F5.1/arm-F5.1.171.md)
* [F5.1.172 RSC, RSCS (register-shifted register)](F5.1/arm-F5.1.172.md)
* [F5.1.173 SADD16](F5.1/arm-F5.1.173.md)
* [F5.1.174 SADD8](F5.1/arm-F5.1.174.md)
* [F5.1.175 SASX](F5.1/arm-F5.1.175.md)
* [F5.1.176 SB](F5.1/arm-F5.1.176.md)
* [F5.1.177 SBC, SBCS (immediate)](F5.1/arm-F5.1.177.md)
* [F5.1.178 SBC, SBCS (register)](F5.1/arm-F5.1.178.md)
* [F5.1.179 SBC, SBCS (register-shifted register)](F5.1/arm-F5.1.179.md)
* [F5.1.180 SBFX](F5.1/arm-F5.1.180.md)
* [F5.1.181 SDIV](F5.1/arm-F5.1.181.md)
* [F5.1.182 SEL](F5.1/arm-F5.1.182.md)
* [F5.1.183 SETEND](F5.1/arm-F5.1.183.md)
* [F5.1.184 SETPAN](F5.1/arm-F5.1.184.md)
* [F5.1.185 SEV](F5.1/arm-F5.1.185.md)
* [F5.1.186 SEVL](F5.1/arm-F5.1.186.md)
* [F5.1.187 SHADD16](F5.1/arm-F5.1.187.md)
* [F5.1.188 SHADD8](F5.1/arm-F5.1.188.md)
* [F5.1.189 SHASX](F5.1/arm-F5.1.189.md)
* [F5.1.190 SHSAX](F5.1/arm-F5.1.190.md)
* [F5.1.191 SHSUB16](F5.1/arm-F5.1.191.md)
* [F5.1.192 SHSUB8](F5.1/arm-F5.1.192.md)
* [F5.1.193 SMC](F5.1/arm-F5.1.193.md)
* [F5.1.194 SMLABB, SMLABT, SMLATB, SMLATT](F5.1/arm-F5.1.194.md)
* [F5.1.195 SMLAD, SMLADX](F5.1/arm-F5.1.195.md)
* [F5.1.196 SMLAL, SMLALS](F5.1/arm-F5.1.196.md)
* [F5.1.197 SMLALBB, SMLALBT, SMLALTB, SMLALTT](F5.1/arm-F5.1.197.md)
* [F5.1.198 SMLALD, SMLALDX](F5.1/arm-F5.1.198.md)
* [F5.1.199 SMLAWB, SMLAWT](F5.1/arm-F5.1.199.md)
* [F5.1.200 SMLSD, SMLSDX](F5.1/arm-F5.1.200.md)
* [F5.1.201 SMLSLD, SMLSLDX](F5.1/arm-F5.1.201.md)
* [F5.1.202 SMMLA, SMMLAR](F5.1/arm-F5.1.202.md)
* [F5.1.203 SMMLS, SMMLSR](F5.1/arm-F5.1.203.md)
* [F5.1.204 SMMUL, SMMULR](F5.1/arm-F5.1.204.md)
* [F5.1.205 SMUAD, SMUADX](F5.1/arm-F5.1.205.md)
* [F5.1.206 SMULBB, SMULBT, SMULTB, SMULTT](F5.1/arm-F5.1.206.md)
* [F5.1.207 SMULL, SMULLS](F5.1/arm-F5.1.207.md)
* [F5.1.208 SMULWB, SMULWT](F5.1/arm-F5.1.208.md)
* [F5.1.209 SMUSD, SMUSDX](F5.1/arm-F5.1.209.md)
* [F5.1.210 SRS, SRSDA, SRSDB, SRSIA, SRSIB](F5.1/arm-F5.1.210.md)
* [F5.1.211 SSAT](F5.1/arm-F5.1.211.md)
* [F5.1.212 SSAT16](F5.1/arm-F5.1.212.md)
* [F5.1.213 SSAX](F5.1/arm-F5.1.213.md)
* [F5.1.214 SSBB](F5.1/arm-F5.1.214.md)
* [F5.1.215 SSUB16](F5.1/arm-F5.1.215.md)
* [F5.1.216 SSUB8](F5.1/arm-F5.1.216.md)
* [F5.1.217 STC](F5.1/arm-F5.1.217.md)
* [F5.1.218 STL](F5.1/arm-F5.1.218.md)
* [F5.1.219 STLB](F5.1/arm-F5.1.219.md)
* [F5.1.220 STLEX](F5.1/arm-F5.1.220.md)
* [F5.1.221 STLEXB](F5.1/arm-F5.1.221.md)
* [F5.1.222 STLEXD](F5.1/arm-F5.1.222.md)
* [F5.1.223 STLEXH](F5.1/arm-F5.1.223.md)
* [F5.1.224 STLH](F5.1/arm-F5.1.224.md)
* [F5.1.225 STM, STMIA, STMEA](F5.1/arm-F5.1.225.md)
* [F5.1.226 STM (User registers)](F5.1/arm-F5.1.226.md)
* [F5.1.227 STMDA, STMED](F5.1/arm-F5.1.227.md)
* [F5.1.228 STMDB, STMFD](F5.1/arm-F5.1.228.md)
* [F5.1.229 STMIB, STMFA](F5.1/arm-F5.1.229.md)
* [F5.1.230 STR (immediate)](F5.1/arm-F5.1.230.md)
* [F5.1.231 STR (register)](F5.1/arm-F5.1.231.md)
* [F5.1.232 STRB (immediate)](F5.1/arm-F5.1.232.md)
* [F5.1.233 STRB (register)](F5.1/arm-F5.1.233.md)
* [F5.1.234 STRBT](F5.1/arm-F5.1.234.md)
* [F5.1.235 STRD (immediate)](F5.1/arm-F5.1.235.md)
* [F5.1.236 STRD (register)](F5.1/arm-F5.1.236.md)
* [F5.1.237 STREX](F5.1/arm-F5.1.237.md)
* [F5.1.238 STREXB](F5.1/arm-F5.1.238.md)
* [F5.1.239 STREXD](F5.1/arm-F5.1.239.md)
* [F5.1.240 STREXH](F5.1/arm-F5.1.240.md)
* [F5.1.241 STRH (immediate)](F5.1/arm-F5.1.241.md)
* [F5.1.242 STRH (register)](F5.1/arm-F5.1.242.md)
* [F5.1.243 STRHT](F5.1/arm-F5.1.243.md)
* [F5.1.244 STRT](F5.1/arm-F5.1.244.md)
* [F5.1.245 SUB (immediate, from PC)](F5.1/arm-F5.1.245.md)
* [F5.1.246 SUB, SUBS (immediate)](F5.1/arm-F5.1.246.md)
* [F5.1.247 SUB, SUBS (register)](F5.1/arm-F5.1.247.md)
* [F5.1.248 SUB, SUBS (register-shifted register)](F5.1/arm-F5.1.248.md)
* [F5.1.249 SUB, SUBS (SP minus immediate)](F5.1/arm-F5.1.249.md)
* [F5.1.250 SUB, SUBS (SP minus register)](F5.1/arm-F5.1.250.md)
* [F5.1.251 SVC](F5.1/arm-F5.1.251.md)
* [F5.1.252 SXTAB](F5.1/arm-F5.1.252.md)
* [F5.1.253 SXTAB16](F5.1/arm-F5.1.253.md)
* [F5.1.254 SXTAH](F5.1/arm-F5.1.254.md)
* [F5.1.255 SXTB](F5.1/arm-F5.1.255.md)
* [F5.1.256 SXTB16](F5.1/arm-F5.1.256.md)
* [F5.1.257 SXTH](F5.1/arm-F5.1.257.md)
* [F5.1.258 TBB, TBH](F5.1/arm-F5.1.258.md)
* [F5.1.259 TEQ (immediate)](F5.1/arm-F5.1.259.md)
* [F5.1.260 TEQ (register)](F5.1/arm-F5.1.260.md)
* [F5.1.261 TEQ (register-shifted register)](F5.1/arm-F5.1.261.md)
* [F5.1.262 TSB](F5.1/arm-F5.1.262.md)
* [F5.1.263 TST (immediate)](F5.1/arm-F5.1.263.md)
* [F5.1.264 TST (register)](F5.1/arm-F5.1.264.md)
* [F5.1.265 TST (register-shifted register)](F5.1/arm-F5.1.265.md)
* [F5.1.266 UADD16](F5.1/arm-F5.1.266.md)
* [F5.1.267 UADD8](F5.1/arm-F5.1.267.md)
* [F5.1.268 UASX](F5.1/arm-F5.1.268.md)
* [F5.1.269 UBFX](F5.1/arm-F5.1.269.md)
* [F5.1.270 UDF](F5.1/arm-F5.1.270.md)
* [F5.1.271 UDIV](F5.1/arm-F5.1.271.md)
* [F5.1.272 UHADD16](F5.1/arm-F5.1.272.md)
* [F5.1.273 UHADD8](F5.1/arm-F5.1.273.md)
* [F5.1.274 UHASX](F5.1/arm-F5.1.274.md)
* [F5.1.275 UHSAX](F5.1/arm-F5.1.275.md)
* [F5.1.276 UHSUB16](F5.1/arm-F5.1.276.md)
* [F5.1.277 UHSUB8](F5.1/arm-F5.1.277.md)
* [F5.1.278 UMAAL](F5.1/arm-F5.1.278.md)
* [F5.1.279 UMLAL, UMLALS](F5.1/arm-F5.1.279.md)
* [F5.1.280 UMULL, UMULLS](F5.1/arm-F5.1.280.md)
* [F5.1.281 UQADD16](F5.1/arm-F5.1.281.md)
* [F5.1.282 UQADD8](F5.1/arm-F5.1.282.md)
* [F5.1.283 UQASX](F5.1/arm-F5.1.283.md)
* [F5.1.284 UQSAX](F5.1/arm-F5.1.284.md)
* [F5.1.285 UQSUB16](F5.1/arm-F5.1.285.md)
* [F5.1.286 UQSUB8](F5.1/arm-F5.1.286.md)
* [F5.1.287 USAD8](F5.1/arm-F5.1.287.md)
* [F5.1.288 USADA8](F5.1/arm-F5.1.288.md)
* [F5.1.289 USAT](F5.1/arm-F5.1.289.md)
* [F5.1.290 USAT16](F5.1/arm-F5.1.290.md)
* [F5.1.291 USAX](F5.1/arm-F5.1.291.md)
* [F5.1.292 USUB16](F5.1/arm-F5.1.292.md)
* [F5.1.293 USUB8](F5.1/arm-F5.1.293.md)
* [F5.1.294 UXTAB](F5.1/arm-F5.1.294.md)
* [F5.1.295 UXTAB16](F5.1/arm-F5.1.295.md)
* [F5.1.296 UXTAH](F5.1/arm-F5.1.296.md)
* [F5.1.297 UXTB](F5.1/arm-F5.1.297.md)
* [F5.1.298 UXTB16](F5.1/arm-F5.1.298.md)
* [F5.1.299 UXTH](F5.1/arm-F5.1.299.md)
* [F5.1.300 WFE](F5.1/arm-F5.1.300.md)
* [F5.1.301 WFI](F5.1/arm-F5.1.301.md)
* [F5.1.302 YIELD](F5.1/arm-F5.1.302.md)
