// Seed: 3370385906
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign module_1.type_8 = 0;
  assign id_2 = id_2;
  wire id_4;
  assign id_1 = 1;
  integer id_5, id_6;
  id_7 :
  assert property (@(posedge 1) 1)
  else $display(1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_7;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign id_6 = id_5;
  always_ff @(*) begin : LABEL_0
    id_1 = id_7 - 1'b0;
  end
endmodule
