
Bluetooth module.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009d90  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08009f18  08009f18  0000af18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f4c  08009f4c  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009f4c  08009f4c  0000af4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f54  08009f54  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f54  08009f54  0000af54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f58  08009f58  0000af58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08009f5c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b07c  2**0
                  CONTENTS
 10 .bss          00000a68  2000007c  2000007c  0000b07c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000ae4  20000ae4  0000b07c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018ea0  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e45  00000000  00000000  00023f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  00027d98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f6b  00000000  00000000  00029198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023c26  00000000  00000000  0002a103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b901  00000000  00000000  0004dd29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce26f  00000000  00000000  0006962a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00137899  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000570c  00000000  00000000  001378dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000050  00000000  00000000  0013cfe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009f00 	.word	0x08009f00

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009f00 	.word	0x08009f00

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b988 	b.w	80004f0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	468e      	mov	lr, r1
 8000200:	4604      	mov	r4, r0
 8000202:	4688      	mov	r8, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4617      	mov	r7, r2
 800020c:	d962      	bls.n	80002d4 <__udivmoddi4+0xdc>
 800020e:	fab2 f682 	clz	r6, r2
 8000212:	b14e      	cbz	r6, 8000228 <__udivmoddi4+0x30>
 8000214:	f1c6 0320 	rsb	r3, r6, #32
 8000218:	fa01 f806 	lsl.w	r8, r1, r6
 800021c:	fa20 f303 	lsr.w	r3, r0, r3
 8000220:	40b7      	lsls	r7, r6
 8000222:	ea43 0808 	orr.w	r8, r3, r8
 8000226:	40b4      	lsls	r4, r6
 8000228:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fbb8 f1fe 	udiv	r1, r8, lr
 8000234:	0c23      	lsrs	r3, r4, #16
 8000236:	fb0e 8811 	mls	r8, lr, r1, r8
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	fb01 f20c 	mul.w	r2, r1, ip
 8000242:	429a      	cmp	r2, r3
 8000244:	d909      	bls.n	800025a <__udivmoddi4+0x62>
 8000246:	18fb      	adds	r3, r7, r3
 8000248:	f101 30ff 	add.w	r0, r1, #4294967295
 800024c:	f080 80ea 	bcs.w	8000424 <__udivmoddi4+0x22c>
 8000250:	429a      	cmp	r2, r3
 8000252:	f240 80e7 	bls.w	8000424 <__udivmoddi4+0x22c>
 8000256:	3902      	subs	r1, #2
 8000258:	443b      	add	r3, r7
 800025a:	1a9a      	subs	r2, r3, r2
 800025c:	b2a3      	uxth	r3, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	fb00 fc0c 	mul.w	ip, r0, ip
 800026e:	459c      	cmp	ip, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x8e>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f100 32ff 	add.w	r2, r0, #4294967295
 8000278:	f080 80d6 	bcs.w	8000428 <__udivmoddi4+0x230>
 800027c:	459c      	cmp	ip, r3
 800027e:	f240 80d3 	bls.w	8000428 <__udivmoddi4+0x230>
 8000282:	443b      	add	r3, r7
 8000284:	3802      	subs	r0, #2
 8000286:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028a:	eba3 030c 	sub.w	r3, r3, ip
 800028e:	2100      	movs	r1, #0
 8000290:	b11d      	cbz	r5, 800029a <__udivmoddi4+0xa2>
 8000292:	40f3      	lsrs	r3, r6
 8000294:	2200      	movs	r2, #0
 8000296:	e9c5 3200 	strd	r3, r2, [r5]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d905      	bls.n	80002ae <__udivmoddi4+0xb6>
 80002a2:	b10d      	cbz	r5, 80002a8 <__udivmoddi4+0xb0>
 80002a4:	e9c5 0100 	strd	r0, r1, [r5]
 80002a8:	2100      	movs	r1, #0
 80002aa:	4608      	mov	r0, r1
 80002ac:	e7f5      	b.n	800029a <__udivmoddi4+0xa2>
 80002ae:	fab3 f183 	clz	r1, r3
 80002b2:	2900      	cmp	r1, #0
 80002b4:	d146      	bne.n	8000344 <__udivmoddi4+0x14c>
 80002b6:	4573      	cmp	r3, lr
 80002b8:	d302      	bcc.n	80002c0 <__udivmoddi4+0xc8>
 80002ba:	4282      	cmp	r2, r0
 80002bc:	f200 8105 	bhi.w	80004ca <__udivmoddi4+0x2d2>
 80002c0:	1a84      	subs	r4, r0, r2
 80002c2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c6:	2001      	movs	r0, #1
 80002c8:	4690      	mov	r8, r2
 80002ca:	2d00      	cmp	r5, #0
 80002cc:	d0e5      	beq.n	800029a <__udivmoddi4+0xa2>
 80002ce:	e9c5 4800 	strd	r4, r8, [r5]
 80002d2:	e7e2      	b.n	800029a <__udivmoddi4+0xa2>
 80002d4:	2a00      	cmp	r2, #0
 80002d6:	f000 8090 	beq.w	80003fa <__udivmoddi4+0x202>
 80002da:	fab2 f682 	clz	r6, r2
 80002de:	2e00      	cmp	r6, #0
 80002e0:	f040 80a4 	bne.w	800042c <__udivmoddi4+0x234>
 80002e4:	1a8a      	subs	r2, r1, r2
 80002e6:	0c03      	lsrs	r3, r0, #16
 80002e8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ec:	b280      	uxth	r0, r0
 80002ee:	b2bc      	uxth	r4, r7
 80002f0:	2101      	movs	r1, #1
 80002f2:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f6:	fb0e 221c 	mls	r2, lr, ip, r2
 80002fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fe:	fb04 f20c 	mul.w	r2, r4, ip
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x11e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f10c 38ff 	add.w	r8, ip, #4294967295
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x11c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 80e0 	bhi.w	80004d4 <__udivmoddi4+0x2dc>
 8000314:	46c4      	mov	ip, r8
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	fbb3 f2fe 	udiv	r2, r3, lr
 800031c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	fb02 f404 	mul.w	r4, r2, r4
 8000328:	429c      	cmp	r4, r3
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x144>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x142>
 8000334:	429c      	cmp	r4, r3
 8000336:	f200 80ca 	bhi.w	80004ce <__udivmoddi4+0x2d6>
 800033a:	4602      	mov	r2, r0
 800033c:	1b1b      	subs	r3, r3, r4
 800033e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000342:	e7a5      	b.n	8000290 <__udivmoddi4+0x98>
 8000344:	f1c1 0620 	rsb	r6, r1, #32
 8000348:	408b      	lsls	r3, r1
 800034a:	fa22 f706 	lsr.w	r7, r2, r6
 800034e:	431f      	orrs	r7, r3
 8000350:	fa0e f401 	lsl.w	r4, lr, r1
 8000354:	fa20 f306 	lsr.w	r3, r0, r6
 8000358:	fa2e fe06 	lsr.w	lr, lr, r6
 800035c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000360:	4323      	orrs	r3, r4
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	fa1f fc87 	uxth.w	ip, r7
 800036a:	fbbe f0f9 	udiv	r0, lr, r9
 800036e:	0c1c      	lsrs	r4, r3, #16
 8000370:	fb09 ee10 	mls	lr, r9, r0, lr
 8000374:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000378:	fb00 fe0c 	mul.w	lr, r0, ip
 800037c:	45a6      	cmp	lr, r4
 800037e:	fa02 f201 	lsl.w	r2, r2, r1
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x1a0>
 8000384:	193c      	adds	r4, r7, r4
 8000386:	f100 3aff 	add.w	sl, r0, #4294967295
 800038a:	f080 809c 	bcs.w	80004c6 <__udivmoddi4+0x2ce>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f240 8099 	bls.w	80004c6 <__udivmoddi4+0x2ce>
 8000394:	3802      	subs	r0, #2
 8000396:	443c      	add	r4, r7
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	fa1f fe83 	uxth.w	lr, r3
 80003a0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a4:	fb09 4413 	mls	r4, r9, r3, r4
 80003a8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003ac:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d908      	bls.n	80003c6 <__udivmoddi4+0x1ce>
 80003b4:	193c      	adds	r4, r7, r4
 80003b6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ba:	f080 8082 	bcs.w	80004c2 <__udivmoddi4+0x2ca>
 80003be:	45a4      	cmp	ip, r4
 80003c0:	d97f      	bls.n	80004c2 <__udivmoddi4+0x2ca>
 80003c2:	3b02      	subs	r3, #2
 80003c4:	443c      	add	r4, r7
 80003c6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ca:	eba4 040c 	sub.w	r4, r4, ip
 80003ce:	fba0 ec02 	umull	lr, ip, r0, r2
 80003d2:	4564      	cmp	r4, ip
 80003d4:	4673      	mov	r3, lr
 80003d6:	46e1      	mov	r9, ip
 80003d8:	d362      	bcc.n	80004a0 <__udivmoddi4+0x2a8>
 80003da:	d05f      	beq.n	800049c <__udivmoddi4+0x2a4>
 80003dc:	b15d      	cbz	r5, 80003f6 <__udivmoddi4+0x1fe>
 80003de:	ebb8 0203 	subs.w	r2, r8, r3
 80003e2:	eb64 0409 	sbc.w	r4, r4, r9
 80003e6:	fa04 f606 	lsl.w	r6, r4, r6
 80003ea:	fa22 f301 	lsr.w	r3, r2, r1
 80003ee:	431e      	orrs	r6, r3
 80003f0:	40cc      	lsrs	r4, r1
 80003f2:	e9c5 6400 	strd	r6, r4, [r5]
 80003f6:	2100      	movs	r1, #0
 80003f8:	e74f      	b.n	800029a <__udivmoddi4+0xa2>
 80003fa:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fe:	0c01      	lsrs	r1, r0, #16
 8000400:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000404:	b280      	uxth	r0, r0
 8000406:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800040a:	463b      	mov	r3, r7
 800040c:	4638      	mov	r0, r7
 800040e:	463c      	mov	r4, r7
 8000410:	46b8      	mov	r8, r7
 8000412:	46be      	mov	lr, r7
 8000414:	2620      	movs	r6, #32
 8000416:	fbb1 f1f7 	udiv	r1, r1, r7
 800041a:	eba2 0208 	sub.w	r2, r2, r8
 800041e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000422:	e766      	b.n	80002f2 <__udivmoddi4+0xfa>
 8000424:	4601      	mov	r1, r0
 8000426:	e718      	b.n	800025a <__udivmoddi4+0x62>
 8000428:	4610      	mov	r0, r2
 800042a:	e72c      	b.n	8000286 <__udivmoddi4+0x8e>
 800042c:	f1c6 0220 	rsb	r2, r6, #32
 8000430:	fa2e f302 	lsr.w	r3, lr, r2
 8000434:	40b7      	lsls	r7, r6
 8000436:	40b1      	lsls	r1, r6
 8000438:	fa20 f202 	lsr.w	r2, r0, r2
 800043c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000440:	430a      	orrs	r2, r1
 8000442:	fbb3 f8fe 	udiv	r8, r3, lr
 8000446:	b2bc      	uxth	r4, r7
 8000448:	fb0e 3318 	mls	r3, lr, r8, r3
 800044c:	0c11      	lsrs	r1, r2, #16
 800044e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000452:	fb08 f904 	mul.w	r9, r8, r4
 8000456:	40b0      	lsls	r0, r6
 8000458:	4589      	cmp	r9, r1
 800045a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800045e:	b280      	uxth	r0, r0
 8000460:	d93e      	bls.n	80004e0 <__udivmoddi4+0x2e8>
 8000462:	1879      	adds	r1, r7, r1
 8000464:	f108 3cff 	add.w	ip, r8, #4294967295
 8000468:	d201      	bcs.n	800046e <__udivmoddi4+0x276>
 800046a:	4589      	cmp	r9, r1
 800046c:	d81f      	bhi.n	80004ae <__udivmoddi4+0x2b6>
 800046e:	eba1 0109 	sub.w	r1, r1, r9
 8000472:	fbb1 f9fe 	udiv	r9, r1, lr
 8000476:	fb09 f804 	mul.w	r8, r9, r4
 800047a:	fb0e 1119 	mls	r1, lr, r9, r1
 800047e:	b292      	uxth	r2, r2
 8000480:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000484:	4542      	cmp	r2, r8
 8000486:	d229      	bcs.n	80004dc <__udivmoddi4+0x2e4>
 8000488:	18ba      	adds	r2, r7, r2
 800048a:	f109 31ff 	add.w	r1, r9, #4294967295
 800048e:	d2c4      	bcs.n	800041a <__udivmoddi4+0x222>
 8000490:	4542      	cmp	r2, r8
 8000492:	d2c2      	bcs.n	800041a <__udivmoddi4+0x222>
 8000494:	f1a9 0102 	sub.w	r1, r9, #2
 8000498:	443a      	add	r2, r7
 800049a:	e7be      	b.n	800041a <__udivmoddi4+0x222>
 800049c:	45f0      	cmp	r8, lr
 800049e:	d29d      	bcs.n	80003dc <__udivmoddi4+0x1e4>
 80004a0:	ebbe 0302 	subs.w	r3, lr, r2
 80004a4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004a8:	3801      	subs	r0, #1
 80004aa:	46e1      	mov	r9, ip
 80004ac:	e796      	b.n	80003dc <__udivmoddi4+0x1e4>
 80004ae:	eba7 0909 	sub.w	r9, r7, r9
 80004b2:	4449      	add	r1, r9
 80004b4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004b8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004bc:	fb09 f804 	mul.w	r8, r9, r4
 80004c0:	e7db      	b.n	800047a <__udivmoddi4+0x282>
 80004c2:	4673      	mov	r3, lr
 80004c4:	e77f      	b.n	80003c6 <__udivmoddi4+0x1ce>
 80004c6:	4650      	mov	r0, sl
 80004c8:	e766      	b.n	8000398 <__udivmoddi4+0x1a0>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e6fd      	b.n	80002ca <__udivmoddi4+0xd2>
 80004ce:	443b      	add	r3, r7
 80004d0:	3a02      	subs	r2, #2
 80004d2:	e733      	b.n	800033c <__udivmoddi4+0x144>
 80004d4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d8:	443b      	add	r3, r7
 80004da:	e71c      	b.n	8000316 <__udivmoddi4+0x11e>
 80004dc:	4649      	mov	r1, r9
 80004de:	e79c      	b.n	800041a <__udivmoddi4+0x222>
 80004e0:	eba1 0109 	sub.w	r1, r1, r9
 80004e4:	46c4      	mov	ip, r8
 80004e6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ea:	fb09 f804 	mul.w	r8, r9, r4
 80004ee:	e7c4      	b.n	800047a <__udivmoddi4+0x282>

080004f0 <__aeabi_idiv0>:
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop

080004f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f8:	f000 fce2 	bl	8000ec0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004fc:	f000 f824 	bl	8000548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000500:	f000 f94a 	bl	8000798 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000504:	f000 f88a 	bl	800061c <MX_I2C1_Init>
  MX_I2S3_Init();
 8000508:	f000 f8b6 	bl	8000678 <MX_I2S3_Init>
  MX_SPI1_Init();
 800050c:	f000 f8e4 	bl	80006d8 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000510:	f009 f8a0 	bl	8009654 <MX_USB_HOST_Init>
  MX_USART2_UART_Init();
 8000514:	f000 f916 	bl	8000744 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rxData, 1); // Enabling interrupt receive for USART2  /* USER CODE END 2 */
 8000518:	2201      	movs	r2, #1
 800051a:	4908      	ldr	r1, [pc, #32]	@ (800053c <main+0x48>)
 800051c:	4808      	ldr	r0, [pc, #32]	@ (8000540 <main+0x4c>)
 800051e:	f004 ff2f 	bl	8005380 <HAL_UART_Receive_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000522:	f009 f8bd 	bl	80096a0 <MX_USB_HOST_Process>
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000526:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800052a:	4806      	ldr	r0, [pc, #24]	@ (8000544 <main+0x50>)
 800052c:	f001 f8b7 	bl	800169e <HAL_GPIO_TogglePin>
    HAL_Delay(500);
 8000530:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000534:	f000 fd36 	bl	8000fa4 <HAL_Delay>
    MX_USB_HOST_Process();
 8000538:	bf00      	nop
 800053a:	e7f2      	b.n	8000522 <main+0x2e>
 800053c:	200001d4 	.word	0x200001d4
 8000540:	2000018c 	.word	0x2000018c
 8000544:	40020c00 	.word	0x40020c00

08000548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b094      	sub	sp, #80	@ 0x50
 800054c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054e:	f107 0320 	add.w	r3, r7, #32
 8000552:	2230      	movs	r2, #48	@ 0x30
 8000554:	2100      	movs	r1, #0
 8000556:	4618      	mov	r0, r3
 8000558:	f009 fc44 	bl	8009de4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055c:	f107 030c 	add.w	r3, r7, #12
 8000560:	2200      	movs	r2, #0
 8000562:	601a      	str	r2, [r3, #0]
 8000564:	605a      	str	r2, [r3, #4]
 8000566:	609a      	str	r2, [r3, #8]
 8000568:	60da      	str	r2, [r3, #12]
 800056a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800056c:	2300      	movs	r3, #0
 800056e:	60bb      	str	r3, [r7, #8]
 8000570:	4b28      	ldr	r3, [pc, #160]	@ (8000614 <SystemClock_Config+0xcc>)
 8000572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000574:	4a27      	ldr	r2, [pc, #156]	@ (8000614 <SystemClock_Config+0xcc>)
 8000576:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800057a:	6413      	str	r3, [r2, #64]	@ 0x40
 800057c:	4b25      	ldr	r3, [pc, #148]	@ (8000614 <SystemClock_Config+0xcc>)
 800057e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000588:	2300      	movs	r3, #0
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	4b22      	ldr	r3, [pc, #136]	@ (8000618 <SystemClock_Config+0xd0>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a21      	ldr	r2, [pc, #132]	@ (8000618 <SystemClock_Config+0xd0>)
 8000592:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000596:	6013      	str	r3, [r2, #0]
 8000598:	4b1f      	ldr	r3, [pc, #124]	@ (8000618 <SystemClock_Config+0xd0>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005a0:	607b      	str	r3, [r7, #4]
 80005a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005a4:	2301      	movs	r3, #1
 80005a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ae:	2302      	movs	r3, #2
 80005b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005b2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005b8:	2308      	movs	r3, #8
 80005ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005bc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80005c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005c2:	2302      	movs	r3, #2
 80005c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005c6:	2307      	movs	r3, #7
 80005c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ca:	f107 0320 	add.w	r3, r7, #32
 80005ce:	4618      	mov	r0, r3
 80005d0:	f003 ff98 	bl	8004504 <HAL_RCC_OscConfig>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d001      	beq.n	80005de <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005da:	f000 fa2d 	bl	8000a38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005de:	230f      	movs	r3, #15
 80005e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005e2:	2302      	movs	r3, #2
 80005e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005e6:	2300      	movs	r3, #0
 80005e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005ea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80005ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005f0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005f4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005f6:	f107 030c 	add.w	r3, r7, #12
 80005fa:	2105      	movs	r1, #5
 80005fc:	4618      	mov	r0, r3
 80005fe:	f004 f9f9 	bl	80049f4 <HAL_RCC_ClockConfig>
 8000602:	4603      	mov	r3, r0
 8000604:	2b00      	cmp	r3, #0
 8000606:	d001      	beq.n	800060c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000608:	f000 fa16 	bl	8000a38 <Error_Handler>
  }
}
 800060c:	bf00      	nop
 800060e:	3750      	adds	r7, #80	@ 0x50
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40023800 	.word	0x40023800
 8000618:	40007000 	.word	0x40007000

0800061c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000620:	4b12      	ldr	r3, [pc, #72]	@ (800066c <MX_I2C1_Init+0x50>)
 8000622:	4a13      	ldr	r2, [pc, #76]	@ (8000670 <MX_I2C1_Init+0x54>)
 8000624:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000626:	4b11      	ldr	r3, [pc, #68]	@ (800066c <MX_I2C1_Init+0x50>)
 8000628:	4a12      	ldr	r2, [pc, #72]	@ (8000674 <MX_I2C1_Init+0x58>)
 800062a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800062c:	4b0f      	ldr	r3, [pc, #60]	@ (800066c <MX_I2C1_Init+0x50>)
 800062e:	2200      	movs	r2, #0
 8000630:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000632:	4b0e      	ldr	r3, [pc, #56]	@ (800066c <MX_I2C1_Init+0x50>)
 8000634:	2200      	movs	r2, #0
 8000636:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000638:	4b0c      	ldr	r3, [pc, #48]	@ (800066c <MX_I2C1_Init+0x50>)
 800063a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800063e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000640:	4b0a      	ldr	r3, [pc, #40]	@ (800066c <MX_I2C1_Init+0x50>)
 8000642:	2200      	movs	r2, #0
 8000644:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000646:	4b09      	ldr	r3, [pc, #36]	@ (800066c <MX_I2C1_Init+0x50>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800064c:	4b07      	ldr	r3, [pc, #28]	@ (800066c <MX_I2C1_Init+0x50>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000652:	4b06      	ldr	r3, [pc, #24]	@ (800066c <MX_I2C1_Init+0x50>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000658:	4804      	ldr	r0, [pc, #16]	@ (800066c <MX_I2C1_Init+0x50>)
 800065a:	f003 f96f 	bl	800393c <HAL_I2C_Init>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000664:	f000 f9e8 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000668:	bf00      	nop
 800066a:	bd80      	pop	{r7, pc}
 800066c:	20000098 	.word	0x20000098
 8000670:	40005400 	.word	0x40005400
 8000674:	000186a0 	.word	0x000186a0

08000678 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800067c:	4b13      	ldr	r3, [pc, #76]	@ (80006cc <MX_I2S3_Init+0x54>)
 800067e:	4a14      	ldr	r2, [pc, #80]	@ (80006d0 <MX_I2S3_Init+0x58>)
 8000680:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000682:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <MX_I2S3_Init+0x54>)
 8000684:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000688:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800068a:	4b10      	ldr	r3, [pc, #64]	@ (80006cc <MX_I2S3_Init+0x54>)
 800068c:	2200      	movs	r2, #0
 800068e:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000690:	4b0e      	ldr	r3, [pc, #56]	@ (80006cc <MX_I2S3_Init+0x54>)
 8000692:	2200      	movs	r2, #0
 8000694:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000696:	4b0d      	ldr	r3, [pc, #52]	@ (80006cc <MX_I2S3_Init+0x54>)
 8000698:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800069c:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 800069e:	4b0b      	ldr	r3, [pc, #44]	@ (80006cc <MX_I2S3_Init+0x54>)
 80006a0:	4a0c      	ldr	r2, [pc, #48]	@ (80006d4 <MX_I2S3_Init+0x5c>)
 80006a2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006a4:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <MX_I2S3_Init+0x54>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006aa:	4b08      	ldr	r3, [pc, #32]	@ (80006cc <MX_I2S3_Init+0x54>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006b0:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <MX_I2S3_Init+0x54>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006b6:	4805      	ldr	r0, [pc, #20]	@ (80006cc <MX_I2S3_Init+0x54>)
 80006b8:	f003 fa84 	bl	8003bc4 <HAL_I2S_Init>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006c2:	f000 f9b9 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	bf00      	nop
 80006cc:	200000ec 	.word	0x200000ec
 80006d0:	40003c00 	.word	0x40003c00
 80006d4:	00017700 	.word	0x00017700

080006d8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006dc:	4b17      	ldr	r3, [pc, #92]	@ (800073c <MX_SPI1_Init+0x64>)
 80006de:	4a18      	ldr	r2, [pc, #96]	@ (8000740 <MX_SPI1_Init+0x68>)
 80006e0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006e2:	4b16      	ldr	r3, [pc, #88]	@ (800073c <MX_SPI1_Init+0x64>)
 80006e4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80006e8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006ea:	4b14      	ldr	r3, [pc, #80]	@ (800073c <MX_SPI1_Init+0x64>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006f0:	4b12      	ldr	r3, [pc, #72]	@ (800073c <MX_SPI1_Init+0x64>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006f6:	4b11      	ldr	r3, [pc, #68]	@ (800073c <MX_SPI1_Init+0x64>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006fc:	4b0f      	ldr	r3, [pc, #60]	@ (800073c <MX_SPI1_Init+0x64>)
 80006fe:	2200      	movs	r2, #0
 8000700:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000702:	4b0e      	ldr	r3, [pc, #56]	@ (800073c <MX_SPI1_Init+0x64>)
 8000704:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000708:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800070a:	4b0c      	ldr	r3, [pc, #48]	@ (800073c <MX_SPI1_Init+0x64>)
 800070c:	2200      	movs	r2, #0
 800070e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000710:	4b0a      	ldr	r3, [pc, #40]	@ (800073c <MX_SPI1_Init+0x64>)
 8000712:	2200      	movs	r2, #0
 8000714:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000716:	4b09      	ldr	r3, [pc, #36]	@ (800073c <MX_SPI1_Init+0x64>)
 8000718:	2200      	movs	r2, #0
 800071a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800071c:	4b07      	ldr	r3, [pc, #28]	@ (800073c <MX_SPI1_Init+0x64>)
 800071e:	2200      	movs	r2, #0
 8000720:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000722:	4b06      	ldr	r3, [pc, #24]	@ (800073c <MX_SPI1_Init+0x64>)
 8000724:	220a      	movs	r2, #10
 8000726:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000728:	4804      	ldr	r0, [pc, #16]	@ (800073c <MX_SPI1_Init+0x64>)
 800072a:	f004 fcc5 	bl	80050b8 <HAL_SPI_Init>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000734:	f000 f980 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000738:	bf00      	nop
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000134 	.word	0x20000134
 8000740:	40013000 	.word	0x40013000

08000744 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000748:	4b11      	ldr	r3, [pc, #68]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800074a:	4a12      	ldr	r2, [pc, #72]	@ (8000794 <MX_USART2_UART_Init+0x50>)
 800074c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800074e:	4b10      	ldr	r3, [pc, #64]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000750:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000754:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000756:	4b0e      	ldr	r3, [pc, #56]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800075c:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000762:	4b0b      	ldr	r3, [pc, #44]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000768:	4b09      	ldr	r3, [pc, #36]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800076a:	220c      	movs	r2, #12
 800076c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800076e:	4b08      	ldr	r3, [pc, #32]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000770:	2200      	movs	r2, #0
 8000772:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000774:	4b06      	ldr	r3, [pc, #24]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 8000776:	2200      	movs	r2, #0
 8000778:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800077a:	4805      	ldr	r0, [pc, #20]	@ (8000790 <MX_USART2_UART_Init+0x4c>)
 800077c:	f004 fd25 	bl	80051ca <HAL_UART_Init>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d001      	beq.n	800078a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000786:	f000 f957 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800078a:	bf00      	nop
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	2000018c 	.word	0x2000018c
 8000794:	40004400 	.word	0x40004400

08000798 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b08c      	sub	sp, #48	@ 0x30
 800079c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800079e:	f107 031c 	add.w	r3, r7, #28
 80007a2:	2200      	movs	r2, #0
 80007a4:	601a      	str	r2, [r3, #0]
 80007a6:	605a      	str	r2, [r3, #4]
 80007a8:	609a      	str	r2, [r3, #8]
 80007aa:	60da      	str	r2, [r3, #12]
 80007ac:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	61bb      	str	r3, [r7, #24]
 80007b2:	4b7b      	ldr	r3, [pc, #492]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b6:	4a7a      	ldr	r2, [pc, #488]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007b8:	f043 0310 	orr.w	r3, r3, #16
 80007bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80007be:	4b78      	ldr	r3, [pc, #480]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007c2:	f003 0310 	and.w	r3, r3, #16
 80007c6:	61bb      	str	r3, [r7, #24]
 80007c8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	617b      	str	r3, [r7, #20]
 80007ce:	4b74      	ldr	r3, [pc, #464]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d2:	4a73      	ldr	r2, [pc, #460]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007d4:	f043 0304 	orr.w	r3, r3, #4
 80007d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007da:	4b71      	ldr	r3, [pc, #452]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	f003 0304 	and.w	r3, r3, #4
 80007e2:	617b      	str	r3, [r7, #20]
 80007e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	613b      	str	r3, [r7, #16]
 80007ea:	4b6d      	ldr	r3, [pc, #436]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a6c      	ldr	r2, [pc, #432]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f6:	4b6a      	ldr	r3, [pc, #424]	@ (80009a0 <MX_GPIO_Init+0x208>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007fe:	613b      	str	r3, [r7, #16]
 8000800:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60fb      	str	r3, [r7, #12]
 8000806:	4b66      	ldr	r3, [pc, #408]	@ (80009a0 <MX_GPIO_Init+0x208>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a65      	ldr	r2, [pc, #404]	@ (80009a0 <MX_GPIO_Init+0x208>)
 800080c:	f043 0301 	orr.w	r3, r3, #1
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b63      	ldr	r3, [pc, #396]	@ (80009a0 <MX_GPIO_Init+0x208>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0301 	and.w	r3, r3, #1
 800081a:	60fb      	str	r3, [r7, #12]
 800081c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	4b5f      	ldr	r3, [pc, #380]	@ (80009a0 <MX_GPIO_Init+0x208>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a5e      	ldr	r2, [pc, #376]	@ (80009a0 <MX_GPIO_Init+0x208>)
 8000828:	f043 0302 	orr.w	r3, r3, #2
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b5c      	ldr	r3, [pc, #368]	@ (80009a0 <MX_GPIO_Init+0x208>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0302 	and.w	r3, r3, #2
 8000836:	60bb      	str	r3, [r7, #8]
 8000838:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800083a:	2300      	movs	r3, #0
 800083c:	607b      	str	r3, [r7, #4]
 800083e:	4b58      	ldr	r3, [pc, #352]	@ (80009a0 <MX_GPIO_Init+0x208>)
 8000840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000842:	4a57      	ldr	r2, [pc, #348]	@ (80009a0 <MX_GPIO_Init+0x208>)
 8000844:	f043 0308 	orr.w	r3, r3, #8
 8000848:	6313      	str	r3, [r2, #48]	@ 0x30
 800084a:	4b55      	ldr	r3, [pc, #340]	@ (80009a0 <MX_GPIO_Init+0x208>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	f003 0308 	and.w	r3, r3, #8
 8000852:	607b      	str	r3, [r7, #4]
 8000854:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000856:	2200      	movs	r2, #0
 8000858:	2108      	movs	r1, #8
 800085a:	4852      	ldr	r0, [pc, #328]	@ (80009a4 <MX_GPIO_Init+0x20c>)
 800085c:	f000 ff06 	bl	800166c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000860:	2201      	movs	r2, #1
 8000862:	2101      	movs	r1, #1
 8000864:	4850      	ldr	r0, [pc, #320]	@ (80009a8 <MX_GPIO_Init+0x210>)
 8000866:	f000 ff01 	bl	800166c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2102      	movs	r1, #2
 800086e:	484f      	ldr	r0, [pc, #316]	@ (80009ac <MX_GPIO_Init+0x214>)
 8000870:	f000 fefc 	bl	800166c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000874:	2200      	movs	r2, #0
 8000876:	f24f 0110 	movw	r1, #61456	@ 0xf010
 800087a:	484d      	ldr	r0, [pc, #308]	@ (80009b0 <MX_GPIO_Init+0x218>)
 800087c:	f000 fef6 	bl	800166c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8000880:	2308      	movs	r3, #8
 8000882:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000884:	2301      	movs	r3, #1
 8000886:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	2300      	movs	r3, #0
 800088a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088c:	2300      	movs	r3, #0
 800088e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000890:	f107 031c 	add.w	r3, r7, #28
 8000894:	4619      	mov	r1, r3
 8000896:	4843      	ldr	r0, [pc, #268]	@ (80009a4 <MX_GPIO_Init+0x20c>)
 8000898:	f000 fd4c 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800089c:	2301      	movs	r3, #1
 800089e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a4:	2300      	movs	r3, #0
 80008a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a8:	2300      	movs	r3, #0
 80008aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008ac:	f107 031c 	add.w	r3, r7, #28
 80008b0:	4619      	mov	r1, r3
 80008b2:	483d      	ldr	r0, [pc, #244]	@ (80009a8 <MX_GPIO_Init+0x210>)
 80008b4:	f000 fd3e 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008b8:	2308      	movs	r3, #8
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008bc:	2302      	movs	r3, #2
 80008be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c4:	2300      	movs	r3, #0
 80008c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008c8:	2305      	movs	r3, #5
 80008ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	4835      	ldr	r0, [pc, #212]	@ (80009a8 <MX_GPIO_Init+0x210>)
 80008d4:	f000 fd2e 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008d8:	2301      	movs	r3, #1
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008dc:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80008e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008e6:	f107 031c 	add.w	r3, r7, #28
 80008ea:	4619      	mov	r1, r3
 80008ec:	482f      	ldr	r0, [pc, #188]	@ (80009ac <MX_GPIO_Init+0x214>)
 80008ee:	f000 fd21 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008f2:	2302      	movs	r3, #2
 80008f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	4828      	ldr	r0, [pc, #160]	@ (80009ac <MX_GPIO_Init+0x214>)
 800090a:	f000 fd13 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800090e:	2304      	movs	r3, #4
 8000910:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000912:	2300      	movs	r3, #0
 8000914:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000916:	2300      	movs	r3, #0
 8000918:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 800091a:	f107 031c 	add.w	r3, r7, #28
 800091e:	4619      	mov	r1, r3
 8000920:	4824      	ldr	r0, [pc, #144]	@ (80009b4 <MX_GPIO_Init+0x21c>)
 8000922:	f000 fd07 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000926:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800092a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092c:	2302      	movs	r3, #2
 800092e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000934:	2300      	movs	r3, #0
 8000936:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000938:	2305      	movs	r3, #5
 800093a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800093c:	f107 031c 	add.w	r3, r7, #28
 8000940:	4619      	mov	r1, r3
 8000942:	481c      	ldr	r0, [pc, #112]	@ (80009b4 <MX_GPIO_Init+0x21c>)
 8000944:	f000 fcf6 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000948:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800094c:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094e:	2301      	movs	r3, #1
 8000950:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000952:	2300      	movs	r3, #0
 8000954:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000956:	2300      	movs	r3, #0
 8000958:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800095a:	f107 031c 	add.w	r3, r7, #28
 800095e:	4619      	mov	r1, r3
 8000960:	4813      	ldr	r0, [pc, #76]	@ (80009b0 <MX_GPIO_Init+0x218>)
 8000962:	f000 fce7 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000966:	2320      	movs	r3, #32
 8000968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800096a:	2300      	movs	r3, #0
 800096c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	4619      	mov	r1, r3
 8000978:	480d      	ldr	r0, [pc, #52]	@ (80009b0 <MX_GPIO_Init+0x218>)
 800097a:	f000 fcdb 	bl	8001334 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800097e:	2302      	movs	r3, #2
 8000980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000982:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800098c:	f107 031c 	add.w	r3, r7, #28
 8000990:	4619      	mov	r1, r3
 8000992:	4804      	ldr	r0, [pc, #16]	@ (80009a4 <MX_GPIO_Init+0x20c>)
 8000994:	f000 fcce 	bl	8001334 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000998:	bf00      	nop
 800099a:	3730      	adds	r7, #48	@ 0x30
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40021000 	.word	0x40021000
 80009a8:	40020800 	.word	0x40020800
 80009ac:	40020000 	.word	0x40020000
 80009b0:	40020c00 	.word	0x40020c00
 80009b4:	40020400 	.word	0x40020400

080009b8 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]

  if(huart->Instance == USART2)  // Changed to check for USART2
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	4a16      	ldr	r2, [pc, #88]	@ (8000a20 <HAL_UART_RxCpltCallback+0x68>)
 80009c6:	4293      	cmp	r3, r2
 80009c8:	d125      	bne.n	8000a16 <HAL_UART_RxCpltCallback+0x5e>
  {
    if(rxData == 78) // Ascii value of 'N' is 78 (N for NO)
 80009ca:	4b16      	ldr	r3, [pc, #88]	@ (8000a24 <HAL_UART_RxCpltCallback+0x6c>)
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	2b4e      	cmp	r3, #78	@ 0x4e
 80009d0:	d10c      	bne.n	80009ec <HAL_UART_RxCpltCallback+0x34>
    {
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 0);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009d8:	4813      	ldr	r0, [pc, #76]	@ (8000a28 <HAL_UART_RxCpltCallback+0x70>)
 80009da:	f000 fe47 	bl	800166c <HAL_GPIO_WritePin>
        HAL_UART_Transmit(&huart2, (uint8_t *)"LED OFF\r\n", 8, 100);
 80009de:	2364      	movs	r3, #100	@ 0x64
 80009e0:	2208      	movs	r2, #8
 80009e2:	4912      	ldr	r1, [pc, #72]	@ (8000a2c <HAL_UART_RxCpltCallback+0x74>)
 80009e4:	4812      	ldr	r0, [pc, #72]	@ (8000a30 <HAL_UART_RxCpltCallback+0x78>)
 80009e6:	f004 fc40 	bl	800526a <HAL_UART_Transmit>
 80009ea:	e00f      	b.n	8000a0c <HAL_UART_RxCpltCallback+0x54>
    }
    else if (rxData == 89) // Ascii value of 'Y' is 89 (Y for YES)
 80009ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000a24 <HAL_UART_RxCpltCallback+0x6c>)
 80009ee:	781b      	ldrb	r3, [r3, #0]
 80009f0:	2b59      	cmp	r3, #89	@ 0x59
 80009f2:	d10b      	bne.n	8000a0c <HAL_UART_RxCpltCallback+0x54>
    {
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, 1);
 80009f4:	2201      	movs	r2, #1
 80009f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80009fa:	480b      	ldr	r0, [pc, #44]	@ (8000a28 <HAL_UART_RxCpltCallback+0x70>)
 80009fc:	f000 fe36 	bl	800166c <HAL_GPIO_WritePin>
        HAL_UART_Transmit(&huart2, (uint8_t *)"LED ON\r\n", 8, 100);
 8000a00:	2364      	movs	r3, #100	@ 0x64
 8000a02:	2208      	movs	r2, #8
 8000a04:	490b      	ldr	r1, [pc, #44]	@ (8000a34 <HAL_UART_RxCpltCallback+0x7c>)
 8000a06:	480a      	ldr	r0, [pc, #40]	@ (8000a30 <HAL_UART_RxCpltCallback+0x78>)
 8000a08:	f004 fc2f 	bl	800526a <HAL_UART_Transmit>
    }
    HAL_UART_Receive_IT(&huart2, &rxData, 1); // Enabling interrupt receive again for USART2
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	4905      	ldr	r1, [pc, #20]	@ (8000a24 <HAL_UART_RxCpltCallback+0x6c>)
 8000a10:	4807      	ldr	r0, [pc, #28]	@ (8000a30 <HAL_UART_RxCpltCallback+0x78>)
 8000a12:	f004 fcb5 	bl	8005380 <HAL_UART_Receive_IT>
  }
}
 8000a16:	bf00      	nop
 8000a18:	3708      	adds	r7, #8
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	40004400 	.word	0x40004400
 8000a24:	200001d4 	.word	0x200001d4
 8000a28:	40020c00 	.word	0x40020c00
 8000a2c:	08009f18 	.word	0x08009f18
 8000a30:	2000018c 	.word	0x2000018c
 8000a34:	08009f24 	.word	0x08009f24

08000a38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a3c:	b672      	cpsid	i
}
 8000a3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <Error_Handler+0x8>

08000a44 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b082      	sub	sp, #8
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	607b      	str	r3, [r7, #4]
 8000a4e:	4b10      	ldr	r3, [pc, #64]	@ (8000a90 <HAL_MspInit+0x4c>)
 8000a50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a52:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <HAL_MspInit+0x4c>)
 8000a54:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8000a90 <HAL_MspInit+0x4c>)
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a62:	607b      	str	r3, [r7, #4]
 8000a64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	603b      	str	r3, [r7, #0]
 8000a6a:	4b09      	ldr	r3, [pc, #36]	@ (8000a90 <HAL_MspInit+0x4c>)
 8000a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6e:	4a08      	ldr	r2, [pc, #32]	@ (8000a90 <HAL_MspInit+0x4c>)
 8000a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a74:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a76:	4b06      	ldr	r3, [pc, #24]	@ (8000a90 <HAL_MspInit+0x4c>)
 8000a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a7e:	603b      	str	r3, [r7, #0]
 8000a80:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a82:	2007      	movs	r0, #7
 8000a84:	f000 fb82 	bl	800118c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a88:	bf00      	nop
 8000a8a:	3708      	adds	r7, #8
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	40023800 	.word	0x40023800

08000a94 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08a      	sub	sp, #40	@ 0x28
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a9c:	f107 0314 	add.w	r3, r7, #20
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	601a      	str	r2, [r3, #0]
 8000aa4:	605a      	str	r2, [r3, #4]
 8000aa6:	609a      	str	r2, [r3, #8]
 8000aa8:	60da      	str	r2, [r3, #12]
 8000aaa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	4a19      	ldr	r2, [pc, #100]	@ (8000b18 <HAL_I2C_MspInit+0x84>)
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d12c      	bne.n	8000b10 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	613b      	str	r3, [r7, #16]
 8000aba:	4b18      	ldr	r3, [pc, #96]	@ (8000b1c <HAL_I2C_MspInit+0x88>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	4a17      	ldr	r2, [pc, #92]	@ (8000b1c <HAL_I2C_MspInit+0x88>)
 8000ac0:	f043 0302 	orr.w	r3, r3, #2
 8000ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <HAL_I2C_MspInit+0x88>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	f003 0302 	and.w	r3, r3, #2
 8000ace:	613b      	str	r3, [r7, #16]
 8000ad0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000ad2:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ad8:	2312      	movs	r3, #18
 8000ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000adc:	2301      	movs	r3, #1
 8000ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ae4:	2304      	movs	r3, #4
 8000ae6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	4619      	mov	r1, r3
 8000aee:	480c      	ldr	r0, [pc, #48]	@ (8000b20 <HAL_I2C_MspInit+0x8c>)
 8000af0:	f000 fc20 	bl	8001334 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000af4:	2300      	movs	r3, #0
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <HAL_I2C_MspInit+0x88>)
 8000afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000afc:	4a07      	ldr	r2, [pc, #28]	@ (8000b1c <HAL_I2C_MspInit+0x88>)
 8000afe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b04:	4b05      	ldr	r3, [pc, #20]	@ (8000b1c <HAL_I2C_MspInit+0x88>)
 8000b06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000b10:	bf00      	nop
 8000b12:	3728      	adds	r7, #40	@ 0x28
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	40005400 	.word	0x40005400
 8000b1c:	40023800 	.word	0x40023800
 8000b20:	40020400 	.word	0x40020400

08000b24 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b08e      	sub	sp, #56	@ 0x38
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b30:	2200      	movs	r2, #0
 8000b32:	601a      	str	r2, [r3, #0]
 8000b34:	605a      	str	r2, [r3, #4]
 8000b36:	609a      	str	r2, [r3, #8]
 8000b38:	60da      	str	r2, [r3, #12]
 8000b3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b3c:	f107 0314 	add.w	r3, r7, #20
 8000b40:	2200      	movs	r2, #0
 8000b42:	601a      	str	r2, [r3, #0]
 8000b44:	605a      	str	r2, [r3, #4]
 8000b46:	609a      	str	r2, [r3, #8]
 8000b48:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a31      	ldr	r2, [pc, #196]	@ (8000c14 <HAL_I2S_MspInit+0xf0>)
 8000b50:	4293      	cmp	r3, r2
 8000b52:	d15a      	bne.n	8000c0a <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b54:	2301      	movs	r3, #1
 8000b56:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b58:	23c0      	movs	r3, #192	@ 0xc0
 8000b5a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b60:	f107 0314 	add.w	r3, r7, #20
 8000b64:	4618      	mov	r0, r3
 8000b66:	f004 f965 	bl	8004e34 <HAL_RCCEx_PeriphCLKConfig>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b70:	f7ff ff62 	bl	8000a38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b74:	2300      	movs	r3, #0
 8000b76:	613b      	str	r3, [r7, #16]
 8000b78:	4b27      	ldr	r3, [pc, #156]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000b7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b7c:	4a26      	ldr	r2, [pc, #152]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000b7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000b82:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b84:	4b24      	ldr	r3, [pc, #144]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000b8c:	613b      	str	r3, [r7, #16]
 8000b8e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b90:	2300      	movs	r3, #0
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	4b20      	ldr	r3, [pc, #128]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b98:	4a1f      	ldr	r2, [pc, #124]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ba4:	f003 0301 	and.w	r3, r3, #1
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bac:	2300      	movs	r3, #0
 8000bae:	60bb      	str	r3, [r7, #8]
 8000bb0:	4b19      	ldr	r3, [pc, #100]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000bb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bb4:	4a18      	ldr	r2, [pc, #96]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000bb6:	f043 0304 	orr.w	r3, r3, #4
 8000bba:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bbc:	4b16      	ldr	r3, [pc, #88]	@ (8000c18 <HAL_I2S_MspInit+0xf4>)
 8000bbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc0:	f003 0304 	and.w	r3, r3, #4
 8000bc4:	60bb      	str	r3, [r7, #8]
 8000bc6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bc8:	2310      	movs	r3, #16
 8000bca:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bcc:	2302      	movs	r3, #2
 8000bce:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bd8:	2306      	movs	r3, #6
 8000bda:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000bdc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be0:	4619      	mov	r1, r3
 8000be2:	480e      	ldr	r0, [pc, #56]	@ (8000c1c <HAL_I2S_MspInit+0xf8>)
 8000be4:	f000 fba6 	bl	8001334 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000be8:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000bec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bee:	2302      	movs	r3, #2
 8000bf0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bfa:	2306      	movs	r3, #6
 8000bfc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c02:	4619      	mov	r1, r3
 8000c04:	4806      	ldr	r0, [pc, #24]	@ (8000c20 <HAL_I2S_MspInit+0xfc>)
 8000c06:	f000 fb95 	bl	8001334 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8000c0a:	bf00      	nop
 8000c0c:	3738      	adds	r7, #56	@ 0x38
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40003c00 	.word	0x40003c00
 8000c18:	40023800 	.word	0x40023800
 8000c1c:	40020000 	.word	0x40020000
 8000c20:	40020800 	.word	0x40020800

08000c24 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	@ 0x28
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c2c:	f107 0314 	add.w	r3, r7, #20
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
 8000c34:	605a      	str	r2, [r3, #4]
 8000c36:	609a      	str	r2, [r3, #8]
 8000c38:	60da      	str	r2, [r3, #12]
 8000c3a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	4a19      	ldr	r2, [pc, #100]	@ (8000ca8 <HAL_SPI_MspInit+0x84>)
 8000c42:	4293      	cmp	r3, r2
 8000c44:	d12b      	bne.n	8000c9e <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c46:	2300      	movs	r3, #0
 8000c48:	613b      	str	r3, [r7, #16]
 8000c4a:	4b18      	ldr	r3, [pc, #96]	@ (8000cac <HAL_SPI_MspInit+0x88>)
 8000c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c4e:	4a17      	ldr	r2, [pc, #92]	@ (8000cac <HAL_SPI_MspInit+0x88>)
 8000c50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c54:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c56:	4b15      	ldr	r3, [pc, #84]	@ (8000cac <HAL_SPI_MspInit+0x88>)
 8000c58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c62:	2300      	movs	r3, #0
 8000c64:	60fb      	str	r3, [r7, #12]
 8000c66:	4b11      	ldr	r3, [pc, #68]	@ (8000cac <HAL_SPI_MspInit+0x88>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6a:	4a10      	ldr	r2, [pc, #64]	@ (8000cac <HAL_SPI_MspInit+0x88>)
 8000c6c:	f043 0301 	orr.w	r3, r3, #1
 8000c70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c72:	4b0e      	ldr	r3, [pc, #56]	@ (8000cac <HAL_SPI_MspInit+0x88>)
 8000c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c76:	f003 0301 	and.w	r3, r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c7e:	23e0      	movs	r3, #224	@ 0xe0
 8000c80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c82:	2302      	movs	r3, #2
 8000c84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c86:	2300      	movs	r3, #0
 8000c88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c8e:	2305      	movs	r3, #5
 8000c90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c92:	f107 0314 	add.w	r3, r7, #20
 8000c96:	4619      	mov	r1, r3
 8000c98:	4805      	ldr	r0, [pc, #20]	@ (8000cb0 <HAL_SPI_MspInit+0x8c>)
 8000c9a:	f000 fb4b 	bl	8001334 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000c9e:	bf00      	nop
 8000ca0:	3728      	adds	r7, #40	@ 0x28
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}
 8000ca6:	bf00      	nop
 8000ca8:	40013000 	.word	0x40013000
 8000cac:	40023800 	.word	0x40023800
 8000cb0:	40020000 	.word	0x40020000

08000cb4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b08a      	sub	sp, #40	@ 0x28
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	601a      	str	r2, [r3, #0]
 8000cc4:	605a      	str	r2, [r3, #4]
 8000cc6:	609a      	str	r2, [r3, #8]
 8000cc8:	60da      	str	r2, [r3, #12]
 8000cca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8000d48 <HAL_UART_MspInit+0x94>)
 8000cd2:	4293      	cmp	r3, r2
 8000cd4:	d133      	bne.n	8000d3e <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	613b      	str	r3, [r7, #16]
 8000cda:	4b1c      	ldr	r3, [pc, #112]	@ (8000d4c <HAL_UART_MspInit+0x98>)
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cde:	4a1b      	ldr	r2, [pc, #108]	@ (8000d4c <HAL_UART_MspInit+0x98>)
 8000ce0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ce6:	4b19      	ldr	r3, [pc, #100]	@ (8000d4c <HAL_UART_MspInit+0x98>)
 8000ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000cee:	613b      	str	r3, [r7, #16]
 8000cf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	60fb      	str	r3, [r7, #12]
 8000cf6:	4b15      	ldr	r3, [pc, #84]	@ (8000d4c <HAL_UART_MspInit+0x98>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	4a14      	ldr	r2, [pc, #80]	@ (8000d4c <HAL_UART_MspInit+0x98>)
 8000cfc:	f043 0301 	orr.w	r3, r3, #1
 8000d00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d02:	4b12      	ldr	r3, [pc, #72]	@ (8000d4c <HAL_UART_MspInit+0x98>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	f003 0301 	and.w	r3, r3, #1
 8000d0a:	60fb      	str	r3, [r7, #12]
 8000d0c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d0e:	230c      	movs	r3, #12
 8000d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d12:	2302      	movs	r3, #2
 8000d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d1e:	2307      	movs	r3, #7
 8000d20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	4809      	ldr	r0, [pc, #36]	@ (8000d50 <HAL_UART_MspInit+0x9c>)
 8000d2a:	f000 fb03 	bl	8001334 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d2e:	2200      	movs	r2, #0
 8000d30:	2100      	movs	r1, #0
 8000d32:	2026      	movs	r0, #38	@ 0x26
 8000d34:	f000 fa35 	bl	80011a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d38:	2026      	movs	r0, #38	@ 0x26
 8000d3a:	f000 fa4e 	bl	80011da <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000d3e:	bf00      	nop
 8000d40:	3728      	adds	r7, #40	@ 0x28
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	40004400 	.word	0x40004400
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40020000 	.word	0x40020000

08000d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d58:	bf00      	nop
 8000d5a:	e7fd      	b.n	8000d58 <NMI_Handler+0x4>

08000d5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d60:	bf00      	nop
 8000d62:	e7fd      	b.n	8000d60 <HardFault_Handler+0x4>

08000d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <MemManage_Handler+0x4>

08000d6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d70:	bf00      	nop
 8000d72:	e7fd      	b.n	8000d70 <BusFault_Handler+0x4>

08000d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d78:	bf00      	nop
 8000d7a:	e7fd      	b.n	8000d78 <UsageFault_Handler+0x4>

08000d7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr

08000d8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d8a:	b480      	push	{r7}
 8000d8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d8e:	bf00      	nop
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr

08000d98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr

08000da6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000daa:	f000 f8db 	bl	8000f64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dae:	bf00      	nop
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000db8:	4802      	ldr	r0, [pc, #8]	@ (8000dc4 <USART2_IRQHandler+0x10>)
 8000dba:	f004 fb07 	bl	80053cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	2000018c 	.word	0x2000018c

08000dc8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000dcc:	4802      	ldr	r0, [pc, #8]	@ (8000dd8 <OTG_FS_IRQHandler+0x10>)
 8000dce:	f000 ff61 	bl	8001c94 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	200005bc 	.word	0x200005bc

08000ddc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000de4:	4a14      	ldr	r2, [pc, #80]	@ (8000e38 <_sbrk+0x5c>)
 8000de6:	4b15      	ldr	r3, [pc, #84]	@ (8000e3c <_sbrk+0x60>)
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000df0:	4b13      	ldr	r3, [pc, #76]	@ (8000e40 <_sbrk+0x64>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d102      	bne.n	8000dfe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000df8:	4b11      	ldr	r3, [pc, #68]	@ (8000e40 <_sbrk+0x64>)
 8000dfa:	4a12      	ldr	r2, [pc, #72]	@ (8000e44 <_sbrk+0x68>)
 8000dfc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dfe:	4b10      	ldr	r3, [pc, #64]	@ (8000e40 <_sbrk+0x64>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	d207      	bcs.n	8000e1c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e0c:	f009 f802 	bl	8009e14 <__errno>
 8000e10:	4603      	mov	r3, r0
 8000e12:	220c      	movs	r2, #12
 8000e14:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e16:	f04f 33ff 	mov.w	r3, #4294967295
 8000e1a:	e009      	b.n	8000e30 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e1c:	4b08      	ldr	r3, [pc, #32]	@ (8000e40 <_sbrk+0x64>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e22:	4b07      	ldr	r3, [pc, #28]	@ (8000e40 <_sbrk+0x64>)
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	4413      	add	r3, r2
 8000e2a:	4a05      	ldr	r2, [pc, #20]	@ (8000e40 <_sbrk+0x64>)
 8000e2c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e2e:	68fb      	ldr	r3, [r7, #12]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	3718      	adds	r7, #24
 8000e34:	46bd      	mov	sp, r7
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	20020000 	.word	0x20020000
 8000e3c:	00000400 	.word	0x00000400
 8000e40:	200001d8 	.word	0x200001d8
 8000e44:	20000ae8 	.word	0x20000ae8

08000e48 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e4c:	4b06      	ldr	r3, [pc, #24]	@ (8000e68 <SystemInit+0x20>)
 8000e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000e52:	4a05      	ldr	r2, [pc, #20]	@ (8000e68 <SystemInit+0x20>)
 8000e54:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000e58:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr
 8000e66:	bf00      	nop
 8000e68:	e000ed00 	.word	0xe000ed00

08000e6c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e6c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ea4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e70:	f7ff ffea 	bl	8000e48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e74:	480c      	ldr	r0, [pc, #48]	@ (8000ea8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e76:	490d      	ldr	r1, [pc, #52]	@ (8000eac <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e78:	4a0d      	ldr	r2, [pc, #52]	@ (8000eb0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e7a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e7c:	e002      	b.n	8000e84 <LoopCopyDataInit>

08000e7e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e7e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e80:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e82:	3304      	adds	r3, #4

08000e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e84:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e86:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e88:	d3f9      	bcc.n	8000e7e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e8c:	4c0a      	ldr	r4, [pc, #40]	@ (8000eb8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e8e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e90:	e001      	b.n	8000e96 <LoopFillZerobss>

08000e92 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e92:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e94:	3204      	adds	r2, #4

08000e96 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e96:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e98:	d3fb      	bcc.n	8000e92 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e9a:	f008 ffc1 	bl	8009e20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e9e:	f7ff fb29 	bl	80004f4 <main>
  bx  lr    
 8000ea2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ea4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ea8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000eac:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000eb0:	08009f5c 	.word	0x08009f5c
  ldr r2, =_sbss
 8000eb4:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000eb8:	20000ae4 	.word	0x20000ae4

08000ebc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ebc:	e7fe      	b.n	8000ebc <ADC_IRQHandler>
	...

08000ec0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ec4:	4b0e      	ldr	r3, [pc, #56]	@ (8000f00 <HAL_Init+0x40>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <HAL_Init+0x40>)
 8000eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ece:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f00 <HAL_Init+0x40>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0a      	ldr	r2, [pc, #40]	@ (8000f00 <HAL_Init+0x40>)
 8000ed6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000eda:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000edc:	4b08      	ldr	r3, [pc, #32]	@ (8000f00 <HAL_Init+0x40>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a07      	ldr	r2, [pc, #28]	@ (8000f00 <HAL_Init+0x40>)
 8000ee2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ee6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee8:	2003      	movs	r0, #3
 8000eea:	f000 f94f 	bl	800118c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f000 f808 	bl	8000f04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef4:	f7ff fda6 	bl	8000a44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef8:	2300      	movs	r3, #0
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40023c00 	.word	0x40023c00

08000f04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f0c:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <HAL_InitTick+0x54>)
 8000f0e:	681a      	ldr	r2, [r3, #0]
 8000f10:	4b12      	ldr	r3, [pc, #72]	@ (8000f5c <HAL_InitTick+0x58>)
 8000f12:	781b      	ldrb	r3, [r3, #0]
 8000f14:	4619      	mov	r1, r3
 8000f16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f22:	4618      	mov	r0, r3
 8000f24:	f000 f967 	bl	80011f6 <HAL_SYSTICK_Config>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000f2e:	2301      	movs	r3, #1
 8000f30:	e00e      	b.n	8000f50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2b0f      	cmp	r3, #15
 8000f36:	d80a      	bhi.n	8000f4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f38:	2200      	movs	r2, #0
 8000f3a:	6879      	ldr	r1, [r7, #4]
 8000f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f40:	f000 f92f 	bl	80011a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f44:	4a06      	ldr	r2, [pc, #24]	@ (8000f60 <HAL_InitTick+0x5c>)
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	e000      	b.n	8000f50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	3708      	adds	r7, #8
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000000 	.word	0x20000000
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20000004 	.word	0x20000004

08000f64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f68:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <HAL_IncTick+0x20>)
 8000f6a:	781b      	ldrb	r3, [r3, #0]
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b06      	ldr	r3, [pc, #24]	@ (8000f88 <HAL_IncTick+0x24>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	4413      	add	r3, r2
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <HAL_IncTick+0x24>)
 8000f76:	6013      	str	r3, [r2, #0]
}
 8000f78:	bf00      	nop
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	20000008 	.word	0x20000008
 8000f88:	200001dc 	.word	0x200001dc

08000f8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000f90:	4b03      	ldr	r3, [pc, #12]	@ (8000fa0 <HAL_GetTick+0x14>)
 8000f92:	681b      	ldr	r3, [r3, #0]
}
 8000f94:	4618      	mov	r0, r3
 8000f96:	46bd      	mov	sp, r7
 8000f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9c:	4770      	bx	lr
 8000f9e:	bf00      	nop
 8000fa0:	200001dc 	.word	0x200001dc

08000fa4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b084      	sub	sp, #16
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fac:	f7ff ffee 	bl	8000f8c <HAL_GetTick>
 8000fb0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000fbc:	d005      	beq.n	8000fca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000fbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000fe8 <HAL_Delay+0x44>)
 8000fc0:	781b      	ldrb	r3, [r3, #0]
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	4413      	add	r3, r2
 8000fc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000fca:	bf00      	nop
 8000fcc:	f7ff ffde 	bl	8000f8c <HAL_GetTick>
 8000fd0:	4602      	mov	r2, r0
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	1ad3      	subs	r3, r2, r3
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d8f7      	bhi.n	8000fcc <HAL_Delay+0x28>
  {
  }
}
 8000fdc:	bf00      	nop
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000008 	.word	0x20000008

08000fec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f003 0307 	and.w	r3, r3, #7
 8000ffa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ffc:	4b0c      	ldr	r3, [pc, #48]	@ (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001002:	68ba      	ldr	r2, [r7, #8]
 8001004:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001008:	4013      	ands	r3, r2
 800100a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001014:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001018:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800101c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800101e:	4a04      	ldr	r2, [pc, #16]	@ (8001030 <__NVIC_SetPriorityGrouping+0x44>)
 8001020:	68bb      	ldr	r3, [r7, #8]
 8001022:	60d3      	str	r3, [r2, #12]
}
 8001024:	bf00      	nop
 8001026:	3714      	adds	r7, #20
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr
 8001030:	e000ed00 	.word	0xe000ed00

08001034 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001038:	4b04      	ldr	r3, [pc, #16]	@ (800104c <__NVIC_GetPriorityGrouping+0x18>)
 800103a:	68db      	ldr	r3, [r3, #12]
 800103c:	0a1b      	lsrs	r3, r3, #8
 800103e:	f003 0307 	and.w	r3, r3, #7
}
 8001042:	4618      	mov	r0, r3
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	4603      	mov	r3, r0
 8001058:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800105a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105e:	2b00      	cmp	r3, #0
 8001060:	db0b      	blt.n	800107a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	f003 021f 	and.w	r2, r3, #31
 8001068:	4907      	ldr	r1, [pc, #28]	@ (8001088 <__NVIC_EnableIRQ+0x38>)
 800106a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106e:	095b      	lsrs	r3, r3, #5
 8001070:	2001      	movs	r0, #1
 8001072:	fa00 f202 	lsl.w	r2, r0, r2
 8001076:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800107a:	bf00      	nop
 800107c:	370c      	adds	r7, #12
 800107e:	46bd      	mov	sp, r7
 8001080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop
 8001088:	e000e100 	.word	0xe000e100

0800108c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800108c:	b480      	push	{r7}
 800108e:	b083      	sub	sp, #12
 8001090:	af00      	add	r7, sp, #0
 8001092:	4603      	mov	r3, r0
 8001094:	6039      	str	r1, [r7, #0]
 8001096:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109c:	2b00      	cmp	r3, #0
 800109e:	db0a      	blt.n	80010b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	b2da      	uxtb	r2, r3
 80010a4:	490c      	ldr	r1, [pc, #48]	@ (80010d8 <__NVIC_SetPriority+0x4c>)
 80010a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010aa:	0112      	lsls	r2, r2, #4
 80010ac:	b2d2      	uxtb	r2, r2
 80010ae:	440b      	add	r3, r1
 80010b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010b4:	e00a      	b.n	80010cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4908      	ldr	r1, [pc, #32]	@ (80010dc <__NVIC_SetPriority+0x50>)
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	f003 030f 	and.w	r3, r3, #15
 80010c2:	3b04      	subs	r3, #4
 80010c4:	0112      	lsls	r2, r2, #4
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	440b      	add	r3, r1
 80010ca:	761a      	strb	r2, [r3, #24]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000e100 	.word	0xe000e100
 80010dc:	e000ed00 	.word	0xe000ed00

080010e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b089      	sub	sp, #36	@ 0x24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f1c3 0307 	rsb	r3, r3, #7
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	bf28      	it	cs
 80010fe:	2304      	movcs	r3, #4
 8001100:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3304      	adds	r3, #4
 8001106:	2b06      	cmp	r3, #6
 8001108:	d902      	bls.n	8001110 <NVIC_EncodePriority+0x30>
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	3b03      	subs	r3, #3
 800110e:	e000      	b.n	8001112 <NVIC_EncodePriority+0x32>
 8001110:	2300      	movs	r3, #0
 8001112:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001114:	f04f 32ff 	mov.w	r2, #4294967295
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43da      	mvns	r2, r3
 8001120:	68bb      	ldr	r3, [r7, #8]
 8001122:	401a      	ands	r2, r3
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001128:	f04f 31ff 	mov.w	r1, #4294967295
 800112c:	697b      	ldr	r3, [r7, #20]
 800112e:	fa01 f303 	lsl.w	r3, r1, r3
 8001132:	43d9      	mvns	r1, r3
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001138:	4313      	orrs	r3, r2
         );
}
 800113a:	4618      	mov	r0, r3
 800113c:	3724      	adds	r7, #36	@ 0x24
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr
	...

08001148 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	3b01      	subs	r3, #1
 8001154:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001158:	d301      	bcc.n	800115e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800115a:	2301      	movs	r3, #1
 800115c:	e00f      	b.n	800117e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <SysTick_Config+0x40>)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3b01      	subs	r3, #1
 8001164:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001166:	210f      	movs	r1, #15
 8001168:	f04f 30ff 	mov.w	r0, #4294967295
 800116c:	f7ff ff8e 	bl	800108c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001170:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <SysTick_Config+0x40>)
 8001172:	2200      	movs	r2, #0
 8001174:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001176:	4b04      	ldr	r3, [pc, #16]	@ (8001188 <SysTick_Config+0x40>)
 8001178:	2207      	movs	r2, #7
 800117a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800117c:	2300      	movs	r3, #0
}
 800117e:	4618      	mov	r0, r3
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	e000e010 	.word	0xe000e010

0800118c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b082      	sub	sp, #8
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001194:	6878      	ldr	r0, [r7, #4]
 8001196:	f7ff ff29 	bl	8000fec <__NVIC_SetPriorityGrouping>
}
 800119a:	bf00      	nop
 800119c:	3708      	adds	r7, #8
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}

080011a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80011a2:	b580      	push	{r7, lr}
 80011a4:	b086      	sub	sp, #24
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	4603      	mov	r3, r0
 80011aa:	60b9      	str	r1, [r7, #8]
 80011ac:	607a      	str	r2, [r7, #4]
 80011ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80011b4:	f7ff ff3e 	bl	8001034 <__NVIC_GetPriorityGrouping>
 80011b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011ba:	687a      	ldr	r2, [r7, #4]
 80011bc:	68b9      	ldr	r1, [r7, #8]
 80011be:	6978      	ldr	r0, [r7, #20]
 80011c0:	f7ff ff8e 	bl	80010e0 <NVIC_EncodePriority>
 80011c4:	4602      	mov	r2, r0
 80011c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ca:	4611      	mov	r1, r2
 80011cc:	4618      	mov	r0, r3
 80011ce:	f7ff ff5d 	bl	800108c <__NVIC_SetPriority>
}
 80011d2:	bf00      	nop
 80011d4:	3718      	adds	r7, #24
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011da:	b580      	push	{r7, lr}
 80011dc:	b082      	sub	sp, #8
 80011de:	af00      	add	r7, sp, #0
 80011e0:	4603      	mov	r3, r0
 80011e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff ff31 	bl	8001050 <__NVIC_EnableIRQ>
}
 80011ee:	bf00      	nop
 80011f0:	3708      	adds	r7, #8
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b082      	sub	sp, #8
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011fe:	6878      	ldr	r0, [r7, #4]
 8001200:	f7ff ffa2 	bl	8001148 <SysTick_Config>
 8001204:	4603      	mov	r3, r0
}
 8001206:	4618      	mov	r0, r3
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}

0800120e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800120e:	b580      	push	{r7, lr}
 8001210:	b084      	sub	sp, #16
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800121a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800121c:	f7ff feb6 	bl	8000f8c <HAL_GetTick>
 8001220:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d008      	beq.n	8001240 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2280      	movs	r2, #128	@ 0x80
 8001232:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2200      	movs	r2, #0
 8001238:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	e052      	b.n	80012e6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f022 0216 	bic.w	r2, r2, #22
 800124e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	695a      	ldr	r2, [r3, #20]
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800125e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001264:	2b00      	cmp	r3, #0
 8001266:	d103      	bne.n	8001270 <HAL_DMA_Abort+0x62>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800126c:	2b00      	cmp	r3, #0
 800126e:	d007      	beq.n	8001280 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f022 0208 	bic.w	r2, r2, #8
 800127e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f022 0201 	bic.w	r2, r2, #1
 800128e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001290:	e013      	b.n	80012ba <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001292:	f7ff fe7b 	bl	8000f8c <HAL_GetTick>
 8001296:	4602      	mov	r2, r0
 8001298:	68bb      	ldr	r3, [r7, #8]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	2b05      	cmp	r3, #5
 800129e:	d90c      	bls.n	80012ba <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2220      	movs	r2, #32
 80012a4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2203      	movs	r2, #3
 80012aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	2200      	movs	r2, #0
 80012b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e015      	b.n	80012e6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f003 0301 	and.w	r3, r3, #1
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1e4      	bne.n	8001292 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012cc:	223f      	movs	r2, #63	@ 0x3f
 80012ce:	409a      	lsls	r2, r3
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80012e4:	2300      	movs	r3, #0
}
 80012e6:	4618      	mov	r0, r3
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80012ee:	b480      	push	{r7}
 80012f0:	b083      	sub	sp, #12
 80012f2:	af00      	add	r7, sp, #0
 80012f4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80012fc:	b2db      	uxtb	r3, r3
 80012fe:	2b02      	cmp	r3, #2
 8001300:	d004      	beq.n	800130c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2280      	movs	r2, #128	@ 0x80
 8001306:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001308:	2301      	movs	r3, #1
 800130a:	e00c      	b.n	8001326 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2205      	movs	r2, #5
 8001310:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	681a      	ldr	r2, [r3, #0]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f022 0201 	bic.w	r2, r2, #1
 8001322:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001324:	2300      	movs	r3, #0
}
 8001326:	4618      	mov	r0, r3
 8001328:	370c      	adds	r7, #12
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
	...

08001334 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001334:	b480      	push	{r7}
 8001336:	b089      	sub	sp, #36	@ 0x24
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
 800133c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001342:	2300      	movs	r3, #0
 8001344:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800134a:	2300      	movs	r3, #0
 800134c:	61fb      	str	r3, [r7, #28]
 800134e:	e16b      	b.n	8001628 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001350:	2201      	movs	r2, #1
 8001352:	69fb      	ldr	r3, [r7, #28]
 8001354:	fa02 f303 	lsl.w	r3, r2, r3
 8001358:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	697a      	ldr	r2, [r7, #20]
 8001360:	4013      	ands	r3, r2
 8001362:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001364:	693a      	ldr	r2, [r7, #16]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	429a      	cmp	r2, r3
 800136a:	f040 815a 	bne.w	8001622 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	2b01      	cmp	r3, #1
 8001378:	d005      	beq.n	8001386 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001382:	2b02      	cmp	r3, #2
 8001384:	d130      	bne.n	80013e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800138c:	69fb      	ldr	r3, [r7, #28]
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	2203      	movs	r2, #3
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43db      	mvns	r3, r3
 8001398:	69ba      	ldr	r2, [r7, #24]
 800139a:	4013      	ands	r3, r2
 800139c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	68da      	ldr	r2, [r3, #12]
 80013a2:	69fb      	ldr	r3, [r7, #28]
 80013a4:	005b      	lsls	r3, r3, #1
 80013a6:	fa02 f303 	lsl.w	r3, r2, r3
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	69ba      	ldr	r2, [r7, #24]
 80013b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80013bc:	2201      	movs	r2, #1
 80013be:	69fb      	ldr	r3, [r7, #28]
 80013c0:	fa02 f303 	lsl.w	r3, r2, r3
 80013c4:	43db      	mvns	r3, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	091b      	lsrs	r3, r3, #4
 80013d2:	f003 0201 	and.w	r2, r3, #1
 80013d6:	69fb      	ldr	r3, [r7, #28]
 80013d8:	fa02 f303 	lsl.w	r3, r2, r3
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	4313      	orrs	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	f003 0303 	and.w	r3, r3, #3
 80013f0:	2b03      	cmp	r3, #3
 80013f2:	d017      	beq.n	8001424 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	2203      	movs	r2, #3
 8001400:	fa02 f303 	lsl.w	r3, r2, r3
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	689a      	ldr	r2, [r3, #8]
 8001410:	69fb      	ldr	r3, [r7, #28]
 8001412:	005b      	lsls	r3, r3, #1
 8001414:	fa02 f303 	lsl.w	r3, r2, r3
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	4313      	orrs	r3, r2
 800141c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685b      	ldr	r3, [r3, #4]
 8001428:	f003 0303 	and.w	r3, r3, #3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d123      	bne.n	8001478 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	08da      	lsrs	r2, r3, #3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	3208      	adds	r2, #8
 8001438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800143c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	f003 0307 	and.w	r3, r3, #7
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	220f      	movs	r2, #15
 8001448:	fa02 f303 	lsl.w	r3, r2, r3
 800144c:	43db      	mvns	r3, r3
 800144e:	69ba      	ldr	r2, [r7, #24]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	691a      	ldr	r2, [r3, #16]
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	fa02 f303 	lsl.w	r3, r2, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4313      	orrs	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	08da      	lsrs	r2, r3, #3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	3208      	adds	r2, #8
 8001472:	69b9      	ldr	r1, [r7, #24]
 8001474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	2203      	movs	r2, #3
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	43db      	mvns	r3, r3
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	4013      	ands	r3, r2
 800148e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f003 0203 	and.w	r2, r3, #3
 8001498:	69fb      	ldr	r3, [r7, #28]
 800149a:	005b      	lsls	r3, r3, #1
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	69ba      	ldr	r2, [r7, #24]
 80014aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f000 80b4 	beq.w	8001622 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b60      	ldr	r3, [pc, #384]	@ (8001640 <HAL_GPIO_Init+0x30c>)
 80014c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014c2:	4a5f      	ldr	r2, [pc, #380]	@ (8001640 <HAL_GPIO_Init+0x30c>)
 80014c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80014c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80014ca:	4b5d      	ldr	r3, [pc, #372]	@ (8001640 <HAL_GPIO_Init+0x30c>)
 80014cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80014d6:	4a5b      	ldr	r2, [pc, #364]	@ (8001644 <HAL_GPIO_Init+0x310>)
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	089b      	lsrs	r3, r3, #2
 80014dc:	3302      	adds	r3, #2
 80014de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80014e4:	69fb      	ldr	r3, [r7, #28]
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	009b      	lsls	r3, r3, #2
 80014ec:	220f      	movs	r2, #15
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	4a52      	ldr	r2, [pc, #328]	@ (8001648 <HAL_GPIO_Init+0x314>)
 80014fe:	4293      	cmp	r3, r2
 8001500:	d02b      	beq.n	800155a <HAL_GPIO_Init+0x226>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a51      	ldr	r2, [pc, #324]	@ (800164c <HAL_GPIO_Init+0x318>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d025      	beq.n	8001556 <HAL_GPIO_Init+0x222>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4a50      	ldr	r2, [pc, #320]	@ (8001650 <HAL_GPIO_Init+0x31c>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d01f      	beq.n	8001552 <HAL_GPIO_Init+0x21e>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a4f      	ldr	r2, [pc, #316]	@ (8001654 <HAL_GPIO_Init+0x320>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d019      	beq.n	800154e <HAL_GPIO_Init+0x21a>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a4e      	ldr	r2, [pc, #312]	@ (8001658 <HAL_GPIO_Init+0x324>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d013      	beq.n	800154a <HAL_GPIO_Init+0x216>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	4a4d      	ldr	r2, [pc, #308]	@ (800165c <HAL_GPIO_Init+0x328>)
 8001526:	4293      	cmp	r3, r2
 8001528:	d00d      	beq.n	8001546 <HAL_GPIO_Init+0x212>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	4a4c      	ldr	r2, [pc, #304]	@ (8001660 <HAL_GPIO_Init+0x32c>)
 800152e:	4293      	cmp	r3, r2
 8001530:	d007      	beq.n	8001542 <HAL_GPIO_Init+0x20e>
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	4a4b      	ldr	r2, [pc, #300]	@ (8001664 <HAL_GPIO_Init+0x330>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d101      	bne.n	800153e <HAL_GPIO_Init+0x20a>
 800153a:	2307      	movs	r3, #7
 800153c:	e00e      	b.n	800155c <HAL_GPIO_Init+0x228>
 800153e:	2308      	movs	r3, #8
 8001540:	e00c      	b.n	800155c <HAL_GPIO_Init+0x228>
 8001542:	2306      	movs	r3, #6
 8001544:	e00a      	b.n	800155c <HAL_GPIO_Init+0x228>
 8001546:	2305      	movs	r3, #5
 8001548:	e008      	b.n	800155c <HAL_GPIO_Init+0x228>
 800154a:	2304      	movs	r3, #4
 800154c:	e006      	b.n	800155c <HAL_GPIO_Init+0x228>
 800154e:	2303      	movs	r3, #3
 8001550:	e004      	b.n	800155c <HAL_GPIO_Init+0x228>
 8001552:	2302      	movs	r3, #2
 8001554:	e002      	b.n	800155c <HAL_GPIO_Init+0x228>
 8001556:	2301      	movs	r3, #1
 8001558:	e000      	b.n	800155c <HAL_GPIO_Init+0x228>
 800155a:	2300      	movs	r3, #0
 800155c:	69fa      	ldr	r2, [r7, #28]
 800155e:	f002 0203 	and.w	r2, r2, #3
 8001562:	0092      	lsls	r2, r2, #2
 8001564:	4093      	lsls	r3, r2
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4313      	orrs	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800156c:	4935      	ldr	r1, [pc, #212]	@ (8001644 <HAL_GPIO_Init+0x310>)
 800156e:	69fb      	ldr	r3, [r7, #28]
 8001570:	089b      	lsrs	r3, r3, #2
 8001572:	3302      	adds	r3, #2
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800157a:	4b3b      	ldr	r3, [pc, #236]	@ (8001668 <HAL_GPIO_Init+0x334>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001580:	693b      	ldr	r3, [r7, #16]
 8001582:	43db      	mvns	r3, r3
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	4013      	ands	r3, r2
 8001588:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001596:	69ba      	ldr	r2, [r7, #24]
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	4313      	orrs	r3, r2
 800159c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800159e:	4a32      	ldr	r2, [pc, #200]	@ (8001668 <HAL_GPIO_Init+0x334>)
 80015a0:	69bb      	ldr	r3, [r7, #24]
 80015a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80015a4:	4b30      	ldr	r3, [pc, #192]	@ (8001668 <HAL_GPIO_Init+0x334>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	43db      	mvns	r3, r3
 80015ae:	69ba      	ldr	r2, [r7, #24]
 80015b0:	4013      	ands	r3, r2
 80015b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	693b      	ldr	r3, [r7, #16]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80015c8:	4a27      	ldr	r2, [pc, #156]	@ (8001668 <HAL_GPIO_Init+0x334>)
 80015ca:	69bb      	ldr	r3, [r7, #24]
 80015cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80015ce:	4b26      	ldr	r3, [pc, #152]	@ (8001668 <HAL_GPIO_Init+0x334>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015d4:	693b      	ldr	r3, [r7, #16]
 80015d6:	43db      	mvns	r3, r3
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	4013      	ands	r3, r2
 80015dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80015ea:	69ba      	ldr	r2, [r7, #24]
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80015f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001668 <HAL_GPIO_Init+0x334>)
 80015f4:	69bb      	ldr	r3, [r7, #24]
 80015f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80015f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001668 <HAL_GPIO_Init+0x334>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	43db      	mvns	r3, r3
 8001602:	69ba      	ldr	r2, [r7, #24]
 8001604:	4013      	ands	r3, r2
 8001606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d003      	beq.n	800161c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001614:	69ba      	ldr	r2, [r7, #24]
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	4313      	orrs	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800161c:	4a12      	ldr	r2, [pc, #72]	@ (8001668 <HAL_GPIO_Init+0x334>)
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	3301      	adds	r3, #1
 8001626:	61fb      	str	r3, [r7, #28]
 8001628:	69fb      	ldr	r3, [r7, #28]
 800162a:	2b0f      	cmp	r3, #15
 800162c:	f67f ae90 	bls.w	8001350 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001630:	bf00      	nop
 8001632:	bf00      	nop
 8001634:	3724      	adds	r7, #36	@ 0x24
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40023800 	.word	0x40023800
 8001644:	40013800 	.word	0x40013800
 8001648:	40020000 	.word	0x40020000
 800164c:	40020400 	.word	0x40020400
 8001650:	40020800 	.word	0x40020800
 8001654:	40020c00 	.word	0x40020c00
 8001658:	40021000 	.word	0x40021000
 800165c:	40021400 	.word	0x40021400
 8001660:	40021800 	.word	0x40021800
 8001664:	40021c00 	.word	0x40021c00
 8001668:	40013c00 	.word	0x40013c00

0800166c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	807b      	strh	r3, [r7, #2]
 8001678:	4613      	mov	r3, r2
 800167a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800167c:	787b      	ldrb	r3, [r7, #1]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d003      	beq.n	800168a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001682:	887a      	ldrh	r2, [r7, #2]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001688:	e003      	b.n	8001692 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800168a:	887b      	ldrh	r3, [r7, #2]
 800168c:	041a      	lsls	r2, r3, #16
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	619a      	str	r2, [r3, #24]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800169e:	b480      	push	{r7}
 80016a0:	b085      	sub	sp, #20
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	6078      	str	r0, [r7, #4]
 80016a6:	460b      	mov	r3, r1
 80016a8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	695b      	ldr	r3, [r3, #20]
 80016ae:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80016b0:	887a      	ldrh	r2, [r7, #2]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	4013      	ands	r3, r2
 80016b6:	041a      	lsls	r2, r3, #16
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	43d9      	mvns	r1, r3
 80016bc:	887b      	ldrh	r3, [r7, #2]
 80016be:	400b      	ands	r3, r1
 80016c0:	431a      	orrs	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	619a      	str	r2, [r3, #24]
}
 80016c6:	bf00      	nop
 80016c8:	3714      	adds	r7, #20
 80016ca:	46bd      	mov	sp, r7
 80016cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d0:	4770      	bx	lr

080016d2 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	b086      	sub	sp, #24
 80016d6:	af02      	add	r7, sp, #8
 80016d8:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d101      	bne.n	80016e4 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e059      	b.n	8001798 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80016f0:	b2db      	uxtb	r3, r3
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d106      	bne.n	8001704 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f008 f806 	bl	8009710 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2203      	movs	r2, #3
 8001708:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001712:	d102      	bne.n	800171a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f004 fe1f 	bl	8006362 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7c1a      	ldrb	r2, [r3, #16]
 800172c:	f88d 2000 	strb.w	r2, [sp]
 8001730:	3304      	adds	r3, #4
 8001732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001734:	f004 fda0 	bl	8006278 <USB_CoreInit>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d005      	beq.n	800174a <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2202      	movs	r2, #2
 8001742:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e026      	b.n	8001798 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	2101      	movs	r1, #1
 8001750:	4618      	mov	r0, r3
 8001752:	f004 fe17 	bl	8006384 <USB_SetCurrentMode>
 8001756:	4603      	mov	r3, r0
 8001758:	2b00      	cmp	r3, #0
 800175a:	d005      	beq.n	8001768 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2202      	movs	r2, #2
 8001760:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8001764:	2301      	movs	r3, #1
 8001766:	e017      	b.n	8001798 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	6818      	ldr	r0, [r3, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	7c1a      	ldrb	r2, [r3, #16]
 8001770:	f88d 2000 	strb.w	r2, [sp]
 8001774:	3304      	adds	r3, #4
 8001776:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001778:	f004 ffba 	bl	80066f0 <USB_HostInit>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d005      	beq.n	800178e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2202      	movs	r2, #2
 8001786:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e004      	b.n	8001798 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2201      	movs	r2, #1
 8001792:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8001796:	2300      	movs	r3, #0
}
 8001798:	4618      	mov	r0, r3
 800179a:	3710      	adds	r7, #16
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}

080017a0 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80017a0:	b590      	push	{r4, r7, lr}
 80017a2:	b08b      	sub	sp, #44	@ 0x2c
 80017a4:	af04      	add	r7, sp, #16
 80017a6:	6078      	str	r0, [r7, #4]
 80017a8:	4608      	mov	r0, r1
 80017aa:	4611      	mov	r1, r2
 80017ac:	461a      	mov	r2, r3
 80017ae:	4603      	mov	r3, r0
 80017b0:	70fb      	strb	r3, [r7, #3]
 80017b2:	460b      	mov	r3, r1
 80017b4:	70bb      	strb	r3, [r7, #2]
 80017b6:	4613      	mov	r3, r2
 80017b8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80017ba:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80017bc:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d101      	bne.n	80017cc <HAL_HCD_HC_Init+0x2c>
 80017c8:	2302      	movs	r3, #2
 80017ca:	e09d      	b.n	8001908 <HAL_HCD_HC_Init+0x168>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2201      	movs	r2, #1
 80017d0:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80017d4:	78fa      	ldrb	r2, [r7, #3]
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	4613      	mov	r3, r2
 80017da:	011b      	lsls	r3, r3, #4
 80017dc:	1a9b      	subs	r3, r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	3319      	adds	r3, #25
 80017e4:	2200      	movs	r2, #0
 80017e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80017e8:	78fa      	ldrb	r2, [r7, #3]
 80017ea:	6879      	ldr	r1, [r7, #4]
 80017ec:	4613      	mov	r3, r2
 80017ee:	011b      	lsls	r3, r3, #4
 80017f0:	1a9b      	subs	r3, r3, r2
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	3314      	adds	r3, #20
 80017f8:	787a      	ldrb	r2, [r7, #1]
 80017fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80017fc:	78fa      	ldrb	r2, [r7, #3]
 80017fe:	6879      	ldr	r1, [r7, #4]
 8001800:	4613      	mov	r3, r2
 8001802:	011b      	lsls	r3, r3, #4
 8001804:	1a9b      	subs	r3, r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	440b      	add	r3, r1
 800180a:	3315      	adds	r3, #21
 800180c:	78fa      	ldrb	r2, [r7, #3]
 800180e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001810:	78fa      	ldrb	r2, [r7, #3]
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	4613      	mov	r3, r2
 8001816:	011b      	lsls	r3, r3, #4
 8001818:	1a9b      	subs	r3, r3, r2
 800181a:	009b      	lsls	r3, r3, #2
 800181c:	440b      	add	r3, r1
 800181e:	3326      	adds	r3, #38	@ 0x26
 8001820:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8001824:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001826:	78fa      	ldrb	r2, [r7, #3]
 8001828:	78bb      	ldrb	r3, [r7, #2]
 800182a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800182e:	b2d8      	uxtb	r0, r3
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	4613      	mov	r3, r2
 8001834:	011b      	lsls	r3, r3, #4
 8001836:	1a9b      	subs	r3, r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	440b      	add	r3, r1
 800183c:	3316      	adds	r3, #22
 800183e:	4602      	mov	r2, r0
 8001840:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001842:	78fb      	ldrb	r3, [r7, #3]
 8001844:	4619      	mov	r1, r3
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f000 fbc8 	bl	8001fdc <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 800184c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001850:	2b00      	cmp	r3, #0
 8001852:	da0a      	bge.n	800186a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001854:	78fa      	ldrb	r2, [r7, #3]
 8001856:	6879      	ldr	r1, [r7, #4]
 8001858:	4613      	mov	r3, r2
 800185a:	011b      	lsls	r3, r3, #4
 800185c:	1a9b      	subs	r3, r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	3317      	adds	r3, #23
 8001864:	2201      	movs	r2, #1
 8001866:	701a      	strb	r2, [r3, #0]
 8001868:	e009      	b.n	800187e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800186a:	78fa      	ldrb	r2, [r7, #3]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	011b      	lsls	r3, r3, #4
 8001872:	1a9b      	subs	r3, r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	3317      	adds	r3, #23
 800187a:	2200      	movs	r2, #0
 800187c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4618      	mov	r0, r3
 8001884:	f005 f898 	bl	80069b8 <USB_GetHostSpeed>
 8001888:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800188a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800188e:	2b01      	cmp	r3, #1
 8001890:	d10b      	bne.n	80018aa <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001892:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001896:	2b01      	cmp	r3, #1
 8001898:	d107      	bne.n	80018aa <HAL_HCD_HC_Init+0x10a>
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	2b00      	cmp	r3, #0
 800189e:	d104      	bne.n	80018aa <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	2bbc      	cmp	r3, #188	@ 0xbc
 80018a4:	d901      	bls.n	80018aa <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80018a6:	23bc      	movs	r3, #188	@ 0xbc
 80018a8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80018aa:	78fa      	ldrb	r2, [r7, #3]
 80018ac:	6879      	ldr	r1, [r7, #4]
 80018ae:	4613      	mov	r3, r2
 80018b0:	011b      	lsls	r3, r3, #4
 80018b2:	1a9b      	subs	r3, r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	440b      	add	r3, r1
 80018b8:	3318      	adds	r3, #24
 80018ba:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80018be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80018c0:	78fa      	ldrb	r2, [r7, #3]
 80018c2:	697b      	ldr	r3, [r7, #20]
 80018c4:	b298      	uxth	r0, r3
 80018c6:	6879      	ldr	r1, [r7, #4]
 80018c8:	4613      	mov	r3, r2
 80018ca:	011b      	lsls	r3, r3, #4
 80018cc:	1a9b      	subs	r3, r3, r2
 80018ce:	009b      	lsls	r3, r3, #2
 80018d0:	440b      	add	r3, r1
 80018d2:	3328      	adds	r3, #40	@ 0x28
 80018d4:	4602      	mov	r2, r0
 80018d6:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6818      	ldr	r0, [r3, #0]
 80018dc:	697b      	ldr	r3, [r7, #20]
 80018de:	b29b      	uxth	r3, r3
 80018e0:	787c      	ldrb	r4, [r7, #1]
 80018e2:	78ba      	ldrb	r2, [r7, #2]
 80018e4:	78f9      	ldrb	r1, [r7, #3]
 80018e6:	9302      	str	r3, [sp, #8]
 80018e8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018ec:	9301      	str	r3, [sp, #4]
 80018ee:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80018f2:	9300      	str	r3, [sp, #0]
 80018f4:	4623      	mov	r3, r4
 80018f6:	f005 f887 	bl	8006a08 <USB_HC_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8001906:	7bfb      	ldrb	r3, [r7, #15]
}
 8001908:	4618      	mov	r0, r3
 800190a:	371c      	adds	r7, #28
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}

08001910 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
 8001918:	460b      	mov	r3, r1
 800191a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800191c:	2300      	movs	r3, #0
 800191e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001926:	2b01      	cmp	r3, #1
 8001928:	d101      	bne.n	800192e <HAL_HCD_HC_Halt+0x1e>
 800192a:	2302      	movs	r3, #2
 800192c:	e00f      	b.n	800194e <HAL_HCD_HC_Halt+0x3e>
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	78fa      	ldrb	r2, [r7, #3]
 800193c:	4611      	mov	r1, r2
 800193e:	4618      	mov	r0, r3
 8001940:	f005 fc19 	bl	8007176 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2200      	movs	r2, #0
 8001948:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800194c:	7bfb      	ldrb	r3, [r7, #15]
}
 800194e:	4618      	mov	r0, r3
 8001950:	3710      	adds	r7, #16
 8001952:	46bd      	mov	sp, r7
 8001954:	bd80      	pop	{r7, pc}
	...

08001958 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	4608      	mov	r0, r1
 8001962:	4611      	mov	r1, r2
 8001964:	461a      	mov	r2, r3
 8001966:	4603      	mov	r3, r0
 8001968:	70fb      	strb	r3, [r7, #3]
 800196a:	460b      	mov	r3, r1
 800196c:	70bb      	strb	r3, [r7, #2]
 800196e:	4613      	mov	r3, r2
 8001970:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001972:	78fa      	ldrb	r2, [r7, #3]
 8001974:	6879      	ldr	r1, [r7, #4]
 8001976:	4613      	mov	r3, r2
 8001978:	011b      	lsls	r3, r3, #4
 800197a:	1a9b      	subs	r3, r3, r2
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	440b      	add	r3, r1
 8001980:	3317      	adds	r3, #23
 8001982:	78ba      	ldrb	r2, [r7, #2]
 8001984:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001986:	78fa      	ldrb	r2, [r7, #3]
 8001988:	6879      	ldr	r1, [r7, #4]
 800198a:	4613      	mov	r3, r2
 800198c:	011b      	lsls	r3, r3, #4
 800198e:	1a9b      	subs	r3, r3, r2
 8001990:	009b      	lsls	r3, r3, #2
 8001992:	440b      	add	r3, r1
 8001994:	3326      	adds	r3, #38	@ 0x26
 8001996:	787a      	ldrb	r2, [r7, #1]
 8001998:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800199a:	7c3b      	ldrb	r3, [r7, #16]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d114      	bne.n	80019ca <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80019a0:	78fa      	ldrb	r2, [r7, #3]
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	4613      	mov	r3, r2
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	1a9b      	subs	r3, r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	440b      	add	r3, r1
 80019ae:	332a      	adds	r3, #42	@ 0x2a
 80019b0:	2203      	movs	r2, #3
 80019b2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80019b4:	78fa      	ldrb	r2, [r7, #3]
 80019b6:	6879      	ldr	r1, [r7, #4]
 80019b8:	4613      	mov	r3, r2
 80019ba:	011b      	lsls	r3, r3, #4
 80019bc:	1a9b      	subs	r3, r3, r2
 80019be:	009b      	lsls	r3, r3, #2
 80019c0:	440b      	add	r3, r1
 80019c2:	3319      	adds	r3, #25
 80019c4:	7f3a      	ldrb	r2, [r7, #28]
 80019c6:	701a      	strb	r2, [r3, #0]
 80019c8:	e009      	b.n	80019de <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019ca:	78fa      	ldrb	r2, [r7, #3]
 80019cc:	6879      	ldr	r1, [r7, #4]
 80019ce:	4613      	mov	r3, r2
 80019d0:	011b      	lsls	r3, r3, #4
 80019d2:	1a9b      	subs	r3, r3, r2
 80019d4:	009b      	lsls	r3, r3, #2
 80019d6:	440b      	add	r3, r1
 80019d8:	332a      	adds	r3, #42	@ 0x2a
 80019da:	2202      	movs	r2, #2
 80019dc:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80019de:	787b      	ldrb	r3, [r7, #1]
 80019e0:	2b03      	cmp	r3, #3
 80019e2:	f200 8102 	bhi.w	8001bea <HAL_HCD_HC_SubmitRequest+0x292>
 80019e6:	a201      	add	r2, pc, #4	@ (adr r2, 80019ec <HAL_HCD_HC_SubmitRequest+0x94>)
 80019e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019ec:	080019fd 	.word	0x080019fd
 80019f0:	08001bd5 	.word	0x08001bd5
 80019f4:	08001ac1 	.word	0x08001ac1
 80019f8:	08001b4b 	.word	0x08001b4b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80019fc:	7c3b      	ldrb	r3, [r7, #16]
 80019fe:	2b01      	cmp	r3, #1
 8001a00:	f040 80f5 	bne.w	8001bee <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001a04:	78bb      	ldrb	r3, [r7, #2]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d12d      	bne.n	8001a66 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001a0a:	8b3b      	ldrh	r3, [r7, #24]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d109      	bne.n	8001a24 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001a10:	78fa      	ldrb	r2, [r7, #3]
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	4613      	mov	r3, r2
 8001a16:	011b      	lsls	r3, r3, #4
 8001a18:	1a9b      	subs	r3, r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	440b      	add	r3, r1
 8001a1e:	333d      	adds	r3, #61	@ 0x3d
 8001a20:	2201      	movs	r2, #1
 8001a22:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a24:	78fa      	ldrb	r2, [r7, #3]
 8001a26:	6879      	ldr	r1, [r7, #4]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	011b      	lsls	r3, r3, #4
 8001a2c:	1a9b      	subs	r3, r3, r2
 8001a2e:	009b      	lsls	r3, r3, #2
 8001a30:	440b      	add	r3, r1
 8001a32:	333d      	adds	r3, #61	@ 0x3d
 8001a34:	781b      	ldrb	r3, [r3, #0]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d10a      	bne.n	8001a50 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a3a:	78fa      	ldrb	r2, [r7, #3]
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	4613      	mov	r3, r2
 8001a40:	011b      	lsls	r3, r3, #4
 8001a42:	1a9b      	subs	r3, r3, r2
 8001a44:	009b      	lsls	r3, r3, #2
 8001a46:	440b      	add	r3, r1
 8001a48:	332a      	adds	r3, #42	@ 0x2a
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001a4e:	e0ce      	b.n	8001bee <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a50:	78fa      	ldrb	r2, [r7, #3]
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	011b      	lsls	r3, r3, #4
 8001a58:	1a9b      	subs	r3, r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	332a      	adds	r3, #42	@ 0x2a
 8001a60:	2202      	movs	r2, #2
 8001a62:	701a      	strb	r2, [r3, #0]
      break;
 8001a64:	e0c3      	b.n	8001bee <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001a66:	78fa      	ldrb	r2, [r7, #3]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	011b      	lsls	r3, r3, #4
 8001a6e:	1a9b      	subs	r3, r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	440b      	add	r3, r1
 8001a74:	331a      	adds	r3, #26
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	f040 80b8 	bne.w	8001bee <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a7e:	78fa      	ldrb	r2, [r7, #3]
 8001a80:	6879      	ldr	r1, [r7, #4]
 8001a82:	4613      	mov	r3, r2
 8001a84:	011b      	lsls	r3, r3, #4
 8001a86:	1a9b      	subs	r3, r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	440b      	add	r3, r1
 8001a8c:	333c      	adds	r3, #60	@ 0x3c
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d10a      	bne.n	8001aaa <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a94:	78fa      	ldrb	r2, [r7, #3]
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	011b      	lsls	r3, r3, #4
 8001a9c:	1a9b      	subs	r3, r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	332a      	adds	r3, #42	@ 0x2a
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	701a      	strb	r2, [r3, #0]
      break;
 8001aa8:	e0a1      	b.n	8001bee <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001aaa:	78fa      	ldrb	r2, [r7, #3]
 8001aac:	6879      	ldr	r1, [r7, #4]
 8001aae:	4613      	mov	r3, r2
 8001ab0:	011b      	lsls	r3, r3, #4
 8001ab2:	1a9b      	subs	r3, r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	440b      	add	r3, r1
 8001ab8:	332a      	adds	r3, #42	@ 0x2a
 8001aba:	2202      	movs	r2, #2
 8001abc:	701a      	strb	r2, [r3, #0]
      break;
 8001abe:	e096      	b.n	8001bee <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001ac0:	78bb      	ldrb	r3, [r7, #2]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d120      	bne.n	8001b08 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001ac6:	78fa      	ldrb	r2, [r7, #3]
 8001ac8:	6879      	ldr	r1, [r7, #4]
 8001aca:	4613      	mov	r3, r2
 8001acc:	011b      	lsls	r3, r3, #4
 8001ace:	1a9b      	subs	r3, r3, r2
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	333d      	adds	r3, #61	@ 0x3d
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d10a      	bne.n	8001af2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001adc:	78fa      	ldrb	r2, [r7, #3]
 8001ade:	6879      	ldr	r1, [r7, #4]
 8001ae0:	4613      	mov	r3, r2
 8001ae2:	011b      	lsls	r3, r3, #4
 8001ae4:	1a9b      	subs	r3, r3, r2
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	440b      	add	r3, r1
 8001aea:	332a      	adds	r3, #42	@ 0x2a
 8001aec:	2200      	movs	r2, #0
 8001aee:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001af0:	e07e      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001af2:	78fa      	ldrb	r2, [r7, #3]
 8001af4:	6879      	ldr	r1, [r7, #4]
 8001af6:	4613      	mov	r3, r2
 8001af8:	011b      	lsls	r3, r3, #4
 8001afa:	1a9b      	subs	r3, r3, r2
 8001afc:	009b      	lsls	r3, r3, #2
 8001afe:	440b      	add	r3, r1
 8001b00:	332a      	adds	r3, #42	@ 0x2a
 8001b02:	2202      	movs	r2, #2
 8001b04:	701a      	strb	r2, [r3, #0]
      break;
 8001b06:	e073      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b08:	78fa      	ldrb	r2, [r7, #3]
 8001b0a:	6879      	ldr	r1, [r7, #4]
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	011b      	lsls	r3, r3, #4
 8001b10:	1a9b      	subs	r3, r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	440b      	add	r3, r1
 8001b16:	333c      	adds	r3, #60	@ 0x3c
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d10a      	bne.n	8001b34 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b1e:	78fa      	ldrb	r2, [r7, #3]
 8001b20:	6879      	ldr	r1, [r7, #4]
 8001b22:	4613      	mov	r3, r2
 8001b24:	011b      	lsls	r3, r3, #4
 8001b26:	1a9b      	subs	r3, r3, r2
 8001b28:	009b      	lsls	r3, r3, #2
 8001b2a:	440b      	add	r3, r1
 8001b2c:	332a      	adds	r3, #42	@ 0x2a
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]
      break;
 8001b32:	e05d      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b34:	78fa      	ldrb	r2, [r7, #3]
 8001b36:	6879      	ldr	r1, [r7, #4]
 8001b38:	4613      	mov	r3, r2
 8001b3a:	011b      	lsls	r3, r3, #4
 8001b3c:	1a9b      	subs	r3, r3, r2
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	440b      	add	r3, r1
 8001b42:	332a      	adds	r3, #42	@ 0x2a
 8001b44:	2202      	movs	r2, #2
 8001b46:	701a      	strb	r2, [r3, #0]
      break;
 8001b48:	e052      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001b4a:	78bb      	ldrb	r3, [r7, #2]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d120      	bne.n	8001b92 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001b50:	78fa      	ldrb	r2, [r7, #3]
 8001b52:	6879      	ldr	r1, [r7, #4]
 8001b54:	4613      	mov	r3, r2
 8001b56:	011b      	lsls	r3, r3, #4
 8001b58:	1a9b      	subs	r3, r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	440b      	add	r3, r1
 8001b5e:	333d      	adds	r3, #61	@ 0x3d
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10a      	bne.n	8001b7c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001b66:	78fa      	ldrb	r2, [r7, #3]
 8001b68:	6879      	ldr	r1, [r7, #4]
 8001b6a:	4613      	mov	r3, r2
 8001b6c:	011b      	lsls	r3, r3, #4
 8001b6e:	1a9b      	subs	r3, r3, r2
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	440b      	add	r3, r1
 8001b74:	332a      	adds	r3, #42	@ 0x2a
 8001b76:	2200      	movs	r2, #0
 8001b78:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001b7a:	e039      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001b7c:	78fa      	ldrb	r2, [r7, #3]
 8001b7e:	6879      	ldr	r1, [r7, #4]
 8001b80:	4613      	mov	r3, r2
 8001b82:	011b      	lsls	r3, r3, #4
 8001b84:	1a9b      	subs	r3, r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	440b      	add	r3, r1
 8001b8a:	332a      	adds	r3, #42	@ 0x2a
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	701a      	strb	r2, [r3, #0]
      break;
 8001b90:	e02e      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001b92:	78fa      	ldrb	r2, [r7, #3]
 8001b94:	6879      	ldr	r1, [r7, #4]
 8001b96:	4613      	mov	r3, r2
 8001b98:	011b      	lsls	r3, r3, #4
 8001b9a:	1a9b      	subs	r3, r3, r2
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	440b      	add	r3, r1
 8001ba0:	333c      	adds	r3, #60	@ 0x3c
 8001ba2:	781b      	ldrb	r3, [r3, #0]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d10a      	bne.n	8001bbe <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ba8:	78fa      	ldrb	r2, [r7, #3]
 8001baa:	6879      	ldr	r1, [r7, #4]
 8001bac:	4613      	mov	r3, r2
 8001bae:	011b      	lsls	r3, r3, #4
 8001bb0:	1a9b      	subs	r3, r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	440b      	add	r3, r1
 8001bb6:	332a      	adds	r3, #42	@ 0x2a
 8001bb8:	2200      	movs	r2, #0
 8001bba:	701a      	strb	r2, [r3, #0]
      break;
 8001bbc:	e018      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001bbe:	78fa      	ldrb	r2, [r7, #3]
 8001bc0:	6879      	ldr	r1, [r7, #4]
 8001bc2:	4613      	mov	r3, r2
 8001bc4:	011b      	lsls	r3, r3, #4
 8001bc6:	1a9b      	subs	r3, r3, r2
 8001bc8:	009b      	lsls	r3, r3, #2
 8001bca:	440b      	add	r3, r1
 8001bcc:	332a      	adds	r3, #42	@ 0x2a
 8001bce:	2202      	movs	r2, #2
 8001bd0:	701a      	strb	r2, [r3, #0]
      break;
 8001bd2:	e00d      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001bd4:	78fa      	ldrb	r2, [r7, #3]
 8001bd6:	6879      	ldr	r1, [r7, #4]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	011b      	lsls	r3, r3, #4
 8001bdc:	1a9b      	subs	r3, r3, r2
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	440b      	add	r3, r1
 8001be2:	332a      	adds	r3, #42	@ 0x2a
 8001be4:	2200      	movs	r2, #0
 8001be6:	701a      	strb	r2, [r3, #0]
      break;
 8001be8:	e002      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001bea:	bf00      	nop
 8001bec:	e000      	b.n	8001bf0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001bee:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001bf0:	78fa      	ldrb	r2, [r7, #3]
 8001bf2:	6879      	ldr	r1, [r7, #4]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	011b      	lsls	r3, r3, #4
 8001bf8:	1a9b      	subs	r3, r3, r2
 8001bfa:	009b      	lsls	r3, r3, #2
 8001bfc:	440b      	add	r3, r1
 8001bfe:	332c      	adds	r3, #44	@ 0x2c
 8001c00:	697a      	ldr	r2, [r7, #20]
 8001c02:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001c04:	78fa      	ldrb	r2, [r7, #3]
 8001c06:	8b39      	ldrh	r1, [r7, #24]
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	011b      	lsls	r3, r3, #4
 8001c0e:	1a9b      	subs	r3, r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4403      	add	r3, r0
 8001c14:	3334      	adds	r3, #52	@ 0x34
 8001c16:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001c18:	78fa      	ldrb	r2, [r7, #3]
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	011b      	lsls	r3, r3, #4
 8001c20:	1a9b      	subs	r3, r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	440b      	add	r3, r1
 8001c26:	334c      	adds	r3, #76	@ 0x4c
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001c2c:	78fa      	ldrb	r2, [r7, #3]
 8001c2e:	6879      	ldr	r1, [r7, #4]
 8001c30:	4613      	mov	r3, r2
 8001c32:	011b      	lsls	r3, r3, #4
 8001c34:	1a9b      	subs	r3, r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	440b      	add	r3, r1
 8001c3a:	3338      	adds	r3, #56	@ 0x38
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001c40:	78fa      	ldrb	r2, [r7, #3]
 8001c42:	6879      	ldr	r1, [r7, #4]
 8001c44:	4613      	mov	r3, r2
 8001c46:	011b      	lsls	r3, r3, #4
 8001c48:	1a9b      	subs	r3, r3, r2
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	440b      	add	r3, r1
 8001c4e:	3315      	adds	r3, #21
 8001c50:	78fa      	ldrb	r2, [r7, #3]
 8001c52:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001c54:	78fa      	ldrb	r2, [r7, #3]
 8001c56:	6879      	ldr	r1, [r7, #4]
 8001c58:	4613      	mov	r3, r2
 8001c5a:	011b      	lsls	r3, r3, #4
 8001c5c:	1a9b      	subs	r3, r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	440b      	add	r3, r1
 8001c62:	334d      	adds	r3, #77	@ 0x4d
 8001c64:	2200      	movs	r2, #0
 8001c66:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	6818      	ldr	r0, [r3, #0]
 8001c6c:	78fa      	ldrb	r2, [r7, #3]
 8001c6e:	4613      	mov	r3, r2
 8001c70:	011b      	lsls	r3, r3, #4
 8001c72:	1a9b      	subs	r3, r3, r2
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	3310      	adds	r3, #16
 8001c78:	687a      	ldr	r2, [r7, #4]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	1d19      	adds	r1, r3, #4
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	799b      	ldrb	r3, [r3, #6]
 8001c82:	461a      	mov	r2, r3
 8001c84:	f004 ffec 	bl	8006c60 <USB_HC_StartXfer>
 8001c88:	4603      	mov	r3, r0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop

08001c94 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b086      	sub	sp, #24
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f004 fce0 	bl	8006670 <USB_GetMode>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	f040 80fb 	bne.w	8001eae <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f004 fca3 	bl	8006608 <USB_ReadInterrupts>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f000 80f1 	beq.w	8001eac <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f004 fc9a 	bl	8006608 <USB_ReadInterrupts>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001cde:	d104      	bne.n	8001cea <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001ce8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f004 fc8a 	bl	8006608 <USB_ReadInterrupts>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001cfe:	d104      	bne.n	8001d0a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001d08:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f004 fc7a 	bl	8006608 <USB_ReadInterrupts>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001d1a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001d1e:	d104      	bne.n	8001d2a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001d28:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f004 fc6a 	bl	8006608 <USB_ReadInterrupts>
 8001d34:	4603      	mov	r3, r0
 8001d36:	f003 0302 	and.w	r3, r3, #2
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d103      	bne.n	8001d46 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2202      	movs	r2, #2
 8001d44:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	4618      	mov	r0, r3
 8001d4c:	f004 fc5c 	bl	8006608 <USB_ReadInterrupts>
 8001d50:	4603      	mov	r3, r0
 8001d52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001d56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001d5a:	d120      	bne.n	8001d9e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001d64:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d113      	bne.n	8001d9e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001d76:	2110      	movs	r1, #16
 8001d78:	6938      	ldr	r0, [r7, #16]
 8001d7a:	f004 fb4f 	bl	800641c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001d7e:	6938      	ldr	r0, [r7, #16]
 8001d80:	f004 fb7e 	bl	8006480 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	7a5b      	ldrb	r3, [r3, #9]
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d105      	bne.n	8001d98 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	2101      	movs	r1, #1
 8001d92:	4618      	mov	r0, r3
 8001d94:	f004 fd70 	bl	8006878 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f007 fd37 	bl	800980c <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f004 fc30 	bl	8006608 <USB_ReadInterrupts>
 8001da8:	4603      	mov	r3, r0
 8001daa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001dae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001db2:	d102      	bne.n	8001dba <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	f001 fd4d 	bl	8003854 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f004 fc22 	bl	8006608 <USB_ReadInterrupts>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	f003 0308 	and.w	r3, r3, #8
 8001dca:	2b08      	cmp	r3, #8
 8001dcc:	d106      	bne.n	8001ddc <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001dce:	6878      	ldr	r0, [r7, #4]
 8001dd0:	f007 fd00 	bl	80097d4 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	2208      	movs	r2, #8
 8001dda:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f004 fc11 	bl	8006608 <USB_ReadInterrupts>
 8001de6:	4603      	mov	r3, r0
 8001de8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001dec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001df0:	d139      	bne.n	8001e66 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f005 f9ac 	bl	8007154 <USB_HC_ReadInterrupt>
 8001dfc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001dfe:	2300      	movs	r3, #0
 8001e00:	617b      	str	r3, [r7, #20]
 8001e02:	e025      	b.n	8001e50 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	f003 030f 	and.w	r3, r3, #15
 8001e0a:	68ba      	ldr	r2, [r7, #8]
 8001e0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e10:	f003 0301 	and.w	r3, r3, #1
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d018      	beq.n	8001e4a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	015a      	lsls	r2, r3, #5
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	4413      	add	r3, r2
 8001e20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001e2e:	d106      	bne.n	8001e3e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	b2db      	uxtb	r3, r3
 8001e34:	4619      	mov	r1, r3
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f000 f905 	bl	8002046 <HCD_HC_IN_IRQHandler>
 8001e3c:	e005      	b.n	8001e4a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	4619      	mov	r1, r3
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 ff67 	bl	8002d18 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	795b      	ldrb	r3, [r3, #5]
 8001e54:	461a      	mov	r2, r3
 8001e56:	697b      	ldr	r3, [r7, #20]
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d3d3      	bcc.n	8001e04 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e64:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f004 fbcc 	bl	8006608 <USB_ReadInterrupts>
 8001e70:	4603      	mov	r3, r0
 8001e72:	f003 0310 	and.w	r3, r3, #16
 8001e76:	2b10      	cmp	r3, #16
 8001e78:	d101      	bne.n	8001e7e <HAL_HCD_IRQHandler+0x1ea>
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	e000      	b.n	8001e80 <HAL_HCD_IRQHandler+0x1ec>
 8001e7e:	2300      	movs	r3, #0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d014      	beq.n	8001eae <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	699a      	ldr	r2, [r3, #24]
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f022 0210 	bic.w	r2, r2, #16
 8001e92:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f001 fbfe 	bl	8003696 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	699a      	ldr	r2, [r3, #24]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f042 0210 	orr.w	r2, r2, #16
 8001ea8:	619a      	str	r2, [r3, #24]
 8001eaa:	e000      	b.n	8001eae <HAL_HCD_IRQHandler+0x21a>
      return;
 8001eac:	bf00      	nop
    }
  }
}
 8001eae:	3718      	adds	r7, #24
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d101      	bne.n	8001eca <HAL_HCD_Start+0x16>
 8001ec6:	2302      	movs	r3, #2
 8001ec8:	e013      	b.n	8001ef2 <HAL_HCD_Start+0x3e>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	2201      	movs	r2, #1
 8001ece:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f004 fd34 	bl	8006946 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	f004 fa2c 	bl	8006340 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3708      	adds	r7, #8
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d101      	bne.n	8001f10 <HAL_HCD_Stop+0x16>
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	e00d      	b.n	8001f2c <HAL_HCD_Stop+0x32>
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	2201      	movs	r2, #1
 8001f14:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f005 fa87 	bl	8007430 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8001f2a:	2300      	movs	r3, #0
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f004 fcd6 	bl	80068f2 <USB_ResetPort>
 8001f46:	4603      	mov	r3, r0
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3708      	adds	r7, #8
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b083      	sub	sp, #12
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	460b      	mov	r3, r1
 8001f5a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001f5c:	78fa      	ldrb	r2, [r7, #3]
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	4613      	mov	r3, r2
 8001f62:	011b      	lsls	r3, r3, #4
 8001f64:	1a9b      	subs	r3, r3, r2
 8001f66:	009b      	lsls	r3, r3, #2
 8001f68:	440b      	add	r3, r1
 8001f6a:	334c      	adds	r3, #76	@ 0x4c
 8001f6c:	781b      	ldrb	r3, [r3, #0]
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f78:	4770      	bx	lr

08001f7a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001f7a:	b480      	push	{r7}
 8001f7c:	b083      	sub	sp, #12
 8001f7e:	af00      	add	r7, sp, #0
 8001f80:	6078      	str	r0, [r7, #4]
 8001f82:	460b      	mov	r3, r1
 8001f84:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001f86:	78fa      	ldrb	r2, [r7, #3]
 8001f88:	6879      	ldr	r1, [r7, #4]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	011b      	lsls	r3, r3, #4
 8001f8e:	1a9b      	subs	r3, r3, r2
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	440b      	add	r3, r1
 8001f94:	3338      	adds	r3, #56	@ 0x38
 8001f96:	681b      	ldr	r3, [r3, #0]
}
 8001f98:	4618      	mov	r0, r3
 8001f9a:	370c      	adds	r7, #12
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f004 fd18 	bl	80069e6 <USB_GetCurrentFrame>
 8001fb6:	4603      	mov	r3, r0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3708      	adds	r7, #8
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}

08001fc0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f004 fcf3 	bl	80069b8 <USB_GetHostSpeed>
 8001fd2:	4603      	mov	r3, r0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b083      	sub	sp, #12
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001fe8:	78fa      	ldrb	r2, [r7, #3]
 8001fea:	6879      	ldr	r1, [r7, #4]
 8001fec:	4613      	mov	r3, r2
 8001fee:	011b      	lsls	r3, r3, #4
 8001ff0:	1a9b      	subs	r3, r3, r2
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	440b      	add	r3, r1
 8001ff6:	331a      	adds	r3, #26
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001ffc:	78fa      	ldrb	r2, [r7, #3]
 8001ffe:	6879      	ldr	r1, [r7, #4]
 8002000:	4613      	mov	r3, r2
 8002002:	011b      	lsls	r3, r3, #4
 8002004:	1a9b      	subs	r3, r3, r2
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	440b      	add	r3, r1
 800200a:	331b      	adds	r3, #27
 800200c:	2200      	movs	r2, #0
 800200e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002010:	78fa      	ldrb	r2, [r7, #3]
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	4613      	mov	r3, r2
 8002016:	011b      	lsls	r3, r3, #4
 8002018:	1a9b      	subs	r3, r3, r2
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	440b      	add	r3, r1
 800201e:	3325      	adds	r3, #37	@ 0x25
 8002020:	2200      	movs	r2, #0
 8002022:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002024:	78fa      	ldrb	r2, [r7, #3]
 8002026:	6879      	ldr	r1, [r7, #4]
 8002028:	4613      	mov	r3, r2
 800202a:	011b      	lsls	r3, r3, #4
 800202c:	1a9b      	subs	r3, r3, r2
 800202e:	009b      	lsls	r3, r3, #2
 8002030:	440b      	add	r3, r1
 8002032:	3324      	adds	r3, #36	@ 0x24
 8002034:	2200      	movs	r2, #0
 8002036:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	4618      	mov	r0, r3
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr

08002046 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002046:	b580      	push	{r7, lr}
 8002048:	b086      	sub	sp, #24
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
 800204e:	460b      	mov	r3, r1
 8002050:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	78fa      	ldrb	r2, [r7, #3]
 8002062:	4611      	mov	r1, r2
 8002064:	4618      	mov	r0, r3
 8002066:	f004 fae2 	bl	800662e <USB_ReadChInterrupts>
 800206a:	4603      	mov	r3, r0
 800206c:	f003 0304 	and.w	r3, r3, #4
 8002070:	2b04      	cmp	r3, #4
 8002072:	d11a      	bne.n	80020aa <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002074:	78fb      	ldrb	r3, [r7, #3]
 8002076:	015a      	lsls	r2, r3, #5
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	4413      	add	r3, r2
 800207c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002080:	461a      	mov	r2, r3
 8002082:	2304      	movs	r3, #4
 8002084:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002086:	78fa      	ldrb	r2, [r7, #3]
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	4613      	mov	r3, r2
 800208c:	011b      	lsls	r3, r3, #4
 800208e:	1a9b      	subs	r3, r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	440b      	add	r3, r1
 8002094:	334d      	adds	r3, #77	@ 0x4d
 8002096:	2207      	movs	r2, #7
 8002098:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	78fa      	ldrb	r2, [r7, #3]
 80020a0:	4611      	mov	r1, r2
 80020a2:	4618      	mov	r0, r3
 80020a4:	f005 f867 	bl	8007176 <USB_HC_Halt>
 80020a8:	e09e      	b.n	80021e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	78fa      	ldrb	r2, [r7, #3]
 80020b0:	4611      	mov	r1, r2
 80020b2:	4618      	mov	r0, r3
 80020b4:	f004 fabb 	bl	800662e <USB_ReadChInterrupts>
 80020b8:	4603      	mov	r3, r0
 80020ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020c2:	d11b      	bne.n	80020fc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80020c4:	78fb      	ldrb	r3, [r7, #3]
 80020c6:	015a      	lsls	r2, r3, #5
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	4413      	add	r3, r2
 80020cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020d0:	461a      	mov	r2, r3
 80020d2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80020d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	4613      	mov	r3, r2
 80020de:	011b      	lsls	r3, r3, #4
 80020e0:	1a9b      	subs	r3, r3, r2
 80020e2:	009b      	lsls	r3, r3, #2
 80020e4:	440b      	add	r3, r1
 80020e6:	334d      	adds	r3, #77	@ 0x4d
 80020e8:	2208      	movs	r2, #8
 80020ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	78fa      	ldrb	r2, [r7, #3]
 80020f2:	4611      	mov	r1, r2
 80020f4:	4618      	mov	r0, r3
 80020f6:	f005 f83e 	bl	8007176 <USB_HC_Halt>
 80020fa:	e075      	b.n	80021e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	78fa      	ldrb	r2, [r7, #3]
 8002102:	4611      	mov	r1, r2
 8002104:	4618      	mov	r0, r3
 8002106:	f004 fa92 	bl	800662e <USB_ReadChInterrupts>
 800210a:	4603      	mov	r3, r0
 800210c:	f003 0308 	and.w	r3, r3, #8
 8002110:	2b08      	cmp	r3, #8
 8002112:	d11a      	bne.n	800214a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	015a      	lsls	r2, r3, #5
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	4413      	add	r3, r2
 800211c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002120:	461a      	mov	r2, r3
 8002122:	2308      	movs	r3, #8
 8002124:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002126:	78fa      	ldrb	r2, [r7, #3]
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	4613      	mov	r3, r2
 800212c:	011b      	lsls	r3, r3, #4
 800212e:	1a9b      	subs	r3, r3, r2
 8002130:	009b      	lsls	r3, r3, #2
 8002132:	440b      	add	r3, r1
 8002134:	334d      	adds	r3, #77	@ 0x4d
 8002136:	2206      	movs	r2, #6
 8002138:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	78fa      	ldrb	r2, [r7, #3]
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f005 f817 	bl	8007176 <USB_HC_Halt>
 8002148:	e04e      	b.n	80021e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	78fa      	ldrb	r2, [r7, #3]
 8002150:	4611      	mov	r1, r2
 8002152:	4618      	mov	r0, r3
 8002154:	f004 fa6b 	bl	800662e <USB_ReadChInterrupts>
 8002158:	4603      	mov	r3, r0
 800215a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800215e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002162:	d11b      	bne.n	800219c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002164:	78fb      	ldrb	r3, [r7, #3]
 8002166:	015a      	lsls	r2, r3, #5
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	4413      	add	r3, r2
 800216c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002170:	461a      	mov	r2, r3
 8002172:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002176:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002178:	78fa      	ldrb	r2, [r7, #3]
 800217a:	6879      	ldr	r1, [r7, #4]
 800217c:	4613      	mov	r3, r2
 800217e:	011b      	lsls	r3, r3, #4
 8002180:	1a9b      	subs	r3, r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	440b      	add	r3, r1
 8002186:	334d      	adds	r3, #77	@ 0x4d
 8002188:	2209      	movs	r2, #9
 800218a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	78fa      	ldrb	r2, [r7, #3]
 8002192:	4611      	mov	r1, r2
 8002194:	4618      	mov	r0, r3
 8002196:	f004 ffee 	bl	8007176 <USB_HC_Halt>
 800219a:	e025      	b.n	80021e8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	78fa      	ldrb	r2, [r7, #3]
 80021a2:	4611      	mov	r1, r2
 80021a4:	4618      	mov	r0, r3
 80021a6:	f004 fa42 	bl	800662e <USB_ReadChInterrupts>
 80021aa:	4603      	mov	r3, r0
 80021ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b0:	2b80      	cmp	r3, #128	@ 0x80
 80021b2:	d119      	bne.n	80021e8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80021b4:	78fb      	ldrb	r3, [r7, #3]
 80021b6:	015a      	lsls	r2, r3, #5
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	4413      	add	r3, r2
 80021bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021c0:	461a      	mov	r2, r3
 80021c2:	2380      	movs	r3, #128	@ 0x80
 80021c4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80021c6:	78fa      	ldrb	r2, [r7, #3]
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	011b      	lsls	r3, r3, #4
 80021ce:	1a9b      	subs	r3, r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	334d      	adds	r3, #77	@ 0x4d
 80021d6:	2207      	movs	r2, #7
 80021d8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	78fa      	ldrb	r2, [r7, #3]
 80021e0:	4611      	mov	r1, r2
 80021e2:	4618      	mov	r0, r3
 80021e4:	f004 ffc7 	bl	8007176 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	78fa      	ldrb	r2, [r7, #3]
 80021ee:	4611      	mov	r1, r2
 80021f0:	4618      	mov	r0, r3
 80021f2:	f004 fa1c 	bl	800662e <USB_ReadChInterrupts>
 80021f6:	4603      	mov	r3, r0
 80021f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002200:	d112      	bne.n	8002228 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	78fa      	ldrb	r2, [r7, #3]
 8002208:	4611      	mov	r1, r2
 800220a:	4618      	mov	r0, r3
 800220c:	f004 ffb3 	bl	8007176 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002210:	78fb      	ldrb	r3, [r7, #3]
 8002212:	015a      	lsls	r2, r3, #5
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	4413      	add	r3, r2
 8002218:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800221c:	461a      	mov	r2, r3
 800221e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002222:	6093      	str	r3, [r2, #8]
 8002224:	f000 bd75 	b.w	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	78fa      	ldrb	r2, [r7, #3]
 800222e:	4611      	mov	r1, r2
 8002230:	4618      	mov	r0, r3
 8002232:	f004 f9fc 	bl	800662e <USB_ReadChInterrupts>
 8002236:	4603      	mov	r3, r0
 8002238:	f003 0301 	and.w	r3, r3, #1
 800223c:	2b01      	cmp	r3, #1
 800223e:	f040 8128 	bne.w	8002492 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002242:	78fb      	ldrb	r3, [r7, #3]
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4413      	add	r3, r2
 800224a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800224e:	461a      	mov	r2, r3
 8002250:	2320      	movs	r3, #32
 8002252:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002254:	78fa      	ldrb	r2, [r7, #3]
 8002256:	6879      	ldr	r1, [r7, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	011b      	lsls	r3, r3, #4
 800225c:	1a9b      	subs	r3, r3, r2
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	440b      	add	r3, r1
 8002262:	331b      	adds	r3, #27
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	2b01      	cmp	r3, #1
 8002268:	d119      	bne.n	800229e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800226a:	78fa      	ldrb	r2, [r7, #3]
 800226c:	6879      	ldr	r1, [r7, #4]
 800226e:	4613      	mov	r3, r2
 8002270:	011b      	lsls	r3, r3, #4
 8002272:	1a9b      	subs	r3, r3, r2
 8002274:	009b      	lsls	r3, r3, #2
 8002276:	440b      	add	r3, r1
 8002278:	331b      	adds	r3, #27
 800227a:	2200      	movs	r2, #0
 800227c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800227e:	78fb      	ldrb	r3, [r7, #3]
 8002280:	015a      	lsls	r2, r3, #5
 8002282:	693b      	ldr	r3, [r7, #16]
 8002284:	4413      	add	r3, r2
 8002286:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	78fa      	ldrb	r2, [r7, #3]
 800228e:	0151      	lsls	r1, r2, #5
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	440a      	add	r2, r1
 8002294:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002298:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800229c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	799b      	ldrb	r3, [r3, #6]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d01b      	beq.n	80022de <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80022a6:	78fa      	ldrb	r2, [r7, #3]
 80022a8:	6879      	ldr	r1, [r7, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	011b      	lsls	r3, r3, #4
 80022ae:	1a9b      	subs	r3, r3, r2
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	440b      	add	r3, r1
 80022b4:	3330      	adds	r3, #48	@ 0x30
 80022b6:	6819      	ldr	r1, [r3, #0]
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	015a      	lsls	r2, r3, #5
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	4413      	add	r3, r2
 80022c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022c4:	691b      	ldr	r3, [r3, #16]
 80022c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ca:	78fa      	ldrb	r2, [r7, #3]
 80022cc:	1ac9      	subs	r1, r1, r3
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	4613      	mov	r3, r2
 80022d2:	011b      	lsls	r3, r3, #4
 80022d4:	1a9b      	subs	r3, r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4403      	add	r3, r0
 80022da:	3338      	adds	r3, #56	@ 0x38
 80022dc:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 80022de:	78fa      	ldrb	r2, [r7, #3]
 80022e0:	6879      	ldr	r1, [r7, #4]
 80022e2:	4613      	mov	r3, r2
 80022e4:	011b      	lsls	r3, r3, #4
 80022e6:	1a9b      	subs	r3, r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	440b      	add	r3, r1
 80022ec:	334d      	adds	r3, #77	@ 0x4d
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80022f2:	78fa      	ldrb	r2, [r7, #3]
 80022f4:	6879      	ldr	r1, [r7, #4]
 80022f6:	4613      	mov	r3, r2
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	1a9b      	subs	r3, r3, r2
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	440b      	add	r3, r1
 8002300:	3344      	adds	r3, #68	@ 0x44
 8002302:	2200      	movs	r2, #0
 8002304:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	015a      	lsls	r2, r3, #5
 800230a:	693b      	ldr	r3, [r7, #16]
 800230c:	4413      	add	r3, r2
 800230e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002312:	461a      	mov	r2, r3
 8002314:	2301      	movs	r3, #1
 8002316:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002318:	78fa      	ldrb	r2, [r7, #3]
 800231a:	6879      	ldr	r1, [r7, #4]
 800231c:	4613      	mov	r3, r2
 800231e:	011b      	lsls	r3, r3, #4
 8002320:	1a9b      	subs	r3, r3, r2
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	3326      	adds	r3, #38	@ 0x26
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d00a      	beq.n	8002344 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800232e:	78fa      	ldrb	r2, [r7, #3]
 8002330:	6879      	ldr	r1, [r7, #4]
 8002332:	4613      	mov	r3, r2
 8002334:	011b      	lsls	r3, r3, #4
 8002336:	1a9b      	subs	r3, r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	440b      	add	r3, r1
 800233c:	3326      	adds	r3, #38	@ 0x26
 800233e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002340:	2b02      	cmp	r3, #2
 8002342:	d110      	bne.n	8002366 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	78fa      	ldrb	r2, [r7, #3]
 800234a:	4611      	mov	r1, r2
 800234c:	4618      	mov	r0, r3
 800234e:	f004 ff12 	bl	8007176 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002352:	78fb      	ldrb	r3, [r7, #3]
 8002354:	015a      	lsls	r2, r3, #5
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	4413      	add	r3, r2
 800235a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800235e:	461a      	mov	r2, r3
 8002360:	2310      	movs	r3, #16
 8002362:	6093      	str	r3, [r2, #8]
 8002364:	e03d      	b.n	80023e2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002366:	78fa      	ldrb	r2, [r7, #3]
 8002368:	6879      	ldr	r1, [r7, #4]
 800236a:	4613      	mov	r3, r2
 800236c:	011b      	lsls	r3, r3, #4
 800236e:	1a9b      	subs	r3, r3, r2
 8002370:	009b      	lsls	r3, r3, #2
 8002372:	440b      	add	r3, r1
 8002374:	3326      	adds	r3, #38	@ 0x26
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b03      	cmp	r3, #3
 800237a:	d00a      	beq.n	8002392 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800237c:	78fa      	ldrb	r2, [r7, #3]
 800237e:	6879      	ldr	r1, [r7, #4]
 8002380:	4613      	mov	r3, r2
 8002382:	011b      	lsls	r3, r3, #4
 8002384:	1a9b      	subs	r3, r3, r2
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	440b      	add	r3, r1
 800238a:	3326      	adds	r3, #38	@ 0x26
 800238c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800238e:	2b01      	cmp	r3, #1
 8002390:	d127      	bne.n	80023e2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002392:	78fb      	ldrb	r3, [r7, #3]
 8002394:	015a      	lsls	r2, r3, #5
 8002396:	693b      	ldr	r3, [r7, #16]
 8002398:	4413      	add	r3, r2
 800239a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	78fa      	ldrb	r2, [r7, #3]
 80023a2:	0151      	lsls	r1, r2, #5
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	440a      	add	r2, r1
 80023a8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80023ac:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80023b0:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80023b2:	78fa      	ldrb	r2, [r7, #3]
 80023b4:	6879      	ldr	r1, [r7, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	011b      	lsls	r3, r3, #4
 80023ba:	1a9b      	subs	r3, r3, r2
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	440b      	add	r3, r1
 80023c0:	334c      	adds	r3, #76	@ 0x4c
 80023c2:	2201      	movs	r2, #1
 80023c4:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80023c6:	78fa      	ldrb	r2, [r7, #3]
 80023c8:	6879      	ldr	r1, [r7, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	011b      	lsls	r3, r3, #4
 80023ce:	1a9b      	subs	r3, r3, r2
 80023d0:	009b      	lsls	r3, r3, #2
 80023d2:	440b      	add	r3, r1
 80023d4:	334c      	adds	r3, #76	@ 0x4c
 80023d6:	781a      	ldrb	r2, [r3, #0]
 80023d8:	78fb      	ldrb	r3, [r7, #3]
 80023da:	4619      	mov	r1, r3
 80023dc:	6878      	ldr	r0, [r7, #4]
 80023de:	f007 fa23 	bl	8009828 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	799b      	ldrb	r3, [r3, #6]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d13b      	bne.n	8002462 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80023ea:	78fa      	ldrb	r2, [r7, #3]
 80023ec:	6879      	ldr	r1, [r7, #4]
 80023ee:	4613      	mov	r3, r2
 80023f0:	011b      	lsls	r3, r3, #4
 80023f2:	1a9b      	subs	r3, r3, r2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	440b      	add	r3, r1
 80023f8:	3338      	adds	r3, #56	@ 0x38
 80023fa:	6819      	ldr	r1, [r3, #0]
 80023fc:	78fa      	ldrb	r2, [r7, #3]
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	4613      	mov	r3, r2
 8002402:	011b      	lsls	r3, r3, #4
 8002404:	1a9b      	subs	r3, r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	4403      	add	r3, r0
 800240a:	3328      	adds	r3, #40	@ 0x28
 800240c:	881b      	ldrh	r3, [r3, #0]
 800240e:	440b      	add	r3, r1
 8002410:	1e59      	subs	r1, r3, #1
 8002412:	78fa      	ldrb	r2, [r7, #3]
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	4613      	mov	r3, r2
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	1a9b      	subs	r3, r3, r2
 800241c:	009b      	lsls	r3, r3, #2
 800241e:	4403      	add	r3, r0
 8002420:	3328      	adds	r3, #40	@ 0x28
 8002422:	881b      	ldrh	r3, [r3, #0]
 8002424:	fbb1 f3f3 	udiv	r3, r1, r3
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b00      	cmp	r3, #0
 800242e:	f000 8470 	beq.w	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002432:	78fa      	ldrb	r2, [r7, #3]
 8002434:	6879      	ldr	r1, [r7, #4]
 8002436:	4613      	mov	r3, r2
 8002438:	011b      	lsls	r3, r3, #4
 800243a:	1a9b      	subs	r3, r3, r2
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	440b      	add	r3, r1
 8002440:	333c      	adds	r3, #60	@ 0x3c
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	78fa      	ldrb	r2, [r7, #3]
 8002446:	f083 0301 	eor.w	r3, r3, #1
 800244a:	b2d8      	uxtb	r0, r3
 800244c:	6879      	ldr	r1, [r7, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	011b      	lsls	r3, r3, #4
 8002452:	1a9b      	subs	r3, r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	440b      	add	r3, r1
 8002458:	333c      	adds	r3, #60	@ 0x3c
 800245a:	4602      	mov	r2, r0
 800245c:	701a      	strb	r2, [r3, #0]
 800245e:	f000 bc58 	b.w	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002462:	78fa      	ldrb	r2, [r7, #3]
 8002464:	6879      	ldr	r1, [r7, #4]
 8002466:	4613      	mov	r3, r2
 8002468:	011b      	lsls	r3, r3, #4
 800246a:	1a9b      	subs	r3, r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	333c      	adds	r3, #60	@ 0x3c
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	78fa      	ldrb	r2, [r7, #3]
 8002476:	f083 0301 	eor.w	r3, r3, #1
 800247a:	b2d8      	uxtb	r0, r3
 800247c:	6879      	ldr	r1, [r7, #4]
 800247e:	4613      	mov	r3, r2
 8002480:	011b      	lsls	r3, r3, #4
 8002482:	1a9b      	subs	r3, r3, r2
 8002484:	009b      	lsls	r3, r3, #2
 8002486:	440b      	add	r3, r1
 8002488:	333c      	adds	r3, #60	@ 0x3c
 800248a:	4602      	mov	r2, r0
 800248c:	701a      	strb	r2, [r3, #0]
 800248e:	f000 bc40 	b.w	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	78fa      	ldrb	r2, [r7, #3]
 8002498:	4611      	mov	r1, r2
 800249a:	4618      	mov	r0, r3
 800249c:	f004 f8c7 	bl	800662e <USB_ReadChInterrupts>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f003 0320 	and.w	r3, r3, #32
 80024a6:	2b20      	cmp	r3, #32
 80024a8:	d131      	bne.n	800250e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80024aa:	78fb      	ldrb	r3, [r7, #3]
 80024ac:	015a      	lsls	r2, r3, #5
 80024ae:	693b      	ldr	r3, [r7, #16]
 80024b0:	4413      	add	r3, r2
 80024b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80024b6:	461a      	mov	r2, r3
 80024b8:	2320      	movs	r3, #32
 80024ba:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80024bc:	78fa      	ldrb	r2, [r7, #3]
 80024be:	6879      	ldr	r1, [r7, #4]
 80024c0:	4613      	mov	r3, r2
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	1a9b      	subs	r3, r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	440b      	add	r3, r1
 80024ca:	331a      	adds	r3, #26
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	f040 841f 	bne.w	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 80024d4:	78fa      	ldrb	r2, [r7, #3]
 80024d6:	6879      	ldr	r1, [r7, #4]
 80024d8:	4613      	mov	r3, r2
 80024da:	011b      	lsls	r3, r3, #4
 80024dc:	1a9b      	subs	r3, r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	440b      	add	r3, r1
 80024e2:	331b      	adds	r3, #27
 80024e4:	2201      	movs	r2, #1
 80024e6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80024e8:	78fa      	ldrb	r2, [r7, #3]
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	011b      	lsls	r3, r3, #4
 80024f0:	1a9b      	subs	r3, r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	334d      	adds	r3, #77	@ 0x4d
 80024f8:	2203      	movs	r2, #3
 80024fa:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	78fa      	ldrb	r2, [r7, #3]
 8002502:	4611      	mov	r1, r2
 8002504:	4618      	mov	r0, r3
 8002506:	f004 fe36 	bl	8007176 <USB_HC_Halt>
 800250a:	f000 bc02 	b.w	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	78fa      	ldrb	r2, [r7, #3]
 8002514:	4611      	mov	r1, r2
 8002516:	4618      	mov	r0, r3
 8002518:	f004 f889 	bl	800662e <USB_ReadChInterrupts>
 800251c:	4603      	mov	r3, r0
 800251e:	f003 0302 	and.w	r3, r3, #2
 8002522:	2b02      	cmp	r3, #2
 8002524:	f040 8305 	bne.w	8002b32 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002528:	78fb      	ldrb	r3, [r7, #3]
 800252a:	015a      	lsls	r2, r3, #5
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	4413      	add	r3, r2
 8002530:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002534:	461a      	mov	r2, r3
 8002536:	2302      	movs	r3, #2
 8002538:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800253a:	78fa      	ldrb	r2, [r7, #3]
 800253c:	6879      	ldr	r1, [r7, #4]
 800253e:	4613      	mov	r3, r2
 8002540:	011b      	lsls	r3, r3, #4
 8002542:	1a9b      	subs	r3, r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	440b      	add	r3, r1
 8002548:	334d      	adds	r3, #77	@ 0x4d
 800254a:	781b      	ldrb	r3, [r3, #0]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d114      	bne.n	800257a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002550:	78fa      	ldrb	r2, [r7, #3]
 8002552:	6879      	ldr	r1, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	1a9b      	subs	r3, r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	440b      	add	r3, r1
 800255e:	334d      	adds	r3, #77	@ 0x4d
 8002560:	2202      	movs	r2, #2
 8002562:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002564:	78fa      	ldrb	r2, [r7, #3]
 8002566:	6879      	ldr	r1, [r7, #4]
 8002568:	4613      	mov	r3, r2
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	1a9b      	subs	r3, r3, r2
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	440b      	add	r3, r1
 8002572:	334c      	adds	r3, #76	@ 0x4c
 8002574:	2201      	movs	r2, #1
 8002576:	701a      	strb	r2, [r3, #0]
 8002578:	e2cc      	b.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800257a:	78fa      	ldrb	r2, [r7, #3]
 800257c:	6879      	ldr	r1, [r7, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	011b      	lsls	r3, r3, #4
 8002582:	1a9b      	subs	r3, r3, r2
 8002584:	009b      	lsls	r3, r3, #2
 8002586:	440b      	add	r3, r1
 8002588:	334d      	adds	r3, #77	@ 0x4d
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	2b06      	cmp	r3, #6
 800258e:	d114      	bne.n	80025ba <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002590:	78fa      	ldrb	r2, [r7, #3]
 8002592:	6879      	ldr	r1, [r7, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	011b      	lsls	r3, r3, #4
 8002598:	1a9b      	subs	r3, r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	334d      	adds	r3, #77	@ 0x4d
 80025a0:	2202      	movs	r2, #2
 80025a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80025a4:	78fa      	ldrb	r2, [r7, #3]
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4613      	mov	r3, r2
 80025aa:	011b      	lsls	r3, r3, #4
 80025ac:	1a9b      	subs	r3, r3, r2
 80025ae:	009b      	lsls	r3, r3, #2
 80025b0:	440b      	add	r3, r1
 80025b2:	334c      	adds	r3, #76	@ 0x4c
 80025b4:	2205      	movs	r2, #5
 80025b6:	701a      	strb	r2, [r3, #0]
 80025b8:	e2ac      	b.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80025ba:	78fa      	ldrb	r2, [r7, #3]
 80025bc:	6879      	ldr	r1, [r7, #4]
 80025be:	4613      	mov	r3, r2
 80025c0:	011b      	lsls	r3, r3, #4
 80025c2:	1a9b      	subs	r3, r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	440b      	add	r3, r1
 80025c8:	334d      	adds	r3, #77	@ 0x4d
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b07      	cmp	r3, #7
 80025ce:	d00b      	beq.n	80025e8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80025d0:	78fa      	ldrb	r2, [r7, #3]
 80025d2:	6879      	ldr	r1, [r7, #4]
 80025d4:	4613      	mov	r3, r2
 80025d6:	011b      	lsls	r3, r3, #4
 80025d8:	1a9b      	subs	r3, r3, r2
 80025da:	009b      	lsls	r3, r3, #2
 80025dc:	440b      	add	r3, r1
 80025de:	334d      	adds	r3, #77	@ 0x4d
 80025e0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80025e2:	2b09      	cmp	r3, #9
 80025e4:	f040 80a6 	bne.w	8002734 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80025e8:	78fa      	ldrb	r2, [r7, #3]
 80025ea:	6879      	ldr	r1, [r7, #4]
 80025ec:	4613      	mov	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1a9b      	subs	r3, r3, r2
 80025f2:	009b      	lsls	r3, r3, #2
 80025f4:	440b      	add	r3, r1
 80025f6:	334d      	adds	r3, #77	@ 0x4d
 80025f8:	2202      	movs	r2, #2
 80025fa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80025fc:	78fa      	ldrb	r2, [r7, #3]
 80025fe:	6879      	ldr	r1, [r7, #4]
 8002600:	4613      	mov	r3, r2
 8002602:	011b      	lsls	r3, r3, #4
 8002604:	1a9b      	subs	r3, r3, r2
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	3344      	adds	r3, #68	@ 0x44
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	1c59      	adds	r1, r3, #1
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	4613      	mov	r3, r2
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	1a9b      	subs	r3, r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4403      	add	r3, r0
 800261c:	3344      	adds	r3, #68	@ 0x44
 800261e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002620:	78fa      	ldrb	r2, [r7, #3]
 8002622:	6879      	ldr	r1, [r7, #4]
 8002624:	4613      	mov	r3, r2
 8002626:	011b      	lsls	r3, r3, #4
 8002628:	1a9b      	subs	r3, r3, r2
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	440b      	add	r3, r1
 800262e:	3344      	adds	r3, #68	@ 0x44
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2b02      	cmp	r3, #2
 8002634:	d943      	bls.n	80026be <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002636:	78fa      	ldrb	r2, [r7, #3]
 8002638:	6879      	ldr	r1, [r7, #4]
 800263a:	4613      	mov	r3, r2
 800263c:	011b      	lsls	r3, r3, #4
 800263e:	1a9b      	subs	r3, r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	440b      	add	r3, r1
 8002644:	3344      	adds	r3, #68	@ 0x44
 8002646:	2200      	movs	r2, #0
 8002648:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 800264a:	78fa      	ldrb	r2, [r7, #3]
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	4613      	mov	r3, r2
 8002650:	011b      	lsls	r3, r3, #4
 8002652:	1a9b      	subs	r3, r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	440b      	add	r3, r1
 8002658:	331a      	adds	r3, #26
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	2b01      	cmp	r3, #1
 800265e:	d123      	bne.n	80026a8 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002660:	78fa      	ldrb	r2, [r7, #3]
 8002662:	6879      	ldr	r1, [r7, #4]
 8002664:	4613      	mov	r3, r2
 8002666:	011b      	lsls	r3, r3, #4
 8002668:	1a9b      	subs	r3, r3, r2
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	440b      	add	r3, r1
 800266e:	331b      	adds	r3, #27
 8002670:	2200      	movs	r2, #0
 8002672:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002674:	78fa      	ldrb	r2, [r7, #3]
 8002676:	6879      	ldr	r1, [r7, #4]
 8002678:	4613      	mov	r3, r2
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	1a9b      	subs	r3, r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	440b      	add	r3, r1
 8002682:	331c      	adds	r3, #28
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002688:	78fb      	ldrb	r3, [r7, #3]
 800268a:	015a      	lsls	r2, r3, #5
 800268c:	693b      	ldr	r3, [r7, #16]
 800268e:	4413      	add	r3, r2
 8002690:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	78fa      	ldrb	r2, [r7, #3]
 8002698:	0151      	lsls	r1, r2, #5
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	440a      	add	r2, r1
 800269e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80026a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80026a6:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 80026a8:	78fa      	ldrb	r2, [r7, #3]
 80026aa:	6879      	ldr	r1, [r7, #4]
 80026ac:	4613      	mov	r3, r2
 80026ae:	011b      	lsls	r3, r3, #4
 80026b0:	1a9b      	subs	r3, r3, r2
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	440b      	add	r3, r1
 80026b6:	334c      	adds	r3, #76	@ 0x4c
 80026b8:	2204      	movs	r2, #4
 80026ba:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80026bc:	e229      	b.n	8002b12 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026be:	78fa      	ldrb	r2, [r7, #3]
 80026c0:	6879      	ldr	r1, [r7, #4]
 80026c2:	4613      	mov	r3, r2
 80026c4:	011b      	lsls	r3, r3, #4
 80026c6:	1a9b      	subs	r3, r3, r2
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	440b      	add	r3, r1
 80026cc:	334c      	adds	r3, #76	@ 0x4c
 80026ce:	2202      	movs	r2, #2
 80026d0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026d2:	78fa      	ldrb	r2, [r7, #3]
 80026d4:	6879      	ldr	r1, [r7, #4]
 80026d6:	4613      	mov	r3, r2
 80026d8:	011b      	lsls	r3, r3, #4
 80026da:	1a9b      	subs	r3, r3, r2
 80026dc:	009b      	lsls	r3, r3, #2
 80026de:	440b      	add	r3, r1
 80026e0:	3326      	adds	r3, #38	@ 0x26
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d00b      	beq.n	8002700 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026e8:	78fa      	ldrb	r2, [r7, #3]
 80026ea:	6879      	ldr	r1, [r7, #4]
 80026ec:	4613      	mov	r3, r2
 80026ee:	011b      	lsls	r3, r3, #4
 80026f0:	1a9b      	subs	r3, r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	440b      	add	r3, r1
 80026f6:	3326      	adds	r3, #38	@ 0x26
 80026f8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	f040 8209 	bne.w	8002b12 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002700:	78fb      	ldrb	r3, [r7, #3]
 8002702:	015a      	lsls	r2, r3, #5
 8002704:	693b      	ldr	r3, [r7, #16]
 8002706:	4413      	add	r3, r2
 8002708:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002716:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800271e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002720:	78fb      	ldrb	r3, [r7, #3]
 8002722:	015a      	lsls	r2, r3, #5
 8002724:	693b      	ldr	r3, [r7, #16]
 8002726:	4413      	add	r3, r2
 8002728:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800272c:	461a      	mov	r2, r3
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002732:	e1ee      	b.n	8002b12 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	334d      	adds	r3, #77	@ 0x4d
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b05      	cmp	r3, #5
 8002748:	f040 80c8 	bne.w	80028dc <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800274c:	78fa      	ldrb	r2, [r7, #3]
 800274e:	6879      	ldr	r1, [r7, #4]
 8002750:	4613      	mov	r3, r2
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	1a9b      	subs	r3, r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	440b      	add	r3, r1
 800275a:	334d      	adds	r3, #77	@ 0x4d
 800275c:	2202      	movs	r2, #2
 800275e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	6879      	ldr	r1, [r7, #4]
 8002764:	4613      	mov	r3, r2
 8002766:	011b      	lsls	r3, r3, #4
 8002768:	1a9b      	subs	r3, r3, r2
 800276a:	009b      	lsls	r3, r3, #2
 800276c:	440b      	add	r3, r1
 800276e:	331b      	adds	r3, #27
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b01      	cmp	r3, #1
 8002774:	f040 81ce 	bne.w	8002b14 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002778:	78fa      	ldrb	r2, [r7, #3]
 800277a:	6879      	ldr	r1, [r7, #4]
 800277c:	4613      	mov	r3, r2
 800277e:	011b      	lsls	r3, r3, #4
 8002780:	1a9b      	subs	r3, r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	440b      	add	r3, r1
 8002786:	3326      	adds	r3, #38	@ 0x26
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b03      	cmp	r3, #3
 800278c:	d16b      	bne.n	8002866 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800278e:	78fa      	ldrb	r2, [r7, #3]
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	4613      	mov	r3, r2
 8002794:	011b      	lsls	r3, r3, #4
 8002796:	1a9b      	subs	r3, r3, r2
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	440b      	add	r3, r1
 800279c:	3348      	adds	r3, #72	@ 0x48
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	1c59      	adds	r1, r3, #1
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	4613      	mov	r3, r2
 80027a6:	011b      	lsls	r3, r3, #4
 80027a8:	1a9b      	subs	r3, r3, r2
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	4403      	add	r3, r0
 80027ae:	3348      	adds	r3, #72	@ 0x48
 80027b0:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 80027b2:	78fa      	ldrb	r2, [r7, #3]
 80027b4:	6879      	ldr	r1, [r7, #4]
 80027b6:	4613      	mov	r3, r2
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	1a9b      	subs	r3, r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	440b      	add	r3, r1
 80027c0:	3348      	adds	r3, #72	@ 0x48
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2b02      	cmp	r3, #2
 80027c6:	d943      	bls.n	8002850 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 80027c8:	78fa      	ldrb	r2, [r7, #3]
 80027ca:	6879      	ldr	r1, [r7, #4]
 80027cc:	4613      	mov	r3, r2
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	1a9b      	subs	r3, r3, r2
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	440b      	add	r3, r1
 80027d6:	3348      	adds	r3, #72	@ 0x48
 80027d8:	2200      	movs	r2, #0
 80027da:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80027dc:	78fa      	ldrb	r2, [r7, #3]
 80027de:	6879      	ldr	r1, [r7, #4]
 80027e0:	4613      	mov	r3, r2
 80027e2:	011b      	lsls	r3, r3, #4
 80027e4:	1a9b      	subs	r3, r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	440b      	add	r3, r1
 80027ea:	331b      	adds	r3, #27
 80027ec:	2200      	movs	r2, #0
 80027ee:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	011b      	lsls	r3, r3, #4
 80027f8:	1a9b      	subs	r3, r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	3344      	adds	r3, #68	@ 0x44
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2b02      	cmp	r3, #2
 8002804:	d809      	bhi.n	800281a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002806:	78fa      	ldrb	r2, [r7, #3]
 8002808:	6879      	ldr	r1, [r7, #4]
 800280a:	4613      	mov	r3, r2
 800280c:	011b      	lsls	r3, r3, #4
 800280e:	1a9b      	subs	r3, r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	440b      	add	r3, r1
 8002814:	331c      	adds	r3, #28
 8002816:	2201      	movs	r2, #1
 8002818:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800281a:	78fb      	ldrb	r3, [r7, #3]
 800281c:	015a      	lsls	r2, r3, #5
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4413      	add	r3, r2
 8002822:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	78fa      	ldrb	r2, [r7, #3]
 800282a:	0151      	lsls	r1, r2, #5
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	440a      	add	r2, r1
 8002830:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002838:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800283a:	78fa      	ldrb	r2, [r7, #3]
 800283c:	6879      	ldr	r1, [r7, #4]
 800283e:	4613      	mov	r3, r2
 8002840:	011b      	lsls	r3, r3, #4
 8002842:	1a9b      	subs	r3, r3, r2
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	440b      	add	r3, r1
 8002848:	334c      	adds	r3, #76	@ 0x4c
 800284a:	2204      	movs	r2, #4
 800284c:	701a      	strb	r2, [r3, #0]
 800284e:	e014      	b.n	800287a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002850:	78fa      	ldrb	r2, [r7, #3]
 8002852:	6879      	ldr	r1, [r7, #4]
 8002854:	4613      	mov	r3, r2
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	1a9b      	subs	r3, r3, r2
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	334c      	adds	r3, #76	@ 0x4c
 8002860:	2202      	movs	r2, #2
 8002862:	701a      	strb	r2, [r3, #0]
 8002864:	e009      	b.n	800287a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002866:	78fa      	ldrb	r2, [r7, #3]
 8002868:	6879      	ldr	r1, [r7, #4]
 800286a:	4613      	mov	r3, r2
 800286c:	011b      	lsls	r3, r3, #4
 800286e:	1a9b      	subs	r3, r3, r2
 8002870:	009b      	lsls	r3, r3, #2
 8002872:	440b      	add	r3, r1
 8002874:	334c      	adds	r3, #76	@ 0x4c
 8002876:	2202      	movs	r2, #2
 8002878:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800287a:	78fa      	ldrb	r2, [r7, #3]
 800287c:	6879      	ldr	r1, [r7, #4]
 800287e:	4613      	mov	r3, r2
 8002880:	011b      	lsls	r3, r3, #4
 8002882:	1a9b      	subs	r3, r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	440b      	add	r3, r1
 8002888:	3326      	adds	r3, #38	@ 0x26
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d00b      	beq.n	80028a8 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002890:	78fa      	ldrb	r2, [r7, #3]
 8002892:	6879      	ldr	r1, [r7, #4]
 8002894:	4613      	mov	r3, r2
 8002896:	011b      	lsls	r3, r3, #4
 8002898:	1a9b      	subs	r3, r3, r2
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	440b      	add	r3, r1
 800289e:	3326      	adds	r3, #38	@ 0x26
 80028a0:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	f040 8136 	bne.w	8002b14 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80028a8:	78fb      	ldrb	r3, [r7, #3]
 80028aa:	015a      	lsls	r2, r3, #5
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4413      	add	r3, r2
 80028b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80028be:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80028c6:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80028c8:	78fb      	ldrb	r3, [r7, #3]
 80028ca:	015a      	lsls	r2, r3, #5
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	4413      	add	r3, r2
 80028d0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028d4:	461a      	mov	r2, r3
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	6013      	str	r3, [r2, #0]
 80028da:	e11b      	b.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80028dc:	78fa      	ldrb	r2, [r7, #3]
 80028de:	6879      	ldr	r1, [r7, #4]
 80028e0:	4613      	mov	r3, r2
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	1a9b      	subs	r3, r3, r2
 80028e6:	009b      	lsls	r3, r3, #2
 80028e8:	440b      	add	r3, r1
 80028ea:	334d      	adds	r3, #77	@ 0x4d
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b03      	cmp	r3, #3
 80028f0:	f040 8081 	bne.w	80029f6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80028f4:	78fa      	ldrb	r2, [r7, #3]
 80028f6:	6879      	ldr	r1, [r7, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	011b      	lsls	r3, r3, #4
 80028fc:	1a9b      	subs	r3, r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	334d      	adds	r3, #77	@ 0x4d
 8002904:	2202      	movs	r2, #2
 8002906:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	011b      	lsls	r3, r3, #4
 8002910:	1a9b      	subs	r3, r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	331b      	adds	r3, #27
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	2b01      	cmp	r3, #1
 800291c:	f040 80fa 	bne.w	8002b14 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	334c      	adds	r3, #76	@ 0x4c
 8002930:	2202      	movs	r2, #2
 8002932:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002934:	78fb      	ldrb	r3, [r7, #3]
 8002936:	015a      	lsls	r2, r3, #5
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4413      	add	r3, r2
 800293c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	78fa      	ldrb	r2, [r7, #3]
 8002944:	0151      	lsls	r1, r2, #5
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	440a      	add	r2, r1
 800294a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800294e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002952:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002954:	78fb      	ldrb	r3, [r7, #3]
 8002956:	015a      	lsls	r2, r3, #5
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4413      	add	r3, r2
 800295c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	78fa      	ldrb	r2, [r7, #3]
 8002964:	0151      	lsls	r1, r2, #5
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	440a      	add	r2, r1
 800296a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800296e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002972:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002974:	78fb      	ldrb	r3, [r7, #3]
 8002976:	015a      	lsls	r2, r3, #5
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	4413      	add	r3, r2
 800297c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002980:	68db      	ldr	r3, [r3, #12]
 8002982:	78fa      	ldrb	r2, [r7, #3]
 8002984:	0151      	lsls	r1, r2, #5
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	440a      	add	r2, r1
 800298a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800298e:	f023 0320 	bic.w	r3, r3, #32
 8002992:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	3326      	adds	r3, #38	@ 0x26
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d00b      	beq.n	80029c2 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80029aa:	78fa      	ldrb	r2, [r7, #3]
 80029ac:	6879      	ldr	r1, [r7, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	011b      	lsls	r3, r3, #4
 80029b2:	1a9b      	subs	r3, r3, r2
 80029b4:	009b      	lsls	r3, r3, #2
 80029b6:	440b      	add	r3, r1
 80029b8:	3326      	adds	r3, #38	@ 0x26
 80029ba:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029bc:	2b02      	cmp	r3, #2
 80029be:	f040 80a9 	bne.w	8002b14 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80029c2:	78fb      	ldrb	r3, [r7, #3]
 80029c4:	015a      	lsls	r2, r3, #5
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	4413      	add	r3, r2
 80029ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80029d8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80029e0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80029e2:	78fb      	ldrb	r3, [r7, #3]
 80029e4:	015a      	lsls	r2, r3, #5
 80029e6:	693b      	ldr	r3, [r7, #16]
 80029e8:	4413      	add	r3, r2
 80029ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029ee:	461a      	mov	r2, r3
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	e08e      	b.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80029f6:	78fa      	ldrb	r2, [r7, #3]
 80029f8:	6879      	ldr	r1, [r7, #4]
 80029fa:	4613      	mov	r3, r2
 80029fc:	011b      	lsls	r3, r3, #4
 80029fe:	1a9b      	subs	r3, r3, r2
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	440b      	add	r3, r1
 8002a04:	334d      	adds	r3, #77	@ 0x4d
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b04      	cmp	r3, #4
 8002a0a:	d143      	bne.n	8002a94 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002a0c:	78fa      	ldrb	r2, [r7, #3]
 8002a0e:	6879      	ldr	r1, [r7, #4]
 8002a10:	4613      	mov	r3, r2
 8002a12:	011b      	lsls	r3, r3, #4
 8002a14:	1a9b      	subs	r3, r3, r2
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	440b      	add	r3, r1
 8002a1a:	334d      	adds	r3, #77	@ 0x4d
 8002a1c:	2202      	movs	r2, #2
 8002a1e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	334c      	adds	r3, #76	@ 0x4c
 8002a30:	2202      	movs	r2, #2
 8002a32:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a34:	78fa      	ldrb	r2, [r7, #3]
 8002a36:	6879      	ldr	r1, [r7, #4]
 8002a38:	4613      	mov	r3, r2
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	1a9b      	subs	r3, r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	440b      	add	r3, r1
 8002a42:	3326      	adds	r3, #38	@ 0x26
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d00a      	beq.n	8002a60 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002a4a:	78fa      	ldrb	r2, [r7, #3]
 8002a4c:	6879      	ldr	r1, [r7, #4]
 8002a4e:	4613      	mov	r3, r2
 8002a50:	011b      	lsls	r3, r3, #4
 8002a52:	1a9b      	subs	r3, r3, r2
 8002a54:	009b      	lsls	r3, r3, #2
 8002a56:	440b      	add	r3, r1
 8002a58:	3326      	adds	r3, #38	@ 0x26
 8002a5a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002a5c:	2b02      	cmp	r3, #2
 8002a5e:	d159      	bne.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002a60:	78fb      	ldrb	r3, [r7, #3]
 8002a62:	015a      	lsls	r2, r3, #5
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	4413      	add	r3, r2
 8002a68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002a76:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002a7e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002a80:	78fb      	ldrb	r3, [r7, #3]
 8002a82:	015a      	lsls	r2, r3, #5
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	4413      	add	r3, r2
 8002a88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6013      	str	r3, [r2, #0]
 8002a92:	e03f      	b.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002a94:	78fa      	ldrb	r2, [r7, #3]
 8002a96:	6879      	ldr	r1, [r7, #4]
 8002a98:	4613      	mov	r3, r2
 8002a9a:	011b      	lsls	r3, r3, #4
 8002a9c:	1a9b      	subs	r3, r3, r2
 8002a9e:	009b      	lsls	r3, r3, #2
 8002aa0:	440b      	add	r3, r1
 8002aa2:	334d      	adds	r3, #77	@ 0x4d
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b08      	cmp	r3, #8
 8002aa8:	d126      	bne.n	8002af8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002aaa:	78fa      	ldrb	r2, [r7, #3]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	011b      	lsls	r3, r3, #4
 8002ab2:	1a9b      	subs	r3, r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	440b      	add	r3, r1
 8002ab8:	334d      	adds	r3, #77	@ 0x4d
 8002aba:	2202      	movs	r2, #2
 8002abc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002abe:	78fa      	ldrb	r2, [r7, #3]
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	011b      	lsls	r3, r3, #4
 8002ac6:	1a9b      	subs	r3, r3, r2
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	440b      	add	r3, r1
 8002acc:	3344      	adds	r3, #68	@ 0x44
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	1c59      	adds	r1, r3, #1
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	011b      	lsls	r3, r3, #4
 8002ad8:	1a9b      	subs	r3, r3, r2
 8002ada:	009b      	lsls	r3, r3, #2
 8002adc:	4403      	add	r3, r0
 8002ade:	3344      	adds	r3, #68	@ 0x44
 8002ae0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002ae2:	78fa      	ldrb	r2, [r7, #3]
 8002ae4:	6879      	ldr	r1, [r7, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	011b      	lsls	r3, r3, #4
 8002aea:	1a9b      	subs	r3, r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	440b      	add	r3, r1
 8002af0:	334c      	adds	r3, #76	@ 0x4c
 8002af2:	2204      	movs	r2, #4
 8002af4:	701a      	strb	r2, [r3, #0]
 8002af6:	e00d      	b.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002af8:	78fa      	ldrb	r2, [r7, #3]
 8002afa:	6879      	ldr	r1, [r7, #4]
 8002afc:	4613      	mov	r3, r2
 8002afe:	011b      	lsls	r3, r3, #4
 8002b00:	1a9b      	subs	r3, r3, r2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	440b      	add	r3, r1
 8002b06:	334d      	adds	r3, #77	@ 0x4d
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	f000 8100 	beq.w	8002d10 <HCD_HC_IN_IRQHandler+0xcca>
 8002b10:	e000      	b.n	8002b14 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002b12:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002b14:	78fa      	ldrb	r2, [r7, #3]
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	011b      	lsls	r3, r3, #4
 8002b1c:	1a9b      	subs	r3, r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	440b      	add	r3, r1
 8002b22:	334c      	adds	r3, #76	@ 0x4c
 8002b24:	781a      	ldrb	r2, [r3, #0]
 8002b26:	78fb      	ldrb	r3, [r7, #3]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	6878      	ldr	r0, [r7, #4]
 8002b2c:	f006 fe7c 	bl	8009828 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002b30:	e0ef      	b.n	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	78fa      	ldrb	r2, [r7, #3]
 8002b38:	4611      	mov	r1, r2
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f003 fd77 	bl	800662e <USB_ReadChInterrupts>
 8002b40:	4603      	mov	r3, r0
 8002b42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b46:	2b40      	cmp	r3, #64	@ 0x40
 8002b48:	d12f      	bne.n	8002baa <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	015a      	lsls	r2, r3, #5
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	4413      	add	r3, r2
 8002b52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002b56:	461a      	mov	r2, r3
 8002b58:	2340      	movs	r3, #64	@ 0x40
 8002b5a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002b5c:	78fa      	ldrb	r2, [r7, #3]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	1a9b      	subs	r3, r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	334d      	adds	r3, #77	@ 0x4d
 8002b6c:	2205      	movs	r2, #5
 8002b6e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	331a      	adds	r3, #26
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d109      	bne.n	8002b9a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002b86:	78fa      	ldrb	r2, [r7, #3]
 8002b88:	6879      	ldr	r1, [r7, #4]
 8002b8a:	4613      	mov	r3, r2
 8002b8c:	011b      	lsls	r3, r3, #4
 8002b8e:	1a9b      	subs	r3, r3, r2
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	440b      	add	r3, r1
 8002b94:	3344      	adds	r3, #68	@ 0x44
 8002b96:	2200      	movs	r2, #0
 8002b98:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	78fa      	ldrb	r2, [r7, #3]
 8002ba0:	4611      	mov	r1, r2
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f004 fae7 	bl	8007176 <USB_HC_Halt>
 8002ba8:	e0b3      	b.n	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	4611      	mov	r1, r2
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f003 fd3b 	bl	800662e <USB_ReadChInterrupts>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	f003 0310 	and.w	r3, r3, #16
 8002bbe:	2b10      	cmp	r3, #16
 8002bc0:	f040 80a7 	bne.w	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002bc4:	78fa      	ldrb	r2, [r7, #3]
 8002bc6:	6879      	ldr	r1, [r7, #4]
 8002bc8:	4613      	mov	r3, r2
 8002bca:	011b      	lsls	r3, r3, #4
 8002bcc:	1a9b      	subs	r3, r3, r2
 8002bce:	009b      	lsls	r3, r3, #2
 8002bd0:	440b      	add	r3, r1
 8002bd2:	3326      	adds	r3, #38	@ 0x26
 8002bd4:	781b      	ldrb	r3, [r3, #0]
 8002bd6:	2b03      	cmp	r3, #3
 8002bd8:	d11b      	bne.n	8002c12 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002bda:	78fa      	ldrb	r2, [r7, #3]
 8002bdc:	6879      	ldr	r1, [r7, #4]
 8002bde:	4613      	mov	r3, r2
 8002be0:	011b      	lsls	r3, r3, #4
 8002be2:	1a9b      	subs	r3, r3, r2
 8002be4:	009b      	lsls	r3, r3, #2
 8002be6:	440b      	add	r3, r1
 8002be8:	3344      	adds	r3, #68	@ 0x44
 8002bea:	2200      	movs	r2, #0
 8002bec:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002bee:	78fa      	ldrb	r2, [r7, #3]
 8002bf0:	6879      	ldr	r1, [r7, #4]
 8002bf2:	4613      	mov	r3, r2
 8002bf4:	011b      	lsls	r3, r3, #4
 8002bf6:	1a9b      	subs	r3, r3, r2
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	440b      	add	r3, r1
 8002bfc:	334d      	adds	r3, #77	@ 0x4d
 8002bfe:	2204      	movs	r2, #4
 8002c00:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	78fa      	ldrb	r2, [r7, #3]
 8002c08:	4611      	mov	r1, r2
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f004 fab3 	bl	8007176 <USB_HC_Halt>
 8002c10:	e03f      	b.n	8002c92 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c12:	78fa      	ldrb	r2, [r7, #3]
 8002c14:	6879      	ldr	r1, [r7, #4]
 8002c16:	4613      	mov	r3, r2
 8002c18:	011b      	lsls	r3, r3, #4
 8002c1a:	1a9b      	subs	r3, r3, r2
 8002c1c:	009b      	lsls	r3, r3, #2
 8002c1e:	440b      	add	r3, r1
 8002c20:	3326      	adds	r3, #38	@ 0x26
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d00a      	beq.n	8002c3e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002c28:	78fa      	ldrb	r2, [r7, #3]
 8002c2a:	6879      	ldr	r1, [r7, #4]
 8002c2c:	4613      	mov	r3, r2
 8002c2e:	011b      	lsls	r3, r3, #4
 8002c30:	1a9b      	subs	r3, r3, r2
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	3326      	adds	r3, #38	@ 0x26
 8002c38:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d129      	bne.n	8002c92 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002c3e:	78fa      	ldrb	r2, [r7, #3]
 8002c40:	6879      	ldr	r1, [r7, #4]
 8002c42:	4613      	mov	r3, r2
 8002c44:	011b      	lsls	r3, r3, #4
 8002c46:	1a9b      	subs	r3, r3, r2
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	440b      	add	r3, r1
 8002c4c:	3344      	adds	r3, #68	@ 0x44
 8002c4e:	2200      	movs	r2, #0
 8002c50:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	799b      	ldrb	r3, [r3, #6]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00a      	beq.n	8002c70 <HCD_HC_IN_IRQHandler+0xc2a>
 8002c5a:	78fa      	ldrb	r2, [r7, #3]
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	4613      	mov	r3, r2
 8002c60:	011b      	lsls	r3, r3, #4
 8002c62:	1a9b      	subs	r3, r3, r2
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	440b      	add	r3, r1
 8002c68:	331b      	adds	r3, #27
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d110      	bne.n	8002c92 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002c70:	78fa      	ldrb	r2, [r7, #3]
 8002c72:	6879      	ldr	r1, [r7, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	1a9b      	subs	r3, r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	334d      	adds	r3, #77	@ 0x4d
 8002c80:	2204      	movs	r2, #4
 8002c82:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	78fa      	ldrb	r2, [r7, #3]
 8002c8a:	4611      	mov	r1, r2
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f004 fa72 	bl	8007176 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002c92:	78fa      	ldrb	r2, [r7, #3]
 8002c94:	6879      	ldr	r1, [r7, #4]
 8002c96:	4613      	mov	r3, r2
 8002c98:	011b      	lsls	r3, r3, #4
 8002c9a:	1a9b      	subs	r3, r3, r2
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	440b      	add	r3, r1
 8002ca0:	331b      	adds	r3, #27
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d129      	bne.n	8002cfc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002ca8:	78fa      	ldrb	r2, [r7, #3]
 8002caa:	6879      	ldr	r1, [r7, #4]
 8002cac:	4613      	mov	r3, r2
 8002cae:	011b      	lsls	r3, r3, #4
 8002cb0:	1a9b      	subs	r3, r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	440b      	add	r3, r1
 8002cb6:	331b      	adds	r3, #27
 8002cb8:	2200      	movs	r2, #0
 8002cba:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002cbc:	78fb      	ldrb	r3, [r7, #3]
 8002cbe:	015a      	lsls	r2, r3, #5
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	4413      	add	r3, r2
 8002cc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	78fa      	ldrb	r2, [r7, #3]
 8002ccc:	0151      	lsls	r1, r2, #5
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	440a      	add	r2, r1
 8002cd2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002cd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cda:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002cdc:	78fb      	ldrb	r3, [r7, #3]
 8002cde:	015a      	lsls	r2, r3, #5
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ce8:	68db      	ldr	r3, [r3, #12]
 8002cea:	78fa      	ldrb	r2, [r7, #3]
 8002cec:	0151      	lsls	r1, r2, #5
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	440a      	add	r2, r1
 8002cf2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002cf6:	f043 0320 	orr.w	r3, r3, #32
 8002cfa:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002cfc:	78fb      	ldrb	r3, [r7, #3]
 8002cfe:	015a      	lsls	r2, r3, #5
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	4413      	add	r3, r2
 8002d04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d08:	461a      	mov	r2, r3
 8002d0a:	2310      	movs	r3, #16
 8002d0c:	6093      	str	r3, [r2, #8]
 8002d0e:	e000      	b.n	8002d12 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002d10:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b086      	sub	sp, #24
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	460b      	mov	r3, r1
 8002d22:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	78fa      	ldrb	r2, [r7, #3]
 8002d34:	4611      	mov	r1, r2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f003 fc79 	bl	800662e <USB_ReadChInterrupts>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	f003 0304 	and.w	r3, r3, #4
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d11b      	bne.n	8002d7e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002d46:	78fb      	ldrb	r3, [r7, #3]
 8002d48:	015a      	lsls	r2, r3, #5
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	4413      	add	r3, r2
 8002d4e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d52:	461a      	mov	r2, r3
 8002d54:	2304      	movs	r3, #4
 8002d56:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002d58:	78fa      	ldrb	r2, [r7, #3]
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	011b      	lsls	r3, r3, #4
 8002d60:	1a9b      	subs	r3, r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	440b      	add	r3, r1
 8002d66:	334d      	adds	r3, #77	@ 0x4d
 8002d68:	2207      	movs	r2, #7
 8002d6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	78fa      	ldrb	r2, [r7, #3]
 8002d72:	4611      	mov	r1, r2
 8002d74:	4618      	mov	r0, r3
 8002d76:	f004 f9fe 	bl	8007176 <USB_HC_Halt>
 8002d7a:	f000 bc89 	b.w	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	78fa      	ldrb	r2, [r7, #3]
 8002d84:	4611      	mov	r1, r2
 8002d86:	4618      	mov	r0, r3
 8002d88:	f003 fc51 	bl	800662e <USB_ReadChInterrupts>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	f003 0320 	and.w	r3, r3, #32
 8002d92:	2b20      	cmp	r3, #32
 8002d94:	f040 8082 	bne.w	8002e9c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002d98:	78fb      	ldrb	r3, [r7, #3]
 8002d9a:	015a      	lsls	r2, r3, #5
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	4413      	add	r3, r2
 8002da0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002da4:	461a      	mov	r2, r3
 8002da6:	2320      	movs	r3, #32
 8002da8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	1a9b      	subs	r3, r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	3319      	adds	r3, #25
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d124      	bne.n	8002e0a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002dc0:	78fa      	ldrb	r2, [r7, #3]
 8002dc2:	6879      	ldr	r1, [r7, #4]
 8002dc4:	4613      	mov	r3, r2
 8002dc6:	011b      	lsls	r3, r3, #4
 8002dc8:	1a9b      	subs	r3, r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	3319      	adds	r3, #25
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002dd4:	78fa      	ldrb	r2, [r7, #3]
 8002dd6:	6879      	ldr	r1, [r7, #4]
 8002dd8:	4613      	mov	r3, r2
 8002dda:	011b      	lsls	r3, r3, #4
 8002ddc:	1a9b      	subs	r3, r3, r2
 8002dde:	009b      	lsls	r3, r3, #2
 8002de0:	440b      	add	r3, r1
 8002de2:	334c      	adds	r3, #76	@ 0x4c
 8002de4:	2202      	movs	r2, #2
 8002de6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002de8:	78fa      	ldrb	r2, [r7, #3]
 8002dea:	6879      	ldr	r1, [r7, #4]
 8002dec:	4613      	mov	r3, r2
 8002dee:	011b      	lsls	r3, r3, #4
 8002df0:	1a9b      	subs	r3, r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	440b      	add	r3, r1
 8002df6:	334d      	adds	r3, #77	@ 0x4d
 8002df8:	2203      	movs	r2, #3
 8002dfa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	78fa      	ldrb	r2, [r7, #3]
 8002e02:	4611      	mov	r1, r2
 8002e04:	4618      	mov	r0, r3
 8002e06:	f004 f9b6 	bl	8007176 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002e0a:	78fa      	ldrb	r2, [r7, #3]
 8002e0c:	6879      	ldr	r1, [r7, #4]
 8002e0e:	4613      	mov	r3, r2
 8002e10:	011b      	lsls	r3, r3, #4
 8002e12:	1a9b      	subs	r3, r3, r2
 8002e14:	009b      	lsls	r3, r3, #2
 8002e16:	440b      	add	r3, r1
 8002e18:	331a      	adds	r3, #26
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	f040 8437 	bne.w	8003690 <HCD_HC_OUT_IRQHandler+0x978>
 8002e22:	78fa      	ldrb	r2, [r7, #3]
 8002e24:	6879      	ldr	r1, [r7, #4]
 8002e26:	4613      	mov	r3, r2
 8002e28:	011b      	lsls	r3, r3, #4
 8002e2a:	1a9b      	subs	r3, r3, r2
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	440b      	add	r3, r1
 8002e30:	331b      	adds	r3, #27
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	f040 842b 	bne.w	8003690 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	6879      	ldr	r1, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	1a9b      	subs	r3, r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	3326      	adds	r3, #38	@ 0x26
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d009      	beq.n	8002e64 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002e50:	78fa      	ldrb	r2, [r7, #3]
 8002e52:	6879      	ldr	r1, [r7, #4]
 8002e54:	4613      	mov	r3, r2
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	1a9b      	subs	r3, r3, r2
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	440b      	add	r3, r1
 8002e5e:	331b      	adds	r3, #27
 8002e60:	2201      	movs	r2, #1
 8002e62:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002e64:	78fa      	ldrb	r2, [r7, #3]
 8002e66:	6879      	ldr	r1, [r7, #4]
 8002e68:	4613      	mov	r3, r2
 8002e6a:	011b      	lsls	r3, r3, #4
 8002e6c:	1a9b      	subs	r3, r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	334d      	adds	r3, #77	@ 0x4d
 8002e74:	2203      	movs	r2, #3
 8002e76:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	78fa      	ldrb	r2, [r7, #3]
 8002e7e:	4611      	mov	r1, r2
 8002e80:	4618      	mov	r0, r3
 8002e82:	f004 f978 	bl	8007176 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002e86:	78fa      	ldrb	r2, [r7, #3]
 8002e88:	6879      	ldr	r1, [r7, #4]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	011b      	lsls	r3, r3, #4
 8002e8e:	1a9b      	subs	r3, r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	440b      	add	r3, r1
 8002e94:	3344      	adds	r3, #68	@ 0x44
 8002e96:	2200      	movs	r2, #0
 8002e98:	601a      	str	r2, [r3, #0]
 8002e9a:	e3f9      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	78fa      	ldrb	r2, [r7, #3]
 8002ea2:	4611      	mov	r1, r2
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f003 fbc2 	bl	800662e <USB_ReadChInterrupts>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002eb4:	d111      	bne.n	8002eda <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002eb6:	78fb      	ldrb	r3, [r7, #3]
 8002eb8:	015a      	lsls	r2, r3, #5
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002ec2:	461a      	mov	r2, r3
 8002ec4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ec8:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	78fa      	ldrb	r2, [r7, #3]
 8002ed0:	4611      	mov	r1, r2
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f004 f94f 	bl	8007176 <USB_HC_Halt>
 8002ed8:	e3da      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	78fa      	ldrb	r2, [r7, #3]
 8002ee0:	4611      	mov	r1, r2
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f003 fba3 	bl	800662e <USB_ReadChInterrupts>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	f003 0301 	and.w	r3, r3, #1
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d168      	bne.n	8002fc4 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	1a9b      	subs	r3, r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	3344      	adds	r3, #68	@ 0x44
 8002f02:	2200      	movs	r2, #0
 8002f04:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	78fa      	ldrb	r2, [r7, #3]
 8002f0c:	4611      	mov	r1, r2
 8002f0e:	4618      	mov	r0, r3
 8002f10:	f003 fb8d 	bl	800662e <USB_ReadChInterrupts>
 8002f14:	4603      	mov	r3, r0
 8002f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f1a:	2b40      	cmp	r3, #64	@ 0x40
 8002f1c:	d112      	bne.n	8002f44 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002f1e:	78fa      	ldrb	r2, [r7, #3]
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	4613      	mov	r3, r2
 8002f24:	011b      	lsls	r3, r3, #4
 8002f26:	1a9b      	subs	r3, r3, r2
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	440b      	add	r3, r1
 8002f2c:	3319      	adds	r3, #25
 8002f2e:	2201      	movs	r2, #1
 8002f30:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002f32:	78fb      	ldrb	r3, [r7, #3]
 8002f34:	015a      	lsls	r2, r3, #5
 8002f36:	693b      	ldr	r3, [r7, #16]
 8002f38:	4413      	add	r3, r2
 8002f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f3e:	461a      	mov	r2, r3
 8002f40:	2340      	movs	r3, #64	@ 0x40
 8002f42:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002f44:	78fa      	ldrb	r2, [r7, #3]
 8002f46:	6879      	ldr	r1, [r7, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	011b      	lsls	r3, r3, #4
 8002f4c:	1a9b      	subs	r3, r3, r2
 8002f4e:	009b      	lsls	r3, r3, #2
 8002f50:	440b      	add	r3, r1
 8002f52:	331b      	adds	r3, #27
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d019      	beq.n	8002f8e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002f5a:	78fa      	ldrb	r2, [r7, #3]
 8002f5c:	6879      	ldr	r1, [r7, #4]
 8002f5e:	4613      	mov	r3, r2
 8002f60:	011b      	lsls	r3, r3, #4
 8002f62:	1a9b      	subs	r3, r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	440b      	add	r3, r1
 8002f68:	331b      	adds	r3, #27
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f6e:	78fb      	ldrb	r3, [r7, #3]
 8002f70:	015a      	lsls	r2, r3, #5
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	4413      	add	r3, r2
 8002f76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	78fa      	ldrb	r2, [r7, #3]
 8002f7e:	0151      	lsls	r1, r2, #5
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	440a      	add	r2, r1
 8002f84:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8002f88:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f8c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002f8e:	78fb      	ldrb	r3, [r7, #3]
 8002f90:	015a      	lsls	r2, r3, #5
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	4413      	add	r3, r2
 8002f96:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002fa0:	78fa      	ldrb	r2, [r7, #3]
 8002fa2:	6879      	ldr	r1, [r7, #4]
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	1a9b      	subs	r3, r3, r2
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	334d      	adds	r3, #77	@ 0x4d
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	78fa      	ldrb	r2, [r7, #3]
 8002fba:	4611      	mov	r1, r2
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	f004 f8da 	bl	8007176 <USB_HC_Halt>
 8002fc2:	e365      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	78fa      	ldrb	r2, [r7, #3]
 8002fca:	4611      	mov	r1, r2
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f003 fb2e 	bl	800662e <USB_ReadChInterrupts>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd8:	2b40      	cmp	r3, #64	@ 0x40
 8002fda:	d139      	bne.n	8003050 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002fdc:	78fa      	ldrb	r2, [r7, #3]
 8002fde:	6879      	ldr	r1, [r7, #4]
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	011b      	lsls	r3, r3, #4
 8002fe4:	1a9b      	subs	r3, r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	440b      	add	r3, r1
 8002fea:	334d      	adds	r3, #77	@ 0x4d
 8002fec:	2205      	movs	r2, #5
 8002fee:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002ff0:	78fa      	ldrb	r2, [r7, #3]
 8002ff2:	6879      	ldr	r1, [r7, #4]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	011b      	lsls	r3, r3, #4
 8002ff8:	1a9b      	subs	r3, r3, r2
 8002ffa:	009b      	lsls	r3, r3, #2
 8002ffc:	440b      	add	r3, r1
 8002ffe:	331a      	adds	r3, #26
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d109      	bne.n	800301a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003006:	78fa      	ldrb	r2, [r7, #3]
 8003008:	6879      	ldr	r1, [r7, #4]
 800300a:	4613      	mov	r3, r2
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	1a9b      	subs	r3, r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	440b      	add	r3, r1
 8003014:	3319      	adds	r3, #25
 8003016:	2201      	movs	r2, #1
 8003018:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800301a:	78fa      	ldrb	r2, [r7, #3]
 800301c:	6879      	ldr	r1, [r7, #4]
 800301e:	4613      	mov	r3, r2
 8003020:	011b      	lsls	r3, r3, #4
 8003022:	1a9b      	subs	r3, r3, r2
 8003024:	009b      	lsls	r3, r3, #2
 8003026:	440b      	add	r3, r1
 8003028:	3344      	adds	r3, #68	@ 0x44
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	78fa      	ldrb	r2, [r7, #3]
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f004 f89d 	bl	8007176 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800303c:	78fb      	ldrb	r3, [r7, #3]
 800303e:	015a      	lsls	r2, r3, #5
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	4413      	add	r3, r2
 8003044:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003048:	461a      	mov	r2, r3
 800304a:	2340      	movs	r3, #64	@ 0x40
 800304c:	6093      	str	r3, [r2, #8]
 800304e:	e31f      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	78fa      	ldrb	r2, [r7, #3]
 8003056:	4611      	mov	r1, r2
 8003058:	4618      	mov	r0, r3
 800305a:	f003 fae8 	bl	800662e <USB_ReadChInterrupts>
 800305e:	4603      	mov	r3, r0
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b08      	cmp	r3, #8
 8003066:	d11a      	bne.n	800309e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8003068:	78fb      	ldrb	r3, [r7, #3]
 800306a:	015a      	lsls	r2, r3, #5
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	4413      	add	r3, r2
 8003070:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003074:	461a      	mov	r2, r3
 8003076:	2308      	movs	r3, #8
 8003078:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800307a:	78fa      	ldrb	r2, [r7, #3]
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	4613      	mov	r3, r2
 8003080:	011b      	lsls	r3, r3, #4
 8003082:	1a9b      	subs	r3, r3, r2
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	440b      	add	r3, r1
 8003088:	334d      	adds	r3, #77	@ 0x4d
 800308a:	2206      	movs	r2, #6
 800308c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	78fa      	ldrb	r2, [r7, #3]
 8003094:	4611      	mov	r1, r2
 8003096:	4618      	mov	r0, r3
 8003098:	f004 f86d 	bl	8007176 <USB_HC_Halt>
 800309c:	e2f8      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	78fa      	ldrb	r2, [r7, #3]
 80030a4:	4611      	mov	r1, r2
 80030a6:	4618      	mov	r0, r3
 80030a8:	f003 fac1 	bl	800662e <USB_ReadChInterrupts>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f003 0310 	and.w	r3, r3, #16
 80030b2:	2b10      	cmp	r3, #16
 80030b4:	d144      	bne.n	8003140 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80030b6:	78fa      	ldrb	r2, [r7, #3]
 80030b8:	6879      	ldr	r1, [r7, #4]
 80030ba:	4613      	mov	r3, r2
 80030bc:	011b      	lsls	r3, r3, #4
 80030be:	1a9b      	subs	r3, r3, r2
 80030c0:	009b      	lsls	r3, r3, #2
 80030c2:	440b      	add	r3, r1
 80030c4:	3344      	adds	r3, #68	@ 0x44
 80030c6:	2200      	movs	r2, #0
 80030c8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80030ca:	78fa      	ldrb	r2, [r7, #3]
 80030cc:	6879      	ldr	r1, [r7, #4]
 80030ce:	4613      	mov	r3, r2
 80030d0:	011b      	lsls	r3, r3, #4
 80030d2:	1a9b      	subs	r3, r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	440b      	add	r3, r1
 80030d8:	334d      	adds	r3, #77	@ 0x4d
 80030da:	2204      	movs	r2, #4
 80030dc:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80030de:	78fa      	ldrb	r2, [r7, #3]
 80030e0:	6879      	ldr	r1, [r7, #4]
 80030e2:	4613      	mov	r3, r2
 80030e4:	011b      	lsls	r3, r3, #4
 80030e6:	1a9b      	subs	r3, r3, r2
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	440b      	add	r3, r1
 80030ec:	3319      	adds	r3, #25
 80030ee:	781b      	ldrb	r3, [r3, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d114      	bne.n	800311e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80030f4:	78fa      	ldrb	r2, [r7, #3]
 80030f6:	6879      	ldr	r1, [r7, #4]
 80030f8:	4613      	mov	r3, r2
 80030fa:	011b      	lsls	r3, r3, #4
 80030fc:	1a9b      	subs	r3, r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	440b      	add	r3, r1
 8003102:	3318      	adds	r3, #24
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d109      	bne.n	800311e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800310a:	78fa      	ldrb	r2, [r7, #3]
 800310c:	6879      	ldr	r1, [r7, #4]
 800310e:	4613      	mov	r3, r2
 8003110:	011b      	lsls	r3, r3, #4
 8003112:	1a9b      	subs	r3, r3, r2
 8003114:	009b      	lsls	r3, r3, #2
 8003116:	440b      	add	r3, r1
 8003118:	3319      	adds	r3, #25
 800311a:	2201      	movs	r2, #1
 800311c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	78fa      	ldrb	r2, [r7, #3]
 8003124:	4611      	mov	r1, r2
 8003126:	4618      	mov	r0, r3
 8003128:	f004 f825 	bl	8007176 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800312c:	78fb      	ldrb	r3, [r7, #3]
 800312e:	015a      	lsls	r2, r3, #5
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	4413      	add	r3, r2
 8003134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003138:	461a      	mov	r2, r3
 800313a:	2310      	movs	r3, #16
 800313c:	6093      	str	r3, [r2, #8]
 800313e:	e2a7      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	78fa      	ldrb	r2, [r7, #3]
 8003146:	4611      	mov	r1, r2
 8003148:	4618      	mov	r0, r3
 800314a:	f003 fa70 	bl	800662e <USB_ReadChInterrupts>
 800314e:	4603      	mov	r3, r0
 8003150:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003154:	2b80      	cmp	r3, #128	@ 0x80
 8003156:	f040 8083 	bne.w	8003260 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	799b      	ldrb	r3, [r3, #6]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d111      	bne.n	8003186 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8003162:	78fa      	ldrb	r2, [r7, #3]
 8003164:	6879      	ldr	r1, [r7, #4]
 8003166:	4613      	mov	r3, r2
 8003168:	011b      	lsls	r3, r3, #4
 800316a:	1a9b      	subs	r3, r3, r2
 800316c:	009b      	lsls	r3, r3, #2
 800316e:	440b      	add	r3, r1
 8003170:	334d      	adds	r3, #77	@ 0x4d
 8003172:	2207      	movs	r2, #7
 8003174:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	78fa      	ldrb	r2, [r7, #3]
 800317c:	4611      	mov	r1, r2
 800317e:	4618      	mov	r0, r3
 8003180:	f003 fff9 	bl	8007176 <USB_HC_Halt>
 8003184:	e062      	b.n	800324c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8003186:	78fa      	ldrb	r2, [r7, #3]
 8003188:	6879      	ldr	r1, [r7, #4]
 800318a:	4613      	mov	r3, r2
 800318c:	011b      	lsls	r3, r3, #4
 800318e:	1a9b      	subs	r3, r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	440b      	add	r3, r1
 8003194:	3344      	adds	r3, #68	@ 0x44
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	1c59      	adds	r1, r3, #1
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	4403      	add	r3, r0
 80031a6:	3344      	adds	r3, #68	@ 0x44
 80031a8:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80031aa:	78fa      	ldrb	r2, [r7, #3]
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	4613      	mov	r3, r2
 80031b0:	011b      	lsls	r3, r3, #4
 80031b2:	1a9b      	subs	r3, r3, r2
 80031b4:	009b      	lsls	r3, r3, #2
 80031b6:	440b      	add	r3, r1
 80031b8:	3344      	adds	r3, #68	@ 0x44
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2b02      	cmp	r3, #2
 80031be:	d922      	bls.n	8003206 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80031c0:	78fa      	ldrb	r2, [r7, #3]
 80031c2:	6879      	ldr	r1, [r7, #4]
 80031c4:	4613      	mov	r3, r2
 80031c6:	011b      	lsls	r3, r3, #4
 80031c8:	1a9b      	subs	r3, r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	440b      	add	r3, r1
 80031ce:	3344      	adds	r3, #68	@ 0x44
 80031d0:	2200      	movs	r2, #0
 80031d2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80031d4:	78fa      	ldrb	r2, [r7, #3]
 80031d6:	6879      	ldr	r1, [r7, #4]
 80031d8:	4613      	mov	r3, r2
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	1a9b      	subs	r3, r3, r2
 80031de:	009b      	lsls	r3, r3, #2
 80031e0:	440b      	add	r3, r1
 80031e2:	334c      	adds	r3, #76	@ 0x4c
 80031e4:	2204      	movs	r2, #4
 80031e6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	4613      	mov	r3, r2
 80031ee:	011b      	lsls	r3, r3, #4
 80031f0:	1a9b      	subs	r3, r3, r2
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	440b      	add	r3, r1
 80031f6:	334c      	adds	r3, #76	@ 0x4c
 80031f8:	781a      	ldrb	r2, [r3, #0]
 80031fa:	78fb      	ldrb	r3, [r7, #3]
 80031fc:	4619      	mov	r1, r3
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f006 fb12 	bl	8009828 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003204:	e022      	b.n	800324c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003206:	78fa      	ldrb	r2, [r7, #3]
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	4613      	mov	r3, r2
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	1a9b      	subs	r3, r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	440b      	add	r3, r1
 8003214:	334c      	adds	r3, #76	@ 0x4c
 8003216:	2202      	movs	r2, #2
 8003218:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 800321a:	78fb      	ldrb	r3, [r7, #3]
 800321c:	015a      	lsls	r2, r3, #5
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	4413      	add	r3, r2
 8003222:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003230:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003238:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 800323a:	78fb      	ldrb	r3, [r7, #3]
 800323c:	015a      	lsls	r2, r3, #5
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	4413      	add	r3, r2
 8003242:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003246:	461a      	mov	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 800324c:	78fb      	ldrb	r3, [r7, #3]
 800324e:	015a      	lsls	r2, r3, #5
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	4413      	add	r3, r2
 8003254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003258:	461a      	mov	r2, r3
 800325a:	2380      	movs	r3, #128	@ 0x80
 800325c:	6093      	str	r3, [r2, #8]
 800325e:	e217      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	78fa      	ldrb	r2, [r7, #3]
 8003266:	4611      	mov	r1, r2
 8003268:	4618      	mov	r0, r3
 800326a:	f003 f9e0 	bl	800662e <USB_ReadChInterrupts>
 800326e:	4603      	mov	r3, r0
 8003270:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003278:	d11b      	bne.n	80032b2 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800327a:	78fa      	ldrb	r2, [r7, #3]
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	334d      	adds	r3, #77	@ 0x4d
 800328a:	2209      	movs	r2, #9
 800328c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	4611      	mov	r1, r2
 8003296:	4618      	mov	r0, r3
 8003298:	f003 ff6d 	bl	8007176 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800329c:	78fb      	ldrb	r3, [r7, #3]
 800329e:	015a      	lsls	r2, r3, #5
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032a8:	461a      	mov	r2, r3
 80032aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80032ae:	6093      	str	r3, [r2, #8]
 80032b0:	e1ee      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	78fa      	ldrb	r2, [r7, #3]
 80032b8:	4611      	mov	r1, r2
 80032ba:	4618      	mov	r0, r3
 80032bc:	f003 f9b7 	bl	800662e <USB_ReadChInterrupts>
 80032c0:	4603      	mov	r3, r0
 80032c2:	f003 0302 	and.w	r3, r3, #2
 80032c6:	2b02      	cmp	r3, #2
 80032c8:	f040 81df 	bne.w	800368a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80032cc:	78fb      	ldrb	r3, [r7, #3]
 80032ce:	015a      	lsls	r2, r3, #5
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	4413      	add	r3, r2
 80032d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80032d8:	461a      	mov	r2, r3
 80032da:	2302      	movs	r3, #2
 80032dc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80032de:	78fa      	ldrb	r2, [r7, #3]
 80032e0:	6879      	ldr	r1, [r7, #4]
 80032e2:	4613      	mov	r3, r2
 80032e4:	011b      	lsls	r3, r3, #4
 80032e6:	1a9b      	subs	r3, r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	440b      	add	r3, r1
 80032ec:	334d      	adds	r3, #77	@ 0x4d
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	f040 8093 	bne.w	800341c <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032f6:	78fa      	ldrb	r2, [r7, #3]
 80032f8:	6879      	ldr	r1, [r7, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	011b      	lsls	r3, r3, #4
 80032fe:	1a9b      	subs	r3, r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	440b      	add	r3, r1
 8003304:	334d      	adds	r3, #77	@ 0x4d
 8003306:	2202      	movs	r2, #2
 8003308:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	334c      	adds	r3, #76	@ 0x4c
 800331a:	2201      	movs	r2, #1
 800331c:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800331e:	78fa      	ldrb	r2, [r7, #3]
 8003320:	6879      	ldr	r1, [r7, #4]
 8003322:	4613      	mov	r3, r2
 8003324:	011b      	lsls	r3, r3, #4
 8003326:	1a9b      	subs	r3, r3, r2
 8003328:	009b      	lsls	r3, r3, #2
 800332a:	440b      	add	r3, r1
 800332c:	3326      	adds	r3, #38	@ 0x26
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b02      	cmp	r3, #2
 8003332:	d00b      	beq.n	800334c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003334:	78fa      	ldrb	r2, [r7, #3]
 8003336:	6879      	ldr	r1, [r7, #4]
 8003338:	4613      	mov	r3, r2
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	1a9b      	subs	r3, r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	440b      	add	r3, r1
 8003342:	3326      	adds	r3, #38	@ 0x26
 8003344:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003346:	2b03      	cmp	r3, #3
 8003348:	f040 8190 	bne.w	800366c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	799b      	ldrb	r3, [r3, #6]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d115      	bne.n	8003380 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003354:	78fa      	ldrb	r2, [r7, #3]
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	4613      	mov	r3, r2
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	1a9b      	subs	r3, r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	333d      	adds	r3, #61	@ 0x3d
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	78fa      	ldrb	r2, [r7, #3]
 8003368:	f083 0301 	eor.w	r3, r3, #1
 800336c:	b2d8      	uxtb	r0, r3
 800336e:	6879      	ldr	r1, [r7, #4]
 8003370:	4613      	mov	r3, r2
 8003372:	011b      	lsls	r3, r3, #4
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	440b      	add	r3, r1
 800337a:	333d      	adds	r3, #61	@ 0x3d
 800337c:	4602      	mov	r2, r0
 800337e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	799b      	ldrb	r3, [r3, #6]
 8003384:	2b01      	cmp	r3, #1
 8003386:	f040 8171 	bne.w	800366c <HCD_HC_OUT_IRQHandler+0x954>
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	3334      	adds	r3, #52	@ 0x34
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8165 	beq.w	800366c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80033a2:	78fa      	ldrb	r2, [r7, #3]
 80033a4:	6879      	ldr	r1, [r7, #4]
 80033a6:	4613      	mov	r3, r2
 80033a8:	011b      	lsls	r3, r3, #4
 80033aa:	1a9b      	subs	r3, r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	440b      	add	r3, r1
 80033b0:	3334      	adds	r3, #52	@ 0x34
 80033b2:	6819      	ldr	r1, [r3, #0]
 80033b4:	78fa      	ldrb	r2, [r7, #3]
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	4613      	mov	r3, r2
 80033ba:	011b      	lsls	r3, r3, #4
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4403      	add	r3, r0
 80033c2:	3328      	adds	r3, #40	@ 0x28
 80033c4:	881b      	ldrh	r3, [r3, #0]
 80033c6:	440b      	add	r3, r1
 80033c8:	1e59      	subs	r1, r3, #1
 80033ca:	78fa      	ldrb	r2, [r7, #3]
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	4613      	mov	r3, r2
 80033d0:	011b      	lsls	r3, r3, #4
 80033d2:	1a9b      	subs	r3, r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	4403      	add	r3, r0
 80033d8:	3328      	adds	r3, #40	@ 0x28
 80033da:	881b      	ldrh	r3, [r3, #0]
 80033dc:	fbb1 f3f3 	udiv	r3, r1, r3
 80033e0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 813f 	beq.w	800366c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 80033ee:	78fa      	ldrb	r2, [r7, #3]
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	1a9b      	subs	r3, r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	440b      	add	r3, r1
 80033fc:	333d      	adds	r3, #61	@ 0x3d
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	78fa      	ldrb	r2, [r7, #3]
 8003402:	f083 0301 	eor.w	r3, r3, #1
 8003406:	b2d8      	uxtb	r0, r3
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	011b      	lsls	r3, r3, #4
 800340e:	1a9b      	subs	r3, r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	333d      	adds	r3, #61	@ 0x3d
 8003416:	4602      	mov	r2, r0
 8003418:	701a      	strb	r2, [r3, #0]
 800341a:	e127      	b.n	800366c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800341c:	78fa      	ldrb	r2, [r7, #3]
 800341e:	6879      	ldr	r1, [r7, #4]
 8003420:	4613      	mov	r3, r2
 8003422:	011b      	lsls	r3, r3, #4
 8003424:	1a9b      	subs	r3, r3, r2
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	440b      	add	r3, r1
 800342a:	334d      	adds	r3, #77	@ 0x4d
 800342c:	781b      	ldrb	r3, [r3, #0]
 800342e:	2b03      	cmp	r3, #3
 8003430:	d120      	bne.n	8003474 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003432:	78fa      	ldrb	r2, [r7, #3]
 8003434:	6879      	ldr	r1, [r7, #4]
 8003436:	4613      	mov	r3, r2
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	1a9b      	subs	r3, r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	440b      	add	r3, r1
 8003440:	334d      	adds	r3, #77	@ 0x4d
 8003442:	2202      	movs	r2, #2
 8003444:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003446:	78fa      	ldrb	r2, [r7, #3]
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	4613      	mov	r3, r2
 800344c:	011b      	lsls	r3, r3, #4
 800344e:	1a9b      	subs	r3, r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	331b      	adds	r3, #27
 8003456:	781b      	ldrb	r3, [r3, #0]
 8003458:	2b01      	cmp	r3, #1
 800345a:	f040 8107 	bne.w	800366c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800345e:	78fa      	ldrb	r2, [r7, #3]
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	011b      	lsls	r3, r3, #4
 8003466:	1a9b      	subs	r3, r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	440b      	add	r3, r1
 800346c:	334c      	adds	r3, #76	@ 0x4c
 800346e:	2202      	movs	r2, #2
 8003470:	701a      	strb	r2, [r3, #0]
 8003472:	e0fb      	b.n	800366c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003474:	78fa      	ldrb	r2, [r7, #3]
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	4613      	mov	r3, r2
 800347a:	011b      	lsls	r3, r3, #4
 800347c:	1a9b      	subs	r3, r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	440b      	add	r3, r1
 8003482:	334d      	adds	r3, #77	@ 0x4d
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b04      	cmp	r3, #4
 8003488:	d13a      	bne.n	8003500 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800348a:	78fa      	ldrb	r2, [r7, #3]
 800348c:	6879      	ldr	r1, [r7, #4]
 800348e:	4613      	mov	r3, r2
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	1a9b      	subs	r3, r3, r2
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	440b      	add	r3, r1
 8003498:	334d      	adds	r3, #77	@ 0x4d
 800349a:	2202      	movs	r2, #2
 800349c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800349e:	78fa      	ldrb	r2, [r7, #3]
 80034a0:	6879      	ldr	r1, [r7, #4]
 80034a2:	4613      	mov	r3, r2
 80034a4:	011b      	lsls	r3, r3, #4
 80034a6:	1a9b      	subs	r3, r3, r2
 80034a8:	009b      	lsls	r3, r3, #2
 80034aa:	440b      	add	r3, r1
 80034ac:	334c      	adds	r3, #76	@ 0x4c
 80034ae:	2202      	movs	r2, #2
 80034b0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80034b2:	78fa      	ldrb	r2, [r7, #3]
 80034b4:	6879      	ldr	r1, [r7, #4]
 80034b6:	4613      	mov	r3, r2
 80034b8:	011b      	lsls	r3, r3, #4
 80034ba:	1a9b      	subs	r3, r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	440b      	add	r3, r1
 80034c0:	331b      	adds	r3, #27
 80034c2:	781b      	ldrb	r3, [r3, #0]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	f040 80d1 	bne.w	800366c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80034ca:	78fa      	ldrb	r2, [r7, #3]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	4613      	mov	r3, r2
 80034d0:	011b      	lsls	r3, r3, #4
 80034d2:	1a9b      	subs	r3, r3, r2
 80034d4:	009b      	lsls	r3, r3, #2
 80034d6:	440b      	add	r3, r1
 80034d8:	331b      	adds	r3, #27
 80034da:	2200      	movs	r2, #0
 80034dc:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80034de:	78fb      	ldrb	r3, [r7, #3]
 80034e0:	015a      	lsls	r2, r3, #5
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	4413      	add	r3, r2
 80034e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	78fa      	ldrb	r2, [r7, #3]
 80034ee:	0151      	lsls	r1, r2, #5
 80034f0:	693a      	ldr	r2, [r7, #16]
 80034f2:	440a      	add	r2, r1
 80034f4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80034f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034fc:	6053      	str	r3, [r2, #4]
 80034fe:	e0b5      	b.n	800366c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003500:	78fa      	ldrb	r2, [r7, #3]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	011b      	lsls	r3, r3, #4
 8003508:	1a9b      	subs	r3, r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	334d      	adds	r3, #77	@ 0x4d
 8003510:	781b      	ldrb	r3, [r3, #0]
 8003512:	2b05      	cmp	r3, #5
 8003514:	d114      	bne.n	8003540 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003516:	78fa      	ldrb	r2, [r7, #3]
 8003518:	6879      	ldr	r1, [r7, #4]
 800351a:	4613      	mov	r3, r2
 800351c:	011b      	lsls	r3, r3, #4
 800351e:	1a9b      	subs	r3, r3, r2
 8003520:	009b      	lsls	r3, r3, #2
 8003522:	440b      	add	r3, r1
 8003524:	334d      	adds	r3, #77	@ 0x4d
 8003526:	2202      	movs	r2, #2
 8003528:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 800352a:	78fa      	ldrb	r2, [r7, #3]
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	4613      	mov	r3, r2
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	1a9b      	subs	r3, r3, r2
 8003534:	009b      	lsls	r3, r3, #2
 8003536:	440b      	add	r3, r1
 8003538:	334c      	adds	r3, #76	@ 0x4c
 800353a:	2202      	movs	r2, #2
 800353c:	701a      	strb	r2, [r3, #0]
 800353e:	e095      	b.n	800366c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003540:	78fa      	ldrb	r2, [r7, #3]
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	4613      	mov	r3, r2
 8003546:	011b      	lsls	r3, r3, #4
 8003548:	1a9b      	subs	r3, r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	440b      	add	r3, r1
 800354e:	334d      	adds	r3, #77	@ 0x4d
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	2b06      	cmp	r3, #6
 8003554:	d114      	bne.n	8003580 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003556:	78fa      	ldrb	r2, [r7, #3]
 8003558:	6879      	ldr	r1, [r7, #4]
 800355a:	4613      	mov	r3, r2
 800355c:	011b      	lsls	r3, r3, #4
 800355e:	1a9b      	subs	r3, r3, r2
 8003560:	009b      	lsls	r3, r3, #2
 8003562:	440b      	add	r3, r1
 8003564:	334d      	adds	r3, #77	@ 0x4d
 8003566:	2202      	movs	r2, #2
 8003568:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800356a:	78fa      	ldrb	r2, [r7, #3]
 800356c:	6879      	ldr	r1, [r7, #4]
 800356e:	4613      	mov	r3, r2
 8003570:	011b      	lsls	r3, r3, #4
 8003572:	1a9b      	subs	r3, r3, r2
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	440b      	add	r3, r1
 8003578:	334c      	adds	r3, #76	@ 0x4c
 800357a:	2205      	movs	r2, #5
 800357c:	701a      	strb	r2, [r3, #0]
 800357e:	e075      	b.n	800366c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	334d      	adds	r3, #77	@ 0x4d
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	2b07      	cmp	r3, #7
 8003594:	d00a      	beq.n	80035ac <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003596:	78fa      	ldrb	r2, [r7, #3]
 8003598:	6879      	ldr	r1, [r7, #4]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	334d      	adds	r3, #77	@ 0x4d
 80035a6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80035a8:	2b09      	cmp	r3, #9
 80035aa:	d170      	bne.n	800368e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80035ac:	78fa      	ldrb	r2, [r7, #3]
 80035ae:	6879      	ldr	r1, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	334d      	adds	r3, #77	@ 0x4d
 80035bc:	2202      	movs	r2, #2
 80035be:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80035c0:	78fa      	ldrb	r2, [r7, #3]
 80035c2:	6879      	ldr	r1, [r7, #4]
 80035c4:	4613      	mov	r3, r2
 80035c6:	011b      	lsls	r3, r3, #4
 80035c8:	1a9b      	subs	r3, r3, r2
 80035ca:	009b      	lsls	r3, r3, #2
 80035cc:	440b      	add	r3, r1
 80035ce:	3344      	adds	r3, #68	@ 0x44
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	1c59      	adds	r1, r3, #1
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	011b      	lsls	r3, r3, #4
 80035da:	1a9b      	subs	r3, r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	4403      	add	r3, r0
 80035e0:	3344      	adds	r3, #68	@ 0x44
 80035e2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80035e4:	78fa      	ldrb	r2, [r7, #3]
 80035e6:	6879      	ldr	r1, [r7, #4]
 80035e8:	4613      	mov	r3, r2
 80035ea:	011b      	lsls	r3, r3, #4
 80035ec:	1a9b      	subs	r3, r3, r2
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	440b      	add	r3, r1
 80035f2:	3344      	adds	r3, #68	@ 0x44
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	2b02      	cmp	r3, #2
 80035f8:	d914      	bls.n	8003624 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80035fa:	78fa      	ldrb	r2, [r7, #3]
 80035fc:	6879      	ldr	r1, [r7, #4]
 80035fe:	4613      	mov	r3, r2
 8003600:	011b      	lsls	r3, r3, #4
 8003602:	1a9b      	subs	r3, r3, r2
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	440b      	add	r3, r1
 8003608:	3344      	adds	r3, #68	@ 0x44
 800360a:	2200      	movs	r2, #0
 800360c:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800360e:	78fa      	ldrb	r2, [r7, #3]
 8003610:	6879      	ldr	r1, [r7, #4]
 8003612:	4613      	mov	r3, r2
 8003614:	011b      	lsls	r3, r3, #4
 8003616:	1a9b      	subs	r3, r3, r2
 8003618:	009b      	lsls	r3, r3, #2
 800361a:	440b      	add	r3, r1
 800361c:	334c      	adds	r3, #76	@ 0x4c
 800361e:	2204      	movs	r2, #4
 8003620:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003622:	e022      	b.n	800366a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003624:	78fa      	ldrb	r2, [r7, #3]
 8003626:	6879      	ldr	r1, [r7, #4]
 8003628:	4613      	mov	r3, r2
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	1a9b      	subs	r3, r3, r2
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	440b      	add	r3, r1
 8003632:	334c      	adds	r3, #76	@ 0x4c
 8003634:	2202      	movs	r2, #2
 8003636:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003638:	78fb      	ldrb	r3, [r7, #3]
 800363a:	015a      	lsls	r2, r3, #5
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	4413      	add	r3, r2
 8003640:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800364e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003656:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003658:	78fb      	ldrb	r3, [r7, #3]
 800365a:	015a      	lsls	r2, r3, #5
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	4413      	add	r3, r2
 8003660:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003664:	461a      	mov	r2, r3
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800366a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800366c:	78fa      	ldrb	r2, [r7, #3]
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	4613      	mov	r3, r2
 8003672:	011b      	lsls	r3, r3, #4
 8003674:	1a9b      	subs	r3, r3, r2
 8003676:	009b      	lsls	r3, r3, #2
 8003678:	440b      	add	r3, r1
 800367a:	334c      	adds	r3, #76	@ 0x4c
 800367c:	781a      	ldrb	r2, [r3, #0]
 800367e:	78fb      	ldrb	r3, [r7, #3]
 8003680:	4619      	mov	r1, r3
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f006 f8d0 	bl	8009828 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003688:	e002      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800368a:	bf00      	nop
 800368c:	e000      	b.n	8003690 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 800368e:	bf00      	nop
  }
}
 8003690:	3718      	adds	r7, #24
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b08a      	sub	sp, #40	@ 0x28
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036a6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	6a1b      	ldr	r3, [r3, #32]
 80036ae:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	f003 030f 	and.w	r3, r3, #15
 80036b6:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	0c5b      	lsrs	r3, r3, #17
 80036bc:	f003 030f 	and.w	r3, r3, #15
 80036c0:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	091b      	lsrs	r3, r3, #4
 80036c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036ca:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d004      	beq.n	80036dc <HCD_RXQLVL_IRQHandler+0x46>
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2b05      	cmp	r3, #5
 80036d6:	f000 80b6 	beq.w	8003846 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 80036da:	e0b7      	b.n	800384c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 80b3 	beq.w	800384a <HCD_RXQLVL_IRQHandler+0x1b4>
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4613      	mov	r3, r2
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	440b      	add	r3, r1
 80036f2:	332c      	adds	r3, #44	@ 0x2c
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	f000 80a7 	beq.w	800384a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80036fc:	6879      	ldr	r1, [r7, #4]
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4613      	mov	r3, r2
 8003702:	011b      	lsls	r3, r3, #4
 8003704:	1a9b      	subs	r3, r3, r2
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	3338      	adds	r3, #56	@ 0x38
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	18d1      	adds	r1, r2, r3
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	69ba      	ldr	r2, [r7, #24]
 8003716:	4613      	mov	r3, r2
 8003718:	011b      	lsls	r3, r3, #4
 800371a:	1a9b      	subs	r3, r3, r2
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	4403      	add	r3, r0
 8003720:	3334      	adds	r3, #52	@ 0x34
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	4299      	cmp	r1, r3
 8003726:	f200 8083 	bhi.w	8003830 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6818      	ldr	r0, [r3, #0]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4613      	mov	r3, r2
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	1a9b      	subs	r3, r3, r2
 8003738:	009b      	lsls	r3, r3, #2
 800373a:	440b      	add	r3, r1
 800373c:	332c      	adds	r3, #44	@ 0x2c
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	693a      	ldr	r2, [r7, #16]
 8003742:	b292      	uxth	r2, r2
 8003744:	4619      	mov	r1, r3
 8003746:	f002 ff07 	bl	8006558 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800374a:	6879      	ldr	r1, [r7, #4]
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4613      	mov	r3, r2
 8003750:	011b      	lsls	r3, r3, #4
 8003752:	1a9b      	subs	r3, r3, r2
 8003754:	009b      	lsls	r3, r3, #2
 8003756:	440b      	add	r3, r1
 8003758:	332c      	adds	r3, #44	@ 0x2c
 800375a:	681a      	ldr	r2, [r3, #0]
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	18d1      	adds	r1, r2, r3
 8003760:	6878      	ldr	r0, [r7, #4]
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4613      	mov	r3, r2
 8003766:	011b      	lsls	r3, r3, #4
 8003768:	1a9b      	subs	r3, r3, r2
 800376a:	009b      	lsls	r3, r3, #2
 800376c:	4403      	add	r3, r0
 800376e:	332c      	adds	r3, #44	@ 0x2c
 8003770:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8003772:	6879      	ldr	r1, [r7, #4]
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	4613      	mov	r3, r2
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	1a9b      	subs	r3, r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	440b      	add	r3, r1
 8003780:	3338      	adds	r3, #56	@ 0x38
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	18d1      	adds	r1, r2, r3
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4613      	mov	r3, r2
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	1a9b      	subs	r3, r3, r2
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	4403      	add	r3, r0
 8003796:	3338      	adds	r3, #56	@ 0x38
 8003798:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800379a:	69bb      	ldr	r3, [r7, #24]
 800379c:	015a      	lsls	r2, r3, #5
 800379e:	6a3b      	ldr	r3, [r7, #32]
 80037a0:	4413      	add	r3, r2
 80037a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	0cdb      	lsrs	r3, r3, #19
 80037aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037ae:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80037b0:	6879      	ldr	r1, [r7, #4]
 80037b2:	69ba      	ldr	r2, [r7, #24]
 80037b4:	4613      	mov	r3, r2
 80037b6:	011b      	lsls	r3, r3, #4
 80037b8:	1a9b      	subs	r3, r3, r2
 80037ba:	009b      	lsls	r3, r3, #2
 80037bc:	440b      	add	r3, r1
 80037be:	3328      	adds	r3, #40	@ 0x28
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	461a      	mov	r2, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d13f      	bne.n	800384a <HCD_RXQLVL_IRQHandler+0x1b4>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d03c      	beq.n	800384a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	015a      	lsls	r2, r3, #5
 80037d4:	6a3b      	ldr	r3, [r7, #32]
 80037d6:	4413      	add	r3, r2
 80037d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80037e0:	68bb      	ldr	r3, [r7, #8]
 80037e2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80037e6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80037ee:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	015a      	lsls	r2, r3, #5
 80037f4:	6a3b      	ldr	r3, [r7, #32]
 80037f6:	4413      	add	r3, r2
 80037f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037fc:	461a      	mov	r2, r3
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003802:	6879      	ldr	r1, [r7, #4]
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	4613      	mov	r3, r2
 8003808:	011b      	lsls	r3, r3, #4
 800380a:	1a9b      	subs	r3, r3, r2
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	333c      	adds	r3, #60	@ 0x3c
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	f083 0301 	eor.w	r3, r3, #1
 8003818:	b2d8      	uxtb	r0, r3
 800381a:	6879      	ldr	r1, [r7, #4]
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4613      	mov	r3, r2
 8003820:	011b      	lsls	r3, r3, #4
 8003822:	1a9b      	subs	r3, r3, r2
 8003824:	009b      	lsls	r3, r3, #2
 8003826:	440b      	add	r3, r1
 8003828:	333c      	adds	r3, #60	@ 0x3c
 800382a:	4602      	mov	r2, r0
 800382c:	701a      	strb	r2, [r3, #0]
      break;
 800382e:	e00c      	b.n	800384a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003830:	6879      	ldr	r1, [r7, #4]
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4613      	mov	r3, r2
 8003836:	011b      	lsls	r3, r3, #4
 8003838:	1a9b      	subs	r3, r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	440b      	add	r3, r1
 800383e:	334c      	adds	r3, #76	@ 0x4c
 8003840:	2204      	movs	r2, #4
 8003842:	701a      	strb	r2, [r3, #0]
      break;
 8003844:	e001      	b.n	800384a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003846:	bf00      	nop
 8003848:	e000      	b.n	800384c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800384a:	bf00      	nop
  }
}
 800384c:	bf00      	nop
 800384e:	3728      	adds	r7, #40	@ 0x28
 8003850:	46bd      	mov	sp, r7
 8003852:	bd80      	pop	{r7, pc}

08003854 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b086      	sub	sp, #24
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8003880:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f003 0302 	and.w	r3, r3, #2
 8003888:	2b02      	cmp	r3, #2
 800388a:	d10b      	bne.n	80038a4 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b01      	cmp	r3, #1
 8003894:	d102      	bne.n	800389c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f005 ffaa 	bl	80097f0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	f043 0302 	orr.w	r3, r3, #2
 80038a2:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	f003 0308 	and.w	r3, r3, #8
 80038aa:	2b08      	cmp	r3, #8
 80038ac:	d132      	bne.n	8003914 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	f043 0308 	orr.w	r3, r3, #8
 80038b4:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f003 0304 	and.w	r3, r3, #4
 80038bc:	2b04      	cmp	r3, #4
 80038be:	d126      	bne.n	800390e <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	7a5b      	ldrb	r3, [r3, #9]
 80038c4:	2b02      	cmp	r3, #2
 80038c6:	d113      	bne.n	80038f0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80038ce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80038d2:	d106      	bne.n	80038e2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	2102      	movs	r1, #2
 80038da:	4618      	mov	r0, r3
 80038dc:	f002 ffcc 	bl	8006878 <USB_InitFSLSPClkSel>
 80038e0:	e011      	b.n	8003906 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2101      	movs	r1, #1
 80038e8:	4618      	mov	r0, r3
 80038ea:	f002 ffc5 	bl	8006878 <USB_InitFSLSPClkSel>
 80038ee:	e00a      	b.n	8003906 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	79db      	ldrb	r3, [r3, #7]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d106      	bne.n	8003906 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80038fe:	461a      	mov	r2, r3
 8003900:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8003904:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f005 ff9c 	bl	8009844 <HAL_HCD_PortEnabled_Callback>
 800390c:	e002      	b.n	8003914 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f005 ffa6 	bl	8009860 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 0320 	and.w	r3, r3, #32
 800391a:	2b20      	cmp	r3, #32
 800391c:	d103      	bne.n	8003926 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	f043 0320 	orr.w	r3, r3, #32
 8003924:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800392c:	461a      	mov	r2, r3
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	6013      	str	r3, [r2, #0]
}
 8003932:	bf00      	nop
 8003934:	3718      	adds	r7, #24
 8003936:	46bd      	mov	sp, r7
 8003938:	bd80      	pop	{r7, pc}
	...

0800393c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e12b      	b.n	8003ba6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003954:	b2db      	uxtb	r3, r3
 8003956:	2b00      	cmp	r3, #0
 8003958:	d106      	bne.n	8003968 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003962:	6878      	ldr	r0, [r7, #4]
 8003964:	f7fd f896 	bl	8000a94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2224      	movs	r2, #36	@ 0x24
 800396c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 0201 	bic.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681a      	ldr	r2, [r3, #0]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800398e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800399e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039a0:	f001 fa20 	bl	8004de4 <HAL_RCC_GetPCLK1Freq>
 80039a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	4a81      	ldr	r2, [pc, #516]	@ (8003bb0 <HAL_I2C_Init+0x274>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d807      	bhi.n	80039c0 <HAL_I2C_Init+0x84>
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	4a80      	ldr	r2, [pc, #512]	@ (8003bb4 <HAL_I2C_Init+0x278>)
 80039b4:	4293      	cmp	r3, r2
 80039b6:	bf94      	ite	ls
 80039b8:	2301      	movls	r3, #1
 80039ba:	2300      	movhi	r3, #0
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	e006      	b.n	80039ce <HAL_I2C_Init+0x92>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	4a7d      	ldr	r2, [pc, #500]	@ (8003bb8 <HAL_I2C_Init+0x27c>)
 80039c4:	4293      	cmp	r3, r2
 80039c6:	bf94      	ite	ls
 80039c8:	2301      	movls	r3, #1
 80039ca:	2300      	movhi	r3, #0
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d001      	beq.n	80039d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e0e7      	b.n	8003ba6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	4a78      	ldr	r2, [pc, #480]	@ (8003bbc <HAL_I2C_Init+0x280>)
 80039da:	fba2 2303 	umull	r2, r3, r2, r3
 80039de:	0c9b      	lsrs	r3, r3, #18
 80039e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	430a      	orrs	r2, r1
 80039f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	6a1b      	ldr	r3, [r3, #32]
 80039fc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	4a6a      	ldr	r2, [pc, #424]	@ (8003bb0 <HAL_I2C_Init+0x274>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d802      	bhi.n	8003a10 <HAL_I2C_Init+0xd4>
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	3301      	adds	r3, #1
 8003a0e:	e009      	b.n	8003a24 <HAL_I2C_Init+0xe8>
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a16:	fb02 f303 	mul.w	r3, r2, r3
 8003a1a:	4a69      	ldr	r2, [pc, #420]	@ (8003bc0 <HAL_I2C_Init+0x284>)
 8003a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a20:	099b      	lsrs	r3, r3, #6
 8003a22:	3301      	adds	r3, #1
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	6812      	ldr	r2, [r2, #0]
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	69db      	ldr	r3, [r3, #28]
 8003a32:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a36:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	495c      	ldr	r1, [pc, #368]	@ (8003bb0 <HAL_I2C_Init+0x274>)
 8003a40:	428b      	cmp	r3, r1
 8003a42:	d819      	bhi.n	8003a78 <HAL_I2C_Init+0x13c>
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	1e59      	subs	r1, r3, #1
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	005b      	lsls	r3, r3, #1
 8003a4e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a52:	1c59      	adds	r1, r3, #1
 8003a54:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003a58:	400b      	ands	r3, r1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00a      	beq.n	8003a74 <HAL_I2C_Init+0x138>
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	1e59      	subs	r1, r3, #1
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a72:	e051      	b.n	8003b18 <HAL_I2C_Init+0x1dc>
 8003a74:	2304      	movs	r3, #4
 8003a76:	e04f      	b.n	8003b18 <HAL_I2C_Init+0x1dc>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d111      	bne.n	8003aa4 <HAL_I2C_Init+0x168>
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	1e58      	subs	r0, r3, #1
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6859      	ldr	r1, [r3, #4]
 8003a88:	460b      	mov	r3, r1
 8003a8a:	005b      	lsls	r3, r3, #1
 8003a8c:	440b      	add	r3, r1
 8003a8e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a92:	3301      	adds	r3, #1
 8003a94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	bf0c      	ite	eq
 8003a9c:	2301      	moveq	r3, #1
 8003a9e:	2300      	movne	r3, #0
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	e012      	b.n	8003aca <HAL_I2C_Init+0x18e>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	1e58      	subs	r0, r3, #1
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	6859      	ldr	r1, [r3, #4]
 8003aac:	460b      	mov	r3, r1
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	440b      	add	r3, r1
 8003ab2:	0099      	lsls	r1, r3, #2
 8003ab4:	440b      	add	r3, r1
 8003ab6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aba:	3301      	adds	r3, #1
 8003abc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	bf0c      	ite	eq
 8003ac4:	2301      	moveq	r3, #1
 8003ac6:	2300      	movne	r3, #0
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d001      	beq.n	8003ad2 <HAL_I2C_Init+0x196>
 8003ace:	2301      	movs	r3, #1
 8003ad0:	e022      	b.n	8003b18 <HAL_I2C_Init+0x1dc>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10e      	bne.n	8003af8 <HAL_I2C_Init+0x1bc>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	1e58      	subs	r0, r3, #1
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6859      	ldr	r1, [r3, #4]
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	440b      	add	r3, r1
 8003ae8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aec:	3301      	adds	r3, #1
 8003aee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003af2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003af6:	e00f      	b.n	8003b18 <HAL_I2C_Init+0x1dc>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	1e58      	subs	r0, r3, #1
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6859      	ldr	r1, [r3, #4]
 8003b00:	460b      	mov	r3, r1
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	0099      	lsls	r1, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b0e:	3301      	adds	r3, #1
 8003b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b14:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b18:	6879      	ldr	r1, [r7, #4]
 8003b1a:	6809      	ldr	r1, [r1, #0]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	69da      	ldr	r2, [r3, #28]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	431a      	orrs	r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b46:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	6911      	ldr	r1, [r2, #16]
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	68d2      	ldr	r2, [r2, #12]
 8003b52:	4311      	orrs	r1, r2
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	6812      	ldr	r2, [r2, #0]
 8003b58:	430b      	orrs	r3, r1
 8003b5a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	695a      	ldr	r2, [r3, #20]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	699b      	ldr	r3, [r3, #24]
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	430a      	orrs	r2, r1
 8003b76:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	681a      	ldr	r2, [r3, #0]
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2220      	movs	r2, #32
 8003b92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	000186a0 	.word	0x000186a0
 8003bb4:	001e847f 	.word	0x001e847f
 8003bb8:	003d08ff 	.word	0x003d08ff
 8003bbc:	431bde83 	.word	0x431bde83
 8003bc0:	10624dd3 	.word	0x10624dd3

08003bc4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b088      	sub	sp, #32
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e128      	b.n	8003e28 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d109      	bne.n	8003bf6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	4a90      	ldr	r2, [pc, #576]	@ (8003e30 <HAL_I2S_Init+0x26c>)
 8003bee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f7fc ff97 	bl	8000b24 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2202      	movs	r2, #2
 8003bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	69db      	ldr	r3, [r3, #28]
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003c0c:	f023 030f 	bic.w	r3, r3, #15
 8003c10:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2202      	movs	r2, #2
 8003c18:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	2b02      	cmp	r3, #2
 8003c20:	d060      	beq.n	8003ce4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d102      	bne.n	8003c30 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003c2a:	2310      	movs	r3, #16
 8003c2c:	617b      	str	r3, [r7, #20]
 8003c2e:	e001      	b.n	8003c34 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003c30:	2320      	movs	r3, #32
 8003c32:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	2b20      	cmp	r3, #32
 8003c3a:	d802      	bhi.n	8003c42 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	005b      	lsls	r3, r3, #1
 8003c40:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003c42:	2001      	movs	r0, #1
 8003c44:	f001 f9d8 	bl	8004ff8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003c48:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	691b      	ldr	r3, [r3, #16]
 8003c4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c52:	d125      	bne.n	8003ca0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	68db      	ldr	r3, [r3, #12]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d010      	beq.n	8003c7e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	009b      	lsls	r3, r3, #2
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c66:	4613      	mov	r3, r2
 8003c68:	009b      	lsls	r3, r3, #2
 8003c6a:	4413      	add	r3, r2
 8003c6c:	005b      	lsls	r3, r3, #1
 8003c6e:	461a      	mov	r2, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	695b      	ldr	r3, [r3, #20]
 8003c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c78:	3305      	adds	r3, #5
 8003c7a:	613b      	str	r3, [r7, #16]
 8003c7c:	e01f      	b.n	8003cbe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003c7e:	697b      	ldr	r3, [r7, #20]
 8003c80:	00db      	lsls	r3, r3, #3
 8003c82:	68fa      	ldr	r2, [r7, #12]
 8003c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8003c88:	4613      	mov	r3, r2
 8003c8a:	009b      	lsls	r3, r3, #2
 8003c8c:	4413      	add	r3, r2
 8003c8e:	005b      	lsls	r3, r3, #1
 8003c90:	461a      	mov	r2, r3
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c9a:	3305      	adds	r3, #5
 8003c9c:	613b      	str	r3, [r7, #16]
 8003c9e:	e00e      	b.n	8003cbe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	697b      	ldr	r3, [r7, #20]
 8003ca4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ca8:	4613      	mov	r3, r2
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4413      	add	r3, r2
 8003cae:	005b      	lsls	r3, r3, #1
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cba:	3305      	adds	r3, #5
 8003cbc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	4a5c      	ldr	r2, [pc, #368]	@ (8003e34 <HAL_I2S_Init+0x270>)
 8003cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc6:	08db      	lsrs	r3, r3, #3
 8003cc8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	1ad3      	subs	r3, r2, r3
 8003cd8:	085b      	lsrs	r3, r3, #1
 8003cda:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	021b      	lsls	r3, r3, #8
 8003ce0:	61bb      	str	r3, [r7, #24]
 8003ce2:	e003      	b.n	8003cec <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003ce4:	2302      	movs	r3, #2
 8003ce6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003cec:	69fb      	ldr	r3, [r7, #28]
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d902      	bls.n	8003cf8 <HAL_I2S_Init+0x134>
 8003cf2:	69fb      	ldr	r3, [r7, #28]
 8003cf4:	2bff      	cmp	r3, #255	@ 0xff
 8003cf6:	d907      	bls.n	8003d08 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cfc:	f043 0210 	orr.w	r2, r3, #16
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e08f      	b.n	8003e28 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	691a      	ldr	r2, [r3, #16]
 8003d0c:	69bb      	ldr	r3, [r7, #24]
 8003d0e:	ea42 0103 	orr.w	r1, r2, r3
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	69fa      	ldr	r2, [r7, #28]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	69db      	ldr	r3, [r3, #28]
 8003d22:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003d26:	f023 030f 	bic.w	r3, r3, #15
 8003d2a:	687a      	ldr	r2, [r7, #4]
 8003d2c:	6851      	ldr	r1, [r2, #4]
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	6892      	ldr	r2, [r2, #8]
 8003d32:	4311      	orrs	r1, r2
 8003d34:	687a      	ldr	r2, [r7, #4]
 8003d36:	68d2      	ldr	r2, [r2, #12]
 8003d38:	4311      	orrs	r1, r2
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6992      	ldr	r2, [r2, #24]
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	431a      	orrs	r2, r3
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d4a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6a1b      	ldr	r3, [r3, #32]
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d161      	bne.n	8003e18 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	4a38      	ldr	r2, [pc, #224]	@ (8003e38 <HAL_I2S_Init+0x274>)
 8003d58:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a37      	ldr	r2, [pc, #220]	@ (8003e3c <HAL_I2S_Init+0x278>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d101      	bne.n	8003d68 <HAL_I2S_Init+0x1a4>
 8003d64:	4b36      	ldr	r3, [pc, #216]	@ (8003e40 <HAL_I2S_Init+0x27c>)
 8003d66:	e001      	b.n	8003d6c <HAL_I2S_Init+0x1a8>
 8003d68:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d6c:	69db      	ldr	r3, [r3, #28]
 8003d6e:	687a      	ldr	r2, [r7, #4]
 8003d70:	6812      	ldr	r2, [r2, #0]
 8003d72:	4932      	ldr	r1, [pc, #200]	@ (8003e3c <HAL_I2S_Init+0x278>)
 8003d74:	428a      	cmp	r2, r1
 8003d76:	d101      	bne.n	8003d7c <HAL_I2S_Init+0x1b8>
 8003d78:	4a31      	ldr	r2, [pc, #196]	@ (8003e40 <HAL_I2S_Init+0x27c>)
 8003d7a:	e001      	b.n	8003d80 <HAL_I2S_Init+0x1bc>
 8003d7c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8003d80:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8003d84:	f023 030f 	bic.w	r3, r3, #15
 8003d88:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a2b      	ldr	r2, [pc, #172]	@ (8003e3c <HAL_I2S_Init+0x278>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d101      	bne.n	8003d98 <HAL_I2S_Init+0x1d4>
 8003d94:	4b2a      	ldr	r3, [pc, #168]	@ (8003e40 <HAL_I2S_Init+0x27c>)
 8003d96:	e001      	b.n	8003d9c <HAL_I2S_Init+0x1d8>
 8003d98:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003d9c:	2202      	movs	r2, #2
 8003d9e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a25      	ldr	r2, [pc, #148]	@ (8003e3c <HAL_I2S_Init+0x278>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d101      	bne.n	8003dae <HAL_I2S_Init+0x1ea>
 8003daa:	4b25      	ldr	r3, [pc, #148]	@ (8003e40 <HAL_I2S_Init+0x27c>)
 8003dac:	e001      	b.n	8003db2 <HAL_I2S_Init+0x1ee>
 8003dae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003dbe:	d003      	beq.n	8003dc8 <HAL_I2S_Init+0x204>
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d103      	bne.n	8003dd0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003dc8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003dcc:	613b      	str	r3, [r7, #16]
 8003dce:	e001      	b.n	8003dd4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003dde:	4313      	orrs	r3, r2
 8003de0:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003de8:	4313      	orrs	r3, r2
 8003dea:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	699b      	ldr	r3, [r3, #24]
 8003df0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003df2:	4313      	orrs	r3, r2
 8003df4:	b29a      	uxth	r2, r3
 8003df6:	897b      	ldrh	r3, [r7, #10]
 8003df8:	4313      	orrs	r3, r2
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003e00:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a0d      	ldr	r2, [pc, #52]	@ (8003e3c <HAL_I2S_Init+0x278>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d101      	bne.n	8003e10 <HAL_I2S_Init+0x24c>
 8003e0c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e40 <HAL_I2S_Init+0x27c>)
 8003e0e:	e001      	b.n	8003e14 <HAL_I2S_Init+0x250>
 8003e10:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003e14:	897a      	ldrh	r2, [r7, #10]
 8003e16:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2201      	movs	r2, #1
 8003e22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3720      	adds	r7, #32
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	08003f3b 	.word	0x08003f3b
 8003e34:	cccccccd 	.word	0xcccccccd
 8003e38:	08004051 	.word	0x08004051
 8003e3c:	40003800 	.word	0x40003800
 8003e40:	40003400 	.word	0x40003400

08003e44 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003e4c:	bf00      	nop
 8003e4e:	370c      	adds	r7, #12
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003e58:	b480      	push	{r7}
 8003e5a:	b083      	sub	sp, #12
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003e60:	bf00      	nop
 8003e62:	370c      	adds	r7, #12
 8003e64:	46bd      	mov	sp, r7
 8003e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6a:	4770      	bx	lr

08003e6c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7e:	4770      	bx	lr

08003e80 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b082      	sub	sp, #8
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8c:	881a      	ldrh	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e98:	1c9a      	adds	r2, r3, #2
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	3b01      	subs	r3, #1
 8003ea6:	b29a      	uxth	r2, r3
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eb0:	b29b      	uxth	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10e      	bne.n	8003ed4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	685a      	ldr	r2, [r3, #4]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003ec4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f7ff ffb8 	bl	8003e44 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003ed4:	bf00      	nop
 8003ed6:	3708      	adds	r7, #8
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	68da      	ldr	r2, [r3, #12]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eee:	b292      	uxth	r2, r2
 8003ef0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ef6:	1c9a      	adds	r2, r3, #2
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f00:	b29b      	uxth	r3, r3
 8003f02:	3b01      	subs	r3, #1
 8003f04:	b29a      	uxth	r2, r3
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003f0e:	b29b      	uxth	r3, r3
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d10e      	bne.n	8003f32 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	685a      	ldr	r2, [r3, #4]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f22:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f7ff ff93 	bl	8003e58 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003f32:	bf00      	nop
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b086      	sub	sp, #24
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	689b      	ldr	r3, [r3, #8]
 8003f48:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b04      	cmp	r3, #4
 8003f54:	d13a      	bne.n	8003fcc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d109      	bne.n	8003f74 <I2S_IRQHandler+0x3a>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f6a:	2b40      	cmp	r3, #64	@ 0x40
 8003f6c:	d102      	bne.n	8003f74 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003f6e:	6878      	ldr	r0, [r7, #4]
 8003f70:	f7ff ffb4 	bl	8003edc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f7a:	2b40      	cmp	r3, #64	@ 0x40
 8003f7c:	d126      	bne.n	8003fcc <I2S_IRQHandler+0x92>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f003 0320 	and.w	r3, r3, #32
 8003f88:	2b20      	cmp	r3, #32
 8003f8a:	d11f      	bne.n	8003fcc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003f9a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003f9c:	2300      	movs	r3, #0
 8003f9e:	613b      	str	r3, [r7, #16]
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	613b      	str	r3, [r7, #16]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	613b      	str	r3, [r7, #16]
 8003fb0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2201      	movs	r2, #1
 8003fb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003fbe:	f043 0202 	orr.w	r2, r3, #2
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f7ff ff50 	bl	8003e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fd2:	b2db      	uxtb	r3, r3
 8003fd4:	2b03      	cmp	r3, #3
 8003fd6:	d136      	bne.n	8004046 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003fd8:	697b      	ldr	r3, [r7, #20]
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b02      	cmp	r3, #2
 8003fe0:	d109      	bne.n	8003ff6 <I2S_IRQHandler+0xbc>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fec:	2b80      	cmp	r3, #128	@ 0x80
 8003fee:	d102      	bne.n	8003ff6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f7ff ff45 	bl	8003e80 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f003 0308 	and.w	r3, r3, #8
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d122      	bne.n	8004046 <I2S_IRQHandler+0x10c>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685b      	ldr	r3, [r3, #4]
 8004006:	f003 0320 	and.w	r3, r3, #32
 800400a:	2b20      	cmp	r3, #32
 800400c:	d11b      	bne.n	8004046 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	685a      	ldr	r2, [r3, #4]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800401c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800401e:	2300      	movs	r3, #0
 8004020:	60fb      	str	r3, [r7, #12]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	60fb      	str	r3, [r7, #12]
 800402a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004038:	f043 0204 	orr.w	r2, r3, #4
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004040:	6878      	ldr	r0, [r7, #4]
 8004042:	f7ff ff13 	bl	8003e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004046:	bf00      	nop
 8004048:	3718      	adds	r7, #24
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
	...

08004050 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b088      	sub	sp, #32
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	4a92      	ldr	r2, [pc, #584]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004066:	4293      	cmp	r3, r2
 8004068:	d101      	bne.n	800406e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800406a:	4b92      	ldr	r3, [pc, #584]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800406c:	e001      	b.n	8004072 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800406e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a8b      	ldr	r2, [pc, #556]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d101      	bne.n	800408c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8004088:	4b8a      	ldr	r3, [pc, #552]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800408a:	e001      	b.n	8004090 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800408c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800409c:	d004      	beq.n	80040a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f040 8099 	bne.w	80041da <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	d107      	bne.n	80040c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d002      	beq.n	80040c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 f925 	bl	800430c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	f003 0301 	and.w	r3, r3, #1
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d107      	bne.n	80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d002      	beq.n	80040dc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f9c8 	bl	800446c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040e2:	2b40      	cmp	r3, #64	@ 0x40
 80040e4:	d13a      	bne.n	800415c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	f003 0320 	and.w	r3, r3, #32
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d035      	beq.n	800415c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4a6e      	ldr	r2, [pc, #440]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d101      	bne.n	80040fe <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80040fa:	4b6e      	ldr	r3, [pc, #440]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80040fc:	e001      	b.n	8004102 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80040fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004102:	685a      	ldr	r2, [r3, #4]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4969      	ldr	r1, [pc, #420]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800410a:	428b      	cmp	r3, r1
 800410c:	d101      	bne.n	8004112 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800410e:	4b69      	ldr	r3, [pc, #420]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004110:	e001      	b.n	8004116 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8004112:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004116:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800411a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800412a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800412c:	2300      	movs	r3, #0
 800412e:	60fb      	str	r3, [r7, #12]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	68db      	ldr	r3, [r3, #12]
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	60fb      	str	r3, [r7, #12]
 8004140:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2201      	movs	r2, #1
 8004146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800414e:	f043 0202 	orr.w	r2, r3, #2
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7ff fe88 	bl	8003e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800415c:	69fb      	ldr	r3, [r7, #28]
 800415e:	f003 0308 	and.w	r3, r3, #8
 8004162:	2b08      	cmp	r3, #8
 8004164:	f040 80c3 	bne.w	80042ee <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	f003 0320 	and.w	r3, r3, #32
 800416e:	2b00      	cmp	r3, #0
 8004170:	f000 80bd 	beq.w	80042ee <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	685a      	ldr	r2, [r3, #4]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004182:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	4a49      	ldr	r2, [pc, #292]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d101      	bne.n	8004192 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800418e:	4b49      	ldr	r3, [pc, #292]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004190:	e001      	b.n	8004196 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8004192:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004196:	685a      	ldr	r2, [r3, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4944      	ldr	r1, [pc, #272]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800419e:	428b      	cmp	r3, r1
 80041a0:	d101      	bne.n	80041a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80041a2:	4b44      	ldr	r3, [pc, #272]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80041a4:	e001      	b.n	80041aa <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80041a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80041aa:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80041ae:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80041b0:	2300      	movs	r3, #0
 80041b2:	60bb      	str	r3, [r7, #8]
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	60bb      	str	r3, [r7, #8]
 80041bc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ca:	f043 0204 	orr.w	r2, r3, #4
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041d2:	6878      	ldr	r0, [r7, #4]
 80041d4:	f7ff fe4a 	bl	8003e6c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80041d8:	e089      	b.n	80042ee <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d107      	bne.n	80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f000 f8be 	bl	8004370 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	f003 0301 	and.w	r3, r3, #1
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d107      	bne.n	800420e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004204:	2b00      	cmp	r3, #0
 8004206:	d002      	beq.n	800420e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 f8fd 	bl	8004408 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004214:	2b40      	cmp	r3, #64	@ 0x40
 8004216:	d12f      	bne.n	8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b00      	cmp	r3, #0
 8004220:	d02a      	beq.n	8004278 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	685a      	ldr	r2, [r3, #4]
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004230:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a1e      	ldr	r2, [pc, #120]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d101      	bne.n	8004240 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800423c:	4b1d      	ldr	r3, [pc, #116]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800423e:	e001      	b.n	8004244 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8004240:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	4919      	ldr	r1, [pc, #100]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800424c:	428b      	cmp	r3, r1
 800424e:	d101      	bne.n	8004254 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8004250:	4b18      	ldr	r3, [pc, #96]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004252:	e001      	b.n	8004258 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004254:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004258:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800425c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2201      	movs	r2, #1
 8004262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	f043 0202 	orr.w	r2, r3, #2
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7ff fdfa 	bl	8003e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004278:	69bb      	ldr	r3, [r7, #24]
 800427a:	f003 0308 	and.w	r3, r3, #8
 800427e:	2b08      	cmp	r3, #8
 8004280:	d136      	bne.n	80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	f003 0320 	and.w	r3, r3, #32
 8004288:	2b00      	cmp	r3, #0
 800428a:	d031      	beq.n	80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a07      	ldr	r2, [pc, #28]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d101      	bne.n	800429a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004296:	4b07      	ldr	r3, [pc, #28]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004298:	e001      	b.n	800429e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800429a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800429e:	685a      	ldr	r2, [r3, #4]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4902      	ldr	r1, [pc, #8]	@ (80042b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042a6:	428b      	cmp	r3, r1
 80042a8:	d106      	bne.n	80042b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80042aa:	4b02      	ldr	r3, [pc, #8]	@ (80042b4 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042ac:	e006      	b.n	80042bc <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80042ae:	bf00      	nop
 80042b0:	40003800 	.word	0x40003800
 80042b4:	40003400 	.word	0x40003400
 80042b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80042bc:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80042c0:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	685a      	ldr	r2, [r3, #4]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80042d0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042de:	f043 0204 	orr.w	r2, r3, #4
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f7ff fdc0 	bl	8003e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80042ec:	e000      	b.n	80042f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80042ee:	bf00      	nop
}
 80042f0:	bf00      	nop
 80042f2:	3720      	adds	r7, #32
 80042f4:	46bd      	mov	sp, r7
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004318:	1c99      	adds	r1, r3, #2
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6251      	str	r1, [r2, #36]	@ 0x24
 800431e:	881a      	ldrh	r2, [r3, #0]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432a:	b29b      	uxth	r3, r3
 800432c:	3b01      	subs	r3, #1
 800432e:	b29a      	uxth	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004338:	b29b      	uxth	r3, r3
 800433a:	2b00      	cmp	r3, #0
 800433c:	d113      	bne.n	8004366 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	685a      	ldr	r2, [r3, #4]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800434c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004352:	b29b      	uxth	r3, r3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d106      	bne.n	8004366 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f7ff ffc9 	bl	80042f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004366:	bf00      	nop
 8004368:	3708      	adds	r7, #8
 800436a:	46bd      	mov	sp, r7
 800436c:	bd80      	pop	{r7, pc}
	...

08004370 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b082      	sub	sp, #8
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437c:	1c99      	adds	r1, r3, #2
 800437e:	687a      	ldr	r2, [r7, #4]
 8004380:	6251      	str	r1, [r2, #36]	@ 0x24
 8004382:	8819      	ldrh	r1, [r3, #0]
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a1d      	ldr	r2, [pc, #116]	@ (8004400 <I2SEx_TxISR_I2SExt+0x90>)
 800438a:	4293      	cmp	r3, r2
 800438c:	d101      	bne.n	8004392 <I2SEx_TxISR_I2SExt+0x22>
 800438e:	4b1d      	ldr	r3, [pc, #116]	@ (8004404 <I2SEx_TxISR_I2SExt+0x94>)
 8004390:	e001      	b.n	8004396 <I2SEx_TxISR_I2SExt+0x26>
 8004392:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004396:	460a      	mov	r2, r1
 8004398:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800439e:	b29b      	uxth	r3, r3
 80043a0:	3b01      	subs	r3, #1
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d121      	bne.n	80043f6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a12      	ldr	r2, [pc, #72]	@ (8004400 <I2SEx_TxISR_I2SExt+0x90>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d101      	bne.n	80043c0 <I2SEx_TxISR_I2SExt+0x50>
 80043bc:	4b11      	ldr	r3, [pc, #68]	@ (8004404 <I2SEx_TxISR_I2SExt+0x94>)
 80043be:	e001      	b.n	80043c4 <I2SEx_TxISR_I2SExt+0x54>
 80043c0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043c4:	685a      	ldr	r2, [r3, #4]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	490d      	ldr	r1, [pc, #52]	@ (8004400 <I2SEx_TxISR_I2SExt+0x90>)
 80043cc:	428b      	cmp	r3, r1
 80043ce:	d101      	bne.n	80043d4 <I2SEx_TxISR_I2SExt+0x64>
 80043d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004404 <I2SEx_TxISR_I2SExt+0x94>)
 80043d2:	e001      	b.n	80043d8 <I2SEx_TxISR_I2SExt+0x68>
 80043d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80043d8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80043dc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d106      	bne.n	80043f6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f7ff ff81 	bl	80042f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80043f6:	bf00      	nop
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	40003800 	.word	0x40003800
 8004404:	40003400 	.word	0x40003400

08004408 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b082      	sub	sp, #8
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68d8      	ldr	r0, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441a:	1c99      	adds	r1, r3, #2
 800441c:	687a      	ldr	r2, [r7, #4]
 800441e:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004420:	b282      	uxth	r2, r0
 8004422:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004428:	b29b      	uxth	r3, r3
 800442a:	3b01      	subs	r3, #1
 800442c:	b29a      	uxth	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8004436:	b29b      	uxth	r3, r3
 8004438:	2b00      	cmp	r3, #0
 800443a:	d113      	bne.n	8004464 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800444a:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004450:	b29b      	uxth	r3, r3
 8004452:	2b00      	cmp	r3, #0
 8004454:	d106      	bne.n	8004464 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f7ff ff4a 	bl	80042f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004464:	bf00      	nop
 8004466:	3708      	adds	r7, #8
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b082      	sub	sp, #8
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a20      	ldr	r2, [pc, #128]	@ (80044fc <I2SEx_RxISR_I2SExt+0x90>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d101      	bne.n	8004482 <I2SEx_RxISR_I2SExt+0x16>
 800447e:	4b20      	ldr	r3, [pc, #128]	@ (8004500 <I2SEx_RxISR_I2SExt+0x94>)
 8004480:	e001      	b.n	8004486 <I2SEx_RxISR_I2SExt+0x1a>
 8004482:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004486:	68d8      	ldr	r0, [r3, #12]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800448c:	1c99      	adds	r1, r3, #2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8004492:	b282      	uxth	r2, r0
 8004494:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800449a:	b29b      	uxth	r3, r3
 800449c:	3b01      	subs	r3, #1
 800449e:	b29a      	uxth	r2, r3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d121      	bne.n	80044f2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a12      	ldr	r2, [pc, #72]	@ (80044fc <I2SEx_RxISR_I2SExt+0x90>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d101      	bne.n	80044bc <I2SEx_RxISR_I2SExt+0x50>
 80044b8:	4b11      	ldr	r3, [pc, #68]	@ (8004500 <I2SEx_RxISR_I2SExt+0x94>)
 80044ba:	e001      	b.n	80044c0 <I2SEx_RxISR_I2SExt+0x54>
 80044bc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	490d      	ldr	r1, [pc, #52]	@ (80044fc <I2SEx_RxISR_I2SExt+0x90>)
 80044c8:	428b      	cmp	r3, r1
 80044ca:	d101      	bne.n	80044d0 <I2SEx_RxISR_I2SExt+0x64>
 80044cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004500 <I2SEx_RxISR_I2SExt+0x94>)
 80044ce:	e001      	b.n	80044d4 <I2SEx_RxISR_I2SExt+0x68>
 80044d0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80044d4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80044d8:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044de:	b29b      	uxth	r3, r3
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d106      	bne.n	80044f2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2201      	movs	r2, #1
 80044e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f7ff ff03 	bl	80042f8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80044f2:	bf00      	nop
 80044f4:	3708      	adds	r7, #8
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	40003800 	.word	0x40003800
 8004500:	40003400 	.word	0x40003400

08004504 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e267      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d075      	beq.n	800460e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004522:	4b88      	ldr	r3, [pc, #544]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f003 030c 	and.w	r3, r3, #12
 800452a:	2b04      	cmp	r3, #4
 800452c:	d00c      	beq.n	8004548 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800452e:	4b85      	ldr	r3, [pc, #532]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004530:	689b      	ldr	r3, [r3, #8]
 8004532:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004536:	2b08      	cmp	r3, #8
 8004538:	d112      	bne.n	8004560 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800453a:	4b82      	ldr	r3, [pc, #520]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004542:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004546:	d10b      	bne.n	8004560 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004548:	4b7e      	ldr	r3, [pc, #504]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004550:	2b00      	cmp	r3, #0
 8004552:	d05b      	beq.n	800460c <HAL_RCC_OscConfig+0x108>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d157      	bne.n	800460c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e242      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004568:	d106      	bne.n	8004578 <HAL_RCC_OscConfig+0x74>
 800456a:	4b76      	ldr	r3, [pc, #472]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a75      	ldr	r2, [pc, #468]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004574:	6013      	str	r3, [r2, #0]
 8004576:	e01d      	b.n	80045b4 <HAL_RCC_OscConfig+0xb0>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004580:	d10c      	bne.n	800459c <HAL_RCC_OscConfig+0x98>
 8004582:	4b70      	ldr	r3, [pc, #448]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4a6f      	ldr	r2, [pc, #444]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004588:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800458c:	6013      	str	r3, [r2, #0]
 800458e:	4b6d      	ldr	r3, [pc, #436]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4a6c      	ldr	r2, [pc, #432]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004594:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004598:	6013      	str	r3, [r2, #0]
 800459a:	e00b      	b.n	80045b4 <HAL_RCC_OscConfig+0xb0>
 800459c:	4b69      	ldr	r3, [pc, #420]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a68      	ldr	r2, [pc, #416]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 80045a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045a6:	6013      	str	r3, [r2, #0]
 80045a8:	4b66      	ldr	r3, [pc, #408]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	4a65      	ldr	r2, [pc, #404]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 80045ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d013      	beq.n	80045e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045bc:	f7fc fce6 	bl	8000f8c <HAL_GetTick>
 80045c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045c2:	e008      	b.n	80045d6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045c4:	f7fc fce2 	bl	8000f8c <HAL_GetTick>
 80045c8:	4602      	mov	r2, r0
 80045ca:	693b      	ldr	r3, [r7, #16]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	2b64      	cmp	r3, #100	@ 0x64
 80045d0:	d901      	bls.n	80045d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80045d2:	2303      	movs	r3, #3
 80045d4:	e207      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045d6:	4b5b      	ldr	r3, [pc, #364]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d0f0      	beq.n	80045c4 <HAL_RCC_OscConfig+0xc0>
 80045e2:	e014      	b.n	800460e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045e4:	f7fc fcd2 	bl	8000f8c <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045ec:	f7fc fcce 	bl	8000f8c <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b64      	cmp	r3, #100	@ 0x64
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e1f3      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045fe:	4b51      	ldr	r3, [pc, #324]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0xe8>
 800460a:	e000      	b.n	800460e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800460c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d063      	beq.n	80046e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800461a:	4b4a      	ldr	r3, [pc, #296]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 800461c:	689b      	ldr	r3, [r3, #8]
 800461e:	f003 030c 	and.w	r3, r3, #12
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00b      	beq.n	800463e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004626:	4b47      	ldr	r3, [pc, #284]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004628:	689b      	ldr	r3, [r3, #8]
 800462a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800462e:	2b08      	cmp	r3, #8
 8004630:	d11c      	bne.n	800466c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004632:	4b44      	ldr	r3, [pc, #272]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d116      	bne.n	800466c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800463e:	4b41      	ldr	r3, [pc, #260]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d005      	beq.n	8004656 <HAL_RCC_OscConfig+0x152>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d001      	beq.n	8004656 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e1c7      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004656:	4b3b      	ldr	r3, [pc, #236]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	00db      	lsls	r3, r3, #3
 8004664:	4937      	ldr	r1, [pc, #220]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004666:	4313      	orrs	r3, r2
 8004668:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800466a:	e03a      	b.n	80046e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	68db      	ldr	r3, [r3, #12]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d020      	beq.n	80046b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004674:	4b34      	ldr	r3, [pc, #208]	@ (8004748 <HAL_RCC_OscConfig+0x244>)
 8004676:	2201      	movs	r2, #1
 8004678:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800467a:	f7fc fc87 	bl	8000f8c <HAL_GetTick>
 800467e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004680:	e008      	b.n	8004694 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004682:	f7fc fc83 	bl	8000f8c <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b02      	cmp	r3, #2
 800468e:	d901      	bls.n	8004694 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e1a8      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004694:	4b2b      	ldr	r3, [pc, #172]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f003 0302 	and.w	r3, r3, #2
 800469c:	2b00      	cmp	r3, #0
 800469e:	d0f0      	beq.n	8004682 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046a0:	4b28      	ldr	r3, [pc, #160]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	00db      	lsls	r3, r3, #3
 80046ae:	4925      	ldr	r1, [pc, #148]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 80046b0:	4313      	orrs	r3, r2
 80046b2:	600b      	str	r3, [r1, #0]
 80046b4:	e015      	b.n	80046e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046b6:	4b24      	ldr	r3, [pc, #144]	@ (8004748 <HAL_RCC_OscConfig+0x244>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046bc:	f7fc fc66 	bl	8000f8c <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046c4:	f7fc fc62 	bl	8000f8c <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e187      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 0302 	and.w	r3, r3, #2
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1f0      	bne.n	80046c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f003 0308 	and.w	r3, r3, #8
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d036      	beq.n	800475c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	695b      	ldr	r3, [r3, #20]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d016      	beq.n	8004724 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046f6:	4b15      	ldr	r3, [pc, #84]	@ (800474c <HAL_RCC_OscConfig+0x248>)
 80046f8:	2201      	movs	r2, #1
 80046fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046fc:	f7fc fc46 	bl	8000f8c <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004704:	f7fc fc42 	bl	8000f8c <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e167      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004716:	4b0b      	ldr	r3, [pc, #44]	@ (8004744 <HAL_RCC_OscConfig+0x240>)
 8004718:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0f0      	beq.n	8004704 <HAL_RCC_OscConfig+0x200>
 8004722:	e01b      	b.n	800475c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004724:	4b09      	ldr	r3, [pc, #36]	@ (800474c <HAL_RCC_OscConfig+0x248>)
 8004726:	2200      	movs	r2, #0
 8004728:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800472a:	f7fc fc2f 	bl	8000f8c <HAL_GetTick>
 800472e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004730:	e00e      	b.n	8004750 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004732:	f7fc fc2b 	bl	8000f8c <HAL_GetTick>
 8004736:	4602      	mov	r2, r0
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	2b02      	cmp	r3, #2
 800473e:	d907      	bls.n	8004750 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004740:	2303      	movs	r3, #3
 8004742:	e150      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
 8004744:	40023800 	.word	0x40023800
 8004748:	42470000 	.word	0x42470000
 800474c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004750:	4b88      	ldr	r3, [pc, #544]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004752:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004754:	f003 0302 	and.w	r3, r3, #2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d1ea      	bne.n	8004732 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f003 0304 	and.w	r3, r3, #4
 8004764:	2b00      	cmp	r3, #0
 8004766:	f000 8097 	beq.w	8004898 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800476a:	2300      	movs	r3, #0
 800476c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800476e:	4b81      	ldr	r3, [pc, #516]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004776:	2b00      	cmp	r3, #0
 8004778:	d10f      	bne.n	800479a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800477a:	2300      	movs	r3, #0
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	4b7d      	ldr	r3, [pc, #500]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004782:	4a7c      	ldr	r2, [pc, #496]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004784:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004788:	6413      	str	r3, [r2, #64]	@ 0x40
 800478a:	4b7a      	ldr	r3, [pc, #488]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 800478c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800478e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004792:	60bb      	str	r3, [r7, #8]
 8004794:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004796:	2301      	movs	r3, #1
 8004798:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800479a:	4b77      	ldr	r3, [pc, #476]	@ (8004978 <HAL_RCC_OscConfig+0x474>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d118      	bne.n	80047d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047a6:	4b74      	ldr	r3, [pc, #464]	@ (8004978 <HAL_RCC_OscConfig+0x474>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4a73      	ldr	r2, [pc, #460]	@ (8004978 <HAL_RCC_OscConfig+0x474>)
 80047ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047b2:	f7fc fbeb 	bl	8000f8c <HAL_GetTick>
 80047b6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b8:	e008      	b.n	80047cc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047ba:	f7fc fbe7 	bl	8000f8c <HAL_GetTick>
 80047be:	4602      	mov	r2, r0
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	1ad3      	subs	r3, r2, r3
 80047c4:	2b02      	cmp	r3, #2
 80047c6:	d901      	bls.n	80047cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80047c8:	2303      	movs	r3, #3
 80047ca:	e10c      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047cc:	4b6a      	ldr	r3, [pc, #424]	@ (8004978 <HAL_RCC_OscConfig+0x474>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d0f0      	beq.n	80047ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d106      	bne.n	80047ee <HAL_RCC_OscConfig+0x2ea>
 80047e0:	4b64      	ldr	r3, [pc, #400]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 80047e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e4:	4a63      	ldr	r2, [pc, #396]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 80047e6:	f043 0301 	orr.w	r3, r3, #1
 80047ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80047ec:	e01c      	b.n	8004828 <HAL_RCC_OscConfig+0x324>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	689b      	ldr	r3, [r3, #8]
 80047f2:	2b05      	cmp	r3, #5
 80047f4:	d10c      	bne.n	8004810 <HAL_RCC_OscConfig+0x30c>
 80047f6:	4b5f      	ldr	r3, [pc, #380]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 80047f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047fa:	4a5e      	ldr	r2, [pc, #376]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 80047fc:	f043 0304 	orr.w	r3, r3, #4
 8004800:	6713      	str	r3, [r2, #112]	@ 0x70
 8004802:	4b5c      	ldr	r3, [pc, #368]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004804:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004806:	4a5b      	ldr	r2, [pc, #364]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004808:	f043 0301 	orr.w	r3, r3, #1
 800480c:	6713      	str	r3, [r2, #112]	@ 0x70
 800480e:	e00b      	b.n	8004828 <HAL_RCC_OscConfig+0x324>
 8004810:	4b58      	ldr	r3, [pc, #352]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004814:	4a57      	ldr	r2, [pc, #348]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004816:	f023 0301 	bic.w	r3, r3, #1
 800481a:	6713      	str	r3, [r2, #112]	@ 0x70
 800481c:	4b55      	ldr	r3, [pc, #340]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 800481e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004820:	4a54      	ldr	r2, [pc, #336]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004822:	f023 0304 	bic.w	r3, r3, #4
 8004826:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d015      	beq.n	800485c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004830:	f7fc fbac 	bl	8000f8c <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004836:	e00a      	b.n	800484e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004838:	f7fc fba8 	bl	8000f8c <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004846:	4293      	cmp	r3, r2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e0cb      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800484e:	4b49      	ldr	r3, [pc, #292]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004850:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004852:	f003 0302 	and.w	r3, r3, #2
 8004856:	2b00      	cmp	r3, #0
 8004858:	d0ee      	beq.n	8004838 <HAL_RCC_OscConfig+0x334>
 800485a:	e014      	b.n	8004886 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800485c:	f7fc fb96 	bl	8000f8c <HAL_GetTick>
 8004860:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004862:	e00a      	b.n	800487a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004864:	f7fc fb92 	bl	8000f8c <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004872:	4293      	cmp	r3, r2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e0b5      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800487a:	4b3e      	ldr	r3, [pc, #248]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 800487c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d1ee      	bne.n	8004864 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004886:	7dfb      	ldrb	r3, [r7, #23]
 8004888:	2b01      	cmp	r3, #1
 800488a:	d105      	bne.n	8004898 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800488c:	4b39      	ldr	r3, [pc, #228]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 800488e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004890:	4a38      	ldr	r2, [pc, #224]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004892:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004896:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 80a1 	beq.w	80049e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80048a2:	4b34      	ldr	r3, [pc, #208]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	f003 030c 	and.w	r3, r3, #12
 80048aa:	2b08      	cmp	r3, #8
 80048ac:	d05c      	beq.n	8004968 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	699b      	ldr	r3, [r3, #24]
 80048b2:	2b02      	cmp	r3, #2
 80048b4:	d141      	bne.n	800493a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b6:	4b31      	ldr	r3, [pc, #196]	@ (800497c <HAL_RCC_OscConfig+0x478>)
 80048b8:	2200      	movs	r2, #0
 80048ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048bc:	f7fc fb66 	bl	8000f8c <HAL_GetTick>
 80048c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048c2:	e008      	b.n	80048d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048c4:	f7fc fb62 	bl	8000f8c <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d901      	bls.n	80048d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	e087      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d6:	4b27      	ldr	r3, [pc, #156]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d1f0      	bne.n	80048c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	69da      	ldr	r2, [r3, #28]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6a1b      	ldr	r3, [r3, #32]
 80048ea:	431a      	orrs	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f0:	019b      	lsls	r3, r3, #6
 80048f2:	431a      	orrs	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048f8:	085b      	lsrs	r3, r3, #1
 80048fa:	3b01      	subs	r3, #1
 80048fc:	041b      	lsls	r3, r3, #16
 80048fe:	431a      	orrs	r2, r3
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004904:	061b      	lsls	r3, r3, #24
 8004906:	491b      	ldr	r1, [pc, #108]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 8004908:	4313      	orrs	r3, r2
 800490a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800490c:	4b1b      	ldr	r3, [pc, #108]	@ (800497c <HAL_RCC_OscConfig+0x478>)
 800490e:	2201      	movs	r2, #1
 8004910:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004912:	f7fc fb3b 	bl	8000f8c <HAL_GetTick>
 8004916:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004918:	e008      	b.n	800492c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800491a:	f7fc fb37 	bl	8000f8c <HAL_GetTick>
 800491e:	4602      	mov	r2, r0
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e05c      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800492c:	4b11      	ldr	r3, [pc, #68]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004934:	2b00      	cmp	r3, #0
 8004936:	d0f0      	beq.n	800491a <HAL_RCC_OscConfig+0x416>
 8004938:	e054      	b.n	80049e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800493a:	4b10      	ldr	r3, [pc, #64]	@ (800497c <HAL_RCC_OscConfig+0x478>)
 800493c:	2200      	movs	r2, #0
 800493e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004940:	f7fc fb24 	bl	8000f8c <HAL_GetTick>
 8004944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004946:	e008      	b.n	800495a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004948:	f7fc fb20 	bl	8000f8c <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	2b02      	cmp	r3, #2
 8004954:	d901      	bls.n	800495a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004956:	2303      	movs	r3, #3
 8004958:	e045      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800495a:	4b06      	ldr	r3, [pc, #24]	@ (8004974 <HAL_RCC_OscConfig+0x470>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1f0      	bne.n	8004948 <HAL_RCC_OscConfig+0x444>
 8004966:	e03d      	b.n	80049e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	699b      	ldr	r3, [r3, #24]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d107      	bne.n	8004980 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	e038      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
 8004974:	40023800 	.word	0x40023800
 8004978:	40007000 	.word	0x40007000
 800497c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004980:	4b1b      	ldr	r3, [pc, #108]	@ (80049f0 <HAL_RCC_OscConfig+0x4ec>)
 8004982:	685b      	ldr	r3, [r3, #4]
 8004984:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d028      	beq.n	80049e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004998:	429a      	cmp	r2, r3
 800499a:	d121      	bne.n	80049e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d11a      	bne.n	80049e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80049b0:	4013      	ands	r3, r2
 80049b2:	687a      	ldr	r2, [r7, #4]
 80049b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80049b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d111      	bne.n	80049e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c6:	085b      	lsrs	r3, r3, #1
 80049c8:	3b01      	subs	r3, #1
 80049ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d107      	bne.n	80049e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049dc:	429a      	cmp	r2, r3
 80049de:	d001      	beq.n	80049e4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80049e0:	2301      	movs	r3, #1
 80049e2:	e000      	b.n	80049e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3718      	adds	r7, #24
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}
 80049ee:	bf00      	nop
 80049f0:	40023800 	.word	0x40023800

080049f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d101      	bne.n	8004a08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e0cc      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004a08:	4b68      	ldr	r3, [pc, #416]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0307 	and.w	r3, r3, #7
 8004a10:	683a      	ldr	r2, [r7, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d90c      	bls.n	8004a30 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a16:	4b65      	ldr	r3, [pc, #404]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a1e:	4b63      	ldr	r3, [pc, #396]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0307 	and.w	r3, r3, #7
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e0b8      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0302 	and.w	r3, r3, #2
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d020      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0304 	and.w	r3, r3, #4
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d005      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004a48:	4b59      	ldr	r3, [pc, #356]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	689b      	ldr	r3, [r3, #8]
 8004a4c:	4a58      	ldr	r2, [pc, #352]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004a52:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0308 	and.w	r3, r3, #8
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d005      	beq.n	8004a6c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a60:	4b53      	ldr	r3, [pc, #332]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	4a52      	ldr	r2, [pc, #328]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a66:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004a6a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a6c:	4b50      	ldr	r3, [pc, #320]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	494d      	ldr	r1, [pc, #308]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0301 	and.w	r3, r3, #1
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d044      	beq.n	8004b14 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d107      	bne.n	8004aa2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a92:	4b47      	ldr	r3, [pc, #284]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d119      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e07f      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d003      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004aae:	2b03      	cmp	r3, #3
 8004ab0:	d107      	bne.n	8004ac2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ab2:	4b3f      	ldr	r3, [pc, #252]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d109      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004abe:	2301      	movs	r3, #1
 8004ac0:	e06f      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004ac2:	4b3b      	ldr	r3, [pc, #236]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e067      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ad2:	4b37      	ldr	r3, [pc, #220]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ad4:	689b      	ldr	r3, [r3, #8]
 8004ad6:	f023 0203 	bic.w	r2, r3, #3
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	685b      	ldr	r3, [r3, #4]
 8004ade:	4934      	ldr	r1, [pc, #208]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004ae4:	f7fc fa52 	bl	8000f8c <HAL_GetTick>
 8004ae8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aea:	e00a      	b.n	8004b02 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004aec:	f7fc fa4e 	bl	8000f8c <HAL_GetTick>
 8004af0:	4602      	mov	r2, r0
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004afa:	4293      	cmp	r3, r2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e04f      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b02:	4b2b      	ldr	r3, [pc, #172]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	f003 020c 	and.w	r2, r3, #12
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d1eb      	bne.n	8004aec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004b14:	4b25      	ldr	r3, [pc, #148]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0307 	and.w	r3, r3, #7
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d20c      	bcs.n	8004b3c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b22:	4b22      	ldr	r3, [pc, #136]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	b2d2      	uxtb	r2, r2
 8004b28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b2a:	4b20      	ldr	r3, [pc, #128]	@ (8004bac <HAL_RCC_ClockConfig+0x1b8>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0307 	and.w	r3, r3, #7
 8004b32:	683a      	ldr	r2, [r7, #0]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d001      	beq.n	8004b3c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e032      	b.n	8004ba2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0304 	and.w	r3, r3, #4
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d008      	beq.n	8004b5a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b48:	4b19      	ldr	r3, [pc, #100]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	68db      	ldr	r3, [r3, #12]
 8004b54:	4916      	ldr	r1, [pc, #88]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b56:	4313      	orrs	r3, r2
 8004b58:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f003 0308 	and.w	r3, r3, #8
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d009      	beq.n	8004b7a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004b66:	4b12      	ldr	r3, [pc, #72]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b68:	689b      	ldr	r3, [r3, #8]
 8004b6a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	00db      	lsls	r3, r3, #3
 8004b74:	490e      	ldr	r1, [pc, #56]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b76:	4313      	orrs	r3, r2
 8004b78:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b7a:	f000 f821 	bl	8004bc0 <HAL_RCC_GetSysClockFreq>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	091b      	lsrs	r3, r3, #4
 8004b86:	f003 030f 	and.w	r3, r3, #15
 8004b8a:	490a      	ldr	r1, [pc, #40]	@ (8004bb4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b8c:	5ccb      	ldrb	r3, [r1, r3]
 8004b8e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b92:	4a09      	ldr	r2, [pc, #36]	@ (8004bb8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b94:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004b96:	4b09      	ldr	r3, [pc, #36]	@ (8004bbc <HAL_RCC_ClockConfig+0x1c8>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f7fc f9b2 	bl	8000f04 <HAL_InitTick>

  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3710      	adds	r7, #16
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	40023c00 	.word	0x40023c00
 8004bb0:	40023800 	.word	0x40023800
 8004bb4:	08009f34 	.word	0x08009f34
 8004bb8:	20000000 	.word	0x20000000
 8004bbc:	20000004 	.word	0x20000004

08004bc0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004bc4:	b094      	sub	sp, #80	@ 0x50
 8004bc6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004bcc:	2300      	movs	r3, #0
 8004bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004bd8:	4b79      	ldr	r3, [pc, #484]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	f003 030c 	and.w	r3, r3, #12
 8004be0:	2b08      	cmp	r3, #8
 8004be2:	d00d      	beq.n	8004c00 <HAL_RCC_GetSysClockFreq+0x40>
 8004be4:	2b08      	cmp	r3, #8
 8004be6:	f200 80e1 	bhi.w	8004dac <HAL_RCC_GetSysClockFreq+0x1ec>
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d002      	beq.n	8004bf4 <HAL_RCC_GetSysClockFreq+0x34>
 8004bee:	2b04      	cmp	r3, #4
 8004bf0:	d003      	beq.n	8004bfa <HAL_RCC_GetSysClockFreq+0x3a>
 8004bf2:	e0db      	b.n	8004dac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004bf4:	4b73      	ldr	r3, [pc, #460]	@ (8004dc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bf8:	e0db      	b.n	8004db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004bfa:	4b73      	ldr	r3, [pc, #460]	@ (8004dc8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004bfc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bfe:	e0d8      	b.n	8004db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004c00:	4b6f      	ldr	r3, [pc, #444]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c08:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d063      	beq.n	8004cde <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004c16:	4b6a      	ldr	r3, [pc, #424]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	099b      	lsrs	r3, r3, #6
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c28:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004c32:	4622      	mov	r2, r4
 8004c34:	462b      	mov	r3, r5
 8004c36:	f04f 0000 	mov.w	r0, #0
 8004c3a:	f04f 0100 	mov.w	r1, #0
 8004c3e:	0159      	lsls	r1, r3, #5
 8004c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004c44:	0150      	lsls	r0, r2, #5
 8004c46:	4602      	mov	r2, r0
 8004c48:	460b      	mov	r3, r1
 8004c4a:	4621      	mov	r1, r4
 8004c4c:	1a51      	subs	r1, r2, r1
 8004c4e:	6139      	str	r1, [r7, #16]
 8004c50:	4629      	mov	r1, r5
 8004c52:	eb63 0301 	sbc.w	r3, r3, r1
 8004c56:	617b      	str	r3, [r7, #20]
 8004c58:	f04f 0200 	mov.w	r2, #0
 8004c5c:	f04f 0300 	mov.w	r3, #0
 8004c60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c64:	4659      	mov	r1, fp
 8004c66:	018b      	lsls	r3, r1, #6
 8004c68:	4651      	mov	r1, sl
 8004c6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004c6e:	4651      	mov	r1, sl
 8004c70:	018a      	lsls	r2, r1, #6
 8004c72:	4651      	mov	r1, sl
 8004c74:	ebb2 0801 	subs.w	r8, r2, r1
 8004c78:	4659      	mov	r1, fp
 8004c7a:	eb63 0901 	sbc.w	r9, r3, r1
 8004c7e:	f04f 0200 	mov.w	r2, #0
 8004c82:	f04f 0300 	mov.w	r3, #0
 8004c86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c92:	4690      	mov	r8, r2
 8004c94:	4699      	mov	r9, r3
 8004c96:	4623      	mov	r3, r4
 8004c98:	eb18 0303 	adds.w	r3, r8, r3
 8004c9c:	60bb      	str	r3, [r7, #8]
 8004c9e:	462b      	mov	r3, r5
 8004ca0:	eb49 0303 	adc.w	r3, r9, r3
 8004ca4:	60fb      	str	r3, [r7, #12]
 8004ca6:	f04f 0200 	mov.w	r2, #0
 8004caa:	f04f 0300 	mov.w	r3, #0
 8004cae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004cb2:	4629      	mov	r1, r5
 8004cb4:	024b      	lsls	r3, r1, #9
 8004cb6:	4621      	mov	r1, r4
 8004cb8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004cbc:	4621      	mov	r1, r4
 8004cbe:	024a      	lsls	r2, r1, #9
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	4619      	mov	r1, r3
 8004cc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004cca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ccc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004cd0:	f7fb fa7a 	bl	80001c8 <__aeabi_uldivmod>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	4613      	mov	r3, r2
 8004cda:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cdc:	e058      	b.n	8004d90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cde:	4b38      	ldr	r3, [pc, #224]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	099b      	lsrs	r3, r3, #6
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	4611      	mov	r1, r2
 8004cea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004cee:	623b      	str	r3, [r7, #32]
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cf4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004cf8:	4642      	mov	r2, r8
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	f04f 0000 	mov.w	r0, #0
 8004d00:	f04f 0100 	mov.w	r1, #0
 8004d04:	0159      	lsls	r1, r3, #5
 8004d06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d0a:	0150      	lsls	r0, r2, #5
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	460b      	mov	r3, r1
 8004d10:	4641      	mov	r1, r8
 8004d12:	ebb2 0a01 	subs.w	sl, r2, r1
 8004d16:	4649      	mov	r1, r9
 8004d18:	eb63 0b01 	sbc.w	fp, r3, r1
 8004d1c:	f04f 0200 	mov.w	r2, #0
 8004d20:	f04f 0300 	mov.w	r3, #0
 8004d24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004d28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004d2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004d30:	ebb2 040a 	subs.w	r4, r2, sl
 8004d34:	eb63 050b 	sbc.w	r5, r3, fp
 8004d38:	f04f 0200 	mov.w	r2, #0
 8004d3c:	f04f 0300 	mov.w	r3, #0
 8004d40:	00eb      	lsls	r3, r5, #3
 8004d42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d46:	00e2      	lsls	r2, r4, #3
 8004d48:	4614      	mov	r4, r2
 8004d4a:	461d      	mov	r5, r3
 8004d4c:	4643      	mov	r3, r8
 8004d4e:	18e3      	adds	r3, r4, r3
 8004d50:	603b      	str	r3, [r7, #0]
 8004d52:	464b      	mov	r3, r9
 8004d54:	eb45 0303 	adc.w	r3, r5, r3
 8004d58:	607b      	str	r3, [r7, #4]
 8004d5a:	f04f 0200 	mov.w	r2, #0
 8004d5e:	f04f 0300 	mov.w	r3, #0
 8004d62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d66:	4629      	mov	r1, r5
 8004d68:	028b      	lsls	r3, r1, #10
 8004d6a:	4621      	mov	r1, r4
 8004d6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004d70:	4621      	mov	r1, r4
 8004d72:	028a      	lsls	r2, r1, #10
 8004d74:	4610      	mov	r0, r2
 8004d76:	4619      	mov	r1, r3
 8004d78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	61bb      	str	r3, [r7, #24]
 8004d7e:	61fa      	str	r2, [r7, #28]
 8004d80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d84:	f7fb fa20 	bl	80001c8 <__aeabi_uldivmod>
 8004d88:	4602      	mov	r2, r0
 8004d8a:	460b      	mov	r3, r1
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004d90:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	0c1b      	lsrs	r3, r3, #16
 8004d96:	f003 0303 	and.w	r3, r3, #3
 8004d9a:	3301      	adds	r3, #1
 8004d9c:	005b      	lsls	r3, r3, #1
 8004d9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004da0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004da2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004da8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004daa:	e002      	b.n	8004db2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004dac:	4b05      	ldr	r3, [pc, #20]	@ (8004dc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004dae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004db0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004db2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004db4:	4618      	mov	r0, r3
 8004db6:	3750      	adds	r7, #80	@ 0x50
 8004db8:	46bd      	mov	sp, r7
 8004dba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dbe:	bf00      	nop
 8004dc0:	40023800 	.word	0x40023800
 8004dc4:	00f42400 	.word	0x00f42400
 8004dc8:	007a1200 	.word	0x007a1200

08004dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004dd0:	4b03      	ldr	r3, [pc, #12]	@ (8004de0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	20000000 	.word	0x20000000

08004de4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004de8:	f7ff fff0 	bl	8004dcc <HAL_RCC_GetHCLKFreq>
 8004dec:	4602      	mov	r2, r0
 8004dee:	4b05      	ldr	r3, [pc, #20]	@ (8004e04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	0a9b      	lsrs	r3, r3, #10
 8004df4:	f003 0307 	and.w	r3, r3, #7
 8004df8:	4903      	ldr	r1, [pc, #12]	@ (8004e08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dfa:	5ccb      	ldrb	r3, [r1, r3]
 8004dfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	40023800 	.word	0x40023800
 8004e08:	08009f44 	.word	0x08009f44

08004e0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e10:	f7ff ffdc 	bl	8004dcc <HAL_RCC_GetHCLKFreq>
 8004e14:	4602      	mov	r2, r0
 8004e16:	4b05      	ldr	r3, [pc, #20]	@ (8004e2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e18:	689b      	ldr	r3, [r3, #8]
 8004e1a:	0b5b      	lsrs	r3, r3, #13
 8004e1c:	f003 0307 	and.w	r3, r3, #7
 8004e20:	4903      	ldr	r1, [pc, #12]	@ (8004e30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e22:	5ccb      	ldrb	r3, [r1, r3]
 8004e24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	40023800 	.word	0x40023800
 8004e30:	08009f44 	.word	0x08009f44

08004e34 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004e40:	2300      	movs	r3, #0
 8004e42:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f003 0301 	and.w	r3, r3, #1
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d105      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d035      	beq.n	8004ec8 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004e5c:	4b62      	ldr	r3, [pc, #392]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e5e:	2200      	movs	r2, #0
 8004e60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e62:	f7fc f893 	bl	8000f8c <HAL_GetTick>
 8004e66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e68:	e008      	b.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e6a:	f7fc f88f 	bl	8000f8c <HAL_GetTick>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	1ad3      	subs	r3, r2, r3
 8004e74:	2b02      	cmp	r3, #2
 8004e76:	d901      	bls.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e0b0      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004e7c:	4b5b      	ldr	r3, [pc, #364]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d1f0      	bne.n	8004e6a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	685b      	ldr	r3, [r3, #4]
 8004e8c:	019a      	lsls	r2, r3, #6
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	071b      	lsls	r3, r3, #28
 8004e94:	4955      	ldr	r1, [pc, #340]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004e9c:	4b52      	ldr	r3, [pc, #328]	@ (8004fe8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004ea2:	f7fc f873 	bl	8000f8c <HAL_GetTick>
 8004ea6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ea8:	e008      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004eaa:	f7fc f86f 	bl	8000f8c <HAL_GetTick>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	1ad3      	subs	r3, r2, r3
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d901      	bls.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004eb8:	2303      	movs	r3, #3
 8004eba:	e090      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004ebc:	4b4b      	ldr	r3, [pc, #300]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d0f0      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 0302 	and.w	r3, r3, #2
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 8083 	beq.w	8004fdc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	60fb      	str	r3, [r7, #12]
 8004eda:	4b44      	ldr	r3, [pc, #272]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004edc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ede:	4a43      	ldr	r2, [pc, #268]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ee0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ee4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004ee6:	4b41      	ldr	r3, [pc, #260]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004eee:	60fb      	str	r3, [r7, #12]
 8004ef0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004ef2:	4b3f      	ldr	r3, [pc, #252]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a3e      	ldr	r2, [pc, #248]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004efc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004efe:	f7fc f845 	bl	8000f8c <HAL_GetTick>
 8004f02:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f04:	e008      	b.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f06:	f7fc f841 	bl	8000f8c <HAL_GetTick>
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	1ad3      	subs	r3, r2, r3
 8004f10:	2b02      	cmp	r3, #2
 8004f12:	d901      	bls.n	8004f18 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004f14:	2303      	movs	r3, #3
 8004f16:	e062      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f18:	4b35      	ldr	r3, [pc, #212]	@ (8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d0f0      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f24:	4b31      	ldr	r3, [pc, #196]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f2c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004f2e:	693b      	ldr	r3, [r7, #16]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d02f      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f3c:	693a      	ldr	r2, [r7, #16]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d028      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004f42:	4b2a      	ldr	r3, [pc, #168]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f4a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004f4c:	4b29      	ldr	r3, [pc, #164]	@ (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f4e:	2201      	movs	r2, #1
 8004f50:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f52:	4b28      	ldr	r3, [pc, #160]	@ (8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004f58:	4a24      	ldr	r2, [pc, #144]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004f5e:	4b23      	ldr	r3, [pc, #140]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f62:	f003 0301 	and.w	r3, r3, #1
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d114      	bne.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004f6a:	f7fc f80f 	bl	8000f8c <HAL_GetTick>
 8004f6e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f70:	e00a      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f72:	f7fc f80b 	bl	8000f8c <HAL_GetTick>
 8004f76:	4602      	mov	r2, r0
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	1ad3      	subs	r3, r2, r3
 8004f7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d901      	bls.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e02a      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f88:	4b18      	ldr	r3, [pc, #96]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004f8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f8c:	f003 0302 	and.w	r3, r3, #2
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0ee      	beq.n	8004f72 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fa0:	d10d      	bne.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8004fa2:	4b12      	ldr	r3, [pc, #72]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fa4:	689b      	ldr	r3, [r3, #8]
 8004fa6:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	68db      	ldr	r3, [r3, #12]
 8004fae:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004fb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fb6:	490d      	ldr	r1, [pc, #52]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	608b      	str	r3, [r1, #8]
 8004fbc:	e005      	b.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x196>
 8004fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fc0:	689b      	ldr	r3, [r3, #8]
 8004fc2:	4a0a      	ldr	r2, [pc, #40]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fc4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004fc8:	6093      	str	r3, [r2, #8]
 8004fca:	4b08      	ldr	r3, [pc, #32]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fcc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004fd6:	4905      	ldr	r1, [pc, #20]	@ (8004fec <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004fd8:	4313      	orrs	r3, r2
 8004fda:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3718      	adds	r7, #24
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}
 8004fe6:	bf00      	nop
 8004fe8:	42470068 	.word	0x42470068
 8004fec:	40023800 	.word	0x40023800
 8004ff0:	40007000 	.word	0x40007000
 8004ff4:	42470e40 	.word	0x42470e40

08004ff8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b087      	sub	sp, #28
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005000:	2300      	movs	r3, #0
 8005002:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8005008:	2300      	movs	r3, #0
 800500a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800500c:	2300      	movs	r3, #0
 800500e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d13f      	bne.n	8005096 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8005016:	4b24      	ldr	r3, [pc, #144]	@ (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800501e:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d006      	beq.n	8005034 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800502c:	d12f      	bne.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800502e:	4b1f      	ldr	r3, [pc, #124]	@ (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005030:	617b      	str	r3, [r7, #20]
          break;
 8005032:	e02f      	b.n	8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005034:	4b1c      	ldr	r3, [pc, #112]	@ (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800503c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005040:	d108      	bne.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005042:	4b19      	ldr	r3, [pc, #100]	@ (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800504a:	4a19      	ldr	r2, [pc, #100]	@ (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800504c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005050:	613b      	str	r3, [r7, #16]
 8005052:	e007      	b.n	8005064 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005054:	4b14      	ldr	r3, [pc, #80]	@ (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800505c:	4a15      	ldr	r2, [pc, #84]	@ (80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 800505e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005062:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005064:	4b10      	ldr	r3, [pc, #64]	@ (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005066:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800506a:	099b      	lsrs	r3, r3, #6
 800506c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	fb02 f303 	mul.w	r3, r2, r3
 8005076:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8005078:	4b0b      	ldr	r3, [pc, #44]	@ (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800507a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800507e:	0f1b      	lsrs	r3, r3, #28
 8005080:	f003 0307 	and.w	r3, r3, #7
 8005084:	68ba      	ldr	r2, [r7, #8]
 8005086:	fbb2 f3f3 	udiv	r3, r2, r3
 800508a:	617b      	str	r3, [r7, #20]
          break;
 800508c:	e002      	b.n	8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 800508e:	2300      	movs	r3, #0
 8005090:	617b      	str	r3, [r7, #20]
          break;
 8005092:	bf00      	nop
        }
      }
      break;
 8005094:	e000      	b.n	8005098 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 8005096:	bf00      	nop
    }
  }
  return frequency;
 8005098:	697b      	ldr	r3, [r7, #20]
}
 800509a:	4618      	mov	r0, r3
 800509c:	371c      	adds	r7, #28
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	40023800 	.word	0x40023800
 80050ac:	00bb8000 	.word	0x00bb8000
 80050b0:	007a1200 	.word	0x007a1200
 80050b4:	00f42400 	.word	0x00f42400

080050b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e07b      	b.n	80051c2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d108      	bne.n	80050e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	685b      	ldr	r3, [r3, #4]
 80050d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050da:	d009      	beq.n	80050f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	2200      	movs	r2, #0
 80050e0:	61da      	str	r2, [r3, #28]
 80050e2:	e005      	b.n	80050f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d106      	bne.n	8005110 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7fb fd8a 	bl	8000c24 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2202      	movs	r2, #2
 8005114:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005126:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	689b      	ldr	r3, [r3, #8]
 8005134:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005138:	431a      	orrs	r2, r3
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005142:	431a      	orrs	r2, r3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	691b      	ldr	r3, [r3, #16]
 8005148:	f003 0302 	and.w	r3, r3, #2
 800514c:	431a      	orrs	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	695b      	ldr	r3, [r3, #20]
 8005152:	f003 0301 	and.w	r3, r3, #1
 8005156:	431a      	orrs	r2, r3
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005160:	431a      	orrs	r2, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	69db      	ldr	r3, [r3, #28]
 8005166:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800516a:	431a      	orrs	r2, r3
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6a1b      	ldr	r3, [r3, #32]
 8005170:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005174:	ea42 0103 	orr.w	r1, r2, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800517c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	430a      	orrs	r2, r1
 8005186:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	0c1b      	lsrs	r3, r3, #16
 800518e:	f003 0104 	and.w	r1, r3, #4
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005196:	f003 0210 	and.w	r2, r3, #16
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	430a      	orrs	r2, r1
 80051a0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	69da      	ldr	r2, [r3, #28]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051b0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2200      	movs	r2, #0
 80051b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80051c0:	2300      	movs	r3, #0
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3708      	adds	r7, #8
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b082      	sub	sp, #8
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e042      	b.n	8005262 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d106      	bne.n	80051f6 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f7fb fd5f 	bl	8000cb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2224      	movs	r2, #36	@ 0x24
 80051fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	68da      	ldr	r2, [r3, #12]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800520c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800520e:	6878      	ldr	r0, [r7, #4]
 8005210:	f000 fdbe 	bl	8005d90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691a      	ldr	r2, [r3, #16]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005222:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	695a      	ldr	r2, [r3, #20]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005232:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	68da      	ldr	r2, [r3, #12]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005242:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2220      	movs	r2, #32
 8005256:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2200      	movs	r2, #0
 800525e:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3708      	adds	r7, #8
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800526a:	b580      	push	{r7, lr}
 800526c:	b08a      	sub	sp, #40	@ 0x28
 800526e:	af02      	add	r7, sp, #8
 8005270:	60f8      	str	r0, [r7, #12]
 8005272:	60b9      	str	r1, [r7, #8]
 8005274:	603b      	str	r3, [r7, #0]
 8005276:	4613      	mov	r3, r2
 8005278:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800527a:	2300      	movs	r3, #0
 800527c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005284:	b2db      	uxtb	r3, r3
 8005286:	2b20      	cmp	r3, #32
 8005288:	d175      	bne.n	8005376 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d002      	beq.n	8005296 <HAL_UART_Transmit+0x2c>
 8005290:	88fb      	ldrh	r3, [r7, #6]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e06e      	b.n	8005378 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2221      	movs	r2, #33	@ 0x21
 80052a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052a8:	f7fb fe70 	bl	8000f8c <HAL_GetTick>
 80052ac:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	88fa      	ldrh	r2, [r7, #6]
 80052b2:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	88fa      	ldrh	r2, [r7, #6]
 80052b8:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052c2:	d108      	bne.n	80052d6 <HAL_UART_Transmit+0x6c>
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d104      	bne.n	80052d6 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052cc:	2300      	movs	r3, #0
 80052ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	61bb      	str	r3, [r7, #24]
 80052d4:	e003      	b.n	80052de <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052da:	2300      	movs	r3, #0
 80052dc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052de:	e02e      	b.n	800533e <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	9300      	str	r3, [sp, #0]
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	2200      	movs	r2, #0
 80052e8:	2180      	movs	r1, #128	@ 0x80
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f000 fb20 	bl	8005930 <UART_WaitOnFlagUntilTimeout>
 80052f0:	4603      	mov	r3, r0
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d005      	beq.n	8005302 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	2220      	movs	r2, #32
 80052fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e03a      	b.n	8005378 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10b      	bne.n	8005320 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005308:	69bb      	ldr	r3, [r7, #24]
 800530a:	881b      	ldrh	r3, [r3, #0]
 800530c:	461a      	mov	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005316:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	3302      	adds	r3, #2
 800531c:	61bb      	str	r3, [r7, #24]
 800531e:	e007      	b.n	8005330 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005320:	69fb      	ldr	r3, [r7, #28]
 8005322:	781a      	ldrb	r2, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800532a:	69fb      	ldr	r3, [r7, #28]
 800532c:	3301      	adds	r3, #1
 800532e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005334:	b29b      	uxth	r3, r3
 8005336:	3b01      	subs	r3, #1
 8005338:	b29a      	uxth	r2, r3
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005342:	b29b      	uxth	r3, r3
 8005344:	2b00      	cmp	r3, #0
 8005346:	d1cb      	bne.n	80052e0 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	9300      	str	r3, [sp, #0]
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	2200      	movs	r2, #0
 8005350:	2140      	movs	r1, #64	@ 0x40
 8005352:	68f8      	ldr	r0, [r7, #12]
 8005354:	f000 faec 	bl	8005930 <UART_WaitOnFlagUntilTimeout>
 8005358:	4603      	mov	r3, r0
 800535a:	2b00      	cmp	r3, #0
 800535c:	d005      	beq.n	800536a <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	2220      	movs	r2, #32
 8005362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	e006      	b.n	8005378 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2220      	movs	r2, #32
 800536e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005372:	2300      	movs	r3, #0
 8005374:	e000      	b.n	8005378 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005376:	2302      	movs	r3, #2
  }
}
 8005378:	4618      	mov	r0, r3
 800537a:	3720      	adds	r7, #32
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	60f8      	str	r0, [r7, #12]
 8005388:	60b9      	str	r1, [r7, #8]
 800538a:	4613      	mov	r3, r2
 800538c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005394:	b2db      	uxtb	r3, r3
 8005396:	2b20      	cmp	r3, #32
 8005398:	d112      	bne.n	80053c0 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d002      	beq.n	80053a6 <HAL_UART_Receive_IT+0x26>
 80053a0:	88fb      	ldrh	r3, [r7, #6]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d101      	bne.n	80053aa <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80053a6:	2301      	movs	r3, #1
 80053a8:	e00b      	b.n	80053c2 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80053b0:	88fb      	ldrh	r3, [r7, #6]
 80053b2:	461a      	mov	r2, r3
 80053b4:	68b9      	ldr	r1, [r7, #8]
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 fb13 	bl	80059e2 <UART_Start_Receive_IT>
 80053bc:	4603      	mov	r3, r0
 80053be:	e000      	b.n	80053c2 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80053c0:	2302      	movs	r3, #2
  }
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
	...

080053cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b0ba      	sub	sp, #232	@ 0xe8
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	68db      	ldr	r3, [r3, #12]
 80053e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	695b      	ldr	r3, [r3, #20]
 80053ee:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80053f2:	2300      	movs	r3, #0
 80053f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80053fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800540a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10f      	bne.n	8005432 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005416:	f003 0320 	and.w	r3, r3, #32
 800541a:	2b00      	cmp	r3, #0
 800541c:	d009      	beq.n	8005432 <HAL_UART_IRQHandler+0x66>
 800541e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b00      	cmp	r3, #0
 8005428:	d003      	beq.n	8005432 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fbf2 	bl	8005c14 <UART_Receive_IT>
      return;
 8005430:	e25b      	b.n	80058ea <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005432:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005436:	2b00      	cmp	r3, #0
 8005438:	f000 80de 	beq.w	80055f8 <HAL_UART_IRQHandler+0x22c>
 800543c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005440:	f003 0301 	and.w	r3, r3, #1
 8005444:	2b00      	cmp	r3, #0
 8005446:	d106      	bne.n	8005456 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005448:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800544c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005450:	2b00      	cmp	r3, #0
 8005452:	f000 80d1 	beq.w	80055f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005456:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800545a:	f003 0301 	and.w	r3, r3, #1
 800545e:	2b00      	cmp	r3, #0
 8005460:	d00b      	beq.n	800547a <HAL_UART_IRQHandler+0xae>
 8005462:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800546a:	2b00      	cmp	r3, #0
 800546c:	d005      	beq.n	800547a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005472:	f043 0201 	orr.w	r2, r3, #1
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800547a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800547e:	f003 0304 	and.w	r3, r3, #4
 8005482:	2b00      	cmp	r3, #0
 8005484:	d00b      	beq.n	800549e <HAL_UART_IRQHandler+0xd2>
 8005486:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d005      	beq.n	800549e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005496:	f043 0202 	orr.w	r2, r3, #2
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800549e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d00b      	beq.n	80054c2 <HAL_UART_IRQHandler+0xf6>
 80054aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d005      	beq.n	80054c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ba:	f043 0204 	orr.w	r2, r3, #4
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80054c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c6:	f003 0308 	and.w	r3, r3, #8
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d011      	beq.n	80054f2 <HAL_UART_IRQHandler+0x126>
 80054ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d2:	f003 0320 	and.w	r3, r3, #32
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d105      	bne.n	80054e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80054da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054de:	f003 0301 	and.w	r3, r3, #1
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d005      	beq.n	80054f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054ea:	f043 0208 	orr.w	r2, r3, #8
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	f000 81f2 	beq.w	80058e0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80054fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005500:	f003 0320 	and.w	r3, r3, #32
 8005504:	2b00      	cmp	r3, #0
 8005506:	d008      	beq.n	800551a <HAL_UART_IRQHandler+0x14e>
 8005508:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800550c:	f003 0320 	and.w	r3, r3, #32
 8005510:	2b00      	cmp	r3, #0
 8005512:	d002      	beq.n	800551a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 fb7d 	bl	8005c14 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	695b      	ldr	r3, [r3, #20]
 8005520:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005524:	2b40      	cmp	r3, #64	@ 0x40
 8005526:	bf0c      	ite	eq
 8005528:	2301      	moveq	r3, #1
 800552a:	2300      	movne	r3, #0
 800552c:	b2db      	uxtb	r3, r3
 800552e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005536:	f003 0308 	and.w	r3, r3, #8
 800553a:	2b00      	cmp	r3, #0
 800553c:	d103      	bne.n	8005546 <HAL_UART_IRQHandler+0x17a>
 800553e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005542:	2b00      	cmp	r3, #0
 8005544:	d04f      	beq.n	80055e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fa85 	bl	8005a56 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	695b      	ldr	r3, [r3, #20]
 8005552:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005556:	2b40      	cmp	r3, #64	@ 0x40
 8005558:	d141      	bne.n	80055de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	3314      	adds	r3, #20
 8005560:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005564:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005568:	e853 3f00 	ldrex	r3, [r3]
 800556c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005570:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005574:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005578:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	3314      	adds	r3, #20
 8005582:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005586:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800558a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800558e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005592:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005596:	e841 2300 	strex	r3, r2, [r1]
 800559a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800559e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1d9      	bne.n	800555a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d013      	beq.n	80055d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055b2:	4a7e      	ldr	r2, [pc, #504]	@ (80057ac <HAL_UART_IRQHandler+0x3e0>)
 80055b4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fb fe97 	bl	80012ee <HAL_DMA_Abort_IT>
 80055c0:	4603      	mov	r3, r0
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d016      	beq.n	80055f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80055d0:	4610      	mov	r0, r2
 80055d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055d4:	e00e      	b.n	80055f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f000 f994 	bl	8005904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055dc:	e00a      	b.n	80055f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 f990 	bl	8005904 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055e4:	e006      	b.n	80055f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 f98c 	bl	8005904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2200      	movs	r2, #0
 80055f0:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80055f2:	e175      	b.n	80058e0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055f4:	bf00      	nop
    return;
 80055f6:	e173      	b.n	80058e0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	f040 814f 	bne.w	80058a0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005602:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	2b00      	cmp	r3, #0
 800560c:	f000 8148 	beq.w	80058a0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005610:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005614:	f003 0310 	and.w	r3, r3, #16
 8005618:	2b00      	cmp	r3, #0
 800561a:	f000 8141 	beq.w	80058a0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800561e:	2300      	movs	r3, #0
 8005620:	60bb      	str	r3, [r7, #8]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	685b      	ldr	r3, [r3, #4]
 8005630:	60bb      	str	r3, [r7, #8]
 8005632:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	695b      	ldr	r3, [r3, #20]
 800563a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800563e:	2b40      	cmp	r3, #64	@ 0x40
 8005640:	f040 80b6 	bne.w	80057b0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005650:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 8145 	beq.w	80058e4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800565e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005662:	429a      	cmp	r2, r3
 8005664:	f080 813e 	bcs.w	80058e4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800566e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005674:	69db      	ldr	r3, [r3, #28]
 8005676:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800567a:	f000 8088 	beq.w	800578e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	330c      	adds	r3, #12
 8005684:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005688:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800568c:	e853 3f00 	ldrex	r3, [r3]
 8005690:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005694:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800569c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	330c      	adds	r3, #12
 80056a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80056aa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80056ae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80056b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80056ba:	e841 2300 	strex	r3, r2, [r1]
 80056be:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80056c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d1d9      	bne.n	800567e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	3314      	adds	r3, #20
 80056d0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80056d4:	e853 3f00 	ldrex	r3, [r3]
 80056d8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80056da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80056dc:	f023 0301 	bic.w	r3, r3, #1
 80056e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	3314      	adds	r3, #20
 80056ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80056ee:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80056f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80056f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80056fa:	e841 2300 	strex	r3, r2, [r1]
 80056fe:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005700:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1e1      	bne.n	80056ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3314      	adds	r3, #20
 800570c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800570e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005710:	e853 3f00 	ldrex	r3, [r3]
 8005714:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005716:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005718:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800571c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	3314      	adds	r3, #20
 8005726:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800572a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800572c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800572e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005730:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005732:	e841 2300 	strex	r3, r2, [r1]
 8005736:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005738:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1e3      	bne.n	8005706 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2220      	movs	r2, #32
 8005742:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2200      	movs	r2, #0
 800574a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	330c      	adds	r3, #12
 8005752:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005754:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005756:	e853 3f00 	ldrex	r3, [r3]
 800575a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800575c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800575e:	f023 0310 	bic.w	r3, r3, #16
 8005762:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	330c      	adds	r3, #12
 800576c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005770:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005772:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005774:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005776:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005778:	e841 2300 	strex	r3, r2, [r1]
 800577c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800577e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005780:	2b00      	cmp	r3, #0
 8005782:	d1e3      	bne.n	800574c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005788:	4618      	mov	r0, r3
 800578a:	f7fb fd40 	bl	800120e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2202      	movs	r2, #2
 8005792:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800579c:	b29b      	uxth	r3, r3
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	b29b      	uxth	r3, r3
 80057a2:	4619      	mov	r1, r3
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f000 f8b7 	bl	8005918 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80057aa:	e09b      	b.n	80058e4 <HAL_UART_IRQHandler+0x518>
 80057ac:	08005b1d 	.word	0x08005b1d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	f000 808e 	beq.w	80058e8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80057cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	f000 8089 	beq.w	80058e8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	330c      	adds	r3, #12
 80057dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e0:	e853 3f00 	ldrex	r3, [r3]
 80057e4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80057ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	330c      	adds	r3, #12
 80057f6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80057fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80057fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005800:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005802:	e841 2300 	strex	r3, r2, [r1]
 8005806:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005808:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1e3      	bne.n	80057d6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	3314      	adds	r3, #20
 8005814:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	e853 3f00 	ldrex	r3, [r3]
 800581c:	623b      	str	r3, [r7, #32]
   return(result);
 800581e:	6a3b      	ldr	r3, [r7, #32]
 8005820:	f023 0301 	bic.w	r3, r3, #1
 8005824:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	3314      	adds	r3, #20
 800582e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005832:	633a      	str	r2, [r7, #48]	@ 0x30
 8005834:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005836:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005838:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800583a:	e841 2300 	strex	r3, r2, [r1]
 800583e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1e3      	bne.n	800580e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2220      	movs	r2, #32
 800584a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	330c      	adds	r3, #12
 800585a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	e853 3f00 	ldrex	r3, [r3]
 8005862:	60fb      	str	r3, [r7, #12]
   return(result);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f023 0310 	bic.w	r3, r3, #16
 800586a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	330c      	adds	r3, #12
 8005874:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005878:	61fa      	str	r2, [r7, #28]
 800587a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800587c:	69b9      	ldr	r1, [r7, #24]
 800587e:	69fa      	ldr	r2, [r7, #28]
 8005880:	e841 2300 	strex	r3, r2, [r1]
 8005884:	617b      	str	r3, [r7, #20]
   return(result);
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1e3      	bne.n	8005854 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005892:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005896:	4619      	mov	r1, r3
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f000 f83d 	bl	8005918 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800589e:	e023      	b.n	80058e8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80058a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d009      	beq.n	80058c0 <HAL_UART_IRQHandler+0x4f4>
 80058ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 f943 	bl	8005b44 <UART_Transmit_IT>
    return;
 80058be:	e014      	b.n	80058ea <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80058c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80058c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d00e      	beq.n	80058ea <HAL_UART_IRQHandler+0x51e>
 80058cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80058d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d008      	beq.n	80058ea <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 f983 	bl	8005be4 <UART_EndTransmit_IT>
    return;
 80058de:	e004      	b.n	80058ea <HAL_UART_IRQHandler+0x51e>
    return;
 80058e0:	bf00      	nop
 80058e2:	e002      	b.n	80058ea <HAL_UART_IRQHandler+0x51e>
      return;
 80058e4:	bf00      	nop
 80058e6:	e000      	b.n	80058ea <HAL_UART_IRQHandler+0x51e>
      return;
 80058e8:	bf00      	nop
  }
}
 80058ea:	37e8      	adds	r7, #232	@ 0xe8
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80058f8:	bf00      	nop
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	460b      	mov	r3, r1
 8005922:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005924:	bf00      	nop
 8005926:	370c      	adds	r7, #12
 8005928:	46bd      	mov	sp, r7
 800592a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592e:	4770      	bx	lr

08005930 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b086      	sub	sp, #24
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	603b      	str	r3, [r7, #0]
 800593c:	4613      	mov	r3, r2
 800593e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005940:	e03b      	b.n	80059ba <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005942:	6a3b      	ldr	r3, [r7, #32]
 8005944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005948:	d037      	beq.n	80059ba <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800594a:	f7fb fb1f 	bl	8000f8c <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	6a3a      	ldr	r2, [r7, #32]
 8005956:	429a      	cmp	r2, r3
 8005958:	d302      	bcc.n	8005960 <UART_WaitOnFlagUntilTimeout+0x30>
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d101      	bne.n	8005964 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005960:	2303      	movs	r3, #3
 8005962:	e03a      	b.n	80059da <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	68db      	ldr	r3, [r3, #12]
 800596a:	f003 0304 	and.w	r3, r3, #4
 800596e:	2b00      	cmp	r3, #0
 8005970:	d023      	beq.n	80059ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	2b80      	cmp	r3, #128	@ 0x80
 8005976:	d020      	beq.n	80059ba <UART_WaitOnFlagUntilTimeout+0x8a>
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b40      	cmp	r3, #64	@ 0x40
 800597c:	d01d      	beq.n	80059ba <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0308 	and.w	r3, r3, #8
 8005988:	2b08      	cmp	r3, #8
 800598a:	d116      	bne.n	80059ba <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800598c:	2300      	movs	r3, #0
 800598e:	617b      	str	r3, [r7, #20]
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	617b      	str	r3, [r7, #20]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	685b      	ldr	r3, [r3, #4]
 800599e:	617b      	str	r3, [r7, #20]
 80059a0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80059a2:	68f8      	ldr	r0, [r7, #12]
 80059a4:	f000 f857 	bl	8005a56 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2208      	movs	r2, #8
 80059ac:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	2200      	movs	r2, #0
 80059b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80059b6:	2301      	movs	r3, #1
 80059b8:	e00f      	b.n	80059da <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	681a      	ldr	r2, [r3, #0]
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	4013      	ands	r3, r2
 80059c4:	68ba      	ldr	r2, [r7, #8]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	bf0c      	ite	eq
 80059ca:	2301      	moveq	r3, #1
 80059cc:	2300      	movne	r3, #0
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	461a      	mov	r2, r3
 80059d2:	79fb      	ldrb	r3, [r7, #7]
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d0b4      	beq.n	8005942 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059d8:	2300      	movs	r3, #0
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3718      	adds	r7, #24
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b085      	sub	sp, #20
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	60f8      	str	r0, [r7, #12]
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	4613      	mov	r3, r2
 80059ee:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	88fa      	ldrh	r2, [r7, #6]
 80059fa:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	88fa      	ldrh	r2, [r7, #6]
 8005a00:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	2200      	movs	r2, #0
 8005a06:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2222      	movs	r2, #34	@ 0x22
 8005a0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	691b      	ldr	r3, [r3, #16]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d007      	beq.n	8005a28 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a26:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	695a      	ldr	r2, [r3, #20]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f042 0201 	orr.w	r2, r2, #1
 8005a36:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68da      	ldr	r2, [r3, #12]
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	f042 0220 	orr.w	r2, r2, #32
 8005a46:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3714      	adds	r7, #20
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a54:	4770      	bx	lr

08005a56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005a56:	b480      	push	{r7}
 8005a58:	b095      	sub	sp, #84	@ 0x54
 8005a5a:	af00      	add	r7, sp, #0
 8005a5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	330c      	adds	r3, #12
 8005a64:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a68:	e853 3f00 	ldrex	r3, [r3]
 8005a6c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a74:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	330c      	adds	r3, #12
 8005a7c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005a7e:	643a      	str	r2, [r7, #64]	@ 0x40
 8005a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a82:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005a84:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005a86:	e841 2300 	strex	r3, r2, [r1]
 8005a8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1e5      	bne.n	8005a5e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	3314      	adds	r3, #20
 8005a98:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a9a:	6a3b      	ldr	r3, [r7, #32]
 8005a9c:	e853 3f00 	ldrex	r3, [r3]
 8005aa0:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa2:	69fb      	ldr	r3, [r7, #28]
 8005aa4:	f023 0301 	bic.w	r3, r3, #1
 8005aa8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	3314      	adds	r3, #20
 8005ab0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ab4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ab8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aba:	e841 2300 	strex	r3, r2, [r1]
 8005abe:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1e5      	bne.n	8005a92 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aca:	2b01      	cmp	r3, #1
 8005acc:	d119      	bne.n	8005b02 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	330c      	adds	r3, #12
 8005ad4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	e853 3f00 	ldrex	r3, [r3]
 8005adc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	f023 0310 	bic.w	r3, r3, #16
 8005ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	330c      	adds	r3, #12
 8005aec:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005aee:	61ba      	str	r2, [r7, #24]
 8005af0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af2:	6979      	ldr	r1, [r7, #20]
 8005af4:	69ba      	ldr	r2, [r7, #24]
 8005af6:	e841 2300 	strex	r3, r2, [r1]
 8005afa:	613b      	str	r3, [r7, #16]
   return(result);
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1e5      	bne.n	8005ace <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2220      	movs	r2, #32
 8005b06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b10:	bf00      	nop
 8005b12:	3754      	adds	r7, #84	@ 0x54
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b28:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	2200      	movs	r2, #0
 8005b2e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b36:	68f8      	ldr	r0, [r7, #12]
 8005b38:	f7ff fee4 	bl	8005904 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b3c:	bf00      	nop
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b085      	sub	sp, #20
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b21      	cmp	r3, #33	@ 0x21
 8005b56:	d13e      	bne.n	8005bd6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b60:	d114      	bne.n	8005b8c <UART_Transmit_IT+0x48>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	691b      	ldr	r3, [r3, #16]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d110      	bne.n	8005b8c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a1b      	ldr	r3, [r3, #32]
 8005b6e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	881b      	ldrh	r3, [r3, #0]
 8005b74:	461a      	mov	r2, r3
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005b7e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a1b      	ldr	r3, [r3, #32]
 8005b84:	1c9a      	adds	r2, r3, #2
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	621a      	str	r2, [r3, #32]
 8005b8a:	e008      	b.n	8005b9e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	1c59      	adds	r1, r3, #1
 8005b92:	687a      	ldr	r2, [r7, #4]
 8005b94:	6211      	str	r1, [r2, #32]
 8005b96:	781a      	ldrb	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ba2:	b29b      	uxth	r3, r3
 8005ba4:	3b01      	subs	r3, #1
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	4619      	mov	r1, r3
 8005bac:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10f      	bne.n	8005bd2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	68da      	ldr	r2, [r3, #12]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005bc0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	68da      	ldr	r2, [r3, #12]
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005bd0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	e000      	b.n	8005bd8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005bd6:	2302      	movs	r3, #2
  }
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3714      	adds	r7, #20
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be2:	4770      	bx	lr

08005be4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b082      	sub	sp, #8
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	68da      	ldr	r2, [r3, #12]
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bfa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2220      	movs	r2, #32
 8005c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f7ff fe73 	bl	80058f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c0a:	2300      	movs	r3, #0
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3708      	adds	r7, #8
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c14:	b580      	push	{r7, lr}
 8005c16:	b08c      	sub	sp, #48	@ 0x30
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c22:	b2db      	uxtb	r3, r3
 8005c24:	2b22      	cmp	r3, #34	@ 0x22
 8005c26:	f040 80ae 	bne.w	8005d86 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c32:	d117      	bne.n	8005c64 <UART_Receive_IT+0x50>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	691b      	ldr	r3, [r3, #16]
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	d113      	bne.n	8005c64 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c44:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c52:	b29a      	uxth	r2, r3
 8005c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c56:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c5c:	1c9a      	adds	r2, r3, #2
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	629a      	str	r2, [r3, #40]	@ 0x28
 8005c62:	e026      	b.n	8005cb2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c68:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c76:	d007      	beq.n	8005c88 <UART_Receive_IT+0x74>
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	689b      	ldr	r3, [r3, #8]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d10a      	bne.n	8005c96 <UART_Receive_IT+0x82>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	691b      	ldr	r3, [r3, #16]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d106      	bne.n	8005c96 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c92:	701a      	strb	r2, [r3, #0]
 8005c94:	e008      	b.n	8005ca8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	b2db      	uxtb	r3, r3
 8005c9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ca2:	b2da      	uxtb	r2, r3
 8005ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ca6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cac:	1c5a      	adds	r2, r3, #1
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005cb6:	b29b      	uxth	r3, r3
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d15d      	bne.n	8005d82 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	68da      	ldr	r2, [r3, #12]
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f022 0220 	bic.w	r2, r2, #32
 8005cd4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	68da      	ldr	r2, [r3, #12]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ce4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	695a      	ldr	r2, [r3, #20]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f022 0201 	bic.w	r2, r2, #1
 8005cf4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2220      	movs	r2, #32
 8005cfa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d135      	bne.n	8005d78 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	330c      	adds	r3, #12
 8005d18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	e853 3f00 	ldrex	r3, [r3]
 8005d20:	613b      	str	r3, [r7, #16]
   return(result);
 8005d22:	693b      	ldr	r3, [r7, #16]
 8005d24:	f023 0310 	bic.w	r3, r3, #16
 8005d28:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	330c      	adds	r3, #12
 8005d30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d32:	623a      	str	r2, [r7, #32]
 8005d34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	69f9      	ldr	r1, [r7, #28]
 8005d38:	6a3a      	ldr	r2, [r7, #32]
 8005d3a:	e841 2300 	strex	r3, r2, [r1]
 8005d3e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005d40:	69bb      	ldr	r3, [r7, #24]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1e5      	bne.n	8005d12 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0310 	and.w	r3, r3, #16
 8005d50:	2b10      	cmp	r3, #16
 8005d52:	d10a      	bne.n	8005d6a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d54:	2300      	movs	r3, #0
 8005d56:	60fb      	str	r3, [r7, #12]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	60fb      	str	r3, [r7, #12]
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	60fb      	str	r3, [r7, #12]
 8005d68:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d6e:	4619      	mov	r1, r3
 8005d70:	6878      	ldr	r0, [r7, #4]
 8005d72:	f7ff fdd1 	bl	8005918 <HAL_UARTEx_RxEventCallback>
 8005d76:	e002      	b.n	8005d7e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005d78:	6878      	ldr	r0, [r7, #4]
 8005d7a:	f7fa fe1d 	bl	80009b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	e002      	b.n	8005d88 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005d82:	2300      	movs	r3, #0
 8005d84:	e000      	b.n	8005d88 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005d86:	2302      	movs	r3, #2
  }
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3730      	adds	r7, #48	@ 0x30
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d94:	b0c0      	sub	sp, #256	@ 0x100
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	691b      	ldr	r3, [r3, #16]
 8005da4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dac:	68d9      	ldr	r1, [r3, #12]
 8005dae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005db2:	681a      	ldr	r2, [r3, #0]
 8005db4:	ea40 0301 	orr.w	r3, r0, r1
 8005db8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dbe:	689a      	ldr	r2, [r3, #8]
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dc4:	691b      	ldr	r3, [r3, #16]
 8005dc6:	431a      	orrs	r2, r3
 8005dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dd4:	69db      	ldr	r3, [r3, #28]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	68db      	ldr	r3, [r3, #12]
 8005de4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005de8:	f021 010c 	bic.w	r1, r1, #12
 8005dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005df6:	430b      	orrs	r3, r1
 8005df8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005dfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8005e06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e0a:	6999      	ldr	r1, [r3, #24]
 8005e0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	ea40 0301 	orr.w	r3, r0, r1
 8005e16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005e18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e1c:	681a      	ldr	r2, [r3, #0]
 8005e1e:	4b8f      	ldr	r3, [pc, #572]	@ (800605c <UART_SetConfig+0x2cc>)
 8005e20:	429a      	cmp	r2, r3
 8005e22:	d005      	beq.n	8005e30 <UART_SetConfig+0xa0>
 8005e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	4b8d      	ldr	r3, [pc, #564]	@ (8006060 <UART_SetConfig+0x2d0>)
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d104      	bne.n	8005e3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005e30:	f7fe ffec 	bl	8004e0c <HAL_RCC_GetPCLK2Freq>
 8005e34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005e38:	e003      	b.n	8005e42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005e3a:	f7fe ffd3 	bl	8004de4 <HAL_RCC_GetPCLK1Freq>
 8005e3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e46:	69db      	ldr	r3, [r3, #28]
 8005e48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005e4c:	f040 810c 	bne.w	8006068 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005e50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005e54:	2200      	movs	r2, #0
 8005e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005e5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005e5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005e62:	4622      	mov	r2, r4
 8005e64:	462b      	mov	r3, r5
 8005e66:	1891      	adds	r1, r2, r2
 8005e68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005e6a:	415b      	adcs	r3, r3
 8005e6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005e6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005e72:	4621      	mov	r1, r4
 8005e74:	eb12 0801 	adds.w	r8, r2, r1
 8005e78:	4629      	mov	r1, r5
 8005e7a:	eb43 0901 	adc.w	r9, r3, r1
 8005e7e:	f04f 0200 	mov.w	r2, #0
 8005e82:	f04f 0300 	mov.w	r3, #0
 8005e86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e92:	4690      	mov	r8, r2
 8005e94:	4699      	mov	r9, r3
 8005e96:	4623      	mov	r3, r4
 8005e98:	eb18 0303 	adds.w	r3, r8, r3
 8005e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005ea0:	462b      	mov	r3, r5
 8005ea2:	eb49 0303 	adc.w	r3, r9, r3
 8005ea6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005eaa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005eb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005eba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	18db      	adds	r3, r3, r3
 8005ec2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ec4:	4613      	mov	r3, r2
 8005ec6:	eb42 0303 	adc.w	r3, r2, r3
 8005eca:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ecc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005ed0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ed4:	f7fa f978 	bl	80001c8 <__aeabi_uldivmod>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	460b      	mov	r3, r1
 8005edc:	4b61      	ldr	r3, [pc, #388]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005ede:	fba3 2302 	umull	r2, r3, r3, r2
 8005ee2:	095b      	lsrs	r3, r3, #5
 8005ee4:	011c      	lsls	r4, r3, #4
 8005ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005eea:	2200      	movs	r2, #0
 8005eec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005ef0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ef4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ef8:	4642      	mov	r2, r8
 8005efa:	464b      	mov	r3, r9
 8005efc:	1891      	adds	r1, r2, r2
 8005efe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005f00:	415b      	adcs	r3, r3
 8005f02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005f08:	4641      	mov	r1, r8
 8005f0a:	eb12 0a01 	adds.w	sl, r2, r1
 8005f0e:	4649      	mov	r1, r9
 8005f10:	eb43 0b01 	adc.w	fp, r3, r1
 8005f14:	f04f 0200 	mov.w	r2, #0
 8005f18:	f04f 0300 	mov.w	r3, #0
 8005f1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005f20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005f24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005f28:	4692      	mov	sl, r2
 8005f2a:	469b      	mov	fp, r3
 8005f2c:	4643      	mov	r3, r8
 8005f2e:	eb1a 0303 	adds.w	r3, sl, r3
 8005f32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f36:	464b      	mov	r3, r9
 8005f38:	eb4b 0303 	adc.w	r3, fp, r3
 8005f3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005f44:	685b      	ldr	r3, [r3, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005f4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005f50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005f54:	460b      	mov	r3, r1
 8005f56:	18db      	adds	r3, r3, r3
 8005f58:	643b      	str	r3, [r7, #64]	@ 0x40
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	eb42 0303 	adc.w	r3, r2, r3
 8005f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005f66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005f6a:	f7fa f92d 	bl	80001c8 <__aeabi_uldivmod>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	460b      	mov	r3, r1
 8005f72:	4611      	mov	r1, r2
 8005f74:	4b3b      	ldr	r3, [pc, #236]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005f76:	fba3 2301 	umull	r2, r3, r3, r1
 8005f7a:	095b      	lsrs	r3, r3, #5
 8005f7c:	2264      	movs	r2, #100	@ 0x64
 8005f7e:	fb02 f303 	mul.w	r3, r2, r3
 8005f82:	1acb      	subs	r3, r1, r3
 8005f84:	00db      	lsls	r3, r3, #3
 8005f86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005f8a:	4b36      	ldr	r3, [pc, #216]	@ (8006064 <UART_SetConfig+0x2d4>)
 8005f8c:	fba3 2302 	umull	r2, r3, r3, r2
 8005f90:	095b      	lsrs	r3, r3, #5
 8005f92:	005b      	lsls	r3, r3, #1
 8005f94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005f98:	441c      	add	r4, r3
 8005f9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005fa4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005fa8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005fac:	4642      	mov	r2, r8
 8005fae:	464b      	mov	r3, r9
 8005fb0:	1891      	adds	r1, r2, r2
 8005fb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fb4:	415b      	adcs	r3, r3
 8005fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005fbc:	4641      	mov	r1, r8
 8005fbe:	1851      	adds	r1, r2, r1
 8005fc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8005fc2:	4649      	mov	r1, r9
 8005fc4:	414b      	adcs	r3, r1
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc8:	f04f 0200 	mov.w	r2, #0
 8005fcc:	f04f 0300 	mov.w	r3, #0
 8005fd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005fd4:	4659      	mov	r1, fp
 8005fd6:	00cb      	lsls	r3, r1, #3
 8005fd8:	4651      	mov	r1, sl
 8005fda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fde:	4651      	mov	r1, sl
 8005fe0:	00ca      	lsls	r2, r1, #3
 8005fe2:	4610      	mov	r0, r2
 8005fe4:	4619      	mov	r1, r3
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	4642      	mov	r2, r8
 8005fea:	189b      	adds	r3, r3, r2
 8005fec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005ff0:	464b      	mov	r3, r9
 8005ff2:	460a      	mov	r2, r1
 8005ff4:	eb42 0303 	adc.w	r3, r2, r3
 8005ff8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ffc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006000:	685b      	ldr	r3, [r3, #4]
 8006002:	2200      	movs	r2, #0
 8006004:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006008:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800600c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006010:	460b      	mov	r3, r1
 8006012:	18db      	adds	r3, r3, r3
 8006014:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006016:	4613      	mov	r3, r2
 8006018:	eb42 0303 	adc.w	r3, r2, r3
 800601c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800601e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006022:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006026:	f7fa f8cf 	bl	80001c8 <__aeabi_uldivmod>
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	4b0d      	ldr	r3, [pc, #52]	@ (8006064 <UART_SetConfig+0x2d4>)
 8006030:	fba3 1302 	umull	r1, r3, r3, r2
 8006034:	095b      	lsrs	r3, r3, #5
 8006036:	2164      	movs	r1, #100	@ 0x64
 8006038:	fb01 f303 	mul.w	r3, r1, r3
 800603c:	1ad3      	subs	r3, r2, r3
 800603e:	00db      	lsls	r3, r3, #3
 8006040:	3332      	adds	r3, #50	@ 0x32
 8006042:	4a08      	ldr	r2, [pc, #32]	@ (8006064 <UART_SetConfig+0x2d4>)
 8006044:	fba2 2303 	umull	r2, r3, r2, r3
 8006048:	095b      	lsrs	r3, r3, #5
 800604a:	f003 0207 	and.w	r2, r3, #7
 800604e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	4422      	add	r2, r4
 8006056:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006058:	e106      	b.n	8006268 <UART_SetConfig+0x4d8>
 800605a:	bf00      	nop
 800605c:	40011000 	.word	0x40011000
 8006060:	40011400 	.word	0x40011400
 8006064:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006068:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800606c:	2200      	movs	r2, #0
 800606e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006072:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006076:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800607a:	4642      	mov	r2, r8
 800607c:	464b      	mov	r3, r9
 800607e:	1891      	adds	r1, r2, r2
 8006080:	6239      	str	r1, [r7, #32]
 8006082:	415b      	adcs	r3, r3
 8006084:	627b      	str	r3, [r7, #36]	@ 0x24
 8006086:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800608a:	4641      	mov	r1, r8
 800608c:	1854      	adds	r4, r2, r1
 800608e:	4649      	mov	r1, r9
 8006090:	eb43 0501 	adc.w	r5, r3, r1
 8006094:	f04f 0200 	mov.w	r2, #0
 8006098:	f04f 0300 	mov.w	r3, #0
 800609c:	00eb      	lsls	r3, r5, #3
 800609e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80060a2:	00e2      	lsls	r2, r4, #3
 80060a4:	4614      	mov	r4, r2
 80060a6:	461d      	mov	r5, r3
 80060a8:	4643      	mov	r3, r8
 80060aa:	18e3      	adds	r3, r4, r3
 80060ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80060b0:	464b      	mov	r3, r9
 80060b2:	eb45 0303 	adc.w	r3, r5, r3
 80060b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80060ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2200      	movs	r2, #0
 80060c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80060c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80060ca:	f04f 0200 	mov.w	r2, #0
 80060ce:	f04f 0300 	mov.w	r3, #0
 80060d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80060d6:	4629      	mov	r1, r5
 80060d8:	008b      	lsls	r3, r1, #2
 80060da:	4621      	mov	r1, r4
 80060dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80060e0:	4621      	mov	r1, r4
 80060e2:	008a      	lsls	r2, r1, #2
 80060e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80060e8:	f7fa f86e 	bl	80001c8 <__aeabi_uldivmod>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4b60      	ldr	r3, [pc, #384]	@ (8006274 <UART_SetConfig+0x4e4>)
 80060f2:	fba3 2302 	umull	r2, r3, r3, r2
 80060f6:	095b      	lsrs	r3, r3, #5
 80060f8:	011c      	lsls	r4, r3, #4
 80060fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060fe:	2200      	movs	r2, #0
 8006100:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006104:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006108:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800610c:	4642      	mov	r2, r8
 800610e:	464b      	mov	r3, r9
 8006110:	1891      	adds	r1, r2, r2
 8006112:	61b9      	str	r1, [r7, #24]
 8006114:	415b      	adcs	r3, r3
 8006116:	61fb      	str	r3, [r7, #28]
 8006118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800611c:	4641      	mov	r1, r8
 800611e:	1851      	adds	r1, r2, r1
 8006120:	6139      	str	r1, [r7, #16]
 8006122:	4649      	mov	r1, r9
 8006124:	414b      	adcs	r3, r1
 8006126:	617b      	str	r3, [r7, #20]
 8006128:	f04f 0200 	mov.w	r2, #0
 800612c:	f04f 0300 	mov.w	r3, #0
 8006130:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006134:	4659      	mov	r1, fp
 8006136:	00cb      	lsls	r3, r1, #3
 8006138:	4651      	mov	r1, sl
 800613a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800613e:	4651      	mov	r1, sl
 8006140:	00ca      	lsls	r2, r1, #3
 8006142:	4610      	mov	r0, r2
 8006144:	4619      	mov	r1, r3
 8006146:	4603      	mov	r3, r0
 8006148:	4642      	mov	r2, r8
 800614a:	189b      	adds	r3, r3, r2
 800614c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006150:	464b      	mov	r3, r9
 8006152:	460a      	mov	r2, r1
 8006154:	eb42 0303 	adc.w	r3, r2, r3
 8006158:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800615c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2200      	movs	r2, #0
 8006164:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006166:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006168:	f04f 0200 	mov.w	r2, #0
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006174:	4649      	mov	r1, r9
 8006176:	008b      	lsls	r3, r1, #2
 8006178:	4641      	mov	r1, r8
 800617a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800617e:	4641      	mov	r1, r8
 8006180:	008a      	lsls	r2, r1, #2
 8006182:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006186:	f7fa f81f 	bl	80001c8 <__aeabi_uldivmod>
 800618a:	4602      	mov	r2, r0
 800618c:	460b      	mov	r3, r1
 800618e:	4611      	mov	r1, r2
 8006190:	4b38      	ldr	r3, [pc, #224]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006192:	fba3 2301 	umull	r2, r3, r3, r1
 8006196:	095b      	lsrs	r3, r3, #5
 8006198:	2264      	movs	r2, #100	@ 0x64
 800619a:	fb02 f303 	mul.w	r3, r2, r3
 800619e:	1acb      	subs	r3, r1, r3
 80061a0:	011b      	lsls	r3, r3, #4
 80061a2:	3332      	adds	r3, #50	@ 0x32
 80061a4:	4a33      	ldr	r2, [pc, #204]	@ (8006274 <UART_SetConfig+0x4e4>)
 80061a6:	fba2 2303 	umull	r2, r3, r2, r3
 80061aa:	095b      	lsrs	r3, r3, #5
 80061ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80061b0:	441c      	add	r4, r3
 80061b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061b6:	2200      	movs	r2, #0
 80061b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80061ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80061bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80061c0:	4642      	mov	r2, r8
 80061c2:	464b      	mov	r3, r9
 80061c4:	1891      	adds	r1, r2, r2
 80061c6:	60b9      	str	r1, [r7, #8]
 80061c8:	415b      	adcs	r3, r3
 80061ca:	60fb      	str	r3, [r7, #12]
 80061cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80061d0:	4641      	mov	r1, r8
 80061d2:	1851      	adds	r1, r2, r1
 80061d4:	6039      	str	r1, [r7, #0]
 80061d6:	4649      	mov	r1, r9
 80061d8:	414b      	adcs	r3, r1
 80061da:	607b      	str	r3, [r7, #4]
 80061dc:	f04f 0200 	mov.w	r2, #0
 80061e0:	f04f 0300 	mov.w	r3, #0
 80061e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80061e8:	4659      	mov	r1, fp
 80061ea:	00cb      	lsls	r3, r1, #3
 80061ec:	4651      	mov	r1, sl
 80061ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061f2:	4651      	mov	r1, sl
 80061f4:	00ca      	lsls	r2, r1, #3
 80061f6:	4610      	mov	r0, r2
 80061f8:	4619      	mov	r1, r3
 80061fa:	4603      	mov	r3, r0
 80061fc:	4642      	mov	r2, r8
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006202:	464b      	mov	r3, r9
 8006204:	460a      	mov	r2, r1
 8006206:	eb42 0303 	adc.w	r3, r2, r3
 800620a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800620c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	663b      	str	r3, [r7, #96]	@ 0x60
 8006216:	667a      	str	r2, [r7, #100]	@ 0x64
 8006218:	f04f 0200 	mov.w	r2, #0
 800621c:	f04f 0300 	mov.w	r3, #0
 8006220:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006224:	4649      	mov	r1, r9
 8006226:	008b      	lsls	r3, r1, #2
 8006228:	4641      	mov	r1, r8
 800622a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800622e:	4641      	mov	r1, r8
 8006230:	008a      	lsls	r2, r1, #2
 8006232:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006236:	f7f9 ffc7 	bl	80001c8 <__aeabi_uldivmod>
 800623a:	4602      	mov	r2, r0
 800623c:	460b      	mov	r3, r1
 800623e:	4b0d      	ldr	r3, [pc, #52]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006240:	fba3 1302 	umull	r1, r3, r3, r2
 8006244:	095b      	lsrs	r3, r3, #5
 8006246:	2164      	movs	r1, #100	@ 0x64
 8006248:	fb01 f303 	mul.w	r3, r1, r3
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	011b      	lsls	r3, r3, #4
 8006250:	3332      	adds	r3, #50	@ 0x32
 8006252:	4a08      	ldr	r2, [pc, #32]	@ (8006274 <UART_SetConfig+0x4e4>)
 8006254:	fba2 2303 	umull	r2, r3, r2, r3
 8006258:	095b      	lsrs	r3, r3, #5
 800625a:	f003 020f 	and.w	r2, r3, #15
 800625e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4422      	add	r2, r4
 8006266:	609a      	str	r2, [r3, #8]
}
 8006268:	bf00      	nop
 800626a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800626e:	46bd      	mov	sp, r7
 8006270:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006274:	51eb851f 	.word	0x51eb851f

08006278 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006278:	b084      	sub	sp, #16
 800627a:	b580      	push	{r7, lr}
 800627c:	b084      	sub	sp, #16
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
 8006282:	f107 001c 	add.w	r0, r7, #28
 8006286:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800628a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800628e:	2b01      	cmp	r3, #1
 8006290:	d123      	bne.n	80062da <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006296:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	68db      	ldr	r3, [r3, #12]
 80062a2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80062a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062aa:	687a      	ldr	r2, [r7, #4]
 80062ac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68db      	ldr	r3, [r3, #12]
 80062b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80062ba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d105      	bne.n	80062ce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	68db      	ldr	r3, [r3, #12]
 80062c6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 f9dc 	bl	800668c <USB_CoreReset>
 80062d4:	4603      	mov	r3, r0
 80062d6:	73fb      	strb	r3, [r7, #15]
 80062d8:	e01b      	b.n	8006312 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80062e6:	6878      	ldr	r0, [r7, #4]
 80062e8:	f000 f9d0 	bl	800668c <USB_CoreReset>
 80062ec:	4603      	mov	r3, r0
 80062ee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80062f0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d106      	bne.n	8006306 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062fc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	639a      	str	r2, [r3, #56]	@ 0x38
 8006304:	e005      	b.n	8006312 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006312:	7fbb      	ldrb	r3, [r7, #30]
 8006314:	2b01      	cmp	r3, #1
 8006316:	d10b      	bne.n	8006330 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f043 0206 	orr.w	r2, r3, #6
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f043 0220 	orr.w	r2, r3, #32
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006330:	7bfb      	ldrb	r3, [r7, #15]
}
 8006332:	4618      	mov	r0, r3
 8006334:	3710      	adds	r7, #16
 8006336:	46bd      	mov	sp, r7
 8006338:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800633c:	b004      	add	sp, #16
 800633e:	4770      	bx	lr

08006340 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f043 0201 	orr.w	r2, r3, #1
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006354:	2300      	movs	r3, #0
}
 8006356:	4618      	mov	r0, r3
 8006358:	370c      	adds	r7, #12
 800635a:	46bd      	mov	sp, r7
 800635c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006360:	4770      	bx	lr

08006362 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006362:	b480      	push	{r7}
 8006364:	b083      	sub	sp, #12
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f023 0201 	bic.w	r2, r3, #1
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006376:	2300      	movs	r3, #0
}
 8006378:	4618      	mov	r0, r3
 800637a:	370c      	adds	r7, #12
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	b084      	sub	sp, #16
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	460b      	mov	r3, r1
 800638e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	68db      	ldr	r3, [r3, #12]
 8006398:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80063a0:	78fb      	ldrb	r3, [r7, #3]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d115      	bne.n	80063d2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68db      	ldr	r3, [r3, #12]
 80063aa:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80063b2:	200a      	movs	r0, #10
 80063b4:	f7fa fdf6 	bl	8000fa4 <HAL_Delay>
      ms += 10U;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	330a      	adds	r3, #10
 80063bc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80063be:	6878      	ldr	r0, [r7, #4]
 80063c0:	f000 f956 	bl	8006670 <USB_GetMode>
 80063c4:	4603      	mov	r3, r0
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d01e      	beq.n	8006408 <USB_SetCurrentMode+0x84>
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2bc7      	cmp	r3, #199	@ 0xc7
 80063ce:	d9f0      	bls.n	80063b2 <USB_SetCurrentMode+0x2e>
 80063d0:	e01a      	b.n	8006408 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80063d2:	78fb      	ldrb	r3, [r7, #3]
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d115      	bne.n	8006404 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80063e4:	200a      	movs	r0, #10
 80063e6:	f7fa fddd 	bl	8000fa4 <HAL_Delay>
      ms += 10U;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	330a      	adds	r3, #10
 80063ee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f000 f93d 	bl	8006670 <USB_GetMode>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d005      	beq.n	8006408 <USB_SetCurrentMode+0x84>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2bc7      	cmp	r3, #199	@ 0xc7
 8006400:	d9f0      	bls.n	80063e4 <USB_SetCurrentMode+0x60>
 8006402:	e001      	b.n	8006408 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e005      	b.n	8006414 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	2bc8      	cmp	r3, #200	@ 0xc8
 800640c:	d101      	bne.n	8006412 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800640e:	2301      	movs	r3, #1
 8006410:	e000      	b.n	8006414 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006412:	2300      	movs	r3, #0
}
 8006414:	4618      	mov	r0, r3
 8006416:	3710      	adds	r7, #16
 8006418:	46bd      	mov	sp, r7
 800641a:	bd80      	pop	{r7, pc}

0800641c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800641c:	b480      	push	{r7}
 800641e:	b085      	sub	sp, #20
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006426:	2300      	movs	r3, #0
 8006428:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	3301      	adds	r3, #1
 800642e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006436:	d901      	bls.n	800643c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e01b      	b.n	8006474 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	691b      	ldr	r3, [r3, #16]
 8006440:	2b00      	cmp	r3, #0
 8006442:	daf2      	bge.n	800642a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006444:	2300      	movs	r3, #0
 8006446:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	019b      	lsls	r3, r3, #6
 800644c:	f043 0220 	orr.w	r2, r3, #32
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	3301      	adds	r3, #1
 8006458:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006460:	d901      	bls.n	8006466 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e006      	b.n	8006474 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	691b      	ldr	r3, [r3, #16]
 800646a:	f003 0320 	and.w	r3, r3, #32
 800646e:	2b20      	cmp	r3, #32
 8006470:	d0f0      	beq.n	8006454 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006472:	2300      	movs	r3, #0
}
 8006474:	4618      	mov	r0, r3
 8006476:	3714      	adds	r7, #20
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr

08006480 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006480:	b480      	push	{r7}
 8006482:	b085      	sub	sp, #20
 8006484:	af00      	add	r7, sp, #0
 8006486:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	3301      	adds	r3, #1
 8006490:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006498:	d901      	bls.n	800649e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800649a:	2303      	movs	r3, #3
 800649c:	e018      	b.n	80064d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	daf2      	bge.n	800648c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80064a6:	2300      	movs	r3, #0
 80064a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2210      	movs	r2, #16
 80064ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	3301      	adds	r3, #1
 80064b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064bc:	d901      	bls.n	80064c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80064be:	2303      	movs	r3, #3
 80064c0:	e006      	b.n	80064d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	691b      	ldr	r3, [r3, #16]
 80064c6:	f003 0310 	and.w	r3, r3, #16
 80064ca:	2b10      	cmp	r3, #16
 80064cc:	d0f0      	beq.n	80064b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80064ce:	2300      	movs	r3, #0
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	3714      	adds	r7, #20
 80064d4:	46bd      	mov	sp, r7
 80064d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064da:	4770      	bx	lr

080064dc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80064dc:	b480      	push	{r7}
 80064de:	b089      	sub	sp, #36	@ 0x24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	4611      	mov	r1, r2
 80064e8:	461a      	mov	r2, r3
 80064ea:	460b      	mov	r3, r1
 80064ec:	71fb      	strb	r3, [r7, #7]
 80064ee:	4613      	mov	r3, r2
 80064f0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80064fa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d123      	bne.n	800654a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006502:	88bb      	ldrh	r3, [r7, #4]
 8006504:	3303      	adds	r3, #3
 8006506:	089b      	lsrs	r3, r3, #2
 8006508:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800650a:	2300      	movs	r3, #0
 800650c:	61bb      	str	r3, [r7, #24]
 800650e:	e018      	b.n	8006542 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006510:	79fb      	ldrb	r3, [r7, #7]
 8006512:	031a      	lsls	r2, r3, #12
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	4413      	add	r3, r2
 8006518:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800651c:	461a      	mov	r2, r3
 800651e:	69fb      	ldr	r3, [r7, #28]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006524:	69fb      	ldr	r3, [r7, #28]
 8006526:	3301      	adds	r3, #1
 8006528:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	3301      	adds	r3, #1
 800652e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	3301      	adds	r3, #1
 8006534:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006536:	69fb      	ldr	r3, [r7, #28]
 8006538:	3301      	adds	r3, #1
 800653a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800653c:	69bb      	ldr	r3, [r7, #24]
 800653e:	3301      	adds	r3, #1
 8006540:	61bb      	str	r3, [r7, #24]
 8006542:	69ba      	ldr	r2, [r7, #24]
 8006544:	693b      	ldr	r3, [r7, #16]
 8006546:	429a      	cmp	r2, r3
 8006548:	d3e2      	bcc.n	8006510 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800654a:	2300      	movs	r3, #0
}
 800654c:	4618      	mov	r0, r3
 800654e:	3724      	adds	r7, #36	@ 0x24
 8006550:	46bd      	mov	sp, r7
 8006552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006556:	4770      	bx	lr

08006558 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006558:	b480      	push	{r7}
 800655a:	b08b      	sub	sp, #44	@ 0x2c
 800655c:	af00      	add	r7, sp, #0
 800655e:	60f8      	str	r0, [r7, #12]
 8006560:	60b9      	str	r1, [r7, #8]
 8006562:	4613      	mov	r3, r2
 8006564:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800656a:	68bb      	ldr	r3, [r7, #8]
 800656c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800656e:	88fb      	ldrh	r3, [r7, #6]
 8006570:	089b      	lsrs	r3, r3, #2
 8006572:	b29b      	uxth	r3, r3
 8006574:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006576:	88fb      	ldrh	r3, [r7, #6]
 8006578:	f003 0303 	and.w	r3, r3, #3
 800657c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800657e:	2300      	movs	r3, #0
 8006580:	623b      	str	r3, [r7, #32]
 8006582:	e014      	b.n	80065ae <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006584:	69bb      	ldr	r3, [r7, #24]
 8006586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800658e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006592:	3301      	adds	r3, #1
 8006594:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006598:	3301      	adds	r3, #1
 800659a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800659c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800659e:	3301      	adds	r3, #1
 80065a0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80065a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a4:	3301      	adds	r3, #1
 80065a6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80065a8:	6a3b      	ldr	r3, [r7, #32]
 80065aa:	3301      	adds	r3, #1
 80065ac:	623b      	str	r3, [r7, #32]
 80065ae:	6a3a      	ldr	r2, [r7, #32]
 80065b0:	697b      	ldr	r3, [r7, #20]
 80065b2:	429a      	cmp	r2, r3
 80065b4:	d3e6      	bcc.n	8006584 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80065b6:	8bfb      	ldrh	r3, [r7, #30]
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d01e      	beq.n	80065fa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80065bc:	2300      	movs	r3, #0
 80065be:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065c6:	461a      	mov	r2, r3
 80065c8:	f107 0310 	add.w	r3, r7, #16
 80065cc:	6812      	ldr	r2, [r2, #0]
 80065ce:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80065d0:	693a      	ldr	r2, [r7, #16]
 80065d2:	6a3b      	ldr	r3, [r7, #32]
 80065d4:	b2db      	uxtb	r3, r3
 80065d6:	00db      	lsls	r3, r3, #3
 80065d8:	fa22 f303 	lsr.w	r3, r2, r3
 80065dc:	b2da      	uxtb	r2, r3
 80065de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e0:	701a      	strb	r2, [r3, #0]
      i++;
 80065e2:	6a3b      	ldr	r3, [r7, #32]
 80065e4:	3301      	adds	r3, #1
 80065e6:	623b      	str	r3, [r7, #32]
      pDest++;
 80065e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ea:	3301      	adds	r3, #1
 80065ec:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80065ee:	8bfb      	ldrh	r3, [r7, #30]
 80065f0:	3b01      	subs	r3, #1
 80065f2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80065f4:	8bfb      	ldrh	r3, [r7, #30]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1ea      	bne.n	80065d0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80065fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	372c      	adds	r7, #44	@ 0x2c
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006608:	b480      	push	{r7}
 800660a:	b085      	sub	sp, #20
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	695b      	ldr	r3, [r3, #20]
 8006614:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	699b      	ldr	r3, [r3, #24]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	4013      	ands	r3, r2
 800661e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006620:	68fb      	ldr	r3, [r7, #12]
}
 8006622:	4618      	mov	r0, r3
 8006624:	3714      	adds	r7, #20
 8006626:	46bd      	mov	sp, r7
 8006628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800662c:	4770      	bx	lr

0800662e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800662e:	b480      	push	{r7}
 8006630:	b085      	sub	sp, #20
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
 8006636:	460b      	mov	r3, r1
 8006638:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800663e:	78fb      	ldrb	r3, [r7, #3]
 8006640:	015a      	lsls	r2, r3, #5
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	4413      	add	r3, r2
 8006646:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800664a:	689b      	ldr	r3, [r3, #8]
 800664c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800664e:	78fb      	ldrb	r3, [r7, #3]
 8006650:	015a      	lsls	r2, r3, #5
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	4413      	add	r3, r2
 8006656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	68ba      	ldr	r2, [r7, #8]
 800665e:	4013      	ands	r3, r2
 8006660:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006662:	68bb      	ldr	r3, [r7, #8]
}
 8006664:	4618      	mov	r0, r3
 8006666:	3714      	adds	r7, #20
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr

08006670 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006670:	b480      	push	{r7}
 8006672:	b083      	sub	sp, #12
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	695b      	ldr	r3, [r3, #20]
 800667c:	f003 0301 	and.w	r3, r3, #1
}
 8006680:	4618      	mov	r0, r3
 8006682:	370c      	adds	r7, #12
 8006684:	46bd      	mov	sp, r7
 8006686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668a:	4770      	bx	lr

0800668c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800668c:	b480      	push	{r7}
 800668e:	b085      	sub	sp, #20
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006694:	2300      	movs	r3, #0
 8006696:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	3301      	adds	r3, #1
 800669c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066a4:	d901      	bls.n	80066aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e01b      	b.n	80066e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	691b      	ldr	r3, [r3, #16]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	daf2      	bge.n	8006698 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80066b2:	2300      	movs	r3, #0
 80066b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	691b      	ldr	r3, [r3, #16]
 80066ba:	f043 0201 	orr.w	r2, r3, #1
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	3301      	adds	r3, #1
 80066c6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80066ce:	d901      	bls.n	80066d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80066d0:	2303      	movs	r3, #3
 80066d2:	e006      	b.n	80066e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	691b      	ldr	r3, [r3, #16]
 80066d8:	f003 0301 	and.w	r3, r3, #1
 80066dc:	2b01      	cmp	r3, #1
 80066de:	d0f0      	beq.n	80066c2 <USB_CoreReset+0x36>

  return HAL_OK;
 80066e0:	2300      	movs	r3, #0
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3714      	adds	r7, #20
 80066e6:	46bd      	mov	sp, r7
 80066e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ec:	4770      	bx	lr
	...

080066f0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80066f0:	b084      	sub	sp, #16
 80066f2:	b580      	push	{r7, lr}
 80066f4:	b086      	sub	sp, #24
 80066f6:	af00      	add	r7, sp, #0
 80066f8:	6078      	str	r0, [r7, #4]
 80066fa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80066fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006710:	461a      	mov	r2, r3
 8006712:	2300      	movs	r3, #0
 8006714:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800671a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006726:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006732:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68db      	ldr	r3, [r3, #12]
 800673e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006742:	2b00      	cmp	r3, #0
 8006744:	d119      	bne.n	800677a <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8006746:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800674a:	2b01      	cmp	r3, #1
 800674c:	d10a      	bne.n	8006764 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800675c:	f043 0304 	orr.w	r3, r3, #4
 8006760:	6013      	str	r3, [r2, #0]
 8006762:	e014      	b.n	800678e <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	68fa      	ldr	r2, [r7, #12]
 800676e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006772:	f023 0304 	bic.w	r3, r3, #4
 8006776:	6013      	str	r3, [r2, #0]
 8006778:	e009      	b.n	800678e <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68fa      	ldr	r2, [r7, #12]
 8006784:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006788:	f023 0304 	bic.w	r3, r3, #4
 800678c:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800678e:	2110      	movs	r1, #16
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f7ff fe43 	bl	800641c <USB_FlushTxFifo>
 8006796:	4603      	mov	r3, r0
 8006798:	2b00      	cmp	r3, #0
 800679a:	d001      	beq.n	80067a0 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f7ff fe6d 	bl	8006480 <USB_FlushRxFifo>
 80067a6:	4603      	mov	r3, r0
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d001      	beq.n	80067b0 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 80067ac:	2301      	movs	r3, #1
 80067ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80067b0:	2300      	movs	r3, #0
 80067b2:	613b      	str	r3, [r7, #16]
 80067b4:	e015      	b.n	80067e2 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	015a      	lsls	r2, r3, #5
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	4413      	add	r3, r2
 80067be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067c2:	461a      	mov	r2, r3
 80067c4:	f04f 33ff 	mov.w	r3, #4294967295
 80067c8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	015a      	lsls	r2, r3, #5
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	4413      	add	r3, r2
 80067d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80067d6:	461a      	mov	r2, r3
 80067d8:	2300      	movs	r3, #0
 80067da:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	3301      	adds	r3, #1
 80067e0:	613b      	str	r3, [r7, #16]
 80067e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80067e6:	461a      	mov	r2, r3
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d3e3      	bcc.n	80067b6 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	f04f 32ff 	mov.w	r2, #4294967295
 80067fa:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a18      	ldr	r2, [pc, #96]	@ (8006860 <USB_HostInit+0x170>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d10b      	bne.n	800681c <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800680a:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a15      	ldr	r2, [pc, #84]	@ (8006864 <USB_HostInit+0x174>)
 8006810:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	4a14      	ldr	r2, [pc, #80]	@ (8006868 <USB_HostInit+0x178>)
 8006816:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 800681a:	e009      	b.n	8006830 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2280      	movs	r2, #128	@ 0x80
 8006820:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	4a11      	ldr	r2, [pc, #68]	@ (800686c <USB_HostInit+0x17c>)
 8006826:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	4a11      	ldr	r2, [pc, #68]	@ (8006870 <USB_HostInit+0x180>)
 800682c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006830:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006834:	2b00      	cmp	r3, #0
 8006836:	d105      	bne.n	8006844 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	f043 0210 	orr.w	r2, r3, #16
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	699a      	ldr	r2, [r3, #24]
 8006848:	4b0a      	ldr	r3, [pc, #40]	@ (8006874 <USB_HostInit+0x184>)
 800684a:	4313      	orrs	r3, r2
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8006850:	7dfb      	ldrb	r3, [r7, #23]
}
 8006852:	4618      	mov	r0, r3
 8006854:	3718      	adds	r7, #24
 8006856:	46bd      	mov	sp, r7
 8006858:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800685c:	b004      	add	sp, #16
 800685e:	4770      	bx	lr
 8006860:	40040000 	.word	0x40040000
 8006864:	01000200 	.word	0x01000200
 8006868:	00e00300 	.word	0x00e00300
 800686c:	00600080 	.word	0x00600080
 8006870:	004000e0 	.word	0x004000e0
 8006874:	a3200008 	.word	0xa3200008

08006878 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006878:	b480      	push	{r7}
 800687a:	b085      	sub	sp, #20
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
 8006880:	460b      	mov	r3, r1
 8006882:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	68fa      	ldr	r2, [r7, #12]
 8006892:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006896:	f023 0303 	bic.w	r3, r3, #3
 800689a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068a2:	681a      	ldr	r2, [r3, #0]
 80068a4:	78fb      	ldrb	r3, [r7, #3]
 80068a6:	f003 0303 	and.w	r3, r3, #3
 80068aa:	68f9      	ldr	r1, [r7, #12]
 80068ac:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80068b0:	4313      	orrs	r3, r2
 80068b2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80068b4:	78fb      	ldrb	r3, [r7, #3]
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d107      	bne.n	80068ca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068c0:	461a      	mov	r2, r3
 80068c2:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80068c6:	6053      	str	r3, [r2, #4]
 80068c8:	e00c      	b.n	80068e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80068ca:	78fb      	ldrb	r3, [r7, #3]
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d107      	bne.n	80068e0 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80068d6:	461a      	mov	r2, r3
 80068d8:	f241 7370 	movw	r3, #6000	@ 0x1770
 80068dc:	6053      	str	r3, [r2, #4]
 80068de:	e001      	b.n	80068e4 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80068e0:	2301      	movs	r3, #1
 80068e2:	e000      	b.n	80068e6 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3714      	adds	r7, #20
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80068fe:	2300      	movs	r3, #0
 8006900:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006912:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	68fa      	ldr	r2, [r7, #12]
 8006918:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 800691c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006920:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8006922:	2064      	movs	r0, #100	@ 0x64
 8006924:	f7fa fb3e 	bl	8000fa4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006930:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006934:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8006936:	200a      	movs	r0, #10
 8006938:	f7fa fb34 	bl	8000fa4 <HAL_Delay>

  return HAL_OK;
 800693c:	2300      	movs	r3, #0
}
 800693e:	4618      	mov	r0, r3
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8006946:	b480      	push	{r7}
 8006948:	b085      	sub	sp, #20
 800694a:	af00      	add	r7, sp, #0
 800694c:	6078      	str	r0, [r7, #4]
 800694e:	460b      	mov	r3, r1
 8006950:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006956:	2300      	movs	r3, #0
 8006958:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 800696a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006972:	2b00      	cmp	r3, #0
 8006974:	d109      	bne.n	800698a <USB_DriveVbus+0x44>
 8006976:	78fb      	ldrb	r3, [r7, #3]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d106      	bne.n	800698a <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	68fa      	ldr	r2, [r7, #12]
 8006980:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006984:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006988:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006990:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006994:	d109      	bne.n	80069aa <USB_DriveVbus+0x64>
 8006996:	78fb      	ldrb	r3, [r7, #3]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d106      	bne.n	80069aa <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	68fa      	ldr	r2, [r7, #12]
 80069a0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80069a4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069a8:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 80069aa:	2300      	movs	r3, #0
}
 80069ac:	4618      	mov	r0, r3
 80069ae:	3714      	adds	r7, #20
 80069b0:	46bd      	mov	sp, r7
 80069b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b6:	4770      	bx	lr

080069b8 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b085      	sub	sp, #20
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80069c4:	2300      	movs	r3, #0
 80069c6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	0c5b      	lsrs	r3, r3, #17
 80069d6:	f003 0303 	and.w	r3, r3, #3
}
 80069da:	4618      	mov	r0, r3
 80069dc:	3714      	adds	r7, #20
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr

080069e6 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b085      	sub	sp, #20
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	b29b      	uxth	r3, r3
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr

08006a08 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b088      	sub	sp, #32
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
 8006a10:	4608      	mov	r0, r1
 8006a12:	4611      	mov	r1, r2
 8006a14:	461a      	mov	r2, r3
 8006a16:	4603      	mov	r3, r0
 8006a18:	70fb      	strb	r3, [r7, #3]
 8006a1a:	460b      	mov	r3, r1
 8006a1c:	70bb      	strb	r3, [r7, #2]
 8006a1e:	4613      	mov	r3, r2
 8006a20:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a22:	2300      	movs	r3, #0
 8006a24:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006a2a:	78fb      	ldrb	r3, [r7, #3]
 8006a2c:	015a      	lsls	r2, r3, #5
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	4413      	add	r3, r2
 8006a32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a36:	461a      	mov	r2, r3
 8006a38:	f04f 33ff 	mov.w	r3, #4294967295
 8006a3c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006a3e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006a42:	2b03      	cmp	r3, #3
 8006a44:	d87c      	bhi.n	8006b40 <USB_HC_Init+0x138>
 8006a46:	a201      	add	r2, pc, #4	@ (adr r2, 8006a4c <USB_HC_Init+0x44>)
 8006a48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a4c:	08006a5d 	.word	0x08006a5d
 8006a50:	08006b03 	.word	0x08006b03
 8006a54:	08006a5d 	.word	0x08006a5d
 8006a58:	08006ac5 	.word	0x08006ac5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006a5c:	78fb      	ldrb	r3, [r7, #3]
 8006a5e:	015a      	lsls	r2, r3, #5
 8006a60:	693b      	ldr	r3, [r7, #16]
 8006a62:	4413      	add	r3, r2
 8006a64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a68:	461a      	mov	r2, r3
 8006a6a:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006a6e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006a70:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	da10      	bge.n	8006a9a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006a78:	78fb      	ldrb	r3, [r7, #3]
 8006a7a:	015a      	lsls	r2, r3, #5
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	4413      	add	r3, r2
 8006a80:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006a84:	68db      	ldr	r3, [r3, #12]
 8006a86:	78fa      	ldrb	r2, [r7, #3]
 8006a88:	0151      	lsls	r1, r2, #5
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	440a      	add	r2, r1
 8006a8e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006a92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a96:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006a98:	e055      	b.n	8006b46 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	4a6f      	ldr	r2, [pc, #444]	@ (8006c5c <USB_HC_Init+0x254>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d151      	bne.n	8006b46 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006aa2:	78fb      	ldrb	r3, [r7, #3]
 8006aa4:	015a      	lsls	r2, r3, #5
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	4413      	add	r3, r2
 8006aaa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006aae:	68db      	ldr	r3, [r3, #12]
 8006ab0:	78fa      	ldrb	r2, [r7, #3]
 8006ab2:	0151      	lsls	r1, r2, #5
 8006ab4:	693a      	ldr	r2, [r7, #16]
 8006ab6:	440a      	add	r2, r1
 8006ab8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006abc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006ac0:	60d3      	str	r3, [r2, #12]
      break;
 8006ac2:	e040      	b.n	8006b46 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006ac4:	78fb      	ldrb	r3, [r7, #3]
 8006ac6:	015a      	lsls	r2, r3, #5
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	4413      	add	r3, r2
 8006acc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006ad6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006ad8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	da34      	bge.n	8006b4a <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006ae0:	78fb      	ldrb	r3, [r7, #3]
 8006ae2:	015a      	lsls	r2, r3, #5
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	4413      	add	r3, r2
 8006ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006aec:	68db      	ldr	r3, [r3, #12]
 8006aee:	78fa      	ldrb	r2, [r7, #3]
 8006af0:	0151      	lsls	r1, r2, #5
 8006af2:	693a      	ldr	r2, [r7, #16]
 8006af4:	440a      	add	r2, r1
 8006af6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006afa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006afe:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006b00:	e023      	b.n	8006b4a <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b02:	78fb      	ldrb	r3, [r7, #3]
 8006b04:	015a      	lsls	r2, r3, #5
 8006b06:	693b      	ldr	r3, [r7, #16]
 8006b08:	4413      	add	r3, r2
 8006b0a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b0e:	461a      	mov	r2, r3
 8006b10:	f240 2325 	movw	r3, #549	@ 0x225
 8006b14:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006b16:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	da17      	bge.n	8006b4e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006b1e:	78fb      	ldrb	r3, [r7, #3]
 8006b20:	015a      	lsls	r2, r3, #5
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	4413      	add	r3, r2
 8006b26:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b2a:	68db      	ldr	r3, [r3, #12]
 8006b2c:	78fa      	ldrb	r2, [r7, #3]
 8006b2e:	0151      	lsls	r1, r2, #5
 8006b30:	693a      	ldr	r2, [r7, #16]
 8006b32:	440a      	add	r2, r1
 8006b34:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b38:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006b3c:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006b3e:	e006      	b.n	8006b4e <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006b40:	2301      	movs	r3, #1
 8006b42:	77fb      	strb	r3, [r7, #31]
      break;
 8006b44:	e004      	b.n	8006b50 <USB_HC_Init+0x148>
      break;
 8006b46:	bf00      	nop
 8006b48:	e002      	b.n	8006b50 <USB_HC_Init+0x148>
      break;
 8006b4a:	bf00      	nop
 8006b4c:	e000      	b.n	8006b50 <USB_HC_Init+0x148>
      break;
 8006b4e:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006b50:	78fb      	ldrb	r3, [r7, #3]
 8006b52:	015a      	lsls	r2, r3, #5
 8006b54:	693b      	ldr	r3, [r7, #16]
 8006b56:	4413      	add	r3, r2
 8006b58:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	2300      	movs	r3, #0
 8006b60:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006b62:	78fb      	ldrb	r3, [r7, #3]
 8006b64:	015a      	lsls	r2, r3, #5
 8006b66:	693b      	ldr	r3, [r7, #16]
 8006b68:	4413      	add	r3, r2
 8006b6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b6e:	68db      	ldr	r3, [r3, #12]
 8006b70:	78fa      	ldrb	r2, [r7, #3]
 8006b72:	0151      	lsls	r1, r2, #5
 8006b74:	693a      	ldr	r2, [r7, #16]
 8006b76:	440a      	add	r2, r1
 8006b78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b7c:	f043 0302 	orr.w	r3, r3, #2
 8006b80:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006b88:	699a      	ldr	r2, [r3, #24]
 8006b8a:	78fb      	ldrb	r3, [r7, #3]
 8006b8c:	f003 030f 	and.w	r3, r3, #15
 8006b90:	2101      	movs	r1, #1
 8006b92:	fa01 f303 	lsl.w	r3, r1, r3
 8006b96:	6939      	ldr	r1, [r7, #16]
 8006b98:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006bac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	da03      	bge.n	8006bbc <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006bb4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bb8:	61bb      	str	r3, [r7, #24]
 8006bba:	e001      	b.n	8006bc0 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006bc0:	6878      	ldr	r0, [r7, #4]
 8006bc2:	f7ff fef9 	bl	80069b8 <USB_GetHostSpeed>
 8006bc6:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006bc8:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006bcc:	2b02      	cmp	r3, #2
 8006bce:	d106      	bne.n	8006bde <USB_HC_Init+0x1d6>
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	2b02      	cmp	r3, #2
 8006bd4:	d003      	beq.n	8006bde <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006bd6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006bda:	617b      	str	r3, [r7, #20]
 8006bdc:	e001      	b.n	8006be2 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006bde:	2300      	movs	r3, #0
 8006be0:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006be2:	787b      	ldrb	r3, [r7, #1]
 8006be4:	059b      	lsls	r3, r3, #22
 8006be6:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006bea:	78bb      	ldrb	r3, [r7, #2]
 8006bec:	02db      	lsls	r3, r3, #11
 8006bee:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006bf2:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006bf4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006bf8:	049b      	lsls	r3, r3, #18
 8006bfa:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006bfe:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006c00:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006c02:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006c06:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	431a      	orrs	r2, r3
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c10:	78fa      	ldrb	r2, [r7, #3]
 8006c12:	0151      	lsls	r1, r2, #5
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	440a      	add	r2, r1
 8006c18:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006c1c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c20:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006c22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006c26:	2b03      	cmp	r3, #3
 8006c28:	d003      	beq.n	8006c32 <USB_HC_Init+0x22a>
 8006c2a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006c2e:	2b01      	cmp	r3, #1
 8006c30:	d10f      	bne.n	8006c52 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006c32:	78fb      	ldrb	r3, [r7, #3]
 8006c34:	015a      	lsls	r2, r3, #5
 8006c36:	693b      	ldr	r3, [r7, #16]
 8006c38:	4413      	add	r3, r2
 8006c3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	78fa      	ldrb	r2, [r7, #3]
 8006c42:	0151      	lsls	r1, r2, #5
 8006c44:	693a      	ldr	r2, [r7, #16]
 8006c46:	440a      	add	r2, r1
 8006c48:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c4c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006c50:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006c52:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3720      	adds	r7, #32
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	40040000 	.word	0x40040000

08006c60 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b08c      	sub	sp, #48	@ 0x30
 8006c64:	af02      	add	r7, sp, #8
 8006c66:	60f8      	str	r0, [r7, #12]
 8006c68:	60b9      	str	r1, [r7, #8]
 8006c6a:	4613      	mov	r3, r2
 8006c6c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006c72:	68bb      	ldr	r3, [r7, #8]
 8006c74:	785b      	ldrb	r3, [r3, #1]
 8006c76:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006c78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006c7c:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	4a5d      	ldr	r2, [pc, #372]	@ (8006df8 <USB_HC_StartXfer+0x198>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d12f      	bne.n	8006ce6 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006c86:	79fb      	ldrb	r3, [r7, #7]
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d11c      	bne.n	8006cc6 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	7c9b      	ldrb	r3, [r3, #18]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d003      	beq.n	8006c9c <USB_HC_StartXfer+0x3c>
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	7c9b      	ldrb	r3, [r3, #18]
 8006c98:	2b02      	cmp	r3, #2
 8006c9a:	d124      	bne.n	8006ce6 <USB_HC_StartXfer+0x86>
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	799b      	ldrb	r3, [r3, #6]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d120      	bne.n	8006ce6 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	015a      	lsls	r2, r3, #5
 8006ca8:	6a3b      	ldr	r3, [r7, #32]
 8006caa:	4413      	add	r3, r2
 8006cac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	69fa      	ldr	r2, [r7, #28]
 8006cb4:	0151      	lsls	r1, r2, #5
 8006cb6:	6a3a      	ldr	r2, [r7, #32]
 8006cb8:	440a      	add	r2, r1
 8006cba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cbe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006cc2:	60d3      	str	r3, [r2, #12]
 8006cc4:	e00f      	b.n	8006ce6 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006cc6:	68bb      	ldr	r3, [r7, #8]
 8006cc8:	791b      	ldrb	r3, [r3, #4]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d10b      	bne.n	8006ce6 <USB_HC_StartXfer+0x86>
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	795b      	ldrb	r3, [r3, #5]
 8006cd2:	2b01      	cmp	r3, #1
 8006cd4:	d107      	bne.n	8006ce6 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	785b      	ldrb	r3, [r3, #1]
 8006cda:	4619      	mov	r1, r3
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f000 fb6b 	bl	80073b8 <USB_DoPing>
        return HAL_OK;
 8006ce2:	2300      	movs	r3, #0
 8006ce4:	e232      	b.n	800714c <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	799b      	ldrb	r3, [r3, #6]
 8006cea:	2b01      	cmp	r3, #1
 8006cec:	d158      	bne.n	8006da0 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006cf2:	68bb      	ldr	r3, [r7, #8]
 8006cf4:	78db      	ldrb	r3, [r3, #3]
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d007      	beq.n	8006d0a <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006cfa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	8a92      	ldrh	r2, [r2, #20]
 8006d00:	fb03 f202 	mul.w	r2, r3, r2
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	61da      	str	r2, [r3, #28]
 8006d08:	e07c      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	7c9b      	ldrb	r3, [r3, #18]
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d130      	bne.n	8006d74 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006d12:	68bb      	ldr	r3, [r7, #8]
 8006d14:	6a1b      	ldr	r3, [r3, #32]
 8006d16:	2bbc      	cmp	r3, #188	@ 0xbc
 8006d18:	d918      	bls.n	8006d4c <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	8a9b      	ldrh	r3, [r3, #20]
 8006d1e:	461a      	mov	r2, r3
 8006d20:	68bb      	ldr	r3, [r7, #8]
 8006d22:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	69da      	ldr	r2, [r3, #28]
 8006d28:	68bb      	ldr	r3, [r7, #8]
 8006d2a:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	68db      	ldr	r3, [r3, #12]
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d003      	beq.n	8006d3c <USB_HC_StartXfer+0xdc>
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	68db      	ldr	r3, [r3, #12]
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d103      	bne.n	8006d44 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	2202      	movs	r2, #2
 8006d40:	60da      	str	r2, [r3, #12]
 8006d42:	e05f      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	2201      	movs	r2, #1
 8006d48:	60da      	str	r2, [r3, #12]
 8006d4a:	e05b      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	6a1a      	ldr	r2, [r3, #32]
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d007      	beq.n	8006d6c <USB_HC_StartXfer+0x10c>
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	2b02      	cmp	r3, #2
 8006d62:	d003      	beq.n	8006d6c <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006d64:	68bb      	ldr	r3, [r7, #8]
 8006d66:	2204      	movs	r2, #4
 8006d68:	60da      	str	r2, [r3, #12]
 8006d6a:	e04b      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	2203      	movs	r2, #3
 8006d70:	60da      	str	r2, [r3, #12]
 8006d72:	e047      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006d74:	79fb      	ldrb	r3, [r7, #7]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d10d      	bne.n	8006d96 <USB_HC_StartXfer+0x136>
 8006d7a:	68bb      	ldr	r3, [r7, #8]
 8006d7c:	6a1b      	ldr	r3, [r3, #32]
 8006d7e:	68ba      	ldr	r2, [r7, #8]
 8006d80:	8a92      	ldrh	r2, [r2, #20]
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d907      	bls.n	8006d96 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006d86:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006d88:	68ba      	ldr	r2, [r7, #8]
 8006d8a:	8a92      	ldrh	r2, [r2, #20]
 8006d8c:	fb03 f202 	mul.w	r2, r3, r2
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	61da      	str	r2, [r3, #28]
 8006d94:	e036      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006d96:	68bb      	ldr	r3, [r7, #8]
 8006d98:	6a1a      	ldr	r2, [r3, #32]
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	61da      	str	r2, [r3, #28]
 8006d9e:	e031      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006da0:	68bb      	ldr	r3, [r7, #8]
 8006da2:	6a1b      	ldr	r3, [r3, #32]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d018      	beq.n	8006dda <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006da8:	68bb      	ldr	r3, [r7, #8]
 8006daa:	6a1b      	ldr	r3, [r3, #32]
 8006dac:	68ba      	ldr	r2, [r7, #8]
 8006dae:	8a92      	ldrh	r2, [r2, #20]
 8006db0:	4413      	add	r3, r2
 8006db2:	3b01      	subs	r3, #1
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	8a92      	ldrh	r2, [r2, #20]
 8006db8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006dbc:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006dbe:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006dc0:	8b7b      	ldrh	r3, [r7, #26]
 8006dc2:	429a      	cmp	r2, r3
 8006dc4:	d90b      	bls.n	8006dde <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006dc6:	8b7b      	ldrh	r3, [r7, #26]
 8006dc8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006dca:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006dcc:	68ba      	ldr	r2, [r7, #8]
 8006dce:	8a92      	ldrh	r2, [r2, #20]
 8006dd0:	fb03 f202 	mul.w	r2, r3, r2
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	61da      	str	r2, [r3, #28]
 8006dd8:	e001      	b.n	8006dde <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006dda:	2301      	movs	r3, #1
 8006ddc:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	78db      	ldrb	r3, [r3, #3]
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00a      	beq.n	8006dfc <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006de6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006de8:	68ba      	ldr	r2, [r7, #8]
 8006dea:	8a92      	ldrh	r2, [r2, #20]
 8006dec:	fb03 f202 	mul.w	r2, r3, r2
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	61da      	str	r2, [r3, #28]
 8006df4:	e006      	b.n	8006e04 <USB_HC_StartXfer+0x1a4>
 8006df6:	bf00      	nop
 8006df8:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	6a1a      	ldr	r2, [r3, #32]
 8006e00:	68bb      	ldr	r3, [r7, #8]
 8006e02:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	69db      	ldr	r3, [r3, #28]
 8006e08:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006e0c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006e0e:	04d9      	lsls	r1, r3, #19
 8006e10:	4ba3      	ldr	r3, [pc, #652]	@ (80070a0 <USB_HC_StartXfer+0x440>)
 8006e12:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e14:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006e16:	68bb      	ldr	r3, [r7, #8]
 8006e18:	7d9b      	ldrb	r3, [r3, #22]
 8006e1a:	075b      	lsls	r3, r3, #29
 8006e1c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e20:	69f9      	ldr	r1, [r7, #28]
 8006e22:	0148      	lsls	r0, r1, #5
 8006e24:	6a39      	ldr	r1, [r7, #32]
 8006e26:	4401      	add	r1, r0
 8006e28:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006e2c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006e2e:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006e30:	79fb      	ldrb	r3, [r7, #7]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d009      	beq.n	8006e4a <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	6999      	ldr	r1, [r3, #24]
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	015a      	lsls	r2, r3, #5
 8006e3e:	6a3b      	ldr	r3, [r7, #32]
 8006e40:	4413      	add	r3, r2
 8006e42:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e46:	460a      	mov	r2, r1
 8006e48:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006e4a:	6a3b      	ldr	r3, [r7, #32]
 8006e4c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006e50:	689b      	ldr	r3, [r3, #8]
 8006e52:	f003 0301 	and.w	r3, r3, #1
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	bf0c      	ite	eq
 8006e5a:	2301      	moveq	r3, #1
 8006e5c:	2300      	movne	r3, #0
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006e62:	69fb      	ldr	r3, [r7, #28]
 8006e64:	015a      	lsls	r2, r3, #5
 8006e66:	6a3b      	ldr	r3, [r7, #32]
 8006e68:	4413      	add	r3, r2
 8006e6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	69fa      	ldr	r2, [r7, #28]
 8006e72:	0151      	lsls	r1, r2, #5
 8006e74:	6a3a      	ldr	r2, [r7, #32]
 8006e76:	440a      	add	r2, r1
 8006e78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006e7c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006e80:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	015a      	lsls	r2, r3, #5
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	4413      	add	r3, r2
 8006e8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	7e7b      	ldrb	r3, [r7, #25]
 8006e92:	075b      	lsls	r3, r3, #29
 8006e94:	69f9      	ldr	r1, [r7, #28]
 8006e96:	0148      	lsls	r0, r1, #5
 8006e98:	6a39      	ldr	r1, [r7, #32]
 8006e9a:	4401      	add	r1, r0
 8006e9c:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	799b      	ldrb	r3, [r3, #6]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	f040 80c3 	bne.w	8007034 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	7c5b      	ldrb	r3, [r3, #17]
 8006eb2:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006eb4:	68ba      	ldr	r2, [r7, #8]
 8006eb6:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	69fa      	ldr	r2, [r7, #28]
 8006ebc:	0151      	lsls	r1, r2, #5
 8006ebe:	6a3a      	ldr	r2, [r7, #32]
 8006ec0:	440a      	add	r2, r1
 8006ec2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006ec6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006eca:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	015a      	lsls	r2, r3, #5
 8006ed0:	6a3b      	ldr	r3, [r7, #32]
 8006ed2:	4413      	add	r3, r2
 8006ed4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ed8:	68db      	ldr	r3, [r3, #12]
 8006eda:	69fa      	ldr	r2, [r7, #28]
 8006edc:	0151      	lsls	r1, r2, #5
 8006ede:	6a3a      	ldr	r2, [r7, #32]
 8006ee0:	440a      	add	r2, r1
 8006ee2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ee6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006eea:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	79db      	ldrb	r3, [r3, #7]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d123      	bne.n	8006f3c <USB_HC_StartXfer+0x2dc>
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	78db      	ldrb	r3, [r3, #3]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d11f      	bne.n	8006f3c <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006efc:	69fb      	ldr	r3, [r7, #28]
 8006efe:	015a      	lsls	r2, r3, #5
 8006f00:	6a3b      	ldr	r3, [r7, #32]
 8006f02:	4413      	add	r3, r2
 8006f04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f08:	685b      	ldr	r3, [r3, #4]
 8006f0a:	69fa      	ldr	r2, [r7, #28]
 8006f0c:	0151      	lsls	r1, r2, #5
 8006f0e:	6a3a      	ldr	r2, [r7, #32]
 8006f10:	440a      	add	r2, r1
 8006f12:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f1a:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006f1c:	69fb      	ldr	r3, [r7, #28]
 8006f1e:	015a      	lsls	r2, r3, #5
 8006f20:	6a3b      	ldr	r3, [r7, #32]
 8006f22:	4413      	add	r3, r2
 8006f24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	69fa      	ldr	r2, [r7, #28]
 8006f2c:	0151      	lsls	r1, r2, #5
 8006f2e:	6a3a      	ldr	r2, [r7, #32]
 8006f30:	440a      	add	r2, r1
 8006f32:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f3a:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	7c9b      	ldrb	r3, [r3, #18]
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d003      	beq.n	8006f4c <USB_HC_StartXfer+0x2ec>
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	7c9b      	ldrb	r3, [r3, #18]
 8006f48:	2b03      	cmp	r3, #3
 8006f4a:	d117      	bne.n	8006f7c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d113      	bne.n	8006f7c <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006f54:	68bb      	ldr	r3, [r7, #8]
 8006f56:	78db      	ldrb	r3, [r3, #3]
 8006f58:	2b01      	cmp	r3, #1
 8006f5a:	d10f      	bne.n	8006f7c <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006f5c:	69fb      	ldr	r3, [r7, #28]
 8006f5e:	015a      	lsls	r2, r3, #5
 8006f60:	6a3b      	ldr	r3, [r7, #32]
 8006f62:	4413      	add	r3, r2
 8006f64:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f68:	685b      	ldr	r3, [r3, #4]
 8006f6a:	69fa      	ldr	r2, [r7, #28]
 8006f6c:	0151      	lsls	r1, r2, #5
 8006f6e:	6a3a      	ldr	r2, [r7, #32]
 8006f70:	440a      	add	r2, r1
 8006f72:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f7a:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	7c9b      	ldrb	r3, [r3, #18]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d162      	bne.n	800704a <USB_HC_StartXfer+0x3ea>
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	78db      	ldrb	r3, [r3, #3]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d15e      	bne.n	800704a <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	68db      	ldr	r3, [r3, #12]
 8006f90:	3b01      	subs	r3, #1
 8006f92:	2b03      	cmp	r3, #3
 8006f94:	d858      	bhi.n	8007048 <USB_HC_StartXfer+0x3e8>
 8006f96:	a201      	add	r2, pc, #4	@ (adr r2, 8006f9c <USB_HC_StartXfer+0x33c>)
 8006f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f9c:	08006fad 	.word	0x08006fad
 8006fa0:	08006fcf 	.word	0x08006fcf
 8006fa4:	08006ff1 	.word	0x08006ff1
 8006fa8:	08007013 	.word	0x08007013
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	015a      	lsls	r2, r3, #5
 8006fb0:	6a3b      	ldr	r3, [r7, #32]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	69fa      	ldr	r2, [r7, #28]
 8006fbc:	0151      	lsls	r1, r2, #5
 8006fbe:	6a3a      	ldr	r2, [r7, #32]
 8006fc0:	440a      	add	r2, r1
 8006fc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fca:	6053      	str	r3, [r2, #4]
          break;
 8006fcc:	e03d      	b.n	800704a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	015a      	lsls	r2, r3, #5
 8006fd2:	6a3b      	ldr	r3, [r7, #32]
 8006fd4:	4413      	add	r3, r2
 8006fd6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	69fa      	ldr	r2, [r7, #28]
 8006fde:	0151      	lsls	r1, r2, #5
 8006fe0:	6a3a      	ldr	r2, [r7, #32]
 8006fe2:	440a      	add	r2, r1
 8006fe4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fe8:	f043 030e 	orr.w	r3, r3, #14
 8006fec:	6053      	str	r3, [r2, #4]
          break;
 8006fee:	e02c      	b.n	800704a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	015a      	lsls	r2, r3, #5
 8006ff4:	6a3b      	ldr	r3, [r7, #32]
 8006ff6:	4413      	add	r3, r2
 8006ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	69fa      	ldr	r2, [r7, #28]
 8007000:	0151      	lsls	r1, r2, #5
 8007002:	6a3a      	ldr	r2, [r7, #32]
 8007004:	440a      	add	r2, r1
 8007006:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800700a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800700e:	6053      	str	r3, [r2, #4]
          break;
 8007010:	e01b      	b.n	800704a <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	015a      	lsls	r2, r3, #5
 8007016:	6a3b      	ldr	r3, [r7, #32]
 8007018:	4413      	add	r3, r2
 800701a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800701e:	685b      	ldr	r3, [r3, #4]
 8007020:	69fa      	ldr	r2, [r7, #28]
 8007022:	0151      	lsls	r1, r2, #5
 8007024:	6a3a      	ldr	r2, [r7, #32]
 8007026:	440a      	add	r2, r1
 8007028:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800702c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007030:	6053      	str	r3, [r2, #4]
          break;
 8007032:	e00a      	b.n	800704a <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8007034:	69fb      	ldr	r3, [r7, #28]
 8007036:	015a      	lsls	r2, r3, #5
 8007038:	6a3b      	ldr	r3, [r7, #32]
 800703a:	4413      	add	r3, r2
 800703c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007040:	461a      	mov	r2, r3
 8007042:	2300      	movs	r3, #0
 8007044:	6053      	str	r3, [r2, #4]
 8007046:	e000      	b.n	800704a <USB_HC_StartXfer+0x3ea>
          break;
 8007048:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800704a:	69fb      	ldr	r3, [r7, #28]
 800704c:	015a      	lsls	r2, r3, #5
 800704e:	6a3b      	ldr	r3, [r7, #32]
 8007050:	4413      	add	r3, r2
 8007052:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800705a:	693b      	ldr	r3, [r7, #16]
 800705c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007060:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	78db      	ldrb	r3, [r3, #3]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d004      	beq.n	8007074 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800706a:	693b      	ldr	r3, [r7, #16]
 800706c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007070:	613b      	str	r3, [r7, #16]
 8007072:	e003      	b.n	800707c <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800707a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800707c:	693b      	ldr	r3, [r7, #16]
 800707e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007082:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	015a      	lsls	r2, r3, #5
 8007088:	6a3b      	ldr	r3, [r7, #32]
 800708a:	4413      	add	r3, r2
 800708c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007090:	461a      	mov	r2, r3
 8007092:	693b      	ldr	r3, [r7, #16]
 8007094:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8007096:	79fb      	ldrb	r3, [r7, #7]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d003      	beq.n	80070a4 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 800709c:	2300      	movs	r3, #0
 800709e:	e055      	b.n	800714c <USB_HC_StartXfer+0x4ec>
 80070a0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	78db      	ldrb	r3, [r3, #3]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d14e      	bne.n	800714a <USB_HC_StartXfer+0x4ea>
 80070ac:	68bb      	ldr	r3, [r7, #8]
 80070ae:	6a1b      	ldr	r3, [r3, #32]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d04a      	beq.n	800714a <USB_HC_StartXfer+0x4ea>
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	79db      	ldrb	r3, [r3, #7]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d146      	bne.n	800714a <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	7c9b      	ldrb	r3, [r3, #18]
 80070c0:	2b03      	cmp	r3, #3
 80070c2:	d831      	bhi.n	8007128 <USB_HC_StartXfer+0x4c8>
 80070c4:	a201      	add	r2, pc, #4	@ (adr r2, 80070cc <USB_HC_StartXfer+0x46c>)
 80070c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ca:	bf00      	nop
 80070cc:	080070dd 	.word	0x080070dd
 80070d0:	08007101 	.word	0x08007101
 80070d4:	080070dd 	.word	0x080070dd
 80070d8:	08007101 	.word	0x08007101
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80070dc:	68bb      	ldr	r3, [r7, #8]
 80070de:	6a1b      	ldr	r3, [r3, #32]
 80070e0:	3303      	adds	r3, #3
 80070e2:	089b      	lsrs	r3, r3, #2
 80070e4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80070e6:	8afa      	ldrh	r2, [r7, #22]
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d91c      	bls.n	800712c <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	699b      	ldr	r3, [r3, #24]
 80070f6:	f043 0220 	orr.w	r2, r3, #32
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	619a      	str	r2, [r3, #24]
        }
        break;
 80070fe:	e015      	b.n	800712c <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007100:	68bb      	ldr	r3, [r7, #8]
 8007102:	6a1b      	ldr	r3, [r3, #32]
 8007104:	3303      	adds	r3, #3
 8007106:	089b      	lsrs	r3, r3, #2
 8007108:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800710a:	8afa      	ldrh	r2, [r7, #22]
 800710c:	6a3b      	ldr	r3, [r7, #32]
 800710e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007112:	691b      	ldr	r3, [r3, #16]
 8007114:	b29b      	uxth	r3, r3
 8007116:	429a      	cmp	r2, r3
 8007118:	d90a      	bls.n	8007130 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	699b      	ldr	r3, [r3, #24]
 800711e:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	619a      	str	r2, [r3, #24]
        }
        break;
 8007126:	e003      	b.n	8007130 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8007128:	bf00      	nop
 800712a:	e002      	b.n	8007132 <USB_HC_StartXfer+0x4d2>
        break;
 800712c:	bf00      	nop
 800712e:	e000      	b.n	8007132 <USB_HC_StartXfer+0x4d2>
        break;
 8007130:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8007132:	68bb      	ldr	r3, [r7, #8]
 8007134:	6999      	ldr	r1, [r3, #24]
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	785a      	ldrb	r2, [r3, #1]
 800713a:	68bb      	ldr	r3, [r7, #8]
 800713c:	6a1b      	ldr	r3, [r3, #32]
 800713e:	b29b      	uxth	r3, r3
 8007140:	2000      	movs	r0, #0
 8007142:	9000      	str	r0, [sp, #0]
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f7ff f9c9 	bl	80064dc <USB_WritePacket>
  }

  return HAL_OK;
 800714a:	2300      	movs	r3, #0
}
 800714c:	4618      	mov	r0, r3
 800714e:	3728      	adds	r7, #40	@ 0x28
 8007150:	46bd      	mov	sp, r7
 8007152:	bd80      	pop	{r7, pc}

08007154 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007154:	b480      	push	{r7}
 8007156:	b085      	sub	sp, #20
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007166:	695b      	ldr	r3, [r3, #20]
 8007168:	b29b      	uxth	r3, r3
}
 800716a:	4618      	mov	r0, r3
 800716c:	3714      	adds	r7, #20
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr

08007176 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8007176:	b480      	push	{r7}
 8007178:	b089      	sub	sp, #36	@ 0x24
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
 800717e:	460b      	mov	r3, r1
 8007180:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8007186:	78fb      	ldrb	r3, [r7, #3]
 8007188:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800718a:	2300      	movs	r3, #0
 800718c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800718e:	69bb      	ldr	r3, [r7, #24]
 8007190:	015a      	lsls	r2, r3, #5
 8007192:	69fb      	ldr	r3, [r7, #28]
 8007194:	4413      	add	r3, r2
 8007196:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	0c9b      	lsrs	r3, r3, #18
 800719e:	f003 0303 	and.w	r3, r3, #3
 80071a2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	015a      	lsls	r2, r3, #5
 80071a8:	69fb      	ldr	r3, [r7, #28]
 80071aa:	4413      	add	r3, r2
 80071ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	0fdb      	lsrs	r3, r3, #31
 80071b4:	f003 0301 	and.w	r3, r3, #1
 80071b8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80071ba:	69bb      	ldr	r3, [r7, #24]
 80071bc:	015a      	lsls	r2, r3, #5
 80071be:	69fb      	ldr	r3, [r7, #28]
 80071c0:	4413      	add	r3, r2
 80071c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80071c6:	685b      	ldr	r3, [r3, #4]
 80071c8:	0fdb      	lsrs	r3, r3, #31
 80071ca:	f003 0301 	and.w	r3, r3, #1
 80071ce:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	f003 0320 	and.w	r3, r3, #32
 80071d8:	2b20      	cmp	r3, #32
 80071da:	d10d      	bne.n	80071f8 <USB_HC_Halt+0x82>
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d10a      	bne.n	80071f8 <USB_HC_Halt+0x82>
 80071e2:	693b      	ldr	r3, [r7, #16]
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d005      	beq.n	80071f4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d002      	beq.n	80071f4 <USB_HC_Halt+0x7e>
 80071ee:	697b      	ldr	r3, [r7, #20]
 80071f0:	2b03      	cmp	r3, #3
 80071f2:	d101      	bne.n	80071f8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80071f4:	2300      	movs	r3, #0
 80071f6:	e0d8      	b.n	80073aa <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d002      	beq.n	8007204 <USB_HC_Halt+0x8e>
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	2b02      	cmp	r3, #2
 8007202:	d173      	bne.n	80072ec <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007204:	69bb      	ldr	r3, [r7, #24]
 8007206:	015a      	lsls	r2, r3, #5
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	4413      	add	r3, r2
 800720c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	69ba      	ldr	r2, [r7, #24]
 8007214:	0151      	lsls	r1, r2, #5
 8007216:	69fa      	ldr	r2, [r7, #28]
 8007218:	440a      	add	r2, r1
 800721a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800721e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007222:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	689b      	ldr	r3, [r3, #8]
 8007228:	f003 0320 	and.w	r3, r3, #32
 800722c:	2b00      	cmp	r3, #0
 800722e:	d14a      	bne.n	80072c6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007234:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007238:	2b00      	cmp	r3, #0
 800723a:	d133      	bne.n	80072a4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800723c:	69bb      	ldr	r3, [r7, #24]
 800723e:	015a      	lsls	r2, r3, #5
 8007240:	69fb      	ldr	r3, [r7, #28]
 8007242:	4413      	add	r3, r2
 8007244:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	69ba      	ldr	r2, [r7, #24]
 800724c:	0151      	lsls	r1, r2, #5
 800724e:	69fa      	ldr	r2, [r7, #28]
 8007250:	440a      	add	r2, r1
 8007252:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007256:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800725a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800725c:	69bb      	ldr	r3, [r7, #24]
 800725e:	015a      	lsls	r2, r3, #5
 8007260:	69fb      	ldr	r3, [r7, #28]
 8007262:	4413      	add	r3, r2
 8007264:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	69ba      	ldr	r2, [r7, #24]
 800726c:	0151      	lsls	r1, r2, #5
 800726e:	69fa      	ldr	r2, [r7, #28]
 8007270:	440a      	add	r2, r1
 8007272:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007276:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800727a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	3301      	adds	r3, #1
 8007280:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8007282:	68bb      	ldr	r3, [r7, #8]
 8007284:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007288:	d82e      	bhi.n	80072e8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800728a:	69bb      	ldr	r3, [r7, #24]
 800728c:	015a      	lsls	r2, r3, #5
 800728e:	69fb      	ldr	r3, [r7, #28]
 8007290:	4413      	add	r3, r2
 8007292:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800729c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80072a0:	d0ec      	beq.n	800727c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80072a2:	e081      	b.n	80073a8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80072a4:	69bb      	ldr	r3, [r7, #24]
 80072a6:	015a      	lsls	r2, r3, #5
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	4413      	add	r3, r2
 80072ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	69ba      	ldr	r2, [r7, #24]
 80072b4:	0151      	lsls	r1, r2, #5
 80072b6:	69fa      	ldr	r2, [r7, #28]
 80072b8:	440a      	add	r2, r1
 80072ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80072c2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80072c4:	e070      	b.n	80073a8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80072c6:	69bb      	ldr	r3, [r7, #24]
 80072c8:	015a      	lsls	r2, r3, #5
 80072ca:	69fb      	ldr	r3, [r7, #28]
 80072cc:	4413      	add	r3, r2
 80072ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	69ba      	ldr	r2, [r7, #24]
 80072d6:	0151      	lsls	r1, r2, #5
 80072d8:	69fa      	ldr	r2, [r7, #28]
 80072da:	440a      	add	r2, r1
 80072dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072e0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80072e4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80072e6:	e05f      	b.n	80073a8 <USB_HC_Halt+0x232>
            break;
 80072e8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80072ea:	e05d      	b.n	80073a8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80072ec:	69bb      	ldr	r3, [r7, #24]
 80072ee:	015a      	lsls	r2, r3, #5
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	4413      	add	r3, r2
 80072f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	69ba      	ldr	r2, [r7, #24]
 80072fc:	0151      	lsls	r1, r2, #5
 80072fe:	69fa      	ldr	r2, [r7, #28]
 8007300:	440a      	add	r2, r1
 8007302:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007306:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800730a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800730c:	69fb      	ldr	r3, [r7, #28]
 800730e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007312:	691b      	ldr	r3, [r3, #16]
 8007314:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d133      	bne.n	8007384 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800731c:	69bb      	ldr	r3, [r7, #24]
 800731e:	015a      	lsls	r2, r3, #5
 8007320:	69fb      	ldr	r3, [r7, #28]
 8007322:	4413      	add	r3, r2
 8007324:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	69ba      	ldr	r2, [r7, #24]
 800732c:	0151      	lsls	r1, r2, #5
 800732e:	69fa      	ldr	r2, [r7, #28]
 8007330:	440a      	add	r2, r1
 8007332:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007336:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800733a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	015a      	lsls	r2, r3, #5
 8007340:	69fb      	ldr	r3, [r7, #28]
 8007342:	4413      	add	r3, r2
 8007344:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	69ba      	ldr	r2, [r7, #24]
 800734c:	0151      	lsls	r1, r2, #5
 800734e:	69fa      	ldr	r2, [r7, #28]
 8007350:	440a      	add	r2, r1
 8007352:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007356:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800735a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	3301      	adds	r3, #1
 8007360:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007368:	d81d      	bhi.n	80073a6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800736a:	69bb      	ldr	r3, [r7, #24]
 800736c:	015a      	lsls	r2, r3, #5
 800736e:	69fb      	ldr	r3, [r7, #28]
 8007370:	4413      	add	r3, r2
 8007372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800737c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007380:	d0ec      	beq.n	800735c <USB_HC_Halt+0x1e6>
 8007382:	e011      	b.n	80073a8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007384:	69bb      	ldr	r3, [r7, #24]
 8007386:	015a      	lsls	r2, r3, #5
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	4413      	add	r3, r2
 800738c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	69ba      	ldr	r2, [r7, #24]
 8007394:	0151      	lsls	r1, r2, #5
 8007396:	69fa      	ldr	r2, [r7, #28]
 8007398:	440a      	add	r2, r1
 800739a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800739e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80073a2:	6013      	str	r3, [r2, #0]
 80073a4:	e000      	b.n	80073a8 <USB_HC_Halt+0x232>
          break;
 80073a6:	bf00      	nop
    }
  }

  return HAL_OK;
 80073a8:	2300      	movs	r3, #0
}
 80073aa:	4618      	mov	r0, r3
 80073ac:	3724      	adds	r7, #36	@ 0x24
 80073ae:	46bd      	mov	sp, r7
 80073b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b4:	4770      	bx	lr
	...

080073b8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b087      	sub	sp, #28
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	460b      	mov	r3, r1
 80073c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80073c8:	78fb      	ldrb	r3, [r7, #3]
 80073ca:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80073cc:	2301      	movs	r3, #1
 80073ce:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	04da      	lsls	r2, r3, #19
 80073d4:	4b15      	ldr	r3, [pc, #84]	@ (800742c <USB_DoPing+0x74>)
 80073d6:	4013      	ands	r3, r2
 80073d8:	693a      	ldr	r2, [r7, #16]
 80073da:	0151      	lsls	r1, r2, #5
 80073dc:	697a      	ldr	r2, [r7, #20]
 80073de:	440a      	add	r2, r1
 80073e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073e4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80073e8:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	015a      	lsls	r2, r3, #5
 80073ee:	697b      	ldr	r3, [r7, #20]
 80073f0:	4413      	add	r3, r2
 80073f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007400:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007408:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	015a      	lsls	r2, r3, #5
 800740e:	697b      	ldr	r3, [r7, #20]
 8007410:	4413      	add	r3, r2
 8007412:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007416:	461a      	mov	r2, r3
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	371c      	adds	r7, #28
 8007422:	46bd      	mov	sp, r7
 8007424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	1ff80000 	.word	0x1ff80000

08007430 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8007430:	b580      	push	{r7, lr}
 8007432:	b088      	sub	sp, #32
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8007438:	2300      	movs	r3, #0
 800743a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8007440:	2300      	movs	r3, #0
 8007442:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8007444:	6878      	ldr	r0, [r7, #4]
 8007446:	f7fe ff8c 	bl	8006362 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800744a:	2110      	movs	r1, #16
 800744c:	6878      	ldr	r0, [r7, #4]
 800744e:	f7fe ffe5 	bl	800641c <USB_FlushTxFifo>
 8007452:	4603      	mov	r3, r0
 8007454:	2b00      	cmp	r3, #0
 8007456:	d001      	beq.n	800745c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007458:	2301      	movs	r3, #1
 800745a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f7ff f80f 	bl	8006480 <USB_FlushRxFifo>
 8007462:	4603      	mov	r3, r0
 8007464:	2b00      	cmp	r3, #0
 8007466:	d001      	beq.n	800746c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007468:	2301      	movs	r3, #1
 800746a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800746c:	2300      	movs	r3, #0
 800746e:	61bb      	str	r3, [r7, #24]
 8007470:	e01f      	b.n	80074b2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8007472:	69bb      	ldr	r3, [r7, #24]
 8007474:	015a      	lsls	r2, r3, #5
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	4413      	add	r3, r2
 800747a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8007482:	693b      	ldr	r3, [r7, #16]
 8007484:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007488:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800748a:	693b      	ldr	r3, [r7, #16]
 800748c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007490:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007498:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800749a:	69bb      	ldr	r3, [r7, #24]
 800749c:	015a      	lsls	r2, r3, #5
 800749e:	697b      	ldr	r3, [r7, #20]
 80074a0:	4413      	add	r3, r2
 80074a2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074a6:	461a      	mov	r2, r3
 80074a8:	693b      	ldr	r3, [r7, #16]
 80074aa:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80074ac:	69bb      	ldr	r3, [r7, #24]
 80074ae:	3301      	adds	r3, #1
 80074b0:	61bb      	str	r3, [r7, #24]
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	2b0f      	cmp	r3, #15
 80074b6:	d9dc      	bls.n	8007472 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80074b8:	2300      	movs	r3, #0
 80074ba:	61bb      	str	r3, [r7, #24]
 80074bc:	e034      	b.n	8007528 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80074be:	69bb      	ldr	r3, [r7, #24]
 80074c0:	015a      	lsls	r2, r3, #5
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	4413      	add	r3, r2
 80074c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80074d4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80074d6:	693b      	ldr	r3, [r7, #16]
 80074d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80074dc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80074de:	693b      	ldr	r3, [r7, #16]
 80074e0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80074e4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074f2:	461a      	mov	r2, r3
 80074f4:	693b      	ldr	r3, [r7, #16]
 80074f6:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	3301      	adds	r3, #1
 80074fc:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007504:	d80c      	bhi.n	8007520 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	015a      	lsls	r2, r3, #5
 800750a:	697b      	ldr	r3, [r7, #20]
 800750c:	4413      	add	r3, r2
 800750e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007518:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800751c:	d0ec      	beq.n	80074f8 <USB_StopHost+0xc8>
 800751e:	e000      	b.n	8007522 <USB_StopHost+0xf2>
        break;
 8007520:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8007522:	69bb      	ldr	r3, [r7, #24]
 8007524:	3301      	adds	r3, #1
 8007526:	61bb      	str	r3, [r7, #24]
 8007528:	69bb      	ldr	r3, [r7, #24]
 800752a:	2b0f      	cmp	r3, #15
 800752c:	d9c7      	bls.n	80074be <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800752e:	697b      	ldr	r3, [r7, #20]
 8007530:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8007534:	461a      	mov	r2, r3
 8007536:	f04f 33ff 	mov.w	r3, #4294967295
 800753a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f04f 32ff 	mov.w	r2, #4294967295
 8007542:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8007544:	6878      	ldr	r0, [r7, #4]
 8007546:	f7fe fefb 	bl	8006340 <USB_EnableGlobalInt>

  return ret;
 800754a:	7ffb      	ldrb	r3, [r7, #31]
}
 800754c:	4618      	mov	r0, r3
 800754e:	3720      	adds	r7, #32
 8007550:	46bd      	mov	sp, r7
 8007552:	bd80      	pop	{r7, pc}

08007554 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8007554:	b590      	push	{r4, r7, lr}
 8007556:	b089      	sub	sp, #36	@ 0x24
 8007558:	af04      	add	r7, sp, #16
 800755a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800755c:	2301      	movs	r3, #1
 800755e:	2202      	movs	r2, #2
 8007560:	2102      	movs	r1, #2
 8007562:	6878      	ldr	r0, [r7, #4]
 8007564:	f000 fc85 	bl	8007e72 <USBH_FindInterface>
 8007568:	4603      	mov	r3, r0
 800756a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800756c:	7bfb      	ldrb	r3, [r7, #15]
 800756e:	2bff      	cmp	r3, #255	@ 0xff
 8007570:	d002      	beq.n	8007578 <USBH_CDC_InterfaceInit+0x24>
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	2b01      	cmp	r3, #1
 8007576:	d901      	bls.n	800757c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007578:	2302      	movs	r3, #2
 800757a:	e13d      	b.n	80077f8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800757c:	7bfb      	ldrb	r3, [r7, #15]
 800757e:	4619      	mov	r1, r3
 8007580:	6878      	ldr	r0, [r7, #4]
 8007582:	f000 fc5a 	bl	8007e3a <USBH_SelectInterface>
 8007586:	4603      	mov	r3, r0
 8007588:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800758a:	7bbb      	ldrb	r3, [r7, #14]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d001      	beq.n	8007594 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007590:	2302      	movs	r3, #2
 8007592:	e131      	b.n	80077f8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 800759a:	2050      	movs	r0, #80	@ 0x50
 800759c:	f002 fb64 	bl	8009c68 <malloc>
 80075a0:	4603      	mov	r3, r0
 80075a2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d101      	bne.n	80075b8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80075b4:	2302      	movs	r3, #2
 80075b6:	e11f      	b.n	80077f8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80075b8:	2250      	movs	r2, #80	@ 0x50
 80075ba:	2100      	movs	r1, #0
 80075bc:	68b8      	ldr	r0, [r7, #8]
 80075be:	f002 fc11 	bl	8009de4 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80075c2:	7bfb      	ldrb	r3, [r7, #15]
 80075c4:	687a      	ldr	r2, [r7, #4]
 80075c6:	211a      	movs	r1, #26
 80075c8:	fb01 f303 	mul.w	r3, r1, r3
 80075cc:	4413      	add	r3, r2
 80075ce:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80075d2:	781b      	ldrb	r3, [r3, #0]
 80075d4:	b25b      	sxtb	r3, r3
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	da15      	bge.n	8007606 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80075da:	7bfb      	ldrb	r3, [r7, #15]
 80075dc:	687a      	ldr	r2, [r7, #4]
 80075de:	211a      	movs	r1, #26
 80075e0:	fb01 f303 	mul.w	r3, r1, r3
 80075e4:	4413      	add	r3, r2
 80075e6:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80075ea:	781a      	ldrb	r2, [r3, #0]
 80075ec:	68bb      	ldr	r3, [r7, #8]
 80075ee:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80075f0:	7bfb      	ldrb	r3, [r7, #15]
 80075f2:	687a      	ldr	r2, [r7, #4]
 80075f4:	211a      	movs	r1, #26
 80075f6:	fb01 f303 	mul.w	r3, r1, r3
 80075fa:	4413      	add	r3, r2
 80075fc:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007600:	881a      	ldrh	r2, [r3, #0]
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	785b      	ldrb	r3, [r3, #1]
 800760a:	4619      	mov	r1, r3
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f001 ffbe 	bl	800958e <USBH_AllocPipe>
 8007612:	4603      	mov	r3, r0
 8007614:	461a      	mov	r2, r3
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	7819      	ldrb	r1, [r3, #0]
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	7858      	ldrb	r0, [r3, #1]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800762e:	68ba      	ldr	r2, [r7, #8]
 8007630:	8952      	ldrh	r2, [r2, #10]
 8007632:	9202      	str	r2, [sp, #8]
 8007634:	2203      	movs	r2, #3
 8007636:	9201      	str	r2, [sp, #4]
 8007638:	9300      	str	r3, [sp, #0]
 800763a:	4623      	mov	r3, r4
 800763c:	4602      	mov	r2, r0
 800763e:	6878      	ldr	r0, [r7, #4]
 8007640:	f001 ff76 	bl	8009530 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8007644:	68bb      	ldr	r3, [r7, #8]
 8007646:	781b      	ldrb	r3, [r3, #0]
 8007648:	2200      	movs	r2, #0
 800764a:	4619      	mov	r1, r3
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f002 fa85 	bl	8009b5c <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8007652:	2300      	movs	r3, #0
 8007654:	2200      	movs	r2, #0
 8007656:	210a      	movs	r1, #10
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f000 fc0a 	bl	8007e72 <USBH_FindInterface>
 800765e:	4603      	mov	r3, r0
 8007660:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007662:	7bfb      	ldrb	r3, [r7, #15]
 8007664:	2bff      	cmp	r3, #255	@ 0xff
 8007666:	d002      	beq.n	800766e <USBH_CDC_InterfaceInit+0x11a>
 8007668:	7bfb      	ldrb	r3, [r7, #15]
 800766a:	2b01      	cmp	r3, #1
 800766c:	d901      	bls.n	8007672 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800766e:	2302      	movs	r3, #2
 8007670:	e0c2      	b.n	80077f8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8007672:	7bfb      	ldrb	r3, [r7, #15]
 8007674:	687a      	ldr	r2, [r7, #4]
 8007676:	211a      	movs	r1, #26
 8007678:	fb01 f303 	mul.w	r3, r1, r3
 800767c:	4413      	add	r3, r2
 800767e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007682:	781b      	ldrb	r3, [r3, #0]
 8007684:	b25b      	sxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	da16      	bge.n	80076b8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800768a:	7bfb      	ldrb	r3, [r7, #15]
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	211a      	movs	r1, #26
 8007690:	fb01 f303 	mul.w	r3, r1, r3
 8007694:	4413      	add	r3, r2
 8007696:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800769a:	781a      	ldrb	r2, [r3, #0]
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80076a0:	7bfb      	ldrb	r3, [r7, #15]
 80076a2:	687a      	ldr	r2, [r7, #4]
 80076a4:	211a      	movs	r1, #26
 80076a6:	fb01 f303 	mul.w	r3, r1, r3
 80076aa:	4413      	add	r3, r2
 80076ac:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80076b0:	881a      	ldrh	r2, [r3, #0]
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	835a      	strh	r2, [r3, #26]
 80076b6:	e015      	b.n	80076e4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80076b8:	7bfb      	ldrb	r3, [r7, #15]
 80076ba:	687a      	ldr	r2, [r7, #4]
 80076bc:	211a      	movs	r1, #26
 80076be:	fb01 f303 	mul.w	r3, r1, r3
 80076c2:	4413      	add	r3, r2
 80076c4:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 80076c8:	781a      	ldrb	r2, [r3, #0]
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80076ce:	7bfb      	ldrb	r3, [r7, #15]
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	211a      	movs	r1, #26
 80076d4:	fb01 f303 	mul.w	r3, r1, r3
 80076d8:	4413      	add	r3, r2
 80076da:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80076de:	881a      	ldrh	r2, [r3, #0]
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 80076e4:	7bfb      	ldrb	r3, [r7, #15]
 80076e6:	687a      	ldr	r2, [r7, #4]
 80076e8:	211a      	movs	r1, #26
 80076ea:	fb01 f303 	mul.w	r3, r1, r3
 80076ee:	4413      	add	r3, r2
 80076f0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	b25b      	sxtb	r3, r3
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	da16      	bge.n	800772a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80076fc:	7bfb      	ldrb	r3, [r7, #15]
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	211a      	movs	r1, #26
 8007702:	fb01 f303 	mul.w	r3, r1, r3
 8007706:	4413      	add	r3, r2
 8007708:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800770c:	781a      	ldrb	r2, [r3, #0]
 800770e:	68bb      	ldr	r3, [r7, #8]
 8007710:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007712:	7bfb      	ldrb	r3, [r7, #15]
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	211a      	movs	r1, #26
 8007718:	fb01 f303 	mul.w	r3, r1, r3
 800771c:	4413      	add	r3, r2
 800771e:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007722:	881a      	ldrh	r2, [r3, #0]
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	835a      	strh	r2, [r3, #26]
 8007728:	e015      	b.n	8007756 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800772a:	7bfb      	ldrb	r3, [r7, #15]
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	211a      	movs	r1, #26
 8007730:	fb01 f303 	mul.w	r3, r1, r3
 8007734:	4413      	add	r3, r2
 8007736:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800773a:	781a      	ldrb	r2, [r3, #0]
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8007740:	7bfb      	ldrb	r3, [r7, #15]
 8007742:	687a      	ldr	r2, [r7, #4]
 8007744:	211a      	movs	r1, #26
 8007746:	fb01 f303 	mul.w	r3, r1, r3
 800774a:	4413      	add	r3, r2
 800774c:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8007750:	881a      	ldrh	r2, [r3, #0]
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8007756:	68bb      	ldr	r3, [r7, #8]
 8007758:	7b9b      	ldrb	r3, [r3, #14]
 800775a:	4619      	mov	r1, r3
 800775c:	6878      	ldr	r0, [r7, #4]
 800775e:	f001 ff16 	bl	800958e <USBH_AllocPipe>
 8007762:	4603      	mov	r3, r0
 8007764:	461a      	mov	r2, r3
 8007766:	68bb      	ldr	r3, [r7, #8]
 8007768:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800776a:	68bb      	ldr	r3, [r7, #8]
 800776c:	7bdb      	ldrb	r3, [r3, #15]
 800776e:	4619      	mov	r1, r3
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f001 ff0c 	bl	800958e <USBH_AllocPipe>
 8007776:	4603      	mov	r3, r0
 8007778:	461a      	mov	r2, r3
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800777e:	68bb      	ldr	r3, [r7, #8]
 8007780:	7b59      	ldrb	r1, [r3, #13]
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	7b98      	ldrb	r0, [r3, #14]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007792:	68ba      	ldr	r2, [r7, #8]
 8007794:	8b12      	ldrh	r2, [r2, #24]
 8007796:	9202      	str	r2, [sp, #8]
 8007798:	2202      	movs	r2, #2
 800779a:	9201      	str	r2, [sp, #4]
 800779c:	9300      	str	r3, [sp, #0]
 800779e:	4623      	mov	r3, r4
 80077a0:	4602      	mov	r2, r0
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f001 fec4 	bl	8009530 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	7b19      	ldrb	r1, [r3, #12]
 80077ac:	68bb      	ldr	r3, [r7, #8]
 80077ae:	7bd8      	ldrb	r0, [r3, #15]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80077bc:	68ba      	ldr	r2, [r7, #8]
 80077be:	8b52      	ldrh	r2, [r2, #26]
 80077c0:	9202      	str	r2, [sp, #8]
 80077c2:	2202      	movs	r2, #2
 80077c4:	9201      	str	r2, [sp, #4]
 80077c6:	9300      	str	r3, [sp, #0]
 80077c8:	4623      	mov	r3, r4
 80077ca:	4602      	mov	r2, r0
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f001 feaf 	bl	8009530 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 80077d2:	68bb      	ldr	r3, [r7, #8]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	7b5b      	ldrb	r3, [r3, #13]
 80077de:	2200      	movs	r2, #0
 80077e0:	4619      	mov	r1, r3
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f002 f9ba 	bl	8009b5c <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 80077e8:	68bb      	ldr	r3, [r7, #8]
 80077ea:	7b1b      	ldrb	r3, [r3, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	4619      	mov	r1, r3
 80077f0:	6878      	ldr	r0, [r7, #4]
 80077f2:	f002 f9b3 	bl	8009b5c <USBH_LL_SetToggle>

  return USBH_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3714      	adds	r7, #20
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd90      	pop	{r4, r7, pc}

08007800 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b084      	sub	sp, #16
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800780e:	69db      	ldr	r3, [r3, #28]
 8007810:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	781b      	ldrb	r3, [r3, #0]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00e      	beq.n	8007838 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	781b      	ldrb	r3, [r3, #0]
 800781e:	4619      	mov	r1, r3
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f001 fea4 	bl	800956e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	4619      	mov	r1, r3
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f001 fecf 	bl	80095d0 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	2200      	movs	r2, #0
 8007836:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	7b1b      	ldrb	r3, [r3, #12]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d00e      	beq.n	800785e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	7b1b      	ldrb	r3, [r3, #12]
 8007844:	4619      	mov	r1, r3
 8007846:	6878      	ldr	r0, [r7, #4]
 8007848:	f001 fe91 	bl	800956e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	7b1b      	ldrb	r3, [r3, #12]
 8007850:	4619      	mov	r1, r3
 8007852:	6878      	ldr	r0, [r7, #4]
 8007854:	f001 febc 	bl	80095d0 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	2200      	movs	r2, #0
 800785c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	7b5b      	ldrb	r3, [r3, #13]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00e      	beq.n	8007884 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	7b5b      	ldrb	r3, [r3, #13]
 800786a:	4619      	mov	r1, r3
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f001 fe7e 	bl	800956e <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	7b5b      	ldrb	r3, [r3, #13]
 8007876:	4619      	mov	r1, r3
 8007878:	6878      	ldr	r0, [r7, #4]
 800787a:	f001 fea9 	bl	80095d0 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	2200      	movs	r2, #0
 8007882:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800788a:	69db      	ldr	r3, [r3, #28]
 800788c:	2b00      	cmp	r3, #0
 800788e:	d00b      	beq.n	80078a8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007896:	69db      	ldr	r3, [r3, #28]
 8007898:	4618      	mov	r0, r3
 800789a:	f002 f9ed 	bl	8009c78 <free>
    phost->pActiveClass->pData = 0U;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078a4:	2200      	movs	r2, #0
 80078a6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80078a8:	2300      	movs	r3, #0
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3710      	adds	r7, #16
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}

080078b2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 80078b2:	b580      	push	{r7, lr}
 80078b4:	b084      	sub	sp, #16
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078c0:	69db      	ldr	r3, [r3, #28]
 80078c2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	3340      	adds	r3, #64	@ 0x40
 80078c8:	4619      	mov	r1, r3
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f8b1 	bl	8007a32 <GetLineCoding>
 80078d0:	4603      	mov	r3, r0
 80078d2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 80078d4:	7afb      	ldrb	r3, [r7, #11]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d105      	bne.n	80078e6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80078e0:	2102      	movs	r1, #2
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 80078e6:	7afb      	ldrb	r3, [r7, #11]
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	3710      	adds	r7, #16
 80078ec:	46bd      	mov	sp, r7
 80078ee:	bd80      	pop	{r7, pc}

080078f0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80078f8:	2301      	movs	r3, #1
 80078fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80078fc:	2300      	movs	r3, #0
 80078fe:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007906:	69db      	ldr	r3, [r3, #28]
 8007908:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8007910:	2b04      	cmp	r3, #4
 8007912:	d877      	bhi.n	8007a04 <USBH_CDC_Process+0x114>
 8007914:	a201      	add	r2, pc, #4	@ (adr r2, 800791c <USBH_CDC_Process+0x2c>)
 8007916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800791a:	bf00      	nop
 800791c:	08007931 	.word	0x08007931
 8007920:	08007937 	.word	0x08007937
 8007924:	08007967 	.word	0x08007967
 8007928:	080079db 	.word	0x080079db
 800792c:	080079e9 	.word	0x080079e9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8007930:	2300      	movs	r3, #0
 8007932:	73fb      	strb	r3, [r7, #15]
      break;
 8007934:	e06d      	b.n	8007a12 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800793a:	4619      	mov	r1, r3
 800793c:	6878      	ldr	r0, [r7, #4]
 800793e:	f000 f897 	bl	8007a70 <SetLineCoding>
 8007942:	4603      	mov	r3, r0
 8007944:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007946:	7bbb      	ldrb	r3, [r7, #14]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d104      	bne.n	8007956 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2202      	movs	r2, #2
 8007950:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007954:	e058      	b.n	8007a08 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8007956:	7bbb      	ldrb	r3, [r7, #14]
 8007958:	2b01      	cmp	r3, #1
 800795a:	d055      	beq.n	8007a08 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	2204      	movs	r2, #4
 8007960:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007964:	e050      	b.n	8007a08 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	3340      	adds	r3, #64	@ 0x40
 800796a:	4619      	mov	r1, r3
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f000 f860 	bl	8007a32 <GetLineCoding>
 8007972:	4603      	mov	r3, r0
 8007974:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007976:	7bbb      	ldrb	r3, [r7, #14]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d126      	bne.n	80079ca <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	2200      	movs	r2, #0
 8007980:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800798e:	791b      	ldrb	r3, [r3, #4]
 8007990:	429a      	cmp	r2, r3
 8007992:	d13b      	bne.n	8007a0c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800799a:	68bb      	ldr	r3, [r7, #8]
 800799c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800799e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 80079a0:	429a      	cmp	r2, r3
 80079a2:	d133      	bne.n	8007a0c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079ae:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d12b      	bne.n	8007a0c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 80079b4:	68bb      	ldr	r3, [r7, #8]
 80079b6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80079b8:	68bb      	ldr	r3, [r7, #8]
 80079ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079bc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 80079be:	429a      	cmp	r2, r3
 80079c0:	d124      	bne.n	8007a0c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 80079c2:	6878      	ldr	r0, [r7, #4]
 80079c4:	f000 f958 	bl	8007c78 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80079c8:	e020      	b.n	8007a0c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 80079ca:	7bbb      	ldrb	r3, [r7, #14]
 80079cc:	2b01      	cmp	r3, #1
 80079ce:	d01d      	beq.n	8007a0c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 80079d0:	68bb      	ldr	r3, [r7, #8]
 80079d2:	2204      	movs	r2, #4
 80079d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 80079d8:	e018      	b.n	8007a0c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 f867 	bl	8007aae <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 80079e0:	6878      	ldr	r0, [r7, #4]
 80079e2:	f000 f8da 	bl	8007b9a <CDC_ProcessReception>
      break;
 80079e6:	e014      	b.n	8007a12 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 80079e8:	2100      	movs	r1, #0
 80079ea:	6878      	ldr	r0, [r7, #4]
 80079ec:	f001 f81a 	bl	8008a24 <USBH_ClrFeature>
 80079f0:	4603      	mov	r3, r0
 80079f2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80079f4:	7bbb      	ldrb	r3, [r7, #14]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d10a      	bne.n	8007a10 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80079fa:	68bb      	ldr	r3, [r7, #8]
 80079fc:	2200      	movs	r2, #0
 80079fe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007a02:	e005      	b.n	8007a10 <USBH_CDC_Process+0x120>

    default:
      break;
 8007a04:	bf00      	nop
 8007a06:	e004      	b.n	8007a12 <USBH_CDC_Process+0x122>
      break;
 8007a08:	bf00      	nop
 8007a0a:	e002      	b.n	8007a12 <USBH_CDC_Process+0x122>
      break;
 8007a0c:	bf00      	nop
 8007a0e:	e000      	b.n	8007a12 <USBH_CDC_Process+0x122>
      break;
 8007a10:	bf00      	nop

  }

  return status;
 8007a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	370c      	adds	r7, #12
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr

08007a32 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007a32:	b580      	push	{r7, lr}
 8007a34:	b082      	sub	sp, #8
 8007a36:	af00      	add	r7, sp, #0
 8007a38:	6078      	str	r0, [r7, #4]
 8007a3a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	22a1      	movs	r2, #161	@ 0xa1
 8007a40:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	2221      	movs	r2, #33	@ 0x21
 8007a46:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2200      	movs	r2, #0
 8007a4c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	2200      	movs	r2, #0
 8007a52:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2207      	movs	r2, #7
 8007a58:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	2207      	movs	r2, #7
 8007a5e:	4619      	mov	r1, r3
 8007a60:	6878      	ldr	r0, [r7, #4]
 8007a62:	f001 fb14 	bl	800908e <USBH_CtlReq>
 8007a66:	4603      	mov	r3, r0
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3708      	adds	r7, #8
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b082      	sub	sp, #8
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2221      	movs	r2, #33	@ 0x21
 8007a7e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2220      	movs	r2, #32
 8007a84:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2200      	movs	r2, #0
 8007a8a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	2200      	movs	r2, #0
 8007a90:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2207      	movs	r2, #7
 8007a96:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	2207      	movs	r2, #7
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	6878      	ldr	r0, [r7, #4]
 8007aa0:	f001 faf5 	bl	800908e <USBH_CtlReq>
 8007aa4:	4603      	mov	r3, r0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	3708      	adds	r7, #8
 8007aaa:	46bd      	mov	sp, r7
 8007aac:	bd80      	pop	{r7, pc}

08007aae <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007aae:	b580      	push	{r7, lr}
 8007ab0:	b086      	sub	sp, #24
 8007ab2:	af02      	add	r7, sp, #8
 8007ab4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007abc:	69db      	ldr	r3, [r3, #28]
 8007abe:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d002      	beq.n	8007ad4 <CDC_ProcessTransmission+0x26>
 8007ace:	2b02      	cmp	r3, #2
 8007ad0:	d023      	beq.n	8007b1a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007ad2:	e05e      	b.n	8007b92 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	8b12      	ldrh	r2, [r2, #24]
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d90b      	bls.n	8007af8 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	69d9      	ldr	r1, [r3, #28]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	8b1a      	ldrh	r2, [r3, #24]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	7b5b      	ldrb	r3, [r3, #13]
 8007aec:	2001      	movs	r0, #1
 8007aee:	9000      	str	r0, [sp, #0]
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f001 fcda 	bl	80094aa <USBH_BulkSendData>
 8007af6:	e00b      	b.n	8007b10 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007b00:	b29a      	uxth	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	7b5b      	ldrb	r3, [r3, #13]
 8007b06:	2001      	movs	r0, #1
 8007b08:	9000      	str	r0, [sp, #0]
 8007b0a:	6878      	ldr	r0, [r7, #4]
 8007b0c:	f001 fccd 	bl	80094aa <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	2202      	movs	r2, #2
 8007b14:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007b18:	e03b      	b.n	8007b92 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	7b5b      	ldrb	r3, [r3, #13]
 8007b1e:	4619      	mov	r1, r3
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f001 fff1 	bl	8009b08 <USBH_LL_GetURBState>
 8007b26:	4603      	mov	r3, r0
 8007b28:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007b2a:	7afb      	ldrb	r3, [r7, #11]
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	d128      	bne.n	8007b82 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	8b12      	ldrh	r2, [r2, #24]
 8007b38:	4293      	cmp	r3, r2
 8007b3a:	d90e      	bls.n	8007b5a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b40:	68fa      	ldr	r2, [r7, #12]
 8007b42:	8b12      	ldrh	r2, [r2, #24]
 8007b44:	1a9a      	subs	r2, r3, r2
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	8b12      	ldrh	r2, [r2, #24]
 8007b52:	441a      	add	r2, r3
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	61da      	str	r2, [r3, #28]
 8007b58:	e002      	b.n	8007b60 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d004      	beq.n	8007b72 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	2201      	movs	r2, #1
 8007b6c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007b70:	e00e      	b.n	8007b90 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007b7a:	6878      	ldr	r0, [r7, #4]
 8007b7c:	f000 f868 	bl	8007c50 <USBH_CDC_TransmitCallback>
      break;
 8007b80:	e006      	b.n	8007b90 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8007b82:	7afb      	ldrb	r3, [r7, #11]
 8007b84:	2b02      	cmp	r3, #2
 8007b86:	d103      	bne.n	8007b90 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007b90:	bf00      	nop
  }
}
 8007b92:	bf00      	nop
 8007b94:	3710      	adds	r7, #16
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b086      	sub	sp, #24
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007ba8:	69db      	ldr	r3, [r3, #28]
 8007baa:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007bac:	2300      	movs	r3, #0
 8007bae:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007bb0:	697b      	ldr	r3, [r7, #20]
 8007bb2:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007bb6:	2b03      	cmp	r3, #3
 8007bb8:	d002      	beq.n	8007bc0 <CDC_ProcessReception+0x26>
 8007bba:	2b04      	cmp	r3, #4
 8007bbc:	d00e      	beq.n	8007bdc <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8007bbe:	e043      	b.n	8007c48 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	6a19      	ldr	r1, [r3, #32]
 8007bc4:	697b      	ldr	r3, [r7, #20]
 8007bc6:	8b5a      	ldrh	r2, [r3, #26]
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	7b1b      	ldrb	r3, [r3, #12]
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f001 fc91 	bl	80094f4 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2204      	movs	r2, #4
 8007bd6:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007bda:	e035      	b.n	8007c48 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007bdc:	697b      	ldr	r3, [r7, #20]
 8007bde:	7b1b      	ldrb	r3, [r3, #12]
 8007be0:	4619      	mov	r1, r3
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f001 ff90 	bl	8009b08 <USBH_LL_GetURBState>
 8007be8:	4603      	mov	r3, r0
 8007bea:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007bec:	7cfb      	ldrb	r3, [r7, #19]
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d129      	bne.n	8007c46 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007bf2:	697b      	ldr	r3, [r7, #20]
 8007bf4:	7b1b      	ldrb	r3, [r3, #12]
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	6878      	ldr	r0, [r7, #4]
 8007bfa:	f001 fef3 	bl	80099e4 <USBH_LL_GetLastXferSize>
 8007bfe:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c04:	68fa      	ldr	r2, [r7, #12]
 8007c06:	429a      	cmp	r2, r3
 8007c08:	d016      	beq.n	8007c38 <CDC_ProcessReception+0x9e>
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	8b5b      	ldrh	r3, [r3, #26]
 8007c0e:	461a      	mov	r2, r3
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d110      	bne.n	8007c38 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	1ad2      	subs	r2, r2, r3
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007c22:	697b      	ldr	r3, [r7, #20]
 8007c24:	6a1a      	ldr	r2, [r3, #32]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	441a      	add	r2, r3
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007c2e:	697b      	ldr	r3, [r7, #20]
 8007c30:	2203      	movs	r2, #3
 8007c32:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007c36:	e006      	b.n	8007c46 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007c40:	6878      	ldr	r0, [r7, #4]
 8007c42:	f000 f80f 	bl	8007c64 <USBH_CDC_ReceiveCallback>
      break;
 8007c46:	bf00      	nop
  }
}
 8007c48:	bf00      	nop
 8007c4a:	3718      	adds	r7, #24
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}

08007c50 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007c50:	b480      	push	{r7}
 8007c52:	b083      	sub	sp, #12
 8007c54:	af00      	add	r7, sp, #0
 8007c56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007c58:	bf00      	nop
 8007c5a:	370c      	adds	r7, #12
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c62:	4770      	bx	lr

08007c64 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007c64:	b480      	push	{r7}
 8007c66:	b083      	sub	sp, #12
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007c6c:	bf00      	nop
 8007c6e:	370c      	adds	r7, #12
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b083      	sub	sp, #12
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007c80:	bf00      	nop
 8007c82:	370c      	adds	r7, #12
 8007c84:	46bd      	mov	sp, r7
 8007c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c8a:	4770      	bx	lr

08007c8c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b084      	sub	sp, #16
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d101      	bne.n	8007ca4 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	e029      	b.n	8007cf8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	79fa      	ldrb	r2, [r7, #7]
 8007ca8:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	2200      	movs	r2, #0
 8007cb0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007cbc:	68f8      	ldr	r0, [r7, #12]
 8007cbe:	f000 f81f 	bl	8007d00 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007ce2:	68bb      	ldr	r3, [r7, #8]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d003      	beq.n	8007cf0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007cf0:	68f8      	ldr	r0, [r7, #12]
 8007cf2:	f001 fdc3 	bl	800987c <USBH_LL_Init>

  return USBH_OK;
 8007cf6:	2300      	movs	r3, #0
}
 8007cf8:	4618      	mov	r0, r3
 8007cfa:	3710      	adds	r7, #16
 8007cfc:	46bd      	mov	sp, r7
 8007cfe:	bd80      	pop	{r7, pc}

08007d00 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b084      	sub	sp, #16
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	60fb      	str	r3, [r7, #12]
 8007d10:	e009      	b.n	8007d26 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8007d12:	687a      	ldr	r2, [r7, #4]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	33e0      	adds	r3, #224	@ 0xe0
 8007d18:	009b      	lsls	r3, r3, #2
 8007d1a:	4413      	add	r3, r2
 8007d1c:	2200      	movs	r2, #0
 8007d1e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	3301      	adds	r3, #1
 8007d24:	60fb      	str	r3, [r7, #12]
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	2b0f      	cmp	r3, #15
 8007d2a:	d9f2      	bls.n	8007d12 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	60fb      	str	r3, [r7, #12]
 8007d30:	e009      	b.n	8007d46 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	4413      	add	r3, r2
 8007d38:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	3301      	adds	r3, #1
 8007d44:	60fb      	str	r3, [r7, #12]
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d4c:	d3f1      	bcc.n	8007d32 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2200      	movs	r2, #0
 8007d52:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2200      	movs	r2, #0
 8007d64:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	2240      	movs	r2, #64	@ 0x40
 8007d72:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	2201      	movs	r2, #1
 8007d86:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2200      	movs	r2, #0
 8007d8e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	2200      	movs	r2, #0
 8007d96:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	331c      	adds	r3, #28
 8007d9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007da2:	2100      	movs	r1, #0
 8007da4:	4618      	mov	r0, r3
 8007da6:	f002 f81d 	bl	8009de4 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007db0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007db4:	2100      	movs	r1, #0
 8007db6:	4618      	mov	r0, r3
 8007db8:	f002 f814 	bl	8009de4 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007dc2:	2212      	movs	r2, #18
 8007dc4:	2100      	movs	r1, #0
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f002 f80c 	bl	8009de4 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007dd2:	223e      	movs	r2, #62	@ 0x3e
 8007dd4:	2100      	movs	r1, #0
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	f002 f804 	bl	8009de4 <memset>

  return USBH_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	3710      	adds	r7, #16
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}

08007de6 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007de6:	b480      	push	{r7}
 8007de8:	b085      	sub	sp, #20
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	6078      	str	r0, [r7, #4]
 8007dee:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007df0:	2300      	movs	r3, #0
 8007df2:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d016      	beq.n	8007e28 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d10e      	bne.n	8007e22 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007e0a:	1c59      	adds	r1, r3, #1
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007e12:	687a      	ldr	r2, [r7, #4]
 8007e14:	33de      	adds	r3, #222	@ 0xde
 8007e16:	6839      	ldr	r1, [r7, #0]
 8007e18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	73fb      	strb	r3, [r7, #15]
 8007e20:	e004      	b.n	8007e2c <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007e22:	2302      	movs	r3, #2
 8007e24:	73fb      	strb	r3, [r7, #15]
 8007e26:	e001      	b.n	8007e2c <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007e28:	2302      	movs	r3, #2
 8007e2a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3714      	adds	r7, #20
 8007e32:	46bd      	mov	sp, r7
 8007e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e38:	4770      	bx	lr

08007e3a <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b085      	sub	sp, #20
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
 8007e42:	460b      	mov	r3, r1
 8007e44:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007e46:	2300      	movs	r3, #0
 8007e48:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007e50:	78fa      	ldrb	r2, [r7, #3]
 8007e52:	429a      	cmp	r2, r3
 8007e54:	d204      	bcs.n	8007e60 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	78fa      	ldrb	r2, [r7, #3]
 8007e5a:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007e5e:	e001      	b.n	8007e64 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007e60:	2302      	movs	r3, #2
 8007e62:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007e64:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	3714      	adds	r7, #20
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr

08007e72 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007e72:	b480      	push	{r7}
 8007e74:	b087      	sub	sp, #28
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	6078      	str	r0, [r7, #4]
 8007e7a:	4608      	mov	r0, r1
 8007e7c:	4611      	mov	r1, r2
 8007e7e:	461a      	mov	r2, r3
 8007e80:	4603      	mov	r3, r0
 8007e82:	70fb      	strb	r3, [r7, #3]
 8007e84:	460b      	mov	r3, r1
 8007e86:	70bb      	strb	r3, [r7, #2]
 8007e88:	4613      	mov	r3, r2
 8007e8a:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007e90:	2300      	movs	r3, #0
 8007e92:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007e9a:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007e9c:	e025      	b.n	8007eea <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007e9e:	7dfb      	ldrb	r3, [r7, #23]
 8007ea0:	221a      	movs	r2, #26
 8007ea2:	fb02 f303 	mul.w	r3, r2, r3
 8007ea6:	3308      	adds	r3, #8
 8007ea8:	68fa      	ldr	r2, [r7, #12]
 8007eaa:	4413      	add	r3, r2
 8007eac:	3302      	adds	r3, #2
 8007eae:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007eb0:	693b      	ldr	r3, [r7, #16]
 8007eb2:	795b      	ldrb	r3, [r3, #5]
 8007eb4:	78fa      	ldrb	r2, [r7, #3]
 8007eb6:	429a      	cmp	r2, r3
 8007eb8:	d002      	beq.n	8007ec0 <USBH_FindInterface+0x4e>
 8007eba:	78fb      	ldrb	r3, [r7, #3]
 8007ebc:	2bff      	cmp	r3, #255	@ 0xff
 8007ebe:	d111      	bne.n	8007ee4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007ec4:	78ba      	ldrb	r2, [r7, #2]
 8007ec6:	429a      	cmp	r2, r3
 8007ec8:	d002      	beq.n	8007ed0 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007eca:	78bb      	ldrb	r3, [r7, #2]
 8007ecc:	2bff      	cmp	r3, #255	@ 0xff
 8007ece:	d109      	bne.n	8007ee4 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007ed0:	693b      	ldr	r3, [r7, #16]
 8007ed2:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007ed4:	787a      	ldrb	r2, [r7, #1]
 8007ed6:	429a      	cmp	r2, r3
 8007ed8:	d002      	beq.n	8007ee0 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007eda:	787b      	ldrb	r3, [r7, #1]
 8007edc:	2bff      	cmp	r3, #255	@ 0xff
 8007ede:	d101      	bne.n	8007ee4 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007ee0:	7dfb      	ldrb	r3, [r7, #23]
 8007ee2:	e006      	b.n	8007ef2 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007ee4:	7dfb      	ldrb	r3, [r7, #23]
 8007ee6:	3301      	adds	r3, #1
 8007ee8:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007eea:	7dfb      	ldrb	r3, [r7, #23]
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d9d6      	bls.n	8007e9e <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007ef0:	23ff      	movs	r3, #255	@ 0xff
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	371c      	adds	r7, #28
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efc:	4770      	bx	lr

08007efe <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b082      	sub	sp, #8
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007f06:	6878      	ldr	r0, [r7, #4]
 8007f08:	f001 fcf4 	bl	80098f4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007f0c:	2101      	movs	r1, #1
 8007f0e:	6878      	ldr	r0, [r7, #4]
 8007f10:	f001 fe0d 	bl	8009b2e <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007f14:	2300      	movs	r3, #0
}
 8007f16:	4618      	mov	r0, r3
 8007f18:	3708      	adds	r7, #8
 8007f1a:	46bd      	mov	sp, r7
 8007f1c:	bd80      	pop	{r7, pc}
	...

08007f20 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b088      	sub	sp, #32
 8007f24:	af04      	add	r7, sp, #16
 8007f26:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007f28:	2302      	movs	r3, #2
 8007f2a:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007f36:	b2db      	uxtb	r3, r3
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d102      	bne.n	8007f42 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	2203      	movs	r2, #3
 8007f40:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	781b      	ldrb	r3, [r3, #0]
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	2b0b      	cmp	r3, #11
 8007f4a:	f200 81bb 	bhi.w	80082c4 <USBH_Process+0x3a4>
 8007f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007f54 <USBH_Process+0x34>)
 8007f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f54:	08007f85 	.word	0x08007f85
 8007f58:	08007fb7 	.word	0x08007fb7
 8007f5c:	0800801f 	.word	0x0800801f
 8007f60:	0800825f 	.word	0x0800825f
 8007f64:	080082c5 	.word	0x080082c5
 8007f68:	080080bf 	.word	0x080080bf
 8007f6c:	08008205 	.word	0x08008205
 8007f70:	080080f5 	.word	0x080080f5
 8007f74:	08008115 	.word	0x08008115
 8007f78:	08008133 	.word	0x08008133
 8007f7c:	08008177 	.word	0x08008177
 8007f80:	08008247 	.word	0x08008247
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8007f8a:	b2db      	uxtb	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	f000 819b 	beq.w	80082c8 <USBH_Process+0x3a8>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2201      	movs	r2, #1
 8007f96:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8007f98:	20c8      	movs	r0, #200	@ 0xc8
 8007f9a:	f001 fe12 	bl	8009bc2 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	f001 fd05 	bl	80099ae <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2200      	movs	r2, #0
 8007fb0:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007fb4:	e188      	b.n	80082c8 <USBH_Process+0x3a8>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d107      	bne.n	8007fd0 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2202      	movs	r2, #2
 8007fcc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007fce:	e18a      	b.n	80082e6 <USBH_Process+0x3c6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8007fd6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007fda:	d914      	bls.n	8008006 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	b2da      	uxtb	r2, r3
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8007ff2:	2b03      	cmp	r3, #3
 8007ff4:	d903      	bls.n	8007ffe <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	220d      	movs	r2, #13
 8007ffa:	701a      	strb	r2, [r3, #0]
      break;
 8007ffc:	e173      	b.n	80082e6 <USBH_Process+0x3c6>
            phost->gState = HOST_IDLE;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	701a      	strb	r2, [r3, #0]
      break;
 8008004:	e16f      	b.n	80082e6 <USBH_Process+0x3c6>
          phost->Timeout += 10U;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800800c:	f103 020a 	add.w	r2, r3, #10
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8008016:	200a      	movs	r0, #10
 8008018:	f001 fdd3 	bl	8009bc2 <USBH_Delay>
      break;
 800801c:	e163      	b.n	80082e6 <USBH_Process+0x3c6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008024:	2b00      	cmp	r3, #0
 8008026:	d005      	beq.n	8008034 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800802e:	2104      	movs	r1, #4
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8008034:	2064      	movs	r0, #100	@ 0x64
 8008036:	f001 fdc4 	bl	8009bc2 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f001 fc90 	bl	8009960 <USBH_LL_GetSpeed>
 8008040:	4603      	mov	r3, r0
 8008042:	461a      	mov	r2, r3
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

      phost->gState = HOST_ENUMERATION;
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2205      	movs	r2, #5
 800804e:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8008050:	2100      	movs	r1, #0
 8008052:	6878      	ldr	r0, [r7, #4]
 8008054:	f001 fa9b 	bl	800958e <USBH_AllocPipe>
 8008058:	4603      	mov	r3, r0
 800805a:	461a      	mov	r2, r3
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008060:	2180      	movs	r1, #128	@ 0x80
 8008062:	6878      	ldr	r0, [r7, #4]
 8008064:	f001 fa93 	bl	800958e <USBH_AllocPipe>
 8008068:	4603      	mov	r3, r0
 800806a:	461a      	mov	r2, r3
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	7919      	ldrb	r1, [r3, #4]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008084:	9202      	str	r2, [sp, #8]
 8008086:	2200      	movs	r2, #0
 8008088:	9201      	str	r2, [sp, #4]
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	4603      	mov	r3, r0
 800808e:	2280      	movs	r2, #128	@ 0x80
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f001 fa4d 	bl	8009530 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	7959      	ldrb	r1, [r3, #5]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80080a6:	687a      	ldr	r2, [r7, #4]
 80080a8:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80080aa:	9202      	str	r2, [sp, #8]
 80080ac:	2200      	movs	r2, #0
 80080ae:	9201      	str	r2, [sp, #4]
 80080b0:	9300      	str	r3, [sp, #0]
 80080b2:	4603      	mov	r3, r0
 80080b4:	2200      	movs	r2, #0
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f001 fa3a 	bl	8009530 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80080bc:	e113      	b.n	80082e6 <USBH_Process+0x3c6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80080be:	6878      	ldr	r0, [r7, #4]
 80080c0:	f000 f916 	bl	80082f0 <USBH_HandleEnum>
 80080c4:	4603      	mov	r3, r0
 80080c6:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80080c8:	7bbb      	ldrb	r3, [r7, #14]
 80080ca:	b2db      	uxtb	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	f040 80fd 	bne.w	80082cc <USBH_Process+0x3ac>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	2200      	movs	r2, #0
 80080d6:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 80080e0:	2b01      	cmp	r3, #1
 80080e2:	d103      	bne.n	80080ec <USBH_Process+0x1cc>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	2208      	movs	r2, #8
 80080e8:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80080ea:	e0ef      	b.n	80082cc <USBH_Process+0x3ac>
          phost->gState = HOST_INPUT;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2207      	movs	r2, #7
 80080f0:	701a      	strb	r2, [r3, #0]
      break;
 80080f2:	e0eb      	b.n	80082cc <USBH_Process+0x3ac>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	f000 80e8 	beq.w	80082d0 <USBH_Process+0x3b0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008106:	2101      	movs	r1, #1
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2208      	movs	r2, #8
 8008110:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8008112:	e0dd      	b.n	80082d0 <USBH_Process+0x3b0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800811a:	4619      	mov	r1, r3
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 fc3a 	bl	8008996 <USBH_SetCfg>
 8008122:	4603      	mov	r3, r0
 8008124:	2b00      	cmp	r3, #0
 8008126:	f040 80d5 	bne.w	80082d4 <USBH_Process+0x3b4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2209      	movs	r2, #9
 800812e:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8008130:	e0d0      	b.n	80082d4 <USBH_Process+0x3b4>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8008138:	f003 0320 	and.w	r3, r3, #32
 800813c:	2b00      	cmp	r3, #0
 800813e:	d016      	beq.n	800816e <USBH_Process+0x24e>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8008140:	2101      	movs	r1, #1
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 fc4a 	bl	80089dc <USBH_SetFeature>
 8008148:	4603      	mov	r3, r0
 800814a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800814c:	7bbb      	ldrb	r3, [r7, #14]
 800814e:	b2db      	uxtb	r3, r3
 8008150:	2b00      	cmp	r3, #0
 8008152:	d103      	bne.n	800815c <USBH_Process+0x23c>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	220a      	movs	r2, #10
 8008158:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800815a:	e0bd      	b.n	80082d8 <USBH_Process+0x3b8>
        else if (status == USBH_NOT_SUPPORTED)
 800815c:	7bbb      	ldrb	r3, [r7, #14]
 800815e:	b2db      	uxtb	r3, r3
 8008160:	2b03      	cmp	r3, #3
 8008162:	f040 80b9 	bne.w	80082d8 <USBH_Process+0x3b8>
          phost->gState = HOST_CHECK_CLASS;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	220a      	movs	r2, #10
 800816a:	701a      	strb	r2, [r3, #0]
      break;
 800816c:	e0b4      	b.n	80082d8 <USBH_Process+0x3b8>
        phost->gState = HOST_CHECK_CLASS;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	220a      	movs	r2, #10
 8008172:	701a      	strb	r2, [r3, #0]
      break;
 8008174:	e0b0      	b.n	80082d8 <USBH_Process+0x3b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800817c:	2b00      	cmp	r3, #0
 800817e:	f000 80ad 	beq.w	80082dc <USBH_Process+0x3bc>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2200      	movs	r2, #0
 8008186:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800818a:	2300      	movs	r3, #0
 800818c:	73fb      	strb	r3, [r7, #15]
 800818e:	e016      	b.n	80081be <USBH_Process+0x29e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008190:	7bfa      	ldrb	r2, [r7, #15]
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	32de      	adds	r2, #222	@ 0xde
 8008196:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800819a:	791a      	ldrb	r2, [r3, #4]
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80081a2:	429a      	cmp	r2, r3
 80081a4:	d108      	bne.n	80081b8 <USBH_Process+0x298>
          {
            phost->pActiveClass = phost->pClass[idx];
 80081a6:	7bfa      	ldrb	r2, [r7, #15]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	32de      	adds	r2, #222	@ 0xde
 80081ac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 80081b6:	e005      	b.n	80081c4 <USBH_Process+0x2a4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80081b8:	7bfb      	ldrb	r3, [r7, #15]
 80081ba:	3301      	adds	r3, #1
 80081bc:	73fb      	strb	r3, [r7, #15]
 80081be:	7bfb      	ldrb	r3, [r7, #15]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d0e5      	beq.n	8008190 <USBH_Process+0x270>
          }
        }

        if (phost->pActiveClass != NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d016      	beq.n	80081fc <USBH_Process+0x2dc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80081d4:	689b      	ldr	r3, [r3, #8]
 80081d6:	6878      	ldr	r0, [r7, #4]
 80081d8:	4798      	blx	r3
 80081da:	4603      	mov	r3, r0
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d109      	bne.n	80081f4 <USBH_Process+0x2d4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2206      	movs	r2, #6
 80081e4:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80081ec:	2103      	movs	r1, #3
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80081f2:	e073      	b.n	80082dc <USBH_Process+0x3bc>
            phost->gState = HOST_ABORT_STATE;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	220d      	movs	r2, #13
 80081f8:	701a      	strb	r2, [r3, #0]
      break;
 80081fa:	e06f      	b.n	80082dc <USBH_Process+0x3bc>
          phost->gState = HOST_ABORT_STATE;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	220d      	movs	r2, #13
 8008200:	701a      	strb	r2, [r3, #0]
      break;
 8008202:	e06b      	b.n	80082dc <USBH_Process+0x3bc>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800820a:	2b00      	cmp	r3, #0
 800820c:	d017      	beq.n	800823e <USBH_Process+0x31e>
      {
        status = phost->pActiveClass->Requests(phost);
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	4798      	blx	r3
 800821a:	4603      	mov	r3, r0
 800821c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800821e:	7bbb      	ldrb	r3, [r7, #14]
 8008220:	b2db      	uxtb	r3, r3
 8008222:	2b00      	cmp	r3, #0
 8008224:	d103      	bne.n	800822e <USBH_Process+0x30e>
        {
          phost->gState = HOST_CLASS;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	220b      	movs	r2, #11
 800822a:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800822c:	e058      	b.n	80082e0 <USBH_Process+0x3c0>
        else if (status == USBH_FAIL)
 800822e:	7bbb      	ldrb	r3, [r7, #14]
 8008230:	b2db      	uxtb	r3, r3
 8008232:	2b02      	cmp	r3, #2
 8008234:	d154      	bne.n	80082e0 <USBH_Process+0x3c0>
          phost->gState = HOST_ABORT_STATE;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	220d      	movs	r2, #13
 800823a:	701a      	strb	r2, [r3, #0]
      break;
 800823c:	e050      	b.n	80082e0 <USBH_Process+0x3c0>
        phost->gState = HOST_ABORT_STATE;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	220d      	movs	r2, #13
 8008242:	701a      	strb	r2, [r3, #0]
      break;
 8008244:	e04c      	b.n	80082e0 <USBH_Process+0x3c0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800824c:	2b00      	cmp	r3, #0
 800824e:	d049      	beq.n	80082e4 <USBH_Process+0x3c4>
      {
        phost->pActiveClass->BgndProcess(phost);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008256:	695b      	ldr	r3, [r3, #20]
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	4798      	blx	r3
      }
      break;
 800825c:	e042      	b.n	80082e4 <USBH_Process+0x3c4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f7ff fd4a 	bl	8007d00 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008272:	2b00      	cmp	r3, #0
 8008274:	d009      	beq.n	800828a <USBH_Process+0x36a>
      {
        phost->pActiveClass->DeInit(phost);
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800827c:	68db      	ldr	r3, [r3, #12]
 800827e:	6878      	ldr	r0, [r7, #4]
 8008280:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2200      	movs	r2, #0
 8008286:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008290:	2b00      	cmp	r3, #0
 8008292:	d005      	beq.n	80082a0 <USBH_Process+0x380>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800829a:	2105      	movs	r1, #5
 800829c:	6878      	ldr	r0, [r7, #4]
 800829e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 80082a6:	b2db      	uxtb	r3, r3
 80082a8:	2b01      	cmp	r3, #1
 80082aa:	d107      	bne.n	80082bc <USBH_Process+0x39c>
      {
        phost->device.is_ReEnumerated = 0U;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2200      	movs	r2, #0
 80082b0:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f7ff fe22 	bl	8007efe <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80082ba:	e014      	b.n	80082e6 <USBH_Process+0x3c6>
        (void)USBH_LL_Start(phost);
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	f001 fb19 	bl	80098f4 <USBH_LL_Start>
      break;
 80082c2:	e010      	b.n	80082e6 <USBH_Process+0x3c6>

    case HOST_ABORT_STATE:
    default :
      break;
 80082c4:	bf00      	nop
 80082c6:	e00e      	b.n	80082e6 <USBH_Process+0x3c6>
      break;
 80082c8:	bf00      	nop
 80082ca:	e00c      	b.n	80082e6 <USBH_Process+0x3c6>
      break;
 80082cc:	bf00      	nop
 80082ce:	e00a      	b.n	80082e6 <USBH_Process+0x3c6>
    break;
 80082d0:	bf00      	nop
 80082d2:	e008      	b.n	80082e6 <USBH_Process+0x3c6>
      break;
 80082d4:	bf00      	nop
 80082d6:	e006      	b.n	80082e6 <USBH_Process+0x3c6>
      break;
 80082d8:	bf00      	nop
 80082da:	e004      	b.n	80082e6 <USBH_Process+0x3c6>
      break;
 80082dc:	bf00      	nop
 80082de:	e002      	b.n	80082e6 <USBH_Process+0x3c6>
      break;
 80082e0:	bf00      	nop
 80082e2:	e000      	b.n	80082e6 <USBH_Process+0x3c6>
      break;
 80082e4:	bf00      	nop
  }
  return USBH_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	3710      	adds	r7, #16
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b088      	sub	sp, #32
 80082f4:	af04      	add	r7, sp, #16
 80082f6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80082f8:	2301      	movs	r3, #1
 80082fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80082fc:	2301      	movs	r3, #1
 80082fe:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	785b      	ldrb	r3, [r3, #1]
 8008304:	2b07      	cmp	r3, #7
 8008306:	f200 81bd 	bhi.w	8008684 <USBH_HandleEnum+0x394>
 800830a:	a201      	add	r2, pc, #4	@ (adr r2, 8008310 <USBH_HandleEnum+0x20>)
 800830c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008310:	08008331 	.word	0x08008331
 8008314:	080083eb 	.word	0x080083eb
 8008318:	08008455 	.word	0x08008455
 800831c:	080084df 	.word	0x080084df
 8008320:	08008549 	.word	0x08008549
 8008324:	080085b9 	.word	0x080085b9
 8008328:	080085ff 	.word	0x080085ff
 800832c:	08008645 	.word	0x08008645
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8008330:	2108      	movs	r1, #8
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fa4c 	bl	80087d0 <USBH_Get_DevDesc>
 8008338:	4603      	mov	r3, r0
 800833a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800833c:	7bbb      	ldrb	r3, [r7, #14]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d12e      	bne.n	80083a0 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2201      	movs	r2, #1
 8008350:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	7919      	ldrb	r1, [r3, #4]
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008362:	687a      	ldr	r2, [r7, #4]
 8008364:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8008366:	9202      	str	r2, [sp, #8]
 8008368:	2200      	movs	r2, #0
 800836a:	9201      	str	r2, [sp, #4]
 800836c:	9300      	str	r3, [sp, #0]
 800836e:	4603      	mov	r3, r0
 8008370:	2280      	movs	r2, #128	@ 0x80
 8008372:	6878      	ldr	r0, [r7, #4]
 8008374:	f001 f8dc 	bl	8009530 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	7959      	ldrb	r1, [r3, #5]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800838c:	9202      	str	r2, [sp, #8]
 800838e:	2200      	movs	r2, #0
 8008390:	9201      	str	r2, [sp, #4]
 8008392:	9300      	str	r3, [sp, #0]
 8008394:	4603      	mov	r3, r0
 8008396:	2200      	movs	r2, #0
 8008398:	6878      	ldr	r0, [r7, #4]
 800839a:	f001 f8c9 	bl	8009530 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800839e:	e173      	b.n	8008688 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80083a0:	7bbb      	ldrb	r3, [r7, #14]
 80083a2:	2b03      	cmp	r3, #3
 80083a4:	f040 8170 	bne.w	8008688 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80083ae:	3301      	adds	r3, #1
 80083b0:	b2da      	uxtb	r2, r3
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80083be:	2b03      	cmp	r3, #3
 80083c0:	d903      	bls.n	80083ca <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	220d      	movs	r2, #13
 80083c6:	701a      	strb	r2, [r3, #0]
      break;
 80083c8:	e15e      	b.n	8008688 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	795b      	ldrb	r3, [r3, #5]
 80083ce:	4619      	mov	r1, r3
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f001 f8fd 	bl	80095d0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	791b      	ldrb	r3, [r3, #4]
 80083da:	4619      	mov	r1, r3
 80083dc:	6878      	ldr	r0, [r7, #4]
 80083de:	f001 f8f7 	bl	80095d0 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	2200      	movs	r2, #0
 80083e6:	701a      	strb	r2, [r3, #0]
      break;
 80083e8:	e14e      	b.n	8008688 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 80083ea:	2112      	movs	r1, #18
 80083ec:	6878      	ldr	r0, [r7, #4]
 80083ee:	f000 f9ef 	bl	80087d0 <USBH_Get_DevDesc>
 80083f2:	4603      	mov	r3, r0
 80083f4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80083f6:	7bbb      	ldrb	r3, [r7, #14]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d103      	bne.n	8008404 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2202      	movs	r2, #2
 8008400:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008402:	e143      	b.n	800868c <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008404:	7bbb      	ldrb	r3, [r7, #14]
 8008406:	2b03      	cmp	r3, #3
 8008408:	f040 8140 	bne.w	800868c <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008412:	3301      	adds	r3, #1
 8008414:	b2da      	uxtb	r2, r3
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008422:	2b03      	cmp	r3, #3
 8008424:	d903      	bls.n	800842e <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	220d      	movs	r2, #13
 800842a:	701a      	strb	r2, [r3, #0]
      break;
 800842c:	e12e      	b.n	800868c <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	795b      	ldrb	r3, [r3, #5]
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f001 f8cb 	bl	80095d0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	791b      	ldrb	r3, [r3, #4]
 800843e:	4619      	mov	r1, r3
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f001 f8c5 	bl	80095d0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2200      	movs	r2, #0
 8008450:	701a      	strb	r2, [r3, #0]
      break;
 8008452:	e11b      	b.n	800868c <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8008454:	2101      	movs	r1, #1
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 fa79 	bl	800894e <USBH_SetAddress>
 800845c:	4603      	mov	r3, r0
 800845e:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008460:	7bbb      	ldrb	r3, [r7, #14]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d130      	bne.n	80084c8 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8008466:	2002      	movs	r0, #2
 8008468:	f001 fbab 	bl	8009bc2 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	2201      	movs	r2, #1
 8008470:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	2203      	movs	r2, #3
 8008478:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	7919      	ldrb	r1, [r3, #4]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800848a:	687a      	ldr	r2, [r7, #4]
 800848c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800848e:	9202      	str	r2, [sp, #8]
 8008490:	2200      	movs	r2, #0
 8008492:	9201      	str	r2, [sp, #4]
 8008494:	9300      	str	r3, [sp, #0]
 8008496:	4603      	mov	r3, r0
 8008498:	2280      	movs	r2, #128	@ 0x80
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f001 f848 	bl	8009530 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	7959      	ldrb	r1, [r3, #5]
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80084b4:	9202      	str	r2, [sp, #8]
 80084b6:	2200      	movs	r2, #0
 80084b8:	9201      	str	r2, [sp, #4]
 80084ba:	9300      	str	r3, [sp, #0]
 80084bc:	4603      	mov	r3, r0
 80084be:	2200      	movs	r2, #0
 80084c0:	6878      	ldr	r0, [r7, #4]
 80084c2:	f001 f835 	bl	8009530 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80084c6:	e0e3      	b.n	8008690 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80084c8:	7bbb      	ldrb	r3, [r7, #14]
 80084ca:	2b03      	cmp	r3, #3
 80084cc:	f040 80e0 	bne.w	8008690 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	220d      	movs	r2, #13
 80084d4:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2200      	movs	r2, #0
 80084da:	705a      	strb	r2, [r3, #1]
      break;
 80084dc:	e0d8      	b.n	8008690 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80084de:	2109      	movs	r1, #9
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f000 f9a1 	bl	8008828 <USBH_Get_CfgDesc>
 80084e6:	4603      	mov	r3, r0
 80084e8:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80084ea:	7bbb      	ldrb	r3, [r7, #14]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d103      	bne.n	80084f8 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2204      	movs	r2, #4
 80084f4:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80084f6:	e0cd      	b.n	8008694 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80084f8:	7bbb      	ldrb	r3, [r7, #14]
 80084fa:	2b03      	cmp	r3, #3
 80084fc:	f040 80ca 	bne.w	8008694 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008506:	3301      	adds	r3, #1
 8008508:	b2da      	uxtb	r2, r3
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008516:	2b03      	cmp	r3, #3
 8008518:	d903      	bls.n	8008522 <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	220d      	movs	r2, #13
 800851e:	701a      	strb	r2, [r3, #0]
      break;
 8008520:	e0b8      	b.n	8008694 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	795b      	ldrb	r3, [r3, #5]
 8008526:	4619      	mov	r1, r3
 8008528:	6878      	ldr	r0, [r7, #4]
 800852a:	f001 f851 	bl	80095d0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	791b      	ldrb	r3, [r3, #4]
 8008532:	4619      	mov	r1, r3
 8008534:	6878      	ldr	r0, [r7, #4]
 8008536:	f001 f84b 	bl	80095d0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2200      	movs	r2, #0
 800853e:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	701a      	strb	r2, [r3, #0]
      break;
 8008546:	e0a5      	b.n	8008694 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800854e:	4619      	mov	r1, r3
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f000 f969 	bl	8008828 <USBH_Get_CfgDesc>
 8008556:	4603      	mov	r3, r0
 8008558:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800855a:	7bbb      	ldrb	r3, [r7, #14]
 800855c:	2b00      	cmp	r3, #0
 800855e:	d103      	bne.n	8008568 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2205      	movs	r2, #5
 8008564:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8008566:	e097      	b.n	8008698 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008568:	7bbb      	ldrb	r3, [r7, #14]
 800856a:	2b03      	cmp	r3, #3
 800856c:	f040 8094 	bne.w	8008698 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008576:	3301      	adds	r3, #1
 8008578:	b2da      	uxtb	r2, r3
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008586:	2b03      	cmp	r3, #3
 8008588:	d903      	bls.n	8008592 <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	220d      	movs	r2, #13
 800858e:	701a      	strb	r2, [r3, #0]
      break;
 8008590:	e082      	b.n	8008698 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	795b      	ldrb	r3, [r3, #5]
 8008596:	4619      	mov	r1, r3
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f001 f819 	bl	80095d0 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	791b      	ldrb	r3, [r3, #4]
 80085a2:	4619      	mov	r1, r3
 80085a4:	6878      	ldr	r0, [r7, #4]
 80085a6:	f001 f813 	bl	80095d0 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2200      	movs	r2, #0
 80085b4:	701a      	strb	r2, [r3, #0]
      break;
 80085b6:	e06f      	b.n	8008698 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d019      	beq.n	80085f6 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80085ce:	23ff      	movs	r3, #255	@ 0xff
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f000 f953 	bl	800887c <USBH_Get_StringDesc>
 80085d6:	4603      	mov	r3, r0
 80085d8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80085da:	7bbb      	ldrb	r3, [r7, #14]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d103      	bne.n	80085e8 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	2206      	movs	r2, #6
 80085e4:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80085e6:	e059      	b.n	800869c <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80085e8:	7bbb      	ldrb	r3, [r7, #14]
 80085ea:	2b03      	cmp	r3, #3
 80085ec:	d156      	bne.n	800869c <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2206      	movs	r2, #6
 80085f2:	705a      	strb	r2, [r3, #1]
      break;
 80085f4:	e052      	b.n	800869c <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2206      	movs	r2, #6
 80085fa:	705a      	strb	r2, [r3, #1]
      break;
 80085fc:	e04e      	b.n	800869c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8008604:	2b00      	cmp	r3, #0
 8008606:	d019      	beq.n	800863c <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8008614:	23ff      	movs	r3, #255	@ 0xff
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 f930 	bl	800887c <USBH_Get_StringDesc>
 800861c:	4603      	mov	r3, r0
 800861e:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008620:	7bbb      	ldrb	r3, [r7, #14]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d103      	bne.n	800862e <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2207      	movs	r2, #7
 800862a:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800862c:	e038      	b.n	80086a0 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800862e:	7bbb      	ldrb	r3, [r7, #14]
 8008630:	2b03      	cmp	r3, #3
 8008632:	d135      	bne.n	80086a0 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2207      	movs	r2, #7
 8008638:	705a      	strb	r2, [r3, #1]
      break;
 800863a:	e031      	b.n	80086a0 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2207      	movs	r2, #7
 8008640:	705a      	strb	r2, [r3, #1]
      break;
 8008642:	e02d      	b.n	80086a0 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800864a:	2b00      	cmp	r3, #0
 800864c:	d017      	beq.n	800867e <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800865a:	23ff      	movs	r3, #255	@ 0xff
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f000 f90d 	bl	800887c <USBH_Get_StringDesc>
 8008662:	4603      	mov	r3, r0
 8008664:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008666:	7bbb      	ldrb	r3, [r7, #14]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d102      	bne.n	8008672 <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800866c:	2300      	movs	r3, #0
 800866e:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008670:	e018      	b.n	80086a4 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008672:	7bbb      	ldrb	r3, [r7, #14]
 8008674:	2b03      	cmp	r3, #3
 8008676:	d115      	bne.n	80086a4 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008678:	2300      	movs	r3, #0
 800867a:	73fb      	strb	r3, [r7, #15]
      break;
 800867c:	e012      	b.n	80086a4 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800867e:	2300      	movs	r3, #0
 8008680:	73fb      	strb	r3, [r7, #15]
      break;
 8008682:	e00f      	b.n	80086a4 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8008684:	bf00      	nop
 8008686:	e00e      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 8008688:	bf00      	nop
 800868a:	e00c      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 800868c:	bf00      	nop
 800868e:	e00a      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 8008690:	bf00      	nop
 8008692:	e008      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 8008694:	bf00      	nop
 8008696:	e006      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 8008698:	bf00      	nop
 800869a:	e004      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 800869c:	bf00      	nop
 800869e:	e002      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 80086a0:	bf00      	nop
 80086a2:	e000      	b.n	80086a6 <USBH_HandleEnum+0x3b6>
      break;
 80086a4:	bf00      	nop
  }
  return Status;
 80086a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3710      	adds	r7, #16
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b083      	sub	sp, #12
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	683a      	ldr	r2, [r7, #0]
 80086be:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80086c2:	bf00      	nop
 80086c4:	370c      	adds	r7, #12
 80086c6:	46bd      	mov	sp, r7
 80086c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086cc:	4770      	bx	lr

080086ce <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80086ce:	b580      	push	{r7, lr}
 80086d0:	b082      	sub	sp, #8
 80086d2:	af00      	add	r7, sp, #0
 80086d4:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80086dc:	1c5a      	adds	r2, r3, #1
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80086e4:	6878      	ldr	r0, [r7, #4]
 80086e6:	f000 f804 	bl	80086f2 <USBH_HandleSof>
}
 80086ea:	bf00      	nop
 80086ec:	3708      	adds	r7, #8
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b082      	sub	sp, #8
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	781b      	ldrb	r3, [r3, #0]
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	2b0b      	cmp	r3, #11
 8008702:	d10a      	bne.n	800871a <USBH_HandleSof+0x28>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800870a:	2b00      	cmp	r3, #0
 800870c:	d005      	beq.n	800871a <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008714:	699b      	ldr	r3, [r3, #24]
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	4798      	blx	r3
  }
}
 800871a:	bf00      	nop
 800871c:	3708      	adds	r7, #8
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}

08008722 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8008722:	b480      	push	{r7}
 8008724:	b083      	sub	sp, #12
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	2201      	movs	r2, #1
 800872e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8008732:	bf00      	nop
}
 8008734:	370c      	adds	r7, #12
 8008736:	46bd      	mov	sp, r7
 8008738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800873c:	4770      	bx	lr

0800873e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800873e:	b480      	push	{r7}
 8008740:	b083      	sub	sp, #12
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	2200      	movs	r2, #0
 800874a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  return;
 800874e:	bf00      	nop
}
 8008750:	370c      	adds	r7, #12
 8008752:	46bd      	mov	sp, r7
 8008754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008758:	4770      	bx	lr

0800875a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800875a:	b480      	push	{r7}
 800875c:	b083      	sub	sp, #12
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2201      	movs	r2, #1
 8008766:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2200      	movs	r2, #0
 800876e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800877a:	2300      	movs	r3, #0
}
 800877c:	4618      	mov	r0, r3
 800877e:	370c      	adds	r7, #12
 8008780:	46bd      	mov	sp, r7
 8008782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008786:	4770      	bx	lr

08008788 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008788:	b580      	push	{r7, lr}
 800878a:	b082      	sub	sp, #8
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2200      	movs	r2, #0
 80087a4:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f001 f8be 	bl	800992a <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	791b      	ldrb	r3, [r3, #4]
 80087b2:	4619      	mov	r1, r3
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	f000 ff0b 	bl	80095d0 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	795b      	ldrb	r3, [r3, #5]
 80087be:	4619      	mov	r1, r3
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f000 ff05 	bl	80095d0 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80087c6:	2300      	movs	r3, #0
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3708      	adds	r7, #8
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b086      	sub	sp, #24
 80087d4:	af02      	add	r7, sp, #8
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	460b      	mov	r3, r1
 80087da:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80087dc:	887b      	ldrh	r3, [r7, #2]
 80087de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80087e2:	d901      	bls.n	80087e8 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80087e4:	2303      	movs	r3, #3
 80087e6:	e01b      	b.n	8008820 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80087ee:	887b      	ldrh	r3, [r7, #2]
 80087f0:	9300      	str	r3, [sp, #0]
 80087f2:	4613      	mov	r3, r2
 80087f4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80087f8:	2100      	movs	r1, #0
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f872 	bl	80088e4 <USBH_GetDescriptor>
 8008800:	4603      	mov	r3, r0
 8008802:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8008804:	7bfb      	ldrb	r3, [r7, #15]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d109      	bne.n	800881e <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008810:	887a      	ldrh	r2, [r7, #2]
 8008812:	4619      	mov	r1, r3
 8008814:	6878      	ldr	r0, [r7, #4]
 8008816:	f000 f929 	bl	8008a6c <USBH_ParseDevDesc>
 800881a:	4603      	mov	r3, r0
 800881c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800881e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008820:	4618      	mov	r0, r3
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b086      	sub	sp, #24
 800882c:	af02      	add	r7, sp, #8
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	460b      	mov	r3, r1
 8008832:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	331c      	adds	r3, #28
 8008838:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800883a:	887b      	ldrh	r3, [r7, #2]
 800883c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008840:	d901      	bls.n	8008846 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008842:	2303      	movs	r3, #3
 8008844:	e016      	b.n	8008874 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8008846:	887b      	ldrh	r3, [r7, #2]
 8008848:	9300      	str	r3, [sp, #0]
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008850:	2100      	movs	r1, #0
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f846 	bl	80088e4 <USBH_GetDescriptor>
 8008858:	4603      	mov	r3, r0
 800885a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800885c:	7bfb      	ldrb	r3, [r7, #15]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d107      	bne.n	8008872 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008862:	887b      	ldrh	r3, [r7, #2]
 8008864:	461a      	mov	r2, r3
 8008866:	68b9      	ldr	r1, [r7, #8]
 8008868:	6878      	ldr	r0, [r7, #4]
 800886a:	f000 f9af 	bl	8008bcc <USBH_ParseCfgDesc>
 800886e:	4603      	mov	r3, r0
 8008870:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008872:	7bfb      	ldrb	r3, [r7, #15]
}
 8008874:	4618      	mov	r0, r3
 8008876:	3710      	adds	r7, #16
 8008878:	46bd      	mov	sp, r7
 800887a:	bd80      	pop	{r7, pc}

0800887c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800887c:	b580      	push	{r7, lr}
 800887e:	b088      	sub	sp, #32
 8008880:	af02      	add	r7, sp, #8
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	607a      	str	r2, [r7, #4]
 8008886:	461a      	mov	r2, r3
 8008888:	460b      	mov	r3, r1
 800888a:	72fb      	strb	r3, [r7, #11]
 800888c:	4613      	mov	r3, r2
 800888e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008890:	893b      	ldrh	r3, [r7, #8]
 8008892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008896:	d802      	bhi.n	800889e <USBH_Get_StringDesc+0x22>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d101      	bne.n	80088a2 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800889e:	2303      	movs	r3, #3
 80088a0:	e01c      	b.n	80088dc <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 80088a2:	7afb      	ldrb	r3, [r7, #11]
 80088a4:	b29b      	uxth	r3, r3
 80088a6:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80088aa:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80088b2:	893b      	ldrh	r3, [r7, #8]
 80088b4:	9300      	str	r3, [sp, #0]
 80088b6:	460b      	mov	r3, r1
 80088b8:	2100      	movs	r1, #0
 80088ba:	68f8      	ldr	r0, [r7, #12]
 80088bc:	f000 f812 	bl	80088e4 <USBH_GetDescriptor>
 80088c0:	4603      	mov	r3, r0
 80088c2:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80088c4:	7dfb      	ldrb	r3, [r7, #23]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d107      	bne.n	80088da <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80088d0:	893a      	ldrh	r2, [r7, #8]
 80088d2:	6879      	ldr	r1, [r7, #4]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f000 fb8d 	bl	8008ff4 <USBH_ParseStringDesc>
  }

  return status;
 80088da:	7dfb      	ldrb	r3, [r7, #23]
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3718      	adds	r7, #24
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80088e4:	b580      	push	{r7, lr}
 80088e6:	b084      	sub	sp, #16
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	607b      	str	r3, [r7, #4]
 80088ee:	460b      	mov	r3, r1
 80088f0:	72fb      	strb	r3, [r7, #11]
 80088f2:	4613      	mov	r3, r2
 80088f4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	789b      	ldrb	r3, [r3, #2]
 80088fa:	2b01      	cmp	r3, #1
 80088fc:	d11c      	bne.n	8008938 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80088fe:	7afb      	ldrb	r3, [r7, #11]
 8008900:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008904:	b2da      	uxtb	r2, r3
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	2206      	movs	r2, #6
 800890e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	893a      	ldrh	r2, [r7, #8]
 8008914:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8008916:	893b      	ldrh	r3, [r7, #8]
 8008918:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800891c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008920:	d104      	bne.n	800892c <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f240 4209 	movw	r2, #1033	@ 0x409
 8008928:	829a      	strh	r2, [r3, #20]
 800892a:	e002      	b.n	8008932 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2200      	movs	r2, #0
 8008930:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	8b3a      	ldrh	r2, [r7, #24]
 8008936:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8008938:	8b3b      	ldrh	r3, [r7, #24]
 800893a:	461a      	mov	r2, r3
 800893c:	6879      	ldr	r1, [r7, #4]
 800893e:	68f8      	ldr	r0, [r7, #12]
 8008940:	f000 fba5 	bl	800908e <USBH_CtlReq>
 8008944:	4603      	mov	r3, r0
}
 8008946:	4618      	mov	r0, r3
 8008948:	3710      	adds	r7, #16
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}

0800894e <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800894e:	b580      	push	{r7, lr}
 8008950:	b082      	sub	sp, #8
 8008952:	af00      	add	r7, sp, #0
 8008954:	6078      	str	r0, [r7, #4]
 8008956:	460b      	mov	r3, r1
 8008958:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	789b      	ldrb	r3, [r3, #2]
 800895e:	2b01      	cmp	r3, #1
 8008960:	d10f      	bne.n	8008982 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2200      	movs	r2, #0
 8008966:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2205      	movs	r2, #5
 800896c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800896e:	78fb      	ldrb	r3, [r7, #3]
 8008970:	b29a      	uxth	r2, r3
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2200      	movs	r2, #0
 8008980:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008982:	2200      	movs	r2, #0
 8008984:	2100      	movs	r1, #0
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f000 fb81 	bl	800908e <USBH_CtlReq>
 800898c:	4603      	mov	r3, r0
}
 800898e:	4618      	mov	r0, r3
 8008990:	3708      	adds	r7, #8
 8008992:	46bd      	mov	sp, r7
 8008994:	bd80      	pop	{r7, pc}

08008996 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008996:	b580      	push	{r7, lr}
 8008998:	b082      	sub	sp, #8
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
 800899e:	460b      	mov	r3, r1
 80089a0:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	789b      	ldrb	r3, [r3, #2]
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d10e      	bne.n	80089c8 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2200      	movs	r2, #0
 80089ae:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2209      	movs	r2, #9
 80089b4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	887a      	ldrh	r2, [r7, #2]
 80089ba:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2200      	movs	r2, #0
 80089c0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80089c8:	2200      	movs	r2, #0
 80089ca:	2100      	movs	r1, #0
 80089cc:	6878      	ldr	r0, [r7, #4]
 80089ce:	f000 fb5e 	bl	800908e <USBH_CtlReq>
 80089d2:	4603      	mov	r3, r0
}
 80089d4:	4618      	mov	r0, r3
 80089d6:	3708      	adds	r7, #8
 80089d8:	46bd      	mov	sp, r7
 80089da:	bd80      	pop	{r7, pc}

080089dc <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80089dc:	b580      	push	{r7, lr}
 80089de:	b082      	sub	sp, #8
 80089e0:	af00      	add	r7, sp, #0
 80089e2:	6078      	str	r0, [r7, #4]
 80089e4:	460b      	mov	r3, r1
 80089e6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	789b      	ldrb	r3, [r3, #2]
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d10f      	bne.n	8008a10 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2200      	movs	r2, #0
 80089f4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2203      	movs	r2, #3
 80089fa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80089fc:	78fb      	ldrb	r3, [r7, #3]
 80089fe:	b29a      	uxth	r2, r3
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008a10:	2200      	movs	r2, #0
 8008a12:	2100      	movs	r1, #0
 8008a14:	6878      	ldr	r0, [r7, #4]
 8008a16:	f000 fb3a 	bl	800908e <USBH_CtlReq>
 8008a1a:	4603      	mov	r3, r0
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	3708      	adds	r7, #8
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bd80      	pop	{r7, pc}

08008a24 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b082      	sub	sp, #8
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
 8008a2c:	460b      	mov	r3, r1
 8008a2e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	789b      	ldrb	r3, [r3, #2]
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d10f      	bne.n	8008a58 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	2202      	movs	r2, #2
 8008a3c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	2201      	movs	r2, #1
 8008a42:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	2200      	movs	r2, #0
 8008a48:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008a4a:	78fb      	ldrb	r3, [r7, #3]
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2200      	movs	r2, #0
 8008a56:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008a58:	2200      	movs	r2, #0
 8008a5a:	2100      	movs	r1, #0
 8008a5c:	6878      	ldr	r0, [r7, #4]
 8008a5e:	f000 fb16 	bl	800908e <USBH_CtlReq>
 8008a62:	4603      	mov	r3, r0
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	3708      	adds	r7, #8
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	bd80      	pop	{r7, pc}

08008a6c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008a6c:	b480      	push	{r7}
 8008a6e:	b087      	sub	sp, #28
 8008a70:	af00      	add	r7, sp, #0
 8008a72:	60f8      	str	r0, [r7, #12]
 8008a74:	60b9      	str	r1, [r7, #8]
 8008a76:	4613      	mov	r3, r2
 8008a78:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008a80:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008a82:	2300      	movs	r3, #0
 8008a84:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d101      	bne.n	8008a90 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008a8c:	2302      	movs	r3, #2
 8008a8e:	e094      	b.n	8008bba <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008a90:	68bb      	ldr	r3, [r7, #8]
 8008a92:	781a      	ldrb	r2, [r3, #0]
 8008a94:	693b      	ldr	r3, [r7, #16]
 8008a96:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	785a      	ldrb	r2, [r3, #1]
 8008a9c:	693b      	ldr	r3, [r7, #16]
 8008a9e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	3302      	adds	r3, #2
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	461a      	mov	r2, r3
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	3303      	adds	r3, #3
 8008aac:	781b      	ldrb	r3, [r3, #0]
 8008aae:	021b      	lsls	r3, r3, #8
 8008ab0:	b29b      	uxth	r3, r3
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008aba:	68bb      	ldr	r3, [r7, #8]
 8008abc:	791a      	ldrb	r2, [r3, #4]
 8008abe:	693b      	ldr	r3, [r7, #16]
 8008ac0:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008ac2:	68bb      	ldr	r3, [r7, #8]
 8008ac4:	795a      	ldrb	r2, [r3, #5]
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	799a      	ldrb	r2, [r3, #6]
 8008ace:	693b      	ldr	r3, [r7, #16]
 8008ad0:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008ad2:	68bb      	ldr	r3, [r7, #8]
 8008ad4:	79da      	ldrb	r2, [r3, #7]
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d004      	beq.n	8008aee <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008aea:	2b01      	cmp	r3, #1
 8008aec:	d11b      	bne.n	8008b26 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	79db      	ldrb	r3, [r3, #7]
 8008af2:	2b20      	cmp	r3, #32
 8008af4:	dc0f      	bgt.n	8008b16 <USBH_ParseDevDesc+0xaa>
 8008af6:	2b08      	cmp	r3, #8
 8008af8:	db0f      	blt.n	8008b1a <USBH_ParseDevDesc+0xae>
 8008afa:	3b08      	subs	r3, #8
 8008afc:	4a32      	ldr	r2, [pc, #200]	@ (8008bc8 <USBH_ParseDevDesc+0x15c>)
 8008afe:	fa22 f303 	lsr.w	r3, r2, r3
 8008b02:	f003 0301 	and.w	r3, r3, #1
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	bf14      	ite	ne
 8008b0a:	2301      	movne	r3, #1
 8008b0c:	2300      	moveq	r3, #0
 8008b0e:	b2db      	uxtb	r3, r3
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d106      	bne.n	8008b22 <USBH_ParseDevDesc+0xb6>
 8008b14:	e001      	b.n	8008b1a <USBH_ParseDevDesc+0xae>
 8008b16:	2b40      	cmp	r3, #64	@ 0x40
 8008b18:	d003      	beq.n	8008b22 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	2208      	movs	r2, #8
 8008b1e:	71da      	strb	r2, [r3, #7]
        break;
 8008b20:	e000      	b.n	8008b24 <USBH_ParseDevDesc+0xb8>
        break;
 8008b22:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008b24:	e00e      	b.n	8008b44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b2c:	2b02      	cmp	r3, #2
 8008b2e:	d107      	bne.n	8008b40 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008b30:	693b      	ldr	r3, [r7, #16]
 8008b32:	79db      	ldrb	r3, [r3, #7]
 8008b34:	2b08      	cmp	r3, #8
 8008b36:	d005      	beq.n	8008b44 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008b38:	693b      	ldr	r3, [r7, #16]
 8008b3a:	2208      	movs	r2, #8
 8008b3c:	71da      	strb	r2, [r3, #7]
 8008b3e:	e001      	b.n	8008b44 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008b40:	2303      	movs	r3, #3
 8008b42:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008b44:	88fb      	ldrh	r3, [r7, #6]
 8008b46:	2b08      	cmp	r3, #8
 8008b48:	d936      	bls.n	8008bb8 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008b4a:	68bb      	ldr	r3, [r7, #8]
 8008b4c:	3308      	adds	r3, #8
 8008b4e:	781b      	ldrb	r3, [r3, #0]
 8008b50:	461a      	mov	r2, r3
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	3309      	adds	r3, #9
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	021b      	lsls	r3, r3, #8
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	b29a      	uxth	r2, r3
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008b64:	68bb      	ldr	r3, [r7, #8]
 8008b66:	330a      	adds	r3, #10
 8008b68:	781b      	ldrb	r3, [r3, #0]
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	68bb      	ldr	r3, [r7, #8]
 8008b6e:	330b      	adds	r3, #11
 8008b70:	781b      	ldrb	r3, [r3, #0]
 8008b72:	021b      	lsls	r3, r3, #8
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	4313      	orrs	r3, r2
 8008b78:	b29a      	uxth	r2, r3
 8008b7a:	693b      	ldr	r3, [r7, #16]
 8008b7c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008b7e:	68bb      	ldr	r3, [r7, #8]
 8008b80:	330c      	adds	r3, #12
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	461a      	mov	r2, r3
 8008b86:	68bb      	ldr	r3, [r7, #8]
 8008b88:	330d      	adds	r3, #13
 8008b8a:	781b      	ldrb	r3, [r3, #0]
 8008b8c:	021b      	lsls	r3, r3, #8
 8008b8e:	b29b      	uxth	r3, r3
 8008b90:	4313      	orrs	r3, r2
 8008b92:	b29a      	uxth	r2, r3
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	7b9a      	ldrb	r2, [r3, #14]
 8008b9c:	693b      	ldr	r3, [r7, #16]
 8008b9e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	7bda      	ldrb	r2, [r3, #15]
 8008ba4:	693b      	ldr	r3, [r7, #16]
 8008ba6:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	7c1a      	ldrb	r2, [r3, #16]
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	7c5a      	ldrb	r2, [r3, #17]
 8008bb4:	693b      	ldr	r3, [r7, #16]
 8008bb6:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008bb8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bba:	4618      	mov	r0, r3
 8008bbc:	371c      	adds	r7, #28
 8008bbe:	46bd      	mov	sp, r7
 8008bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	01000101 	.word	0x01000101

08008bcc <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b08c      	sub	sp, #48	@ 0x30
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008be0:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008be2:	2300      	movs	r3, #0
 8008be4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008be8:	2300      	movs	r3, #0
 8008bea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d101      	bne.n	8008bfe <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008bfa:	2302      	movs	r3, #2
 8008bfc:	e0da      	b.n	8008db4 <USBH_ParseCfgDesc+0x1e8>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	2b09      	cmp	r3, #9
 8008c08:	d002      	beq.n	8008c10 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0c:	2209      	movs	r2, #9
 8008c0e:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	781a      	ldrb	r2, [r3, #0]
 8008c14:	6a3b      	ldr	r3, [r7, #32]
 8008c16:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	785a      	ldrb	r2, [r3, #1]
 8008c1c:	6a3b      	ldr	r3, [r7, #32]
 8008c1e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	3302      	adds	r3, #2
 8008c24:	781b      	ldrb	r3, [r3, #0]
 8008c26:	461a      	mov	r2, r3
 8008c28:	68bb      	ldr	r3, [r7, #8]
 8008c2a:	3303      	adds	r3, #3
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	021b      	lsls	r3, r3, #8
 8008c30:	b29b      	uxth	r3, r3
 8008c32:	4313      	orrs	r3, r2
 8008c34:	b29b      	uxth	r3, r3
 8008c36:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c3a:	bf28      	it	cs
 8008c3c:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008c40:	b29a      	uxth	r2, r3
 8008c42:	6a3b      	ldr	r3, [r7, #32]
 8008c44:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	791a      	ldrb	r2, [r3, #4]
 8008c4a:	6a3b      	ldr	r3, [r7, #32]
 8008c4c:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008c4e:	68bb      	ldr	r3, [r7, #8]
 8008c50:	795a      	ldrb	r2, [r3, #5]
 8008c52:	6a3b      	ldr	r3, [r7, #32]
 8008c54:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	799a      	ldrb	r2, [r3, #6]
 8008c5a:	6a3b      	ldr	r3, [r7, #32]
 8008c5c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008c5e:	68bb      	ldr	r3, [r7, #8]
 8008c60:	79da      	ldrb	r2, [r3, #7]
 8008c62:	6a3b      	ldr	r3, [r7, #32]
 8008c64:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008c66:	68bb      	ldr	r3, [r7, #8]
 8008c68:	7a1a      	ldrb	r2, [r3, #8]
 8008c6a:	6a3b      	ldr	r3, [r7, #32]
 8008c6c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008c6e:	88fb      	ldrh	r3, [r7, #6]
 8008c70:	2b09      	cmp	r3, #9
 8008c72:	f240 809d 	bls.w	8008db0 <USBH_ParseCfgDesc+0x1e4>
  {
    ptr = USB_LEN_CFG_DESC;
 8008c76:	2309      	movs	r3, #9
 8008c78:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008c7e:	e081      	b.n	8008d84 <USBH_ParseCfgDesc+0x1b8>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008c80:	f107 0316 	add.w	r3, r7, #22
 8008c84:	4619      	mov	r1, r3
 8008c86:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c88:	f000 f9e7 	bl	800905a <USBH_GetNextDesc>
 8008c8c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c90:	785b      	ldrb	r3, [r3, #1]
 8008c92:	2b04      	cmp	r3, #4
 8008c94:	d176      	bne.n	8008d84 <USBH_ParseCfgDesc+0x1b8>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	2b09      	cmp	r3, #9
 8008c9c:	d002      	beq.n	8008ca4 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ca0:	2209      	movs	r2, #9
 8008ca2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008ca4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ca8:	221a      	movs	r2, #26
 8008caa:	fb02 f303 	mul.w	r3, r2, r3
 8008cae:	3308      	adds	r3, #8
 8008cb0:	6a3a      	ldr	r2, [r7, #32]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	3302      	adds	r3, #2
 8008cb6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008cb8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008cba:	69f8      	ldr	r0, [r7, #28]
 8008cbc:	f000 f87e 	bl	8008dbc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008cca:	e043      	b.n	8008d54 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008ccc:	f107 0316 	add.w	r3, r7, #22
 8008cd0:	4619      	mov	r1, r3
 8008cd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cd4:	f000 f9c1 	bl	800905a <USBH_GetNextDesc>
 8008cd8:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cdc:	785b      	ldrb	r3, [r3, #1]
 8008cde:	2b05      	cmp	r3, #5
 8008ce0:	d138      	bne.n	8008d54 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008ce2:	69fb      	ldr	r3, [r7, #28]
 8008ce4:	795b      	ldrb	r3, [r3, #5]
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d113      	bne.n	8008d12 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	d003      	beq.n	8008cfa <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	799b      	ldrb	r3, [r3, #6]
 8008cf6:	2b03      	cmp	r3, #3
 8008cf8:	d10b      	bne.n	8008d12 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008cfa:	69fb      	ldr	r3, [r7, #28]
 8008cfc:	79db      	ldrb	r3, [r3, #7]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d10b      	bne.n	8008d1a <USBH_ParseCfgDesc+0x14e>
 8008d02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	2b09      	cmp	r3, #9
 8008d08:	d007      	beq.n	8008d1a <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0c:	2209      	movs	r2, #9
 8008d0e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008d10:	e003      	b.n	8008d1a <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d14:	2207      	movs	r2, #7
 8008d16:	701a      	strb	r2, [r3, #0]
 8008d18:	e000      	b.n	8008d1c <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008d1a:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d20:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008d24:	3201      	adds	r2, #1
 8008d26:	00d2      	lsls	r2, r2, #3
 8008d28:	211a      	movs	r1, #26
 8008d2a:	fb01 f303 	mul.w	r3, r1, r3
 8008d2e:	4413      	add	r3, r2
 8008d30:	3308      	adds	r3, #8
 8008d32:	6a3a      	ldr	r2, [r7, #32]
 8008d34:	4413      	add	r3, r2
 8008d36:	3304      	adds	r3, #4
 8008d38:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008d3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008d3c:	69b9      	ldr	r1, [r7, #24]
 8008d3e:	68f8      	ldr	r0, [r7, #12]
 8008d40:	f000 f870 	bl	8008e24 <USBH_ParseEPDesc>
 8008d44:	4603      	mov	r3, r0
 8008d46:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008d4a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008d4e:	3301      	adds	r3, #1
 8008d50:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008d54:	69fb      	ldr	r3, [r7, #28]
 8008d56:	791b      	ldrb	r3, [r3, #4]
 8008d58:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008d5c:	429a      	cmp	r2, r3
 8008d5e:	d204      	bcs.n	8008d6a <USBH_ParseCfgDesc+0x19e>
 8008d60:	6a3b      	ldr	r3, [r7, #32]
 8008d62:	885a      	ldrh	r2, [r3, #2]
 8008d64:	8afb      	ldrh	r3, [r7, #22]
 8008d66:	429a      	cmp	r2, r3
 8008d68:	d8b0      	bhi.n	8008ccc <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008d6a:	69fb      	ldr	r3, [r7, #28]
 8008d6c:	791b      	ldrb	r3, [r3, #4]
 8008d6e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d201      	bcs.n	8008d7a <USBH_ParseCfgDesc+0x1ae>
        {
          return USBH_NOT_SUPPORTED;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e01c      	b.n	8008db4 <USBH_ParseCfgDesc+0x1e8>
        }

        if_ix++;
 8008d7a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d7e:	3301      	adds	r3, #1
 8008d80:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008d84:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d805      	bhi.n	8008d98 <USBH_ParseCfgDesc+0x1cc>
 8008d8c:	6a3b      	ldr	r3, [r7, #32]
 8008d8e:	885a      	ldrh	r2, [r3, #2]
 8008d90:	8afb      	ldrh	r3, [r7, #22]
 8008d92:	429a      	cmp	r2, r3
 8008d94:	f63f af74 	bhi.w	8008c80 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008d98:	6a3b      	ldr	r3, [r7, #32]
 8008d9a:	791b      	ldrb	r3, [r3, #4]
 8008d9c:	2b02      	cmp	r3, #2
 8008d9e:	bf28      	it	cs
 8008da0:	2302      	movcs	r3, #2
 8008da2:	b2db      	uxtb	r3, r3
 8008da4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d201      	bcs.n	8008db0 <USBH_ParseCfgDesc+0x1e4>
    {
      return USBH_NOT_SUPPORTED;
 8008dac:	2303      	movs	r3, #3
 8008dae:	e001      	b.n	8008db4 <USBH_ParseCfgDesc+0x1e8>
    }
  }

  return status;
 8008db0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3730      	adds	r7, #48	@ 0x30
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b083      	sub	sp, #12
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	781a      	ldrb	r2, [r3, #0]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	785a      	ldrb	r2, [r3, #1]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	789a      	ldrb	r2, [r3, #2]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	78da      	ldrb	r2, [r3, #3]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	3304      	adds	r3, #4
 8008dea:	781b      	ldrb	r3, [r3, #0]
 8008dec:	2b02      	cmp	r3, #2
 8008dee:	bf28      	it	cs
 8008df0:	2302      	movcs	r3, #2
 8008df2:	b2da      	uxtb	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	795a      	ldrb	r2, [r3, #5]
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	799a      	ldrb	r2, [r3, #6]
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	79da      	ldrb	r2, [r3, #7]
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008e10:	683b      	ldr	r3, [r7, #0]
 8008e12:	7a1a      	ldrb	r2, [r3, #8]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	721a      	strb	r2, [r3, #8]
}
 8008e18:	bf00      	nop
 8008e1a:	370c      	adds	r7, #12
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008e24:	b480      	push	{r7}
 8008e26:	b087      	sub	sp, #28
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	60f8      	str	r0, [r7, #12]
 8008e2c:	60b9      	str	r1, [r7, #8]
 8008e2e:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008e30:	2300      	movs	r3, #0
 8008e32:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	781a      	ldrb	r2, [r3, #0]
 8008e38:	68bb      	ldr	r3, [r7, #8]
 8008e3a:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	785a      	ldrb	r2, [r3, #1]
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	789a      	ldrb	r2, [r3, #2]
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	78da      	ldrb	r2, [r3, #3]
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	3304      	adds	r3, #4
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	3305      	adds	r3, #5
 8008e60:	781b      	ldrb	r3, [r3, #0]
 8008e62:	021b      	lsls	r3, r3, #8
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	4313      	orrs	r3, r2
 8008e68:	b29a      	uxth	r2, r3
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	799a      	ldrb	r2, [r3, #6]
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	889b      	ldrh	r3, [r3, #4]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d009      	beq.n	8008e92 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008e82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008e86:	d804      	bhi.n	8008e92 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008e88:	68bb      	ldr	r3, [r7, #8]
 8008e8a:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008e8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e90:	d901      	bls.n	8008e96 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008e92:	2303      	movs	r3, #3
 8008e94:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d136      	bne.n	8008f0e <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	78db      	ldrb	r3, [r3, #3]
 8008ea4:	f003 0303 	and.w	r3, r3, #3
 8008ea8:	2b02      	cmp	r3, #2
 8008eaa:	d108      	bne.n	8008ebe <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	889b      	ldrh	r3, [r3, #4]
 8008eb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008eb4:	f240 8097 	bls.w	8008fe6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008eb8:	2303      	movs	r3, #3
 8008eba:	75fb      	strb	r3, [r7, #23]
 8008ebc:	e093      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	78db      	ldrb	r3, [r3, #3]
 8008ec2:	f003 0303 	and.w	r3, r3, #3
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d107      	bne.n	8008eda <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	889b      	ldrh	r3, [r3, #4]
 8008ece:	2b40      	cmp	r3, #64	@ 0x40
 8008ed0:	f240 8089 	bls.w	8008fe6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008ed4:	2303      	movs	r3, #3
 8008ed6:	75fb      	strb	r3, [r7, #23]
 8008ed8:	e085      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008eda:	68bb      	ldr	r3, [r7, #8]
 8008edc:	78db      	ldrb	r3, [r3, #3]
 8008ede:	f003 0303 	and.w	r3, r3, #3
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d005      	beq.n	8008ef2 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	78db      	ldrb	r3, [r3, #3]
 8008eea:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008eee:	2b03      	cmp	r3, #3
 8008ef0:	d10a      	bne.n	8008f08 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	799b      	ldrb	r3, [r3, #6]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d003      	beq.n	8008f02 <USBH_ParseEPDesc+0xde>
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	799b      	ldrb	r3, [r3, #6]
 8008efe:	2b10      	cmp	r3, #16
 8008f00:	d970      	bls.n	8008fe4 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008f02:	2303      	movs	r3, #3
 8008f04:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008f06:	e06d      	b.n	8008fe4 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008f08:	2303      	movs	r3, #3
 8008f0a:	75fb      	strb	r3, [r7, #23]
 8008f0c:	e06b      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d13c      	bne.n	8008f92 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	78db      	ldrb	r3, [r3, #3]
 8008f1c:	f003 0303 	and.w	r3, r3, #3
 8008f20:	2b02      	cmp	r3, #2
 8008f22:	d005      	beq.n	8008f30 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	78db      	ldrb	r3, [r3, #3]
 8008f28:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d106      	bne.n	8008f3e <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008f30:	68bb      	ldr	r3, [r7, #8]
 8008f32:	889b      	ldrh	r3, [r3, #4]
 8008f34:	2b40      	cmp	r3, #64	@ 0x40
 8008f36:	d956      	bls.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008f38:	2303      	movs	r3, #3
 8008f3a:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008f3c:	e053      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008f3e:	68bb      	ldr	r3, [r7, #8]
 8008f40:	78db      	ldrb	r3, [r3, #3]
 8008f42:	f003 0303 	and.w	r3, r3, #3
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d10e      	bne.n	8008f68 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	799b      	ldrb	r3, [r3, #6]
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d007      	beq.n	8008f62 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8008f52:	68bb      	ldr	r3, [r7, #8]
 8008f54:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8008f56:	2b10      	cmp	r3, #16
 8008f58:	d803      	bhi.n	8008f62 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8008f5e:	2b40      	cmp	r3, #64	@ 0x40
 8008f60:	d941      	bls.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008f62:	2303      	movs	r3, #3
 8008f64:	75fb      	strb	r3, [r7, #23]
 8008f66:	e03e      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	78db      	ldrb	r3, [r3, #3]
 8008f6c:	f003 0303 	and.w	r3, r3, #3
 8008f70:	2b03      	cmp	r3, #3
 8008f72:	d10b      	bne.n	8008f8c <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	799b      	ldrb	r3, [r3, #6]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d004      	beq.n	8008f86 <USBH_ParseEPDesc+0x162>
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	889b      	ldrh	r3, [r3, #4]
 8008f80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f84:	d32f      	bcc.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008f86:	2303      	movs	r3, #3
 8008f88:	75fb      	strb	r3, [r7, #23]
 8008f8a:	e02c      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	75fb      	strb	r3, [r7, #23]
 8008f90:	e029      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f98:	2b02      	cmp	r3, #2
 8008f9a:	d120      	bne.n	8008fde <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	78db      	ldrb	r3, [r3, #3]
 8008fa0:	f003 0303 	and.w	r3, r3, #3
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d106      	bne.n	8008fb6 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	889b      	ldrh	r3, [r3, #4]
 8008fac:	2b08      	cmp	r3, #8
 8008fae:	d01a      	beq.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008fb0:	2303      	movs	r3, #3
 8008fb2:	75fb      	strb	r3, [r7, #23]
 8008fb4:	e017      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008fb6:	68bb      	ldr	r3, [r7, #8]
 8008fb8:	78db      	ldrb	r3, [r3, #3]
 8008fba:	f003 0303 	and.w	r3, r3, #3
 8008fbe:	2b03      	cmp	r3, #3
 8008fc0:	d10a      	bne.n	8008fd8 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	799b      	ldrb	r3, [r3, #6]
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d003      	beq.n	8008fd2 <USBH_ParseEPDesc+0x1ae>
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	889b      	ldrh	r3, [r3, #4]
 8008fce:	2b08      	cmp	r3, #8
 8008fd0:	d909      	bls.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008fd2:	2303      	movs	r3, #3
 8008fd4:	75fb      	strb	r3, [r7, #23]
 8008fd6:	e006      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008fd8:	2303      	movs	r3, #3
 8008fda:	75fb      	strb	r3, [r7, #23]
 8008fdc:	e003      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008fde:	2303      	movs	r3, #3
 8008fe0:	75fb      	strb	r3, [r7, #23]
 8008fe2:	e000      	b.n	8008fe6 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008fe4:	bf00      	nop
  }

  return status;
 8008fe6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fe8:	4618      	mov	r0, r3
 8008fea:	371c      	adds	r7, #28
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr

08008ff4 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008ff4:	b480      	push	{r7}
 8008ff6:	b087      	sub	sp, #28
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	60f8      	str	r0, [r7, #12]
 8008ffc:	60b9      	str	r1, [r7, #8]
 8008ffe:	4613      	mov	r3, r2
 8009000:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	3301      	adds	r3, #1
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	2b03      	cmp	r3, #3
 800900a:	d120      	bne.n	800904e <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	781b      	ldrb	r3, [r3, #0]
 8009010:	1e9a      	subs	r2, r3, #2
 8009012:	88fb      	ldrh	r3, [r7, #6]
 8009014:	4293      	cmp	r3, r2
 8009016:	bf28      	it	cs
 8009018:	4613      	movcs	r3, r2
 800901a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	3302      	adds	r3, #2
 8009020:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8009022:	2300      	movs	r3, #0
 8009024:	82fb      	strh	r3, [r7, #22]
 8009026:	e00b      	b.n	8009040 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8009028:	8afb      	ldrh	r3, [r7, #22]
 800902a:	68fa      	ldr	r2, [r7, #12]
 800902c:	4413      	add	r3, r2
 800902e:	781a      	ldrb	r2, [r3, #0]
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	701a      	strb	r2, [r3, #0]
      pdest++;
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	3301      	adds	r3, #1
 8009038:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800903a:	8afb      	ldrh	r3, [r7, #22]
 800903c:	3302      	adds	r3, #2
 800903e:	82fb      	strh	r3, [r7, #22]
 8009040:	8afa      	ldrh	r2, [r7, #22]
 8009042:	8abb      	ldrh	r3, [r7, #20]
 8009044:	429a      	cmp	r2, r3
 8009046:	d3ef      	bcc.n	8009028 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	2200      	movs	r2, #0
 800904c:	701a      	strb	r2, [r3, #0]
  }
}
 800904e:	bf00      	nop
 8009050:	371c      	adds	r7, #28
 8009052:	46bd      	mov	sp, r7
 8009054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009058:	4770      	bx	lr

0800905a <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800905a:	b480      	push	{r7}
 800905c:	b085      	sub	sp, #20
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
 8009062:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	881b      	ldrh	r3, [r3, #0]
 8009068:	687a      	ldr	r2, [r7, #4]
 800906a:	7812      	ldrb	r2, [r2, #0]
 800906c:	4413      	add	r3, r2
 800906e:	b29a      	uxth	r2, r3
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	4413      	add	r3, r2
 800907e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8009080:	68fb      	ldr	r3, [r7, #12]
}
 8009082:	4618      	mov	r0, r3
 8009084:	3714      	adds	r7, #20
 8009086:	46bd      	mov	sp, r7
 8009088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908c:	4770      	bx	lr

0800908e <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800908e:	b580      	push	{r7, lr}
 8009090:	b086      	sub	sp, #24
 8009092:	af00      	add	r7, sp, #0
 8009094:	60f8      	str	r0, [r7, #12]
 8009096:	60b9      	str	r1, [r7, #8]
 8009098:	4613      	mov	r3, r2
 800909a:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800909c:	2301      	movs	r3, #1
 800909e:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	789b      	ldrb	r3, [r3, #2]
 80090a4:	2b01      	cmp	r3, #1
 80090a6:	d002      	beq.n	80090ae <USBH_CtlReq+0x20>
 80090a8:	2b02      	cmp	r3, #2
 80090aa:	d00f      	beq.n	80090cc <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 80090ac:	e027      	b.n	80090fe <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	68ba      	ldr	r2, [r7, #8]
 80090b2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	88fa      	ldrh	r2, [r7, #6]
 80090b8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	2201      	movs	r2, #1
 80090be:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	2202      	movs	r2, #2
 80090c4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 80090c6:	2301      	movs	r3, #1
 80090c8:	75fb      	strb	r3, [r7, #23]
      break;
 80090ca:	e018      	b.n	80090fe <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 80090cc:	68f8      	ldr	r0, [r7, #12]
 80090ce:	f000 f81b 	bl	8009108 <USBH_HandleControl>
 80090d2:	4603      	mov	r3, r0
 80090d4:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80090d6:	7dfb      	ldrb	r3, [r7, #23]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d002      	beq.n	80090e2 <USBH_CtlReq+0x54>
 80090dc:	7dfb      	ldrb	r3, [r7, #23]
 80090de:	2b03      	cmp	r3, #3
 80090e0:	d106      	bne.n	80090f0 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2201      	movs	r2, #1
 80090e6:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	2200      	movs	r2, #0
 80090ec:	761a      	strb	r2, [r3, #24]
      break;
 80090ee:	e005      	b.n	80090fc <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 80090f0:	7dfb      	ldrb	r3, [r7, #23]
 80090f2:	2b02      	cmp	r3, #2
 80090f4:	d102      	bne.n	80090fc <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	2201      	movs	r2, #1
 80090fa:	709a      	strb	r2, [r3, #2]
      break;
 80090fc:	bf00      	nop
  }
  return status;
 80090fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009100:	4618      	mov	r0, r3
 8009102:	3718      	adds	r7, #24
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b086      	sub	sp, #24
 800910c:	af02      	add	r7, sp, #8
 800910e:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8009110:	2301      	movs	r3, #1
 8009112:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009114:	2300      	movs	r3, #0
 8009116:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	7e1b      	ldrb	r3, [r3, #24]
 800911c:	3b01      	subs	r3, #1
 800911e:	2b0a      	cmp	r3, #10
 8009120:	f200 8156 	bhi.w	80093d0 <USBH_HandleControl+0x2c8>
 8009124:	a201      	add	r2, pc, #4	@ (adr r2, 800912c <USBH_HandleControl+0x24>)
 8009126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800912a:	bf00      	nop
 800912c:	08009159 	.word	0x08009159
 8009130:	08009173 	.word	0x08009173
 8009134:	080091dd 	.word	0x080091dd
 8009138:	08009203 	.word	0x08009203
 800913c:	0800923b 	.word	0x0800923b
 8009140:	08009265 	.word	0x08009265
 8009144:	080092b7 	.word	0x080092b7
 8009148:	080092d9 	.word	0x080092d9
 800914c:	08009315 	.word	0x08009315
 8009150:	0800933b 	.word	0x0800933b
 8009154:	08009379 	.word	0x08009379
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	f103 0110 	add.w	r1, r3, #16
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	795b      	ldrb	r3, [r3, #5]
 8009162:	461a      	mov	r2, r3
 8009164:	6878      	ldr	r0, [r7, #4]
 8009166:	f000 f943 	bl	80093f0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2202      	movs	r2, #2
 800916e:	761a      	strb	r2, [r3, #24]
      break;
 8009170:	e139      	b.n	80093e6 <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	795b      	ldrb	r3, [r3, #5]
 8009176:	4619      	mov	r1, r3
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 fcc5 	bl	8009b08 <USBH_LL_GetURBState>
 800917e:	4603      	mov	r3, r0
 8009180:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009182:	7bbb      	ldrb	r3, [r7, #14]
 8009184:	2b01      	cmp	r3, #1
 8009186:	d11e      	bne.n	80091c6 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	7c1b      	ldrb	r3, [r3, #16]
 800918c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009190:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	8adb      	ldrh	r3, [r3, #22]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d00a      	beq.n	80091b0 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800919a:	7b7b      	ldrb	r3, [r7, #13]
 800919c:	2b80      	cmp	r3, #128	@ 0x80
 800919e:	d103      	bne.n	80091a8 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2203      	movs	r2, #3
 80091a4:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80091a6:	e115      	b.n	80093d4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	2205      	movs	r2, #5
 80091ac:	761a      	strb	r2, [r3, #24]
      break;
 80091ae:	e111      	b.n	80093d4 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 80091b0:	7b7b      	ldrb	r3, [r7, #13]
 80091b2:	2b80      	cmp	r3, #128	@ 0x80
 80091b4:	d103      	bne.n	80091be <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2209      	movs	r2, #9
 80091ba:	761a      	strb	r2, [r3, #24]
      break;
 80091bc:	e10a      	b.n	80093d4 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	2207      	movs	r2, #7
 80091c2:	761a      	strb	r2, [r3, #24]
      break;
 80091c4:	e106      	b.n	80093d4 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80091c6:	7bbb      	ldrb	r3, [r7, #14]
 80091c8:	2b04      	cmp	r3, #4
 80091ca:	d003      	beq.n	80091d4 <USBH_HandleControl+0xcc>
 80091cc:	7bbb      	ldrb	r3, [r7, #14]
 80091ce:	2b02      	cmp	r3, #2
 80091d0:	f040 8100 	bne.w	80093d4 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	220b      	movs	r2, #11
 80091d8:	761a      	strb	r2, [r3, #24]
      break;
 80091da:	e0fb      	b.n	80093d4 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80091e2:	b29a      	uxth	r2, r3
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6899      	ldr	r1, [r3, #8]
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	899a      	ldrh	r2, [r3, #12]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	791b      	ldrb	r3, [r3, #4]
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f000 f93a 	bl	800946e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2204      	movs	r2, #4
 80091fe:	761a      	strb	r2, [r3, #24]
      break;
 8009200:	e0f1      	b.n	80093e6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	791b      	ldrb	r3, [r3, #4]
 8009206:	4619      	mov	r1, r3
 8009208:	6878      	ldr	r0, [r7, #4]
 800920a:	f000 fc7d 	bl	8009b08 <USBH_LL_GetURBState>
 800920e:	4603      	mov	r3, r0
 8009210:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8009212:	7bbb      	ldrb	r3, [r7, #14]
 8009214:	2b01      	cmp	r3, #1
 8009216:	d102      	bne.n	800921e <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2209      	movs	r2, #9
 800921c:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800921e:	7bbb      	ldrb	r3, [r7, #14]
 8009220:	2b05      	cmp	r3, #5
 8009222:	d102      	bne.n	800922a <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8009224:	2303      	movs	r3, #3
 8009226:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009228:	e0d6      	b.n	80093d8 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800922a:	7bbb      	ldrb	r3, [r7, #14]
 800922c:	2b04      	cmp	r3, #4
 800922e:	f040 80d3 	bne.w	80093d8 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	220b      	movs	r2, #11
 8009236:	761a      	strb	r2, [r3, #24]
      break;
 8009238:	e0ce      	b.n	80093d8 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6899      	ldr	r1, [r3, #8]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	899a      	ldrh	r2, [r3, #12]
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	795b      	ldrb	r3, [r3, #5]
 8009246:	2001      	movs	r0, #1
 8009248:	9000      	str	r0, [sp, #0]
 800924a:	6878      	ldr	r0, [r7, #4]
 800924c:	f000 f8ea 	bl	8009424 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009256:	b29a      	uxth	r2, r3
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2206      	movs	r2, #6
 8009260:	761a      	strb	r2, [r3, #24]
      break;
 8009262:	e0c0      	b.n	80093e6 <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	795b      	ldrb	r3, [r3, #5]
 8009268:	4619      	mov	r1, r3
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	f000 fc4c 	bl	8009b08 <USBH_LL_GetURBState>
 8009270:	4603      	mov	r3, r0
 8009272:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009274:	7bbb      	ldrb	r3, [r7, #14]
 8009276:	2b01      	cmp	r3, #1
 8009278:	d103      	bne.n	8009282 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	2207      	movs	r2, #7
 800927e:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8009280:	e0ac      	b.n	80093dc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8009282:	7bbb      	ldrb	r3, [r7, #14]
 8009284:	2b05      	cmp	r3, #5
 8009286:	d105      	bne.n	8009294 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	220c      	movs	r2, #12
 800928c:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800928e:	2303      	movs	r3, #3
 8009290:	73fb      	strb	r3, [r7, #15]
      break;
 8009292:	e0a3      	b.n	80093dc <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009294:	7bbb      	ldrb	r3, [r7, #14]
 8009296:	2b02      	cmp	r3, #2
 8009298:	d103      	bne.n	80092a2 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2205      	movs	r2, #5
 800929e:	761a      	strb	r2, [r3, #24]
      break;
 80092a0:	e09c      	b.n	80093dc <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 80092a2:	7bbb      	ldrb	r3, [r7, #14]
 80092a4:	2b04      	cmp	r3, #4
 80092a6:	f040 8099 	bne.w	80093dc <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	220b      	movs	r2, #11
 80092ae:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 80092b0:	2302      	movs	r3, #2
 80092b2:	73fb      	strb	r3, [r7, #15]
      break;
 80092b4:	e092      	b.n	80093dc <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	791b      	ldrb	r3, [r3, #4]
 80092ba:	2200      	movs	r2, #0
 80092bc:	2100      	movs	r1, #0
 80092be:	6878      	ldr	r0, [r7, #4]
 80092c0:	f000 f8d5 	bl	800946e <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	2208      	movs	r2, #8
 80092d4:	761a      	strb	r2, [r3, #24]

      break;
 80092d6:	e086      	b.n	80093e6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	791b      	ldrb	r3, [r3, #4]
 80092dc:	4619      	mov	r1, r3
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f000 fc12 	bl	8009b08 <USBH_LL_GetURBState>
 80092e4:	4603      	mov	r3, r0
 80092e6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80092e8:	7bbb      	ldrb	r3, [r7, #14]
 80092ea:	2b01      	cmp	r3, #1
 80092ec:	d105      	bne.n	80092fa <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	220d      	movs	r2, #13
 80092f2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80092f4:	2300      	movs	r3, #0
 80092f6:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80092f8:	e072      	b.n	80093e0 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80092fa:	7bbb      	ldrb	r3, [r7, #14]
 80092fc:	2b04      	cmp	r3, #4
 80092fe:	d103      	bne.n	8009308 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	220b      	movs	r2, #11
 8009304:	761a      	strb	r2, [r3, #24]
      break;
 8009306:	e06b      	b.n	80093e0 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8009308:	7bbb      	ldrb	r3, [r7, #14]
 800930a:	2b05      	cmp	r3, #5
 800930c:	d168      	bne.n	80093e0 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800930e:	2303      	movs	r3, #3
 8009310:	73fb      	strb	r3, [r7, #15]
      break;
 8009312:	e065      	b.n	80093e0 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	795b      	ldrb	r3, [r3, #5]
 8009318:	2201      	movs	r2, #1
 800931a:	9200      	str	r2, [sp, #0]
 800931c:	2200      	movs	r2, #0
 800931e:	2100      	movs	r1, #0
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 f87f 	bl	8009424 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800932c:	b29a      	uxth	r2, r3
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	220a      	movs	r2, #10
 8009336:	761a      	strb	r2, [r3, #24]
      break;
 8009338:	e055      	b.n	80093e6 <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	795b      	ldrb	r3, [r3, #5]
 800933e:	4619      	mov	r1, r3
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 fbe1 	bl	8009b08 <USBH_LL_GetURBState>
 8009346:	4603      	mov	r3, r0
 8009348:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800934a:	7bbb      	ldrb	r3, [r7, #14]
 800934c:	2b01      	cmp	r3, #1
 800934e:	d105      	bne.n	800935c <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8009350:	2300      	movs	r3, #0
 8009352:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	220d      	movs	r2, #13
 8009358:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800935a:	e043      	b.n	80093e4 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800935c:	7bbb      	ldrb	r3, [r7, #14]
 800935e:	2b02      	cmp	r3, #2
 8009360:	d103      	bne.n	800936a <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2209      	movs	r2, #9
 8009366:	761a      	strb	r2, [r3, #24]
      break;
 8009368:	e03c      	b.n	80093e4 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800936a:	7bbb      	ldrb	r3, [r7, #14]
 800936c:	2b04      	cmp	r3, #4
 800936e:	d139      	bne.n	80093e4 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	220b      	movs	r2, #11
 8009374:	761a      	strb	r2, [r3, #24]
      break;
 8009376:	e035      	b.n	80093e4 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	7e5b      	ldrb	r3, [r3, #25]
 800937c:	3301      	adds	r3, #1
 800937e:	b2da      	uxtb	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	765a      	strb	r2, [r3, #25]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	7e5b      	ldrb	r3, [r3, #25]
 8009388:	2b02      	cmp	r3, #2
 800938a:	d806      	bhi.n	800939a <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2201      	movs	r2, #1
 8009390:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8009398:	e025      	b.n	80093e6 <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80093a0:	2106      	movs	r1, #6
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	2200      	movs	r2, #0
 80093aa:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	795b      	ldrb	r3, [r3, #5]
 80093b0:	4619      	mov	r1, r3
 80093b2:	6878      	ldr	r0, [r7, #4]
 80093b4:	f000 f90c 	bl	80095d0 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	791b      	ldrb	r3, [r3, #4]
 80093bc:	4619      	mov	r1, r3
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 f906 	bl	80095d0 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2200      	movs	r2, #0
 80093c8:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 80093ca:	2302      	movs	r3, #2
 80093cc:	73fb      	strb	r3, [r7, #15]
      break;
 80093ce:	e00a      	b.n	80093e6 <USBH_HandleControl+0x2de>

    default:
      break;
 80093d0:	bf00      	nop
 80093d2:	e008      	b.n	80093e6 <USBH_HandleControl+0x2de>
      break;
 80093d4:	bf00      	nop
 80093d6:	e006      	b.n	80093e6 <USBH_HandleControl+0x2de>
      break;
 80093d8:	bf00      	nop
 80093da:	e004      	b.n	80093e6 <USBH_HandleControl+0x2de>
      break;
 80093dc:	bf00      	nop
 80093de:	e002      	b.n	80093e6 <USBH_HandleControl+0x2de>
      break;
 80093e0:	bf00      	nop
 80093e2:	e000      	b.n	80093e6 <USBH_HandleControl+0x2de>
      break;
 80093e4:	bf00      	nop
  }

  return status;
 80093e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3710      	adds	r7, #16
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b088      	sub	sp, #32
 80093f4:	af04      	add	r7, sp, #16
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	4613      	mov	r3, r2
 80093fc:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80093fe:	79f9      	ldrb	r1, [r7, #7]
 8009400:	2300      	movs	r3, #0
 8009402:	9303      	str	r3, [sp, #12]
 8009404:	2308      	movs	r3, #8
 8009406:	9302      	str	r3, [sp, #8]
 8009408:	68bb      	ldr	r3, [r7, #8]
 800940a:	9301      	str	r3, [sp, #4]
 800940c:	2300      	movs	r3, #0
 800940e:	9300      	str	r3, [sp, #0]
 8009410:	2300      	movs	r3, #0
 8009412:	2200      	movs	r2, #0
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f000 fb46 	bl	8009aa6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800941a:	2300      	movs	r3, #0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3710      	adds	r7, #16
 8009420:	46bd      	mov	sp, r7
 8009422:	bd80      	pop	{r7, pc}

08009424 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b088      	sub	sp, #32
 8009428:	af04      	add	r7, sp, #16
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	4611      	mov	r1, r2
 8009430:	461a      	mov	r2, r3
 8009432:	460b      	mov	r3, r1
 8009434:	80fb      	strh	r3, [r7, #6]
 8009436:	4613      	mov	r3, r2
 8009438:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009440:	2b00      	cmp	r3, #0
 8009442:	d001      	beq.n	8009448 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8009444:	2300      	movs	r3, #0
 8009446:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009448:	7979      	ldrb	r1, [r7, #5]
 800944a:	7e3b      	ldrb	r3, [r7, #24]
 800944c:	9303      	str	r3, [sp, #12]
 800944e:	88fb      	ldrh	r3, [r7, #6]
 8009450:	9302      	str	r3, [sp, #8]
 8009452:	68bb      	ldr	r3, [r7, #8]
 8009454:	9301      	str	r3, [sp, #4]
 8009456:	2301      	movs	r3, #1
 8009458:	9300      	str	r3, [sp, #0]
 800945a:	2300      	movs	r3, #0
 800945c:	2200      	movs	r2, #0
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f000 fb21 	bl	8009aa6 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009464:	2300      	movs	r3, #0
}
 8009466:	4618      	mov	r0, r3
 8009468:	3710      	adds	r7, #16
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}

0800946e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800946e:	b580      	push	{r7, lr}
 8009470:	b088      	sub	sp, #32
 8009472:	af04      	add	r7, sp, #16
 8009474:	60f8      	str	r0, [r7, #12]
 8009476:	60b9      	str	r1, [r7, #8]
 8009478:	4611      	mov	r1, r2
 800947a:	461a      	mov	r2, r3
 800947c:	460b      	mov	r3, r1
 800947e:	80fb      	strh	r3, [r7, #6]
 8009480:	4613      	mov	r3, r2
 8009482:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009484:	7979      	ldrb	r1, [r7, #5]
 8009486:	2300      	movs	r3, #0
 8009488:	9303      	str	r3, [sp, #12]
 800948a:	88fb      	ldrh	r3, [r7, #6]
 800948c:	9302      	str	r3, [sp, #8]
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	9301      	str	r3, [sp, #4]
 8009492:	2301      	movs	r3, #1
 8009494:	9300      	str	r3, [sp, #0]
 8009496:	2300      	movs	r3, #0
 8009498:	2201      	movs	r2, #1
 800949a:	68f8      	ldr	r0, [r7, #12]
 800949c:	f000 fb03 	bl	8009aa6 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80094a0:	2300      	movs	r3, #0

}
 80094a2:	4618      	mov	r0, r3
 80094a4:	3710      	adds	r7, #16
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}

080094aa <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b088      	sub	sp, #32
 80094ae:	af04      	add	r7, sp, #16
 80094b0:	60f8      	str	r0, [r7, #12]
 80094b2:	60b9      	str	r1, [r7, #8]
 80094b4:	4611      	mov	r1, r2
 80094b6:	461a      	mov	r2, r3
 80094b8:	460b      	mov	r3, r1
 80094ba:	80fb      	strh	r3, [r7, #6]
 80094bc:	4613      	mov	r3, r2
 80094be:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d001      	beq.n	80094ce <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 80094ca:	2300      	movs	r3, #0
 80094cc:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80094ce:	7979      	ldrb	r1, [r7, #5]
 80094d0:	7e3b      	ldrb	r3, [r7, #24]
 80094d2:	9303      	str	r3, [sp, #12]
 80094d4:	88fb      	ldrh	r3, [r7, #6]
 80094d6:	9302      	str	r3, [sp, #8]
 80094d8:	68bb      	ldr	r3, [r7, #8]
 80094da:	9301      	str	r3, [sp, #4]
 80094dc:	2301      	movs	r3, #1
 80094de:	9300      	str	r3, [sp, #0]
 80094e0:	2302      	movs	r3, #2
 80094e2:	2200      	movs	r2, #0
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f000 fade 	bl	8009aa6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b088      	sub	sp, #32
 80094f8:	af04      	add	r7, sp, #16
 80094fa:	60f8      	str	r0, [r7, #12]
 80094fc:	60b9      	str	r1, [r7, #8]
 80094fe:	4611      	mov	r1, r2
 8009500:	461a      	mov	r2, r3
 8009502:	460b      	mov	r3, r1
 8009504:	80fb      	strh	r3, [r7, #6]
 8009506:	4613      	mov	r3, r2
 8009508:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800950a:	7979      	ldrb	r1, [r7, #5]
 800950c:	2300      	movs	r3, #0
 800950e:	9303      	str	r3, [sp, #12]
 8009510:	88fb      	ldrh	r3, [r7, #6]
 8009512:	9302      	str	r3, [sp, #8]
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	9301      	str	r3, [sp, #4]
 8009518:	2301      	movs	r3, #1
 800951a:	9300      	str	r3, [sp, #0]
 800951c:	2302      	movs	r3, #2
 800951e:	2201      	movs	r2, #1
 8009520:	68f8      	ldr	r0, [r7, #12]
 8009522:	f000 fac0 	bl	8009aa6 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009526:	2300      	movs	r3, #0
}
 8009528:	4618      	mov	r0, r3
 800952a:	3710      	adds	r7, #16
 800952c:	46bd      	mov	sp, r7
 800952e:	bd80      	pop	{r7, pc}

08009530 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009530:	b580      	push	{r7, lr}
 8009532:	b086      	sub	sp, #24
 8009534:	af04      	add	r7, sp, #16
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	4608      	mov	r0, r1
 800953a:	4611      	mov	r1, r2
 800953c:	461a      	mov	r2, r3
 800953e:	4603      	mov	r3, r0
 8009540:	70fb      	strb	r3, [r7, #3]
 8009542:	460b      	mov	r3, r1
 8009544:	70bb      	strb	r3, [r7, #2]
 8009546:	4613      	mov	r3, r2
 8009548:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800954a:	7878      	ldrb	r0, [r7, #1]
 800954c:	78ba      	ldrb	r2, [r7, #2]
 800954e:	78f9      	ldrb	r1, [r7, #3]
 8009550:	8b3b      	ldrh	r3, [r7, #24]
 8009552:	9302      	str	r3, [sp, #8]
 8009554:	7d3b      	ldrb	r3, [r7, #20]
 8009556:	9301      	str	r3, [sp, #4]
 8009558:	7c3b      	ldrb	r3, [r7, #16]
 800955a:	9300      	str	r3, [sp, #0]
 800955c:	4603      	mov	r3, r0
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 fa53 	bl	8009a0a <USBH_LL_OpenPipe>

  return USBH_OK;
 8009564:	2300      	movs	r3, #0
}
 8009566:	4618      	mov	r0, r3
 8009568:	3708      	adds	r7, #8
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}

0800956e <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800956e:	b580      	push	{r7, lr}
 8009570:	b082      	sub	sp, #8
 8009572:	af00      	add	r7, sp, #0
 8009574:	6078      	str	r0, [r7, #4]
 8009576:	460b      	mov	r3, r1
 8009578:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800957a:	78fb      	ldrb	r3, [r7, #3]
 800957c:	4619      	mov	r1, r3
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f000 fa72 	bl	8009a68 <USBH_LL_ClosePipe>

  return USBH_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	3708      	adds	r7, #8
 800958a:	46bd      	mov	sp, r7
 800958c:	bd80      	pop	{r7, pc}

0800958e <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800958e:	b580      	push	{r7, lr}
 8009590:	b084      	sub	sp, #16
 8009592:	af00      	add	r7, sp, #0
 8009594:	6078      	str	r0, [r7, #4]
 8009596:	460b      	mov	r3, r1
 8009598:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 f836 	bl	800960c <USBH_GetFreePipe>
 80095a0:	4603      	mov	r3, r0
 80095a2:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 80095a4:	89fb      	ldrh	r3, [r7, #14]
 80095a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d00a      	beq.n	80095c4 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 80095ae:	78fa      	ldrb	r2, [r7, #3]
 80095b0:	89fb      	ldrh	r3, [r7, #14]
 80095b2:	f003 030f 	and.w	r3, r3, #15
 80095b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80095ba:	6879      	ldr	r1, [r7, #4]
 80095bc:	33e0      	adds	r3, #224	@ 0xe0
 80095be:	009b      	lsls	r3, r3, #2
 80095c0:	440b      	add	r3, r1
 80095c2:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 80095c4:	89fb      	ldrh	r3, [r7, #14]
 80095c6:	b2db      	uxtb	r3, r3
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3710      	adds	r7, #16
 80095cc:	46bd      	mov	sp, r7
 80095ce:	bd80      	pop	{r7, pc}

080095d0 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 80095d0:	b480      	push	{r7}
 80095d2:	b083      	sub	sp, #12
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
 80095d8:	460b      	mov	r3, r1
 80095da:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 80095dc:	78fb      	ldrb	r3, [r7, #3]
 80095de:	2b0f      	cmp	r3, #15
 80095e0:	d80d      	bhi.n	80095fe <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 80095e2:	78fb      	ldrb	r3, [r7, #3]
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	33e0      	adds	r3, #224	@ 0xe0
 80095e8:	009b      	lsls	r3, r3, #2
 80095ea:	4413      	add	r3, r2
 80095ec:	685a      	ldr	r2, [r3, #4]
 80095ee:	78fb      	ldrb	r3, [r7, #3]
 80095f0:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80095f4:	6879      	ldr	r1, [r7, #4]
 80095f6:	33e0      	adds	r3, #224	@ 0xe0
 80095f8:	009b      	lsls	r3, r3, #2
 80095fa:	440b      	add	r3, r1
 80095fc:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	370c      	adds	r7, #12
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr

0800960c <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800960c:	b480      	push	{r7}
 800960e:	b085      	sub	sp, #20
 8009610:	af00      	add	r7, sp, #0
 8009612:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8009614:	2300      	movs	r3, #0
 8009616:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009618:	2300      	movs	r3, #0
 800961a:	73fb      	strb	r3, [r7, #15]
 800961c:	e00f      	b.n	800963e <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800961e:	7bfb      	ldrb	r3, [r7, #15]
 8009620:	687a      	ldr	r2, [r7, #4]
 8009622:	33e0      	adds	r3, #224	@ 0xe0
 8009624:	009b      	lsls	r3, r3, #2
 8009626:	4413      	add	r3, r2
 8009628:	685b      	ldr	r3, [r3, #4]
 800962a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800962e:	2b00      	cmp	r3, #0
 8009630:	d102      	bne.n	8009638 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8009632:	7bfb      	ldrb	r3, [r7, #15]
 8009634:	b29b      	uxth	r3, r3
 8009636:	e007      	b.n	8009648 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8009638:	7bfb      	ldrb	r3, [r7, #15]
 800963a:	3301      	adds	r3, #1
 800963c:	73fb      	strb	r3, [r7, #15]
 800963e:	7bfb      	ldrb	r3, [r7, #15]
 8009640:	2b0f      	cmp	r3, #15
 8009642:	d9ec      	bls.n	800961e <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8009644:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8009648:	4618      	mov	r0, r3
 800964a:	3714      	adds	r7, #20
 800964c:	46bd      	mov	sp, r7
 800964e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009652:	4770      	bx	lr

08009654 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8009658:	2201      	movs	r2, #1
 800965a:	490e      	ldr	r1, [pc, #56]	@ (8009694 <MX_USB_HOST_Init+0x40>)
 800965c:	480e      	ldr	r0, [pc, #56]	@ (8009698 <MX_USB_HOST_Init+0x44>)
 800965e:	f7fe fb15 	bl	8007c8c <USBH_Init>
 8009662:	4603      	mov	r3, r0
 8009664:	2b00      	cmp	r3, #0
 8009666:	d001      	beq.n	800966c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8009668:	f7f7 f9e6 	bl	8000a38 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800966c:	490b      	ldr	r1, [pc, #44]	@ (800969c <MX_USB_HOST_Init+0x48>)
 800966e:	480a      	ldr	r0, [pc, #40]	@ (8009698 <MX_USB_HOST_Init+0x44>)
 8009670:	f7fe fbb9 	bl	8007de6 <USBH_RegisterClass>
 8009674:	4603      	mov	r3, r0
 8009676:	2b00      	cmp	r3, #0
 8009678:	d001      	beq.n	800967e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800967a:	f7f7 f9dd 	bl	8000a38 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800967e:	4806      	ldr	r0, [pc, #24]	@ (8009698 <MX_USB_HOST_Init+0x44>)
 8009680:	f7fe fc3d 	bl	8007efe <USBH_Start>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d001      	beq.n	800968e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800968a:	f7f7 f9d5 	bl	8000a38 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800968e:	bf00      	nop
 8009690:	bd80      	pop	{r7, pc}
 8009692:	bf00      	nop
 8009694:	080096b5 	.word	0x080096b5
 8009698:	200001e0 	.word	0x200001e0
 800969c:	2000000c 	.word	0x2000000c

080096a0 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 80096a4:	4802      	ldr	r0, [pc, #8]	@ (80096b0 <MX_USB_HOST_Process+0x10>)
 80096a6:	f7fe fc3b 	bl	8007f20 <USBH_Process>
}
 80096aa:	bf00      	nop
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	200001e0 	.word	0x200001e0

080096b4 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b083      	sub	sp, #12
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
 80096bc:	460b      	mov	r3, r1
 80096be:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80096c0:	78fb      	ldrb	r3, [r7, #3]
 80096c2:	3b01      	subs	r3, #1
 80096c4:	2b04      	cmp	r3, #4
 80096c6:	d819      	bhi.n	80096fc <USBH_UserProcess+0x48>
 80096c8:	a201      	add	r2, pc, #4	@ (adr r2, 80096d0 <USBH_UserProcess+0x1c>)
 80096ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096ce:	bf00      	nop
 80096d0:	080096fd 	.word	0x080096fd
 80096d4:	080096ed 	.word	0x080096ed
 80096d8:	080096fd 	.word	0x080096fd
 80096dc:	080096f5 	.word	0x080096f5
 80096e0:	080096e5 	.word	0x080096e5
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80096e4:	4b09      	ldr	r3, [pc, #36]	@ (800970c <USBH_UserProcess+0x58>)
 80096e6:	2203      	movs	r2, #3
 80096e8:	701a      	strb	r2, [r3, #0]
  break;
 80096ea:	e008      	b.n	80096fe <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80096ec:	4b07      	ldr	r3, [pc, #28]	@ (800970c <USBH_UserProcess+0x58>)
 80096ee:	2202      	movs	r2, #2
 80096f0:	701a      	strb	r2, [r3, #0]
  break;
 80096f2:	e004      	b.n	80096fe <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80096f4:	4b05      	ldr	r3, [pc, #20]	@ (800970c <USBH_UserProcess+0x58>)
 80096f6:	2201      	movs	r2, #1
 80096f8:	701a      	strb	r2, [r3, #0]
  break;
 80096fa:	e000      	b.n	80096fe <USBH_UserProcess+0x4a>

  default:
  break;
 80096fc:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80096fe:	bf00      	nop
 8009700:	370c      	adds	r7, #12
 8009702:	46bd      	mov	sp, r7
 8009704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009708:	4770      	bx	lr
 800970a:	bf00      	nop
 800970c:	200005b8 	.word	0x200005b8

08009710 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b08a      	sub	sp, #40	@ 0x28
 8009714:	af00      	add	r7, sp, #0
 8009716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009718:	f107 0314 	add.w	r3, r7, #20
 800971c:	2200      	movs	r2, #0
 800971e:	601a      	str	r2, [r3, #0]
 8009720:	605a      	str	r2, [r3, #4]
 8009722:	609a      	str	r2, [r3, #8]
 8009724:	60da      	str	r2, [r3, #12]
 8009726:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009730:	d147      	bne.n	80097c2 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009732:	2300      	movs	r3, #0
 8009734:	613b      	str	r3, [r7, #16]
 8009736:	4b25      	ldr	r3, [pc, #148]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 8009738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800973a:	4a24      	ldr	r2, [pc, #144]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 800973c:	f043 0301 	orr.w	r3, r3, #1
 8009740:	6313      	str	r3, [r2, #48]	@ 0x30
 8009742:	4b22      	ldr	r3, [pc, #136]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 8009744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009746:	f003 0301 	and.w	r3, r3, #1
 800974a:	613b      	str	r3, [r7, #16]
 800974c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800974e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009752:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009754:	2300      	movs	r3, #0
 8009756:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009758:	2300      	movs	r3, #0
 800975a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800975c:	f107 0314 	add.w	r3, r7, #20
 8009760:	4619      	mov	r1, r3
 8009762:	481b      	ldr	r0, [pc, #108]	@ (80097d0 <HAL_HCD_MspInit+0xc0>)
 8009764:	f7f7 fde6 	bl	8001334 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8009768:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800976c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800976e:	2302      	movs	r3, #2
 8009770:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009772:	2300      	movs	r3, #0
 8009774:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009776:	2300      	movs	r3, #0
 8009778:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800977a:	230a      	movs	r3, #10
 800977c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800977e:	f107 0314 	add.w	r3, r7, #20
 8009782:	4619      	mov	r1, r3
 8009784:	4812      	ldr	r0, [pc, #72]	@ (80097d0 <HAL_HCD_MspInit+0xc0>)
 8009786:	f7f7 fdd5 	bl	8001334 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800978a:	4b10      	ldr	r3, [pc, #64]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 800978c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800978e:	4a0f      	ldr	r2, [pc, #60]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 8009790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009794:	6353      	str	r3, [r2, #52]	@ 0x34
 8009796:	2300      	movs	r3, #0
 8009798:	60fb      	str	r3, [r7, #12]
 800979a:	4b0c      	ldr	r3, [pc, #48]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 800979c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800979e:	4a0b      	ldr	r2, [pc, #44]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 80097a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80097a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80097a6:	4b09      	ldr	r3, [pc, #36]	@ (80097cc <HAL_HCD_MspInit+0xbc>)
 80097a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80097ae:	60fb      	str	r3, [r7, #12]
 80097b0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80097b2:	2200      	movs	r2, #0
 80097b4:	2100      	movs	r1, #0
 80097b6:	2043      	movs	r0, #67	@ 0x43
 80097b8:	f7f7 fcf3 	bl	80011a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80097bc:	2043      	movs	r0, #67	@ 0x43
 80097be:	f7f7 fd0c 	bl	80011da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80097c2:	bf00      	nop
 80097c4:	3728      	adds	r7, #40	@ 0x28
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	40023800 	.word	0x40023800
 80097d0:	40020000 	.word	0x40020000

080097d4 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b082      	sub	sp, #8
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80097e2:	4618      	mov	r0, r3
 80097e4:	f7fe ff73 	bl	80086ce <USBH_LL_IncTimer>
}
 80097e8:	bf00      	nop
 80097ea:	3708      	adds	r7, #8
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80097fe:	4618      	mov	r0, r3
 8009800:	f7fe ffab 	bl	800875a <USBH_LL_Connect>
}
 8009804:	bf00      	nop
 8009806:	3708      	adds	r7, #8
 8009808:	46bd      	mov	sp, r7
 800980a:	bd80      	pop	{r7, pc}

0800980c <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b082      	sub	sp, #8
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800981a:	4618      	mov	r0, r3
 800981c:	f7fe ffb4 	bl	8008788 <USBH_LL_Disconnect>
}
 8009820:	bf00      	nop
 8009822:	3708      	adds	r7, #8
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}

08009828 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	460b      	mov	r3, r1
 8009832:	70fb      	strb	r3, [r7, #3]
 8009834:	4613      	mov	r3, r2
 8009836:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 8009838:	bf00      	nop
 800983a:	370c      	adds	r7, #12
 800983c:	46bd      	mov	sp, r7
 800983e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009842:	4770      	bx	lr

08009844 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009844:	b580      	push	{r7, lr}
 8009846:	b082      	sub	sp, #8
 8009848:	af00      	add	r7, sp, #0
 800984a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009852:	4618      	mov	r0, r3
 8009854:	f7fe ff65 	bl	8008722 <USBH_LL_PortEnabled>
}
 8009858:	bf00      	nop
 800985a:	3708      	adds	r7, #8
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b082      	sub	sp, #8
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800986e:	4618      	mov	r0, r3
 8009870:	f7fe ff65 	bl	800873e <USBH_LL_PortDisabled>
}
 8009874:	bf00      	nop
 8009876:	3708      	adds	r7, #8
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b082      	sub	sp, #8
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800988a:	2b01      	cmp	r3, #1
 800988c:	d12a      	bne.n	80098e4 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800988e:	4a18      	ldr	r2, [pc, #96]	@ (80098f0 <USBH_LL_Init+0x74>)
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	4a15      	ldr	r2, [pc, #84]	@ (80098f0 <USBH_LL_Init+0x74>)
 800989a:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800989e:	4b14      	ldr	r3, [pc, #80]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098a0:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80098a4:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80098a6:	4b12      	ldr	r3, [pc, #72]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098a8:	2208      	movs	r2, #8
 80098aa:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80098ac:	4b10      	ldr	r3, [pc, #64]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098ae:	2201      	movs	r2, #1
 80098b0:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80098b2:	4b0f      	ldr	r3, [pc, #60]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098b4:	2200      	movs	r2, #0
 80098b6:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80098b8:	4b0d      	ldr	r3, [pc, #52]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098ba:	2202      	movs	r2, #2
 80098bc:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80098be:	4b0c      	ldr	r3, [pc, #48]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098c0:	2200      	movs	r2, #0
 80098c2:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80098c4:	480a      	ldr	r0, [pc, #40]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098c6:	f7f7 ff04 	bl	80016d2 <HAL_HCD_Init>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d001      	beq.n	80098d4 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80098d0:	f7f7 f8b2 	bl	8000a38 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80098d4:	4806      	ldr	r0, [pc, #24]	@ (80098f0 <USBH_LL_Init+0x74>)
 80098d6:	f7f8 fb65 	bl	8001fa4 <HAL_HCD_GetCurrentFrame>
 80098da:	4603      	mov	r3, r0
 80098dc:	4619      	mov	r1, r3
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f7fe fee6 	bl	80086b0 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3708      	adds	r7, #8
 80098ea:	46bd      	mov	sp, r7
 80098ec:	bd80      	pop	{r7, pc}
 80098ee:	bf00      	nop
 80098f0:	200005bc 	.word	0x200005bc

080098f4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80098f4:	b580      	push	{r7, lr}
 80098f6:	b084      	sub	sp, #16
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098fc:	2300      	movs	r3, #0
 80098fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009900:	2300      	movs	r3, #0
 8009902:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800990a:	4618      	mov	r0, r3
 800990c:	f7f8 fad2 	bl	8001eb4 <HAL_HCD_Start>
 8009910:	4603      	mov	r3, r0
 8009912:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009914:	7bfb      	ldrb	r3, [r7, #15]
 8009916:	4618      	mov	r0, r3
 8009918:	f000 f95e 	bl	8009bd8 <USBH_Get_USB_Status>
 800991c:	4603      	mov	r3, r0
 800991e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009920:	7bbb      	ldrb	r3, [r7, #14]
}
 8009922:	4618      	mov	r0, r3
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}

0800992a <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b084      	sub	sp, #16
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009932:	2300      	movs	r3, #0
 8009934:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009936:	2300      	movs	r3, #0
 8009938:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009940:	4618      	mov	r0, r3
 8009942:	f7f8 fada 	bl	8001efa <HAL_HCD_Stop>
 8009946:	4603      	mov	r3, r0
 8009948:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800994a:	7bfb      	ldrb	r3, [r7, #15]
 800994c:	4618      	mov	r0, r3
 800994e:	f000 f943 	bl	8009bd8 <USBH_Get_USB_Status>
 8009952:	4603      	mov	r3, r0
 8009954:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009956:	7bbb      	ldrb	r3, [r7, #14]
}
 8009958:	4618      	mov	r0, r3
 800995a:	3710      	adds	r7, #16
 800995c:	46bd      	mov	sp, r7
 800995e:	bd80      	pop	{r7, pc}

08009960 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b084      	sub	sp, #16
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009968:	2301      	movs	r3, #1
 800996a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009972:	4618      	mov	r0, r3
 8009974:	f7f8 fb24 	bl	8001fc0 <HAL_HCD_GetCurrentSpeed>
 8009978:	4603      	mov	r3, r0
 800997a:	2b02      	cmp	r3, #2
 800997c:	d00c      	beq.n	8009998 <USBH_LL_GetSpeed+0x38>
 800997e:	2b02      	cmp	r3, #2
 8009980:	d80d      	bhi.n	800999e <USBH_LL_GetSpeed+0x3e>
 8009982:	2b00      	cmp	r3, #0
 8009984:	d002      	beq.n	800998c <USBH_LL_GetSpeed+0x2c>
 8009986:	2b01      	cmp	r3, #1
 8009988:	d003      	beq.n	8009992 <USBH_LL_GetSpeed+0x32>
 800998a:	e008      	b.n	800999e <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800998c:	2300      	movs	r3, #0
 800998e:	73fb      	strb	r3, [r7, #15]
    break;
 8009990:	e008      	b.n	80099a4 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009992:	2301      	movs	r3, #1
 8009994:	73fb      	strb	r3, [r7, #15]
    break;
 8009996:	e005      	b.n	80099a4 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009998:	2302      	movs	r3, #2
 800999a:	73fb      	strb	r3, [r7, #15]
    break;
 800999c:	e002      	b.n	80099a4 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800999e:	2301      	movs	r3, #1
 80099a0:	73fb      	strb	r3, [r7, #15]
    break;
 80099a2:	bf00      	nop
  }
  return  speed;
 80099a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3710      	adds	r7, #16
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}

080099ae <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80099ae:	b580      	push	{r7, lr}
 80099b0:	b084      	sub	sp, #16
 80099b2:	af00      	add	r7, sp, #0
 80099b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099b6:	2300      	movs	r3, #0
 80099b8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80099ba:	2300      	movs	r3, #0
 80099bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80099c4:	4618      	mov	r0, r3
 80099c6:	f7f8 fab5 	bl	8001f34 <HAL_HCD_ResetPort>
 80099ca:	4603      	mov	r3, r0
 80099cc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80099ce:	7bfb      	ldrb	r3, [r7, #15]
 80099d0:	4618      	mov	r0, r3
 80099d2:	f000 f901 	bl	8009bd8 <USBH_Get_USB_Status>
 80099d6:	4603      	mov	r3, r0
 80099d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099da:	7bbb      	ldrb	r3, [r7, #14]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3710      	adds	r7, #16
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b082      	sub	sp, #8
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	460b      	mov	r3, r1
 80099ee:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80099f6:	78fa      	ldrb	r2, [r7, #3]
 80099f8:	4611      	mov	r1, r2
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7f8 fabd 	bl	8001f7a <HAL_HCD_HC_GetXferCount>
 8009a00:	4603      	mov	r3, r0
}
 8009a02:	4618      	mov	r0, r3
 8009a04:	3708      	adds	r7, #8
 8009a06:	46bd      	mov	sp, r7
 8009a08:	bd80      	pop	{r7, pc}

08009a0a <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8009a0a:	b590      	push	{r4, r7, lr}
 8009a0c:	b089      	sub	sp, #36	@ 0x24
 8009a0e:	af04      	add	r7, sp, #16
 8009a10:	6078      	str	r0, [r7, #4]
 8009a12:	4608      	mov	r0, r1
 8009a14:	4611      	mov	r1, r2
 8009a16:	461a      	mov	r2, r3
 8009a18:	4603      	mov	r3, r0
 8009a1a:	70fb      	strb	r3, [r7, #3]
 8009a1c:	460b      	mov	r3, r1
 8009a1e:	70bb      	strb	r3, [r7, #2]
 8009a20:	4613      	mov	r3, r2
 8009a22:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a24:	2300      	movs	r3, #0
 8009a26:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a28:	2300      	movs	r3, #0
 8009a2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009a32:	787c      	ldrb	r4, [r7, #1]
 8009a34:	78ba      	ldrb	r2, [r7, #2]
 8009a36:	78f9      	ldrb	r1, [r7, #3]
 8009a38:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009a3a:	9302      	str	r3, [sp, #8]
 8009a3c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009a40:	9301      	str	r3, [sp, #4]
 8009a42:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009a46:	9300      	str	r3, [sp, #0]
 8009a48:	4623      	mov	r3, r4
 8009a4a:	f7f7 fea9 	bl	80017a0 <HAL_HCD_HC_Init>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009a52:	7bfb      	ldrb	r3, [r7, #15]
 8009a54:	4618      	mov	r0, r3
 8009a56:	f000 f8bf 	bl	8009bd8 <USBH_Get_USB_Status>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a5e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3714      	adds	r7, #20
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd90      	pop	{r4, r7, pc}

08009a68 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	460b      	mov	r3, r1
 8009a72:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a74:	2300      	movs	r3, #0
 8009a76:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a78:	2300      	movs	r3, #0
 8009a7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009a82:	78fa      	ldrb	r2, [r7, #3]
 8009a84:	4611      	mov	r1, r2
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7f7 ff42 	bl	8001910 <HAL_HCD_HC_Halt>
 8009a8c:	4603      	mov	r3, r0
 8009a8e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009a90:	7bfb      	ldrb	r3, [r7, #15]
 8009a92:	4618      	mov	r0, r3
 8009a94:	f000 f8a0 	bl	8009bd8 <USBH_Get_USB_Status>
 8009a98:	4603      	mov	r3, r0
 8009a9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a9c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a9e:	4618      	mov	r0, r3
 8009aa0:	3710      	adds	r7, #16
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	bd80      	pop	{r7, pc}

08009aa6 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009aa6:	b590      	push	{r4, r7, lr}
 8009aa8:	b089      	sub	sp, #36	@ 0x24
 8009aaa:	af04      	add	r7, sp, #16
 8009aac:	6078      	str	r0, [r7, #4]
 8009aae:	4608      	mov	r0, r1
 8009ab0:	4611      	mov	r1, r2
 8009ab2:	461a      	mov	r2, r3
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	70fb      	strb	r3, [r7, #3]
 8009ab8:	460b      	mov	r3, r1
 8009aba:	70bb      	strb	r3, [r7, #2]
 8009abc:	4613      	mov	r3, r2
 8009abe:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009ace:	787c      	ldrb	r4, [r7, #1]
 8009ad0:	78ba      	ldrb	r2, [r7, #2]
 8009ad2:	78f9      	ldrb	r1, [r7, #3]
 8009ad4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009ad8:	9303      	str	r3, [sp, #12]
 8009ada:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009adc:	9302      	str	r3, [sp, #8]
 8009ade:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ae0:	9301      	str	r3, [sp, #4]
 8009ae2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009ae6:	9300      	str	r3, [sp, #0]
 8009ae8:	4623      	mov	r3, r4
 8009aea:	f7f7 ff35 	bl	8001958 <HAL_HCD_HC_SubmitRequest>
 8009aee:	4603      	mov	r3, r0
 8009af0:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009af2:	7bfb      	ldrb	r3, [r7, #15]
 8009af4:	4618      	mov	r0, r3
 8009af6:	f000 f86f 	bl	8009bd8 <USBH_Get_USB_Status>
 8009afa:	4603      	mov	r3, r0
 8009afc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009afe:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3714      	adds	r7, #20
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd90      	pop	{r4, r7, pc}

08009b08 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b082      	sub	sp, #8
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
 8009b10:	460b      	mov	r3, r1
 8009b12:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009b1a:	78fa      	ldrb	r2, [r7, #3]
 8009b1c:	4611      	mov	r1, r2
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f7f8 fa16 	bl	8001f50 <HAL_HCD_HC_GetURBState>
 8009b24:	4603      	mov	r3, r0
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3708      	adds	r7, #8
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}

08009b2e <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009b2e:	b580      	push	{r7, lr}
 8009b30:	b082      	sub	sp, #8
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
 8009b36:	460b      	mov	r3, r1
 8009b38:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	d103      	bne.n	8009b4c <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009b44:	78fb      	ldrb	r3, [r7, #3]
 8009b46:	4618      	mov	r0, r3
 8009b48:	f000 f872 	bl	8009c30 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009b4c:	20c8      	movs	r0, #200	@ 0xc8
 8009b4e:	f7f7 fa29 	bl	8000fa4 <HAL_Delay>
  return USBH_OK;
 8009b52:	2300      	movs	r3, #0
}
 8009b54:	4618      	mov	r0, r3
 8009b56:	3708      	adds	r7, #8
 8009b58:	46bd      	mov	sp, r7
 8009b5a:	bd80      	pop	{r7, pc}

08009b5c <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009b5c:	b480      	push	{r7}
 8009b5e:	b085      	sub	sp, #20
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	460b      	mov	r3, r1
 8009b66:	70fb      	strb	r3, [r7, #3]
 8009b68:	4613      	mov	r3, r2
 8009b6a:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009b72:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009b74:	78fa      	ldrb	r2, [r7, #3]
 8009b76:	68f9      	ldr	r1, [r7, #12]
 8009b78:	4613      	mov	r3, r2
 8009b7a:	011b      	lsls	r3, r3, #4
 8009b7c:	1a9b      	subs	r3, r3, r2
 8009b7e:	009b      	lsls	r3, r3, #2
 8009b80:	440b      	add	r3, r1
 8009b82:	3317      	adds	r3, #23
 8009b84:	781b      	ldrb	r3, [r3, #0]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d00a      	beq.n	8009ba0 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009b8a:	78fa      	ldrb	r2, [r7, #3]
 8009b8c:	68f9      	ldr	r1, [r7, #12]
 8009b8e:	4613      	mov	r3, r2
 8009b90:	011b      	lsls	r3, r3, #4
 8009b92:	1a9b      	subs	r3, r3, r2
 8009b94:	009b      	lsls	r3, r3, #2
 8009b96:	440b      	add	r3, r1
 8009b98:	333c      	adds	r3, #60	@ 0x3c
 8009b9a:	78ba      	ldrb	r2, [r7, #2]
 8009b9c:	701a      	strb	r2, [r3, #0]
 8009b9e:	e009      	b.n	8009bb4 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009ba0:	78fa      	ldrb	r2, [r7, #3]
 8009ba2:	68f9      	ldr	r1, [r7, #12]
 8009ba4:	4613      	mov	r3, r2
 8009ba6:	011b      	lsls	r3, r3, #4
 8009ba8:	1a9b      	subs	r3, r3, r2
 8009baa:	009b      	lsls	r3, r3, #2
 8009bac:	440b      	add	r3, r1
 8009bae:	333d      	adds	r3, #61	@ 0x3d
 8009bb0:	78ba      	ldrb	r2, [r7, #2]
 8009bb2:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009bb4:	2300      	movs	r3, #0
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3714      	adds	r7, #20
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bc0:	4770      	bx	lr

08009bc2 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b082      	sub	sp, #8
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f7f7 f9ea 	bl	8000fa4 <HAL_Delay>
}
 8009bd0:	bf00      	nop
 8009bd2:	3708      	adds	r7, #8
 8009bd4:	46bd      	mov	sp, r7
 8009bd6:	bd80      	pop	{r7, pc}

08009bd8 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009bd8:	b480      	push	{r7}
 8009bda:	b085      	sub	sp, #20
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	4603      	mov	r3, r0
 8009be0:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009be2:	2300      	movs	r3, #0
 8009be4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009be6:	79fb      	ldrb	r3, [r7, #7]
 8009be8:	2b03      	cmp	r3, #3
 8009bea:	d817      	bhi.n	8009c1c <USBH_Get_USB_Status+0x44>
 8009bec:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf4 <USBH_Get_USB_Status+0x1c>)
 8009bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf2:	bf00      	nop
 8009bf4:	08009c05 	.word	0x08009c05
 8009bf8:	08009c0b 	.word	0x08009c0b
 8009bfc:	08009c11 	.word	0x08009c11
 8009c00:	08009c17 	.word	0x08009c17
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009c04:	2300      	movs	r3, #0
 8009c06:	73fb      	strb	r3, [r7, #15]
    break;
 8009c08:	e00b      	b.n	8009c22 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009c0a:	2302      	movs	r3, #2
 8009c0c:	73fb      	strb	r3, [r7, #15]
    break;
 8009c0e:	e008      	b.n	8009c22 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009c10:	2301      	movs	r3, #1
 8009c12:	73fb      	strb	r3, [r7, #15]
    break;
 8009c14:	e005      	b.n	8009c22 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009c16:	2302      	movs	r3, #2
 8009c18:	73fb      	strb	r3, [r7, #15]
    break;
 8009c1a:	e002      	b.n	8009c22 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009c1c:	2302      	movs	r3, #2
 8009c1e:	73fb      	strb	r3, [r7, #15]
    break;
 8009c20:	bf00      	nop
  }
  return usb_status;
 8009c22:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c24:	4618      	mov	r0, r3
 8009c26:	3714      	adds	r7, #20
 8009c28:	46bd      	mov	sp, r7
 8009c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c2e:	4770      	bx	lr

08009c30 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	4603      	mov	r3, r0
 8009c38:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009c3a:	79fb      	ldrb	r3, [r7, #7]
 8009c3c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009c3e:	79fb      	ldrb	r3, [r7, #7]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d102      	bne.n	8009c4a <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009c44:	2300      	movs	r3, #0
 8009c46:	73fb      	strb	r3, [r7, #15]
 8009c48:	e001      	b.n	8009c4e <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009c4e:	7bfb      	ldrb	r3, [r7, #15]
 8009c50:	461a      	mov	r2, r3
 8009c52:	2101      	movs	r1, #1
 8009c54:	4803      	ldr	r0, [pc, #12]	@ (8009c64 <MX_DriverVbusFS+0x34>)
 8009c56:	f7f7 fd09 	bl	800166c <HAL_GPIO_WritePin>
}
 8009c5a:	bf00      	nop
 8009c5c:	3710      	adds	r7, #16
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	bd80      	pop	{r7, pc}
 8009c62:	bf00      	nop
 8009c64:	40020800 	.word	0x40020800

08009c68 <malloc>:
 8009c68:	4b02      	ldr	r3, [pc, #8]	@ (8009c74 <malloc+0xc>)
 8009c6a:	4601      	mov	r1, r0
 8009c6c:	6818      	ldr	r0, [r3, #0]
 8009c6e:	f000 b82d 	b.w	8009ccc <_malloc_r>
 8009c72:	bf00      	nop
 8009c74:	2000002c 	.word	0x2000002c

08009c78 <free>:
 8009c78:	4b02      	ldr	r3, [pc, #8]	@ (8009c84 <free+0xc>)
 8009c7a:	4601      	mov	r1, r0
 8009c7c:	6818      	ldr	r0, [r3, #0]
 8009c7e:	f000 b8f5 	b.w	8009e6c <_free_r>
 8009c82:	bf00      	nop
 8009c84:	2000002c 	.word	0x2000002c

08009c88 <sbrk_aligned>:
 8009c88:	b570      	push	{r4, r5, r6, lr}
 8009c8a:	4e0f      	ldr	r6, [pc, #60]	@ (8009cc8 <sbrk_aligned+0x40>)
 8009c8c:	460c      	mov	r4, r1
 8009c8e:	6831      	ldr	r1, [r6, #0]
 8009c90:	4605      	mov	r5, r0
 8009c92:	b911      	cbnz	r1, 8009c9a <sbrk_aligned+0x12>
 8009c94:	f000 f8ae 	bl	8009df4 <_sbrk_r>
 8009c98:	6030      	str	r0, [r6, #0]
 8009c9a:	4621      	mov	r1, r4
 8009c9c:	4628      	mov	r0, r5
 8009c9e:	f000 f8a9 	bl	8009df4 <_sbrk_r>
 8009ca2:	1c43      	adds	r3, r0, #1
 8009ca4:	d103      	bne.n	8009cae <sbrk_aligned+0x26>
 8009ca6:	f04f 34ff 	mov.w	r4, #4294967295
 8009caa:	4620      	mov	r0, r4
 8009cac:	bd70      	pop	{r4, r5, r6, pc}
 8009cae:	1cc4      	adds	r4, r0, #3
 8009cb0:	f024 0403 	bic.w	r4, r4, #3
 8009cb4:	42a0      	cmp	r0, r4
 8009cb6:	d0f8      	beq.n	8009caa <sbrk_aligned+0x22>
 8009cb8:	1a21      	subs	r1, r4, r0
 8009cba:	4628      	mov	r0, r5
 8009cbc:	f000 f89a 	bl	8009df4 <_sbrk_r>
 8009cc0:	3001      	adds	r0, #1
 8009cc2:	d1f2      	bne.n	8009caa <sbrk_aligned+0x22>
 8009cc4:	e7ef      	b.n	8009ca6 <sbrk_aligned+0x1e>
 8009cc6:	bf00      	nop
 8009cc8:	2000099c 	.word	0x2000099c

08009ccc <_malloc_r>:
 8009ccc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009cd0:	1ccd      	adds	r5, r1, #3
 8009cd2:	f025 0503 	bic.w	r5, r5, #3
 8009cd6:	3508      	adds	r5, #8
 8009cd8:	2d0c      	cmp	r5, #12
 8009cda:	bf38      	it	cc
 8009cdc:	250c      	movcc	r5, #12
 8009cde:	2d00      	cmp	r5, #0
 8009ce0:	4606      	mov	r6, r0
 8009ce2:	db01      	blt.n	8009ce8 <_malloc_r+0x1c>
 8009ce4:	42a9      	cmp	r1, r5
 8009ce6:	d904      	bls.n	8009cf2 <_malloc_r+0x26>
 8009ce8:	230c      	movs	r3, #12
 8009cea:	6033      	str	r3, [r6, #0]
 8009cec:	2000      	movs	r0, #0
 8009cee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cf2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009dc8 <_malloc_r+0xfc>
 8009cf6:	f000 f869 	bl	8009dcc <__malloc_lock>
 8009cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8009cfe:	461c      	mov	r4, r3
 8009d00:	bb44      	cbnz	r4, 8009d54 <_malloc_r+0x88>
 8009d02:	4629      	mov	r1, r5
 8009d04:	4630      	mov	r0, r6
 8009d06:	f7ff ffbf 	bl	8009c88 <sbrk_aligned>
 8009d0a:	1c43      	adds	r3, r0, #1
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	d158      	bne.n	8009dc2 <_malloc_r+0xf6>
 8009d10:	f8d8 4000 	ldr.w	r4, [r8]
 8009d14:	4627      	mov	r7, r4
 8009d16:	2f00      	cmp	r7, #0
 8009d18:	d143      	bne.n	8009da2 <_malloc_r+0xd6>
 8009d1a:	2c00      	cmp	r4, #0
 8009d1c:	d04b      	beq.n	8009db6 <_malloc_r+0xea>
 8009d1e:	6823      	ldr	r3, [r4, #0]
 8009d20:	4639      	mov	r1, r7
 8009d22:	4630      	mov	r0, r6
 8009d24:	eb04 0903 	add.w	r9, r4, r3
 8009d28:	f000 f864 	bl	8009df4 <_sbrk_r>
 8009d2c:	4581      	cmp	r9, r0
 8009d2e:	d142      	bne.n	8009db6 <_malloc_r+0xea>
 8009d30:	6821      	ldr	r1, [r4, #0]
 8009d32:	1a6d      	subs	r5, r5, r1
 8009d34:	4629      	mov	r1, r5
 8009d36:	4630      	mov	r0, r6
 8009d38:	f7ff ffa6 	bl	8009c88 <sbrk_aligned>
 8009d3c:	3001      	adds	r0, #1
 8009d3e:	d03a      	beq.n	8009db6 <_malloc_r+0xea>
 8009d40:	6823      	ldr	r3, [r4, #0]
 8009d42:	442b      	add	r3, r5
 8009d44:	6023      	str	r3, [r4, #0]
 8009d46:	f8d8 3000 	ldr.w	r3, [r8]
 8009d4a:	685a      	ldr	r2, [r3, #4]
 8009d4c:	bb62      	cbnz	r2, 8009da8 <_malloc_r+0xdc>
 8009d4e:	f8c8 7000 	str.w	r7, [r8]
 8009d52:	e00f      	b.n	8009d74 <_malloc_r+0xa8>
 8009d54:	6822      	ldr	r2, [r4, #0]
 8009d56:	1b52      	subs	r2, r2, r5
 8009d58:	d420      	bmi.n	8009d9c <_malloc_r+0xd0>
 8009d5a:	2a0b      	cmp	r2, #11
 8009d5c:	d917      	bls.n	8009d8e <_malloc_r+0xc2>
 8009d5e:	1961      	adds	r1, r4, r5
 8009d60:	42a3      	cmp	r3, r4
 8009d62:	6025      	str	r5, [r4, #0]
 8009d64:	bf18      	it	ne
 8009d66:	6059      	strne	r1, [r3, #4]
 8009d68:	6863      	ldr	r3, [r4, #4]
 8009d6a:	bf08      	it	eq
 8009d6c:	f8c8 1000 	streq.w	r1, [r8]
 8009d70:	5162      	str	r2, [r4, r5]
 8009d72:	604b      	str	r3, [r1, #4]
 8009d74:	4630      	mov	r0, r6
 8009d76:	f000 f82f 	bl	8009dd8 <__malloc_unlock>
 8009d7a:	f104 000b 	add.w	r0, r4, #11
 8009d7e:	1d23      	adds	r3, r4, #4
 8009d80:	f020 0007 	bic.w	r0, r0, #7
 8009d84:	1ac2      	subs	r2, r0, r3
 8009d86:	bf1c      	itt	ne
 8009d88:	1a1b      	subne	r3, r3, r0
 8009d8a:	50a3      	strne	r3, [r4, r2]
 8009d8c:	e7af      	b.n	8009cee <_malloc_r+0x22>
 8009d8e:	6862      	ldr	r2, [r4, #4]
 8009d90:	42a3      	cmp	r3, r4
 8009d92:	bf0c      	ite	eq
 8009d94:	f8c8 2000 	streq.w	r2, [r8]
 8009d98:	605a      	strne	r2, [r3, #4]
 8009d9a:	e7eb      	b.n	8009d74 <_malloc_r+0xa8>
 8009d9c:	4623      	mov	r3, r4
 8009d9e:	6864      	ldr	r4, [r4, #4]
 8009da0:	e7ae      	b.n	8009d00 <_malloc_r+0x34>
 8009da2:	463c      	mov	r4, r7
 8009da4:	687f      	ldr	r7, [r7, #4]
 8009da6:	e7b6      	b.n	8009d16 <_malloc_r+0x4a>
 8009da8:	461a      	mov	r2, r3
 8009daa:	685b      	ldr	r3, [r3, #4]
 8009dac:	42a3      	cmp	r3, r4
 8009dae:	d1fb      	bne.n	8009da8 <_malloc_r+0xdc>
 8009db0:	2300      	movs	r3, #0
 8009db2:	6053      	str	r3, [r2, #4]
 8009db4:	e7de      	b.n	8009d74 <_malloc_r+0xa8>
 8009db6:	230c      	movs	r3, #12
 8009db8:	6033      	str	r3, [r6, #0]
 8009dba:	4630      	mov	r0, r6
 8009dbc:	f000 f80c 	bl	8009dd8 <__malloc_unlock>
 8009dc0:	e794      	b.n	8009cec <_malloc_r+0x20>
 8009dc2:	6005      	str	r5, [r0, #0]
 8009dc4:	e7d6      	b.n	8009d74 <_malloc_r+0xa8>
 8009dc6:	bf00      	nop
 8009dc8:	200009a0 	.word	0x200009a0

08009dcc <__malloc_lock>:
 8009dcc:	4801      	ldr	r0, [pc, #4]	@ (8009dd4 <__malloc_lock+0x8>)
 8009dce:	f000 b84b 	b.w	8009e68 <__retarget_lock_acquire_recursive>
 8009dd2:	bf00      	nop
 8009dd4:	20000ae0 	.word	0x20000ae0

08009dd8 <__malloc_unlock>:
 8009dd8:	4801      	ldr	r0, [pc, #4]	@ (8009de0 <__malloc_unlock+0x8>)
 8009dda:	f000 b846 	b.w	8009e6a <__retarget_lock_release_recursive>
 8009dde:	bf00      	nop
 8009de0:	20000ae0 	.word	0x20000ae0

08009de4 <memset>:
 8009de4:	4402      	add	r2, r0
 8009de6:	4603      	mov	r3, r0
 8009de8:	4293      	cmp	r3, r2
 8009dea:	d100      	bne.n	8009dee <memset+0xa>
 8009dec:	4770      	bx	lr
 8009dee:	f803 1b01 	strb.w	r1, [r3], #1
 8009df2:	e7f9      	b.n	8009de8 <memset+0x4>

08009df4 <_sbrk_r>:
 8009df4:	b538      	push	{r3, r4, r5, lr}
 8009df6:	4d06      	ldr	r5, [pc, #24]	@ (8009e10 <_sbrk_r+0x1c>)
 8009df8:	2300      	movs	r3, #0
 8009dfa:	4604      	mov	r4, r0
 8009dfc:	4608      	mov	r0, r1
 8009dfe:	602b      	str	r3, [r5, #0]
 8009e00:	f7f6 ffec 	bl	8000ddc <_sbrk>
 8009e04:	1c43      	adds	r3, r0, #1
 8009e06:	d102      	bne.n	8009e0e <_sbrk_r+0x1a>
 8009e08:	682b      	ldr	r3, [r5, #0]
 8009e0a:	b103      	cbz	r3, 8009e0e <_sbrk_r+0x1a>
 8009e0c:	6023      	str	r3, [r4, #0]
 8009e0e:	bd38      	pop	{r3, r4, r5, pc}
 8009e10:	20000adc 	.word	0x20000adc

08009e14 <__errno>:
 8009e14:	4b01      	ldr	r3, [pc, #4]	@ (8009e1c <__errno+0x8>)
 8009e16:	6818      	ldr	r0, [r3, #0]
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	2000002c 	.word	0x2000002c

08009e20 <__libc_init_array>:
 8009e20:	b570      	push	{r4, r5, r6, lr}
 8009e22:	4d0d      	ldr	r5, [pc, #52]	@ (8009e58 <__libc_init_array+0x38>)
 8009e24:	4c0d      	ldr	r4, [pc, #52]	@ (8009e5c <__libc_init_array+0x3c>)
 8009e26:	1b64      	subs	r4, r4, r5
 8009e28:	10a4      	asrs	r4, r4, #2
 8009e2a:	2600      	movs	r6, #0
 8009e2c:	42a6      	cmp	r6, r4
 8009e2e:	d109      	bne.n	8009e44 <__libc_init_array+0x24>
 8009e30:	4d0b      	ldr	r5, [pc, #44]	@ (8009e60 <__libc_init_array+0x40>)
 8009e32:	4c0c      	ldr	r4, [pc, #48]	@ (8009e64 <__libc_init_array+0x44>)
 8009e34:	f000 f864 	bl	8009f00 <_init>
 8009e38:	1b64      	subs	r4, r4, r5
 8009e3a:	10a4      	asrs	r4, r4, #2
 8009e3c:	2600      	movs	r6, #0
 8009e3e:	42a6      	cmp	r6, r4
 8009e40:	d105      	bne.n	8009e4e <__libc_init_array+0x2e>
 8009e42:	bd70      	pop	{r4, r5, r6, pc}
 8009e44:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e48:	4798      	blx	r3
 8009e4a:	3601      	adds	r6, #1
 8009e4c:	e7ee      	b.n	8009e2c <__libc_init_array+0xc>
 8009e4e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e52:	4798      	blx	r3
 8009e54:	3601      	adds	r6, #1
 8009e56:	e7f2      	b.n	8009e3e <__libc_init_array+0x1e>
 8009e58:	08009f54 	.word	0x08009f54
 8009e5c:	08009f54 	.word	0x08009f54
 8009e60:	08009f54 	.word	0x08009f54
 8009e64:	08009f58 	.word	0x08009f58

08009e68 <__retarget_lock_acquire_recursive>:
 8009e68:	4770      	bx	lr

08009e6a <__retarget_lock_release_recursive>:
 8009e6a:	4770      	bx	lr

08009e6c <_free_r>:
 8009e6c:	b538      	push	{r3, r4, r5, lr}
 8009e6e:	4605      	mov	r5, r0
 8009e70:	2900      	cmp	r1, #0
 8009e72:	d041      	beq.n	8009ef8 <_free_r+0x8c>
 8009e74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e78:	1f0c      	subs	r4, r1, #4
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	bfb8      	it	lt
 8009e7e:	18e4      	addlt	r4, r4, r3
 8009e80:	f7ff ffa4 	bl	8009dcc <__malloc_lock>
 8009e84:	4a1d      	ldr	r2, [pc, #116]	@ (8009efc <_free_r+0x90>)
 8009e86:	6813      	ldr	r3, [r2, #0]
 8009e88:	b933      	cbnz	r3, 8009e98 <_free_r+0x2c>
 8009e8a:	6063      	str	r3, [r4, #4]
 8009e8c:	6014      	str	r4, [r2, #0]
 8009e8e:	4628      	mov	r0, r5
 8009e90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009e94:	f7ff bfa0 	b.w	8009dd8 <__malloc_unlock>
 8009e98:	42a3      	cmp	r3, r4
 8009e9a:	d908      	bls.n	8009eae <_free_r+0x42>
 8009e9c:	6820      	ldr	r0, [r4, #0]
 8009e9e:	1821      	adds	r1, r4, r0
 8009ea0:	428b      	cmp	r3, r1
 8009ea2:	bf01      	itttt	eq
 8009ea4:	6819      	ldreq	r1, [r3, #0]
 8009ea6:	685b      	ldreq	r3, [r3, #4]
 8009ea8:	1809      	addeq	r1, r1, r0
 8009eaa:	6021      	streq	r1, [r4, #0]
 8009eac:	e7ed      	b.n	8009e8a <_free_r+0x1e>
 8009eae:	461a      	mov	r2, r3
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	b10b      	cbz	r3, 8009eb8 <_free_r+0x4c>
 8009eb4:	42a3      	cmp	r3, r4
 8009eb6:	d9fa      	bls.n	8009eae <_free_r+0x42>
 8009eb8:	6811      	ldr	r1, [r2, #0]
 8009eba:	1850      	adds	r0, r2, r1
 8009ebc:	42a0      	cmp	r0, r4
 8009ebe:	d10b      	bne.n	8009ed8 <_free_r+0x6c>
 8009ec0:	6820      	ldr	r0, [r4, #0]
 8009ec2:	4401      	add	r1, r0
 8009ec4:	1850      	adds	r0, r2, r1
 8009ec6:	4283      	cmp	r3, r0
 8009ec8:	6011      	str	r1, [r2, #0]
 8009eca:	d1e0      	bne.n	8009e8e <_free_r+0x22>
 8009ecc:	6818      	ldr	r0, [r3, #0]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	6053      	str	r3, [r2, #4]
 8009ed2:	4408      	add	r0, r1
 8009ed4:	6010      	str	r0, [r2, #0]
 8009ed6:	e7da      	b.n	8009e8e <_free_r+0x22>
 8009ed8:	d902      	bls.n	8009ee0 <_free_r+0x74>
 8009eda:	230c      	movs	r3, #12
 8009edc:	602b      	str	r3, [r5, #0]
 8009ede:	e7d6      	b.n	8009e8e <_free_r+0x22>
 8009ee0:	6820      	ldr	r0, [r4, #0]
 8009ee2:	1821      	adds	r1, r4, r0
 8009ee4:	428b      	cmp	r3, r1
 8009ee6:	bf04      	itt	eq
 8009ee8:	6819      	ldreq	r1, [r3, #0]
 8009eea:	685b      	ldreq	r3, [r3, #4]
 8009eec:	6063      	str	r3, [r4, #4]
 8009eee:	bf04      	itt	eq
 8009ef0:	1809      	addeq	r1, r1, r0
 8009ef2:	6021      	streq	r1, [r4, #0]
 8009ef4:	6054      	str	r4, [r2, #4]
 8009ef6:	e7ca      	b.n	8009e8e <_free_r+0x22>
 8009ef8:	bd38      	pop	{r3, r4, r5, pc}
 8009efa:	bf00      	nop
 8009efc:	200009a0 	.word	0x200009a0

08009f00 <_init>:
 8009f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f02:	bf00      	nop
 8009f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f06:	bc08      	pop	{r3}
 8009f08:	469e      	mov	lr, r3
 8009f0a:	4770      	bx	lr

08009f0c <_fini>:
 8009f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f0e:	bf00      	nop
 8009f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f12:	bc08      	pop	{r3}
 8009f14:	469e      	mov	lr, r3
 8009f16:	4770      	bx	lr
