/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_TXS0_MASKS_H_
#define ASIC_REG_NIC0_TXS0_MASKS_H_

/*****************************************
 *   NIC0_TXS0
 *   (Prototype: NIC_TXS)
 *****************************************
 */

/* NIC0_TXS0_TMR_SCAN_EN */
#define NIC0_TXS0_TMR_SCAN_EN_R_SHIFT 0
#define NIC0_TXS0_TMR_SCAN_EN_R_MASK 0x1

/* NIC0_TXS0_TICK_WRAP */
#define NIC0_TXS0_TICK_WRAP_R_SHIFT 0
#define NIC0_TXS0_TICK_WRAP_R_MASK 0xFFFF

/* NIC0_TXS0_SCAN_TIME_COMPARE_0 */
#define NIC0_TXS0_SCAN_TIME_COMPARE_0_R_SHIFT 0
#define NIC0_TXS0_SCAN_TIME_COMPARE_0_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_SCAN_TIME_COMPARE_1 */
#define NIC0_TXS0_SCAN_TIME_COMPARE_1_R_SHIFT 0
#define NIC0_TXS0_SCAN_TIME_COMPARE_1_R_MASK 0xFFFF

/* NIC0_TXS0_SLICE_CREDIT */
#define NIC0_TXS0_SLICE_CREDIT_R_SHIFT 0
#define NIC0_TXS0_SLICE_CREDIT_R_MASK 0x3F

/* NIC0_TXS0_SLICE_FORCE_FULL */
#define NIC0_TXS0_SLICE_FORCE_FULL_R_SHIFT 0
#define NIC0_TXS0_SLICE_FORCE_FULL_R_MASK 0x1

/* NIC0_TXS0_FIRST_SCHEDQ_ID */
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R0_SHIFT 0
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R0_MASK 0x3F
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R1_SHIFT 8
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R1_MASK 0x3F00
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R2_SHIFT 16
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R2_MASK 0x3F0000
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R3_SHIFT 24
#define NIC0_TXS0_FIRST_SCHEDQ_ID_R3_MASK 0x3F000000

/* NIC0_TXS0_LAST_SCHEDQ_ID */
#define NIC0_TXS0_LAST_SCHEDQ_ID_R0_SHIFT 0
#define NIC0_TXS0_LAST_SCHEDQ_ID_R0_MASK 0x3F
#define NIC0_TXS0_LAST_SCHEDQ_ID_R1_SHIFT 8
#define NIC0_TXS0_LAST_SCHEDQ_ID_R1_MASK 0x3F00
#define NIC0_TXS0_LAST_SCHEDQ_ID_R2_SHIFT 16
#define NIC0_TXS0_LAST_SCHEDQ_ID_R2_MASK 0x3F0000
#define NIC0_TXS0_LAST_SCHEDQ_ID_R3_SHIFT 24
#define NIC0_TXS0_LAST_SCHEDQ_ID_R3_MASK 0x3F000000

/* NIC0_TXS0_PUSH_MASK */
#define NIC0_TXS0_PUSH_MASK_R_SHIFT 0
#define NIC0_TXS0_PUSH_MASK_R_MASK 0x1

/* NIC0_TXS0_POP_MASK */
#define NIC0_TXS0_POP_MASK_R_SHIFT 0
#define NIC0_TXS0_POP_MASK_R_MASK 0x1

/* NIC0_TXS0_PUSH_RELEASE_INVALIDATE */
#define NIC0_TXS0_PUSH_RELEASE_INVALIDATE_R_SHIFT 0
#define NIC0_TXS0_PUSH_RELEASE_INVALIDATE_R_MASK 0x1

/* NIC0_TXS0_POP_RELEASE_INVALIDATE */
#define NIC0_TXS0_POP_RELEASE_INVALIDATE_R_SHIFT 0
#define NIC0_TXS0_POP_RELEASE_INVALIDATE_R_MASK 0x1

/* NIC0_TXS0_LIST_MEM_READ_MASK */
#define NIC0_TXS0_LIST_MEM_READ_MASK_R_SHIFT 0
#define NIC0_TXS0_LIST_MEM_READ_MASK_R_MASK 0x1

/* NIC0_TXS0_FIFO_MEM_READ_MASK */
#define NIC0_TXS0_FIFO_MEM_READ_MASK_R_SHIFT 0
#define NIC0_TXS0_FIFO_MEM_READ_MASK_R_MASK 0x1

/* NIC0_TXS0_LIST_MEM_WRITE_MASK */
#define NIC0_TXS0_LIST_MEM_WRITE_MASK_R_SHIFT 0
#define NIC0_TXS0_LIST_MEM_WRITE_MASK_R_MASK 0x1

/* NIC0_TXS0_FIFO_MEM_WRITE_MASK */
#define NIC0_TXS0_FIFO_MEM_WRITE_MASK_R_SHIFT 0
#define NIC0_TXS0_FIFO_MEM_WRITE_MASK_R_MASK 0x1

/* NIC0_TXS0_BASE_ADDRESS_63_32 */
#define NIC0_TXS0_BASE_ADDRESS_63_32_R_SHIFT 0
#define NIC0_TXS0_BASE_ADDRESS_63_32_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_BASE_ADDRESS_31_7 */
#define NIC0_TXS0_BASE_ADDRESS_31_7_R_SHIFT 0
#define NIC0_TXS0_BASE_ADDRESS_31_7_R_MASK 0x1FFFFFF

/* NIC0_TXS0_AXI_PROT */
#define NIC0_TXS0_AXI_PROT_R_SHIFT 0
#define NIC0_TXS0_AXI_PROT_R_MASK 0x7

/* NIC0_TXS0_RATE_LIMIT */
#define NIC0_TXS0_RATE_LIMIT_ALWAYS_EN_SHIFT 0
#define NIC0_TXS0_RATE_LIMIT_ALWAYS_EN_MASK 0x1
#define NIC0_TXS0_RATE_LIMIT_IMMEDIATE_SET_SHIFT 1
#define NIC0_TXS0_RATE_LIMIT_IMMEDIATE_SET_MASK 0x2

/* NIC0_TXS0_CACHE_CFG */
#define NIC0_TXS0_CACHE_CFG_LIST_PLRU_EVICTION_SHIFT 0
#define NIC0_TXS0_CACHE_CFG_LIST_PLRU_EVICTION_MASK 0x1
#define NIC0_TXS0_CACHE_CFG_LIST_CACHE_STOP_SHIFT 1
#define NIC0_TXS0_CACHE_CFG_LIST_CACHE_STOP_MASK 0x2
#define NIC0_TXS0_CACHE_CFG_LIST_INV_WRITEBACK_SHIFT 2
#define NIC0_TXS0_CACHE_CFG_LIST_INV_WRITEBACK_MASK 0x4
#define NIC0_TXS0_CACHE_CFG_FREE_LIST_PLRU_EVICTION_SHIFT 3
#define NIC0_TXS0_CACHE_CFG_FREE_LIST_PLRU_EVICTION_MASK 0x8
#define NIC0_TXS0_CACHE_CFG_FREE_LIST_CACHE_STOP_SHIFT 4
#define NIC0_TXS0_CACHE_CFG_FREE_LIST_CACHE_STOP_MASK 0x10
#define NIC0_TXS0_CACHE_CFG_FREE_LIST_INV_WRITEBACK_SHIFT 5
#define NIC0_TXS0_CACHE_CFG_FREE_LIST_INV_WRITEBACK_MASK 0x20

/* NIC0_TXS0_SCHEDQ_MEM_INIT */
#define NIC0_TXS0_SCHEDQ_MEM_INIT_SCHED_MEM_INIT_SC_SHIFT 0
#define NIC0_TXS0_SCHEDQ_MEM_INIT_SCHED_MEM_INIT_SC_MASK 0x7
#define NIC0_TXS0_SCHEDQ_MEM_INIT_TMR_MEM_INIT_SC_SHIFT 4
#define NIC0_TXS0_SCHEDQ_MEM_INIT_TMR_MEM_INIT_SC_MASK 0xF0
#define NIC0_TXS0_SCHEDQ_MEM_INIT_SCHED_MEM_INIT_BUSY_SHIFT 8
#define NIC0_TXS0_SCHEDQ_MEM_INIT_SCHED_MEM_INIT_BUSY_MASK 0x700
#define NIC0_TXS0_SCHEDQ_MEM_INIT_TMR_MEM_INIT_BUSY_SHIFT 12
#define NIC0_TXS0_SCHEDQ_MEM_INIT_TMR_MEM_INIT_BUSY_MASK 0xF000

/* NIC0_TXS0_SCHEDQ_UPDATE_EN */
#define NIC0_TXS0_SCHEDQ_UPDATE_EN_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_EN_R_MASK 0x1

/* NIC0_TXS0_SCHEDQ_UPDATE_FIFO */
#define NIC0_TXS0_SCHEDQ_UPDATE_FIFO_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_FIFO_R_MASK 0xFF

/* NIC0_TXS0_SCHEDQ_UPDATE_DESC_31_0 */
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_31_0_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_31_0_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_SCHEDQ_UPDATE_DESC_63_32 */
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_63_32_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_63_32_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_SCHEDQ_UPDATE_DESC_95_64 */
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_95_64_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_95_64_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_SCHEDQ_UPDATE_DESC_127_96 */
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_127_96_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_127_96_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_SCHEDQ_UPDATE_DESC_159_128 */
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_159_128_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_159_128_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_SCHEDQ_UPDATE_DESC_191_160 */
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_191_160_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_191_160_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_SCHEDQ_UPDATE_DESC_217_192 */
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_217_192_R_SHIFT 0
#define NIC0_TXS0_SCHEDQ_UPDATE_DESC_217_192_R_MASK 0x1FFFFFF

/* NIC0_TXS0_FORCE_HIT_EN */
#define NIC0_TXS0_FORCE_HIT_EN_R_SHIFT 0
#define NIC0_TXS0_FORCE_HIT_EN_R_MASK 0x1

/* NIC0_TXS0_INVALIDATE_LIST */

/* NIC0_TXS0_INVALIDATE_LIST_STATUS */
#define NIC0_TXS0_INVALIDATE_LIST_STATUS_INVALIDATE_DONE_SHIFT 0
#define NIC0_TXS0_INVALIDATE_LIST_STATUS_INVALIDATE_DONE_MASK 0x1
#define NIC0_TXS0_INVALIDATE_LIST_STATUS_CACHE_IDLE_SHIFT 1
#define NIC0_TXS0_INVALIDATE_LIST_STATUS_CACHE_IDLE_MASK 0x2

/* NIC0_TXS0_INVALIDATE_FREE_LIST */

/* NIC0_TXS0_INVALIDATE_FREE_LIST_STAT */
#define NIC0_TXS0_INVALIDATE_FREE_LIST_STAT_INVALIDATE_DONE_SHIFT 0
#define NIC0_TXS0_INVALIDATE_FREE_LIST_STAT_INVALIDATE_DONE_MASK 0x1
#define NIC0_TXS0_INVALIDATE_FREE_LIST_STAT_CACHE_IDLE_SHIFT 1
#define NIC0_TXS0_INVALIDATE_FREE_LIST_STAT_CACHE_IDLE_MASK 0x2

/* NIC0_TXS0_PUSH_PREFETCH_EN */
#define NIC0_TXS0_PUSH_PREFETCH_EN_R_SHIFT 0
#define NIC0_TXS0_PUSH_PREFETCH_EN_R_MASK 0x1

/* NIC0_TXS0_PUSH_RELEASE_EN */
#define NIC0_TXS0_PUSH_RELEASE_EN_R_SHIFT 0
#define NIC0_TXS0_PUSH_RELEASE_EN_R_MASK 0x1

/* NIC0_TXS0_PUSH_LOCK_EN */
#define NIC0_TXS0_PUSH_LOCK_EN_R_SHIFT 0
#define NIC0_TXS0_PUSH_LOCK_EN_R_MASK 0x1

/* NIC0_TXS0_PUSH_PREFETCH_NEXT_EN */
#define NIC0_TXS0_PUSH_PREFETCH_NEXT_EN_R_SHIFT 0
#define NIC0_TXS0_PUSH_PREFETCH_NEXT_EN_R_MASK 0x1

/* NIC0_TXS0_POP_PREFETCH_EN */
#define NIC0_TXS0_POP_PREFETCH_EN_R_SHIFT 0
#define NIC0_TXS0_POP_PREFETCH_EN_R_MASK 0x1

/* NIC0_TXS0_POP_RELEASE_EN */
#define NIC0_TXS0_POP_RELEASE_EN_R_SHIFT 0
#define NIC0_TXS0_POP_RELEASE_EN_R_MASK 0x1

/* NIC0_TXS0_POP_LOCK_EN */
#define NIC0_TXS0_POP_LOCK_EN_R_SHIFT 0
#define NIC0_TXS0_POP_LOCK_EN_R_MASK 0x1

/* NIC0_TXS0_POP_PREFETCH_NEXT_EN */
#define NIC0_TXS0_POP_PREFETCH_NEXT_EN_R_SHIFT 0
#define NIC0_TXS0_POP_PREFETCH_NEXT_EN_R_MASK 0x1

/* NIC0_TXS0_LIST_MASK */
#define NIC0_TXS0_LIST_MASK_R_SHIFT 0
#define NIC0_TXS0_LIST_MASK_R_MASK 0x7FFFFFF

/* NIC0_TXS0_RELEASE_INCALIDATE */
#define NIC0_TXS0_RELEASE_INCALIDATE_R_SHIFT 0
#define NIC0_TXS0_RELEASE_INCALIDATE_R_MASK 0x1

/* NIC0_TXS0_BASE_ADDRESS_FREE_LIST_63_32 */
#define NIC0_TXS0_BASE_ADDRESS_FREE_LIST_63_32_R_SHIFT 0
#define NIC0_TXS0_BASE_ADDRESS_FREE_LIST_63_32_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_BASE_ADDRESS_FREE_LIST_31_0 */
#define NIC0_TXS0_BASE_ADDRESS_FREE_LIST_31_0_R_SHIFT 0
#define NIC0_TXS0_BASE_ADDRESS_FREE_LIST_31_0_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_FREE_LIST_EN */
#define NIC0_TXS0_FREE_LIST_EN_R_SHIFT 0
#define NIC0_TXS0_FREE_LIST_EN_R_MASK 0x1

/* NIC0_TXS0_PUSH_FORCE_HIT_EN */
#define NIC0_TXS0_PUSH_FORCE_HIT_EN_R_SHIFT 0
#define NIC0_TXS0_PUSH_FORCE_HIT_EN_R_MASK 0x1

/* NIC0_TXS0_PRODUCER_UPDATE_EN */
#define NIC0_TXS0_PRODUCER_UPDATE_EN_R_SHIFT 0
#define NIC0_TXS0_PRODUCER_UPDATE_EN_R_MASK 0x1

/* NIC0_TXS0_PRODUCER_UPDATE */
#define NIC0_TXS0_PRODUCER_UPDATE_R_SHIFT 0
#define NIC0_TXS0_PRODUCER_UPDATE_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_PRIOQ_CREDIT_FORCE */
#define NIC0_TXS0_PRIOQ_CREDIT_FORCE_FORCE_FULL_SHIFT 0
#define NIC0_TXS0_PRIOQ_CREDIT_FORCE_FORCE_FULL_MASK 0xFF

/* NIC0_TXS0_PRIOQ_CREDIT */
#define NIC0_TXS0_PRIOQ_CREDIT_R_SHIFT 0
#define NIC0_TXS0_PRIOQ_CREDIT_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT0 */
#define NIC0_TXS0_DBG_COUNT_SELECT0_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT0_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT1 */
#define NIC0_TXS0_DBG_COUNT_SELECT1_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT1_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT2 */
#define NIC0_TXS0_DBG_COUNT_SELECT2_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT2_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT3 */
#define NIC0_TXS0_DBG_COUNT_SELECT3_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT3_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT4 */
#define NIC0_TXS0_DBG_COUNT_SELECT4_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT4_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT5 */
#define NIC0_TXS0_DBG_COUNT_SELECT5_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT5_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT6 */
#define NIC0_TXS0_DBG_COUNT_SELECT6_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT6_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT7 */
#define NIC0_TXS0_DBG_COUNT_SELECT7_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT7_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT8 */
#define NIC0_TXS0_DBG_COUNT_SELECT8_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT8_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT9 */
#define NIC0_TXS0_DBG_COUNT_SELECT9_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT9_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT10 */
#define NIC0_TXS0_DBG_COUNT_SELECT10_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT10_R_MASK 0x3F

/* NIC0_TXS0_DBG_COUNT_SELECT11 */
#define NIC0_TXS0_DBG_COUNT_SELECT11_R_SHIFT 0
#define NIC0_TXS0_DBG_COUNT_SELECT11_R_MASK 0x3F

/* NIC0_TXS0_IGNORE_BURST_EN */
#define NIC0_TXS0_IGNORE_BURST_EN_R_SHIFT 0
#define NIC0_TXS0_IGNORE_BURST_EN_R_MASK 0x1

/* NIC0_TXS0_IGNORE_BURST_THRESHOLD */
#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_R_SHIFT 0
#define NIC0_TXS0_IGNORE_BURST_THRESHOLD_R_MASK 0x1FFFFFF

/* NIC0_TXS0_RANDOM_PSUH_CFG */
#define NIC0_TXS0_RANDOM_PSUH_CFG_BYPASS_SHIFT 0
#define NIC0_TXS0_RANDOM_PSUH_CFG_BYPASS_MASK 0x1
#define NIC0_TXS0_RANDOM_PSUH_CFG_RATE_LIMIT_EN_SHIFT 1
#define NIC0_TXS0_RANDOM_PSUH_CFG_RATE_LIMIT_EN_MASK 0x2
#define NIC0_TXS0_RANDOM_PSUH_CFG_SATURATION_SHIFT 2
#define NIC0_TXS0_RANDOM_PSUH_CFG_SATURATION_MASK 0x3C
#define NIC0_TXS0_RANDOM_PSUH_CFG_RST_TOKEN_SHIFT 6
#define NIC0_TXS0_RANDOM_PSUH_CFG_RST_TOKEN_MASK 0x7FFC0
#define NIC0_TXS0_RANDOM_PSUH_CFG_TIMEOUT_SHIFT 19
#define NIC0_TXS0_RANDOM_PSUH_CFG_TIMEOUT_MASK 0xFFF80000

/* NIC0_TXS0_DBG_HW_EVENT_TRIGER */
#define NIC0_TXS0_DBG_HW_EVENT_TRIGER_R_SHIFT 0
#define NIC0_TXS0_DBG_HW_EVENT_TRIGER_R_MASK 0x1F

/* NIC0_TXS0_INTERRUPT_CAUSE */
#define NIC0_TXS0_INTERRUPT_CAUSE_R_SHIFT 0
#define NIC0_TXS0_INTERRUPT_CAUSE_R_MASK 0xF

/* NIC0_TXS0_INTERRUPT_MASK */
#define NIC0_TXS0_INTERRUPT_MASK_R_SHIFT 0
#define NIC0_TXS0_INTERRUPT_MASK_R_MASK 0xF

/* NIC0_TXS0_INTERRUPT_CLR */

/* NIC0_TXS0_LOAD_SLICE_HIT_EN */
#define NIC0_TXS0_LOAD_SLICE_HIT_EN_R_SHIFT 0
#define NIC0_TXS0_LOAD_SLICE_HIT_EN_R_MASK 0x1

/* NIC0_TXS0_SLICE_ACTIVE_47_32 */
#define NIC0_TXS0_SLICE_ACTIVE_47_32_R_SHIFT 0
#define NIC0_TXS0_SLICE_ACTIVE_47_32_R_MASK 0xFFFF

/* NIC0_TXS0_SLICE_ACTIVE_31_0 */
#define NIC0_TXS0_SLICE_ACTIVE_31_0_R_SHIFT 0
#define NIC0_TXS0_SLICE_ACTIVE_31_0_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_AXI_CACHE */
#define NIC0_TXS0_AXI_CACHE_R_SHIFT 0
#define NIC0_TXS0_AXI_CACHE_R_MASK 0xF

/* NIC0_TXS0_SLICE_GW_ADDR */
#define NIC0_TXS0_SLICE_GW_ADDR_R_SHIFT 0
#define NIC0_TXS0_SLICE_GW_ADDR_R_MASK 0x3F

/* NIC0_TXS0_SLICE_GW_DATA */
#define NIC0_TXS0_SLICE_GW_DATA_R_SHIFT 0
#define NIC0_TXS0_SLICE_GW_DATA_R_MASK 0x1FFFFFF

/* NIC0_TXS0_SCANNER_CREDIT_EN */
#define NIC0_TXS0_SCANNER_CREDIT_EN_R_SHIFT 0
#define NIC0_TXS0_SCANNER_CREDIT_EN_R_MASK 0x3

/* NIC0_TXS0_FREE_LIST_PUSH_MASK_EN */
#define NIC0_TXS0_FREE_LIST_PUSH_MASK_EN_R_SHIFT 0
#define NIC0_TXS0_FREE_LIST_PUSH_MASK_EN_R_MASK 0x1

/* NIC0_TXS0_FREE_AEMPTY_THRESHOLD */
#define NIC0_TXS0_FREE_AEMPTY_THRESHOLD_R_SHIFT 0
#define NIC0_TXS0_FREE_AEMPTY_THRESHOLD_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_AXI_USER_LO */
#define NIC0_TXS0_AXI_USER_LO_R_SHIFT 0
#define NIC0_TXS0_AXI_USER_LO_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_AXI_USER_HI */
#define NIC0_TXS0_AXI_USER_HI_R_SHIFT 0
#define NIC0_TXS0_AXI_USER_HI_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_NCH_SYNCED */
#define NIC0_TXS0_NCH_SYNCED_FORCE_BP_SHIFT 0
#define NIC0_TXS0_NCH_SYNCED_FORCE_BP_MASK 0x1
#define NIC0_TXS0_NCH_SYNCED_GRCFL_CLEAR_SHIFT 1
#define NIC0_TXS0_NCH_SYNCED_GRCFL_CLEAR_MASK 0x2
#define NIC0_TXS0_NCH_SYNCED_RESERVED_SHIFT 2
#define NIC0_TXS0_NCH_SYNCED_RESERVED_MASK 0xFFFFFFFC

/* NIC0_TXS0_NCH_ASYNCED */
#define NIC0_TXS0_NCH_ASYNCED_ARB_WEIGHT_SHIFT 0
#define NIC0_TXS0_NCH_ASYNCED_ARB_WEIGHT_MASK 0xFF
#define NIC0_TXS0_NCH_ASYNCED_Y_X_MASK_SHIFT 8
#define NIC0_TXS0_NCH_ASYNCED_Y_X_MASK_MASK 0x3FFFF00
#define NIC0_TXS0_NCH_ASYNCED_MC_EN_SHIFT 28
#define NIC0_TXS0_NCH_ASYNCED_MC_EN_MASK 0x30000000

/* NIC0_TXS0_NCH_ASYNCED_RES */
#define NIC0_TXS0_NCH_ASYNCED_RES_RESERVED_SHIFT 0
#define NIC0_TXS0_NCH_ASYNCED_RES_RESERVED_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_CFG */
#define NIC0_TXS0_STATS_CFG_MEAS_WIN_SIZE_SHIFT 0
#define NIC0_TXS0_STATS_CFG_MEAS_WIN_SIZE_MASK 0x7FFFFFFF
#define NIC0_TXS0_STATS_CFG_CLEAR_SC_SHIFT 31
#define NIC0_TXS0_STATS_CFG_CLEAR_SC_MASK 0x80000000

/* NIC0_TXS0_STATS_TOT_PUSH_REQ */
#define NIC0_TXS0_STATS_TOT_PUSH_REQ_R_SHIFT 0
#define NIC0_TXS0_STATS_TOT_PUSH_REQ_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_TOT_PUSH_RES */
#define NIC0_TXS0_STATS_TOT_PUSH_RES_R_SHIFT 0
#define NIC0_TXS0_STATS_TOT_PUSH_RES_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_TOT_SCHED_QP_REQ */
#define NIC0_TXS0_STATS_TOT_SCHED_QP_REQ_R_SHIFT 0
#define NIC0_TXS0_STATS_TOT_SCHED_QP_REQ_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_TOT_SCHED_QP_RES */
#define NIC0_TXS0_STATS_TOT_SCHED_QP_RES_R_SHIFT 0
#define NIC0_TXS0_STATS_TOT_SCHED_QP_RES_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_TOT_RETURN_SLICE */
#define NIC0_TXS0_STATS_TOT_RETURN_SLICE_R_SHIFT 0
#define NIC0_TXS0_STATS_TOT_RETURN_SLICE_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_WIN_PUSH_REQ */
#define NIC0_TXS0_STATS_WIN_PUSH_REQ_R_SHIFT 0
#define NIC0_TXS0_STATS_WIN_PUSH_REQ_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_WIN_PUSH_RES */
#define NIC0_TXS0_STATS_WIN_PUSH_RES_R_SHIFT 0
#define NIC0_TXS0_STATS_WIN_PUSH_RES_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_WIN_SCHED_QP_REQ */
#define NIC0_TXS0_STATS_WIN_SCHED_QP_REQ_R_SHIFT 0
#define NIC0_TXS0_STATS_WIN_SCHED_QP_REQ_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_WIN_SCHED_QP_RES */
#define NIC0_TXS0_STATS_WIN_SCHED_QP_RES_R_SHIFT 0
#define NIC0_TXS0_STATS_WIN_SCHED_QP_RES_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_STATS_WIN_RETURN_SLICE */
#define NIC0_TXS0_STATS_WIN_RETURN_SLICE_R_SHIFT 0
#define NIC0_TXS0_STATS_WIN_RETURN_SLICE_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICL_APB_ADDR_MASK */
#define NIC0_TXS0_ASYNC_NICL_APB_ADDR_MASK_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICL_APB_ADDR_MASK_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR0 */
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR0_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR0_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR1 */
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR1_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR1_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR2 */
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR2_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR2_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR3 */
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR3_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICL_APB_SPLIT_ADDR3_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICD_APB_ADDR_MASK */
#define NIC0_TXS0_ASYNC_NICD_APB_ADDR_MASK_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICD_APB_ADDR_MASK_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR0 */
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR0_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR0_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR1 */
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR1_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR1_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR2 */
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR2_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR2_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR3 */
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR3_R_SHIFT 0
#define NIC0_TXS0_ASYNC_NICD_APB_SPLIT_ADDR3_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_ADDR_MASK */
#define NIC0_TXS0_TX_APB_ADDR_MASK_R_SHIFT 0
#define NIC0_TXS0_TX_APB_ADDR_MASK_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_SPLIT_ADDR0 */
#define NIC0_TXS0_TX_APB_SPLIT_ADDR0_R_SHIFT 0
#define NIC0_TXS0_TX_APB_SPLIT_ADDR0_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_SPLIT_ADDR1 */
#define NIC0_TXS0_TX_APB_SPLIT_ADDR1_R_SHIFT 0
#define NIC0_TXS0_TX_APB_SPLIT_ADDR1_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_SPLIT_ADDR2 */
#define NIC0_TXS0_TX_APB_SPLIT_ADDR2_R_SHIFT 0
#define NIC0_TXS0_TX_APB_SPLIT_ADDR2_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_SPLIT_ADDR3 */
#define NIC0_TXS0_TX_APB_SPLIT_ADDR3_R_SHIFT 0
#define NIC0_TXS0_TX_APB_SPLIT_ADDR3_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_SPLIT_ADDR4 */
#define NIC0_TXS0_TX_APB_SPLIT_ADDR4_R_SHIFT 0
#define NIC0_TXS0_TX_APB_SPLIT_ADDR4_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_SPLIT_ADDR5 */
#define NIC0_TXS0_TX_APB_SPLIT_ADDR5_R_SHIFT 0
#define NIC0_TXS0_TX_APB_SPLIT_ADDR5_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_TX_APB_SPLIT_ADDR6 */
#define NIC0_TXS0_TX_APB_SPLIT_ADDR6_R_SHIFT 0
#define NIC0_TXS0_TX_APB_SPLIT_ADDR6_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_HW_EVENT_CFG */
#define NIC0_TXS0_HW_EVENT_CFG_EVENT_ID_SHIFT 0
#define NIC0_TXS0_HW_EVENT_CFG_EVENT_ID_MASK 0xFFFF
#define NIC0_TXS0_HW_EVENT_CFG_DBG_SELECT0_SHIFT 16
#define NIC0_TXS0_HW_EVENT_CFG_DBG_SELECT0_MASK 0xF0000
#define NIC0_TXS0_HW_EVENT_CFG_DBG_SELECT1_SHIFT 20
#define NIC0_TXS0_HW_EVENT_CFG_DBG_SELECT1_MASK 0xF00000
#define NIC0_TXS0_HW_EVENT_CFG_DBG_SELECT2_SHIFT 24
#define NIC0_TXS0_HW_EVENT_CFG_DBG_SELECT2_MASK 0xF000000

/* NIC0_TXS0_CHICKEN_BITS */
#define NIC0_TXS0_CHICKEN_BITS_R_SHIFT 0
#define NIC0_TXS0_CHICKEN_BITS_R_MASK 0xFFFFFFFF

/* NIC0_TXS0_CLK_GATE_CFG */
#define NIC0_TXS0_CLK_GATE_CFG_CLOSE_DELAY_SHIFT 0
#define NIC0_TXS0_CLK_GATE_CFG_CLOSE_DELAY_MASK 0xFFFF
#define NIC0_TXS0_CLK_GATE_CFG_CGM_DIS_SHIFT 30
#define NIC0_TXS0_CLK_GATE_CFG_CGM_DIS_MASK 0x40000000
#define NIC0_TXS0_CLK_GATE_CFG_FORCE_OPEN_SHIFT 31
#define NIC0_TXS0_CLK_GATE_CFG_FORCE_OPEN_MASK 0x80000000

#endif /* ASIC_REG_NIC0_TXS0_MASKS_H_ */
