

================================================================
== Vivado HLS Report for 'combiner_top'
================================================================
* Date:           Thu Jul 17 18:30:45 2014

* Version:        2013.4 (build date: Mon Dec 09 17:07:59 PM 2013)
* Project:        combiner
* Solution:       combiner
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  306|    ?|  307|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |                 |      Latency     | Iteration|  Initiation Interval  |      Trip      |          |
        |    Loop Name    | min |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+
        |- init_loop      |  256|         256|         1|          1|          1|             256|    yes   |
        |- block_loop     |    0|           0|       146|          -|          -|               0|    no    |
        | + block_loop.1  |   54|          54|         8|          1|          1|              48|    yes   |
        | + block_loop.2  |   38|          38|         8|          1|          1|              32|    yes   |
        | + block_loop.3  |   48|          48|         3|          3|          4|              16|    yes   |
        |- Loop 3         |   41|           ?|        39|          3|          3|      1 ~ ?     |    yes   |
        |- Loop 4         |    0|  1073741824|         3|          1|          1| 0 ~ 1073741823 |    yes   |
        +-----------------+-----+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    906|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    6720|   6000|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    583|
|Register         |        -|      -|    1058|      -|
|ShiftMemory      |        -|      -|       0|     47|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|    7778|   7536|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|       7|     14|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+------+------+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------------+-----------------------------------+---------+-------+------+------+
    |combiner_top_sdiv_32ns_32ns_32_35_U1  |combiner_top_sdiv_32ns_32ns_32_35  |        0|      0|  2240|  2000|
    |combiner_top_sdiv_32ns_32ns_32_35_U2  |combiner_top_sdiv_32ns_32ns_32_35  |        0|      0|  2240|  2000|
    |combiner_top_sdiv_32ns_32ns_32_35_U3  |combiner_top_sdiv_32ns_32ns_32_35  |        0|      0|  2240|  2000|
    +--------------------------------------+-----------------------------------+---------+-------+------+------+
    |Total                                 |                                   |        0|      0|  6720|  6000|
    +--------------------------------------+-----------------------------------+---------+-------+------+------+

    * Memory: 
    +---------------------------------+--------------------------------------------+---------+------+-----+------+-------------+
    |              Memory             |                   Module                   | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------+--------------------------------------------+---------+------+-----+------+-------------+
    |c_buffer_U                       |combiner_top_c_buffer                       |        2|   768|   32|     1|        24576|
    |centre_buffer_0_wgtCent_value_U  |combiner_top_centre_buffer_0_wgtCent_value  |        1|   256|   32|     1|         8192|
    |centre_buffer_1_wgtCent_value_U  |combiner_top_centre_buffer_0_wgtCent_value  |        1|   256|   32|     1|         8192|
    |centre_buffer_2_wgtCent_value_U  |combiner_top_centre_buffer_0_wgtCent_value  |        1|   256|   32|     1|         8192|
    |centre_buffer_sum_sq_U           |combiner_top_centre_buffer_0_wgtCent_value  |        1|   256|   32|     1|         8192|
    |centre_buffer_count_U            |combiner_top_centre_buffer_0_wgtCent_value  |        1|   256|   32|     1|         8192|
    |i_buffer_U                       |combiner_top_i_buffer                       |        1|    32|   32|     1|         1024|
    |p_buffer_U                       |combiner_top_p_buffer                       |        1|    48|   32|     1|         1536|
    +---------------------------------+--------------------------------------------+---------+------+-----+------+-------------+
    |Total                            |                                            |        9|  2128|  256|     8|        68096|
    +---------------------------------+--------------------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |exitcond1_reg_1116  |  0|   1|    1|          0|
    |exitcond9_reg_1097  |  0|   1|    1|          0|
    |indvar2_reg_495     |  0|   6|    6|          0|
    |indvar_reg_483      |  0|   6|    6|          0|
    |tmp_11_reg_1235     |  0|  32|   32|          0|
    |tmp_1_reg_1213      |  0|   1|    1|          0|
    +--------------------+---+----+-----+-----------+
    |Total               |  0|  47|   47|          0|
    +--------------------+---+----+-----+-----------+

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |b_1_fu_866_p2                 |     +    |      0|  0|  32|          32|           5|
    |i_1_fu_577_p2                 |     +    |      0|  0|   9|           9|           1|
    |i_2_fu_877_p2                 |     +    |      0|  0|  32|          32|           1|
    |i_3_fu_731_p2                 |     +    |      0|  0|   5|           5|           1|
    |indvar_next1_fu_1025_p2       |     +    |      0|  0|  30|          30|           1|
    |indvar_next2_fu_708_p2        |     +    |      0|  0|   6|           6|           1|
    |indvar_next_fu_660_p2         |     +    |      0|  0|   6|           6|           1|
    |p_sum1_fu_687_p2              |     +    |      0|  0|  33|          33|          33|
    |p_sum_fu_639_p2               |     +    |      0|  0|  33|          33|          33|
    |tmp_24_fu_1000_p2             |     +    |      0|  0|  32|          32|           4|
    |tmp_25_1_fu_945_p2            |     +    |      0|  0|  32|          32|           1|
    |tmp_25_2_fu_955_p2            |     +    |      0|  0|  32|          32|           2|
    |tmp_28_1_fu_783_p2            |     +    |      0|  0|   7|           7|           1|
    |tmp_28_2_fu_810_p2            |     +    |      0|  0|   7|           7|           2|
    |tmp_31_fu_833_p2              |     +    |      0|  0|  32|          32|           1|
    |tmp_32_fu_840_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp_33_fu_847_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp_43_1_fu_853_p2            |     +    |      0|  0|  32|          32|          32|
    |tmp_43_2_fu_859_p2            |     +    |      0|  0|  32|          32|          32|
    |total_distortion_2_fu_924_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_11_fu_894_p2              |     -    |      0|  0|  32|          32|          32|
    |tmp_16_fu_989_p2              |     -    |      0|  0|  32|          32|          32|
    |tmp_22_fu_768_p2              |     -    |      0|  0|   7|           7|           7|
    |tmp_6_fu_629_p2               |     -    |      0|  0|  32|          32|          32|
    |grp_fu_917_p1                 |  Select  |      0|  0|  32|           1|           1|
    |ap_sig_bdd_1186               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_1189               |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_218                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_251                |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_565                |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_702_p2           |   icmp   |      0|  0|   7|           6|           7|
    |exitcond6_fu_725_p2           |   icmp   |      0|  0|   6|           5|           6|
    |exitcond8_fu_571_p2           |   icmp   |      0|  0|  11|           9|          10|
    |exitcond9_fu_654_p2           |   icmp   |      0|  0|   6|           6|           6|
    |exitcond_fu_1020_p2           |   icmp   |      0|  0|  38|          30|          30|
    |isIter0_fu_666_p2             |   icmp   |      0|  0|   6|           6|           1|
    |isIter1_fu_714_p2             |   icmp   |      0|  0|   6|           6|           1|
    |isIter_fu_1036_p2             |   icmp   |      0|  0|  38|          30|           1|
    |tmp_13_fu_900_p2              |   icmp   |      0|  0|  40|          32|          32|
    |tmp_1_fu_872_p2               |   icmp   |      0|  0|  40|          32|          32|
    |tmp_3_fu_618_p2               |   icmp   |      0|  0|  40|          32|          32|
    |tmp_9_fu_905_p2               |   icmp   |      0|  0|  40|          32|           1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 906|         823|         516|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |b_reg_471                               |  32|          2|   32|         64|
    |c_buffer_address0                       |  10|          5|   10|         50|
    |c_buffer_d0                             |  32|          4|   32|        128|
    |centre_buffer_0_wgtCent_value_address0  |   8|          5|    8|         40|
    |centre_buffer_0_wgtCent_value_d0        |  32|          3|   32|         96|
    |centre_buffer_1_wgtCent_value_address0  |   8|          5|    8|         40|
    |centre_buffer_1_wgtCent_value_d0        |  32|          3|   32|         96|
    |centre_buffer_2_wgtCent_value_address0  |   8|          5|    8|         40|
    |centre_buffer_2_wgtCent_value_d0        |  32|          3|   32|         96|
    |centre_buffer_count_address0            |   8|          5|    8|         40|
    |centre_buffer_count_d0                  |  32|          3|   32|         96|
    |centre_buffer_sum_sq_address0           |   8|          5|    8|         40|
    |centre_buffer_sum_sq_d0                 |  32|          3|   32|         96|
    |i1_reg_507                              |   5|          2|    5|         10|
    |i5_phi_fu_534_p4                        |  32|          2|   32|         64|
    |i5_reg_530                              |  32|          2|   32|         64|
    |i_buffer_address0                       |   5|          4|    5|         20|
    |i_reg_460                               |   9|          2|    9|         18|
    |indvar1_reg_553                         |  30|          2|   30|         60|
    |indvar2_phi_fu_499_p4                   |   6|          2|    6|         12|
    |indvar2_reg_495                         |   6|          2|    6|         12|
    |indvar_phi_fu_487_p4                    |   6|          2|    6|         12|
    |indvar_reg_483                          |   6|          2|    6|         12|
    |master_portA_address                    |  32|          4|   32|        128|
    |master_portA_size                       |  32|          4|   32|        128|
    |p_buffer_address0                       |   6|          3|    6|         18|
    |p_buffer_address1                       |   6|          3|    6|         18|
    |total_distortion_1_reg_541              |  32|          2|   32|         64|
    |total_distortion_phi_fu_522_p4          |  32|          2|   32|         64|
    |total_distortion_reg_518                |  32|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 583|         93|  583|       1690|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+-----+-----------+
    |                      Name                     | FF | Bits| Const Bits|
    +-----------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                      |   5|    5|          0|
    |ap_reg_ppiten_pp1_it0                          |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1                          |   1|    1|          0|
    |ap_reg_ppiten_pp1_it2                          |   1|    1|          0|
    |ap_reg_ppiten_pp1_it3                          |   1|    1|          0|
    |ap_reg_ppiten_pp1_it4                          |   1|    1|          0|
    |ap_reg_ppiten_pp1_it5                          |   1|    1|          0|
    |ap_reg_ppiten_pp1_it6                          |   1|    1|          0|
    |ap_reg_ppiten_pp1_it7                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it0                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it1                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it2                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it3                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it4                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it5                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it6                          |   1|    1|          0|
    |ap_reg_ppiten_pp2_it7                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it0                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it1                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it10                         |   1|    1|          0|
    |ap_reg_ppiten_pp4_it11                         |   1|    1|          0|
    |ap_reg_ppiten_pp4_it12                         |   1|    1|          0|
    |ap_reg_ppiten_pp4_it2                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it3                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it4                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it5                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it6                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it7                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it8                          |   1|    1|          0|
    |ap_reg_ppiten_pp4_it9                          |   1|    1|          0|
    |ap_reg_ppiten_pp5_it0                          |   1|    1|          0|
    |ap_reg_ppiten_pp5_it1                          |   1|    1|          0|
    |ap_reg_ppiten_pp5_it2                          |   1|    1|          0|
    |ap_reg_ppstg_exitcond_reg_1315_pp5_it1         |   1|    1|          0|
    |ap_reg_ppstg_isIter_reg_1329_pp5_it1           |   1|    1|          0|
    |b_reg_471                                      |  32|   32|          0|
    |c_buffer_load_reg_1333                         |  32|   32|          0|
    |centre_buffer_0_wgtCent_value_addr_2_reg_1193  |   8|    8|          0|
    |centre_buffer_1_wgtCent_value_addr_2_reg_1198  |   8|    8|          0|
    |centre_buffer_2_wgtCent_value_addr_2_reg_1203  |   8|    8|          0|
    |centre_buffer_2_wgtCent_value_load_reg_1295    |  32|   32|          0|
    |centre_buffer_count_addr_2_reg_1183            |   8|    8|          0|
    |centre_buffer_sum_sq_addr_2_reg_1188           |   8|    8|          0|
    |centres_out_addr0data_reg                      |  32|   32|          0|
    |centres_out_addr0vld_reg                       |   0|    1|          1|
    |count_reg_1246                                 |  32|   32|          0|
    |data_points_in_addr0data_reg                   |  32|   32|          0|
    |data_points_in_addr0vld_reg                    |   0|    1|          1|
    |distortion_out1data_reg                        |  32|   32|          0|
    |distortion_out1vld_reg                         |   0|    1|          1|
    |exitcond1_reg_1116                             |   1|    1|          0|
    |exitcond6_reg_1129                             |   1|    1|          0|
    |exitcond9_reg_1097                             |   1|    1|          0|
    |exitcond_reg_1315                              |   1|    1|          0|
    |i1_reg_507                                     |   5|    5|          0|
    |i5_reg_530                                     |  32|   32|          0|
    |i_2_reg_1217                                   |  32|   32|          0|
    |i_3_reg_1133                                   |   5|    5|          0|
    |i_count_reg_1262                               |  32|   32|          0|
    |i_reg_460                                      |   9|    9|          0|
    |indvar1_reg_553                                |  30|   30|          0|
    |indvar2_reg_495                                |   6|    6|          0|
    |indvar_next2_reg_1120                          |   6|    6|          0|
    |indvar_next_reg_1101                           |   6|    6|          0|
    |indvar_reg_483                                 |   6|    6|          0|
    |isIter0_reg_1106                               |   1|    1|          0|
    |isIter1_reg_1125                               |   1|    1|          0|
    |isIter_reg_1329                                |   1|    1|          0|
    |k0data_reg                                     |  32|   32|          0|
    |k0vld_reg                                      |   0|    1|          1|
    |kernel_info_in_addr0data_reg                   |  32|   32|          0|
    |kernel_info_in_addr0vld_reg                    |   0|    1|          1|
    |master_portA_addr_1_reg_1110                   |  32|   32|          0|
    |master_portA_addr_2_reg_1300                   |  30|   32|          2|
    |master_portA_addr_reg_1091                     |  32|   32|          0|
    |n0data_reg                                     |  32|   32|          0|
    |n0vld_reg                                      |   0|    1|          1|
    |p_buffer_load_1_reg_1173                       |  32|   32|          0|
    |p_buffer_load_reg_1168                         |  32|   32|          0|
    |reg_565                                        |  32|   32|          0|
    |tmp_11_reg_1235                                |  32|   32|          0|
    |tmp_13_reg_1242                                |   1|    1|          0|
    |tmp_1_reg_1213                                 |   1|    1|          0|
    |tmp_22_reg_1148                                |   7|    7|          0|
    |tmp_25_reg_1310                                |  30|   32|          2|
    |tmp_36_reg_1138                                |   4|    4|          0|
    |tmp_38_add_i32_shr_reg_1305                    |  30|   30|          0|
    |tmp_5_cast_reg_1078                            |  30|   33|          3|
    |tmp_8_reg_1222                                 |  32|   64|         32|
    |tmp_cast_reg_1083                              |  30|   33|          3|
    |total_distortion_1_reg_541                     |  32|   32|          0|
    |total_distortion_2_reg_1284                    |  32|   32|          0|
    |total_distortion_reg_518                       |  32|   32|          0|
    +-----------------------------------------------+----+-----+-----------+
    |Total                                          |1058| 1106|         48|
    +-----------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     combiner_top    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     combiner_top    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     combiner_top    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     combiner_top    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     combiner_top    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     combiner_top    | return value |
|master_portA_req_din      | out |    1|   ap_bus   |     master_portA    |    pointer   |
|master_portA_req_full_n   |  in |    1|   ap_bus   |     master_portA    |    pointer   |
|master_portA_req_write    | out |    1|   ap_bus   |     master_portA    |    pointer   |
|master_portA_rsp_empty_n  |  in |    1|   ap_bus   |     master_portA    |    pointer   |
|master_portA_rsp_read     | out |    1|   ap_bus   |     master_portA    |    pointer   |
|master_portA_address      | out |   32|   ap_bus   |     master_portA    |    pointer   |
|master_portA_datain       |  in |   32|   ap_bus   |     master_portA    |    pointer   |
|master_portA_dataout      | out |   32|   ap_bus   |     master_portA    |    pointer   |
|master_portA_size         | out |   32|   ap_bus   |     master_portA    |    pointer   |
|data_points_in_addr       |  in |   32|   ap_none  | data_points_in_addr |    scalar    |
|kernel_info_in_addr       |  in |   32|   ap_none  | kernel_info_in_addr |    scalar    |
|centres_out_addr          |  in |   32|   ap_none  |   centres_out_addr  |    scalar    |
|distortion_out            | out |   32|   ap_none  |    distortion_out   |    pointer   |
|n                         |  in |   32|   ap_none  |          n          |    scalar    |
|k                         |  in |   32|   ap_none  |          k          |    scalar    |
+--------------------------+-----+-----+------------+---------------------+--------------+

