Metric,Value
design__instance__count,22576
design__instance__area,161222
design__instance_unmapped__count,0
synthesis__check_error__count,64
design__max_slew_violation__count__corner:nom_tt_025C_1v80,4360
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,129
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.003811383619904518
power__switching__total,0.008612072095274925
power__leakage__total,1.8593675576994428E-7
power__total,0.012423641979694366
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.15553089811827184
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5771453478489816
timing__hold__ws__corner:nom_tt_025C_1v80,1.6547601535172034
timing__setup__ws__corner:nom_tt_025C_1v80,2.2530506986689205
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,6.134138
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,5965
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,129
design__max_cap_violation__count__corner:nom_ss_100C_1v60,2623
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.3418596891220012
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8418597168775775
timing__hold__ws__corner:nom_ss_100C_1v60,0.4852209882339671
timing__setup__ws__corner:nom_ss_100C_1v60,-0.09636558490602906
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2.4399940536453117
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.09636558490602906
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,57
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,4.434731
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,2433
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,129
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.18544952209893442
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.484082454490014
timing__hold__ws__corner:nom_ff_n40C_1v95,2.139791959742424
timing__setup__ws__corner:nom_ff_n40C_1v95,3.15839230375614
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,6.805504
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,6097
design__max_fanout_violation__count,129
design__max_cap_violation__count,2900
clock__skew__worst_hold,0.3601637146020644
clock__skew__worst_setup,0.477721764557439
timing__hold__ws,0.34687587117815427
timing__setup__ws,-0.3565778884201404
timing__hold__tns,0.0
timing__setup__tns,-31.951842964721884
timing__hold__wns,0
timing__setup__wns,-0.3565778884201404
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,185
timing__setup_r2r__ws,4.302386
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 414.0 552.16
design__core__bbox,2.76 2.72 411.24 549.44
design__io,119
design__die__area,228594
design__core__area,223324
design__instance__count__stdcell,22576
design__instance__area__stdcell,161222
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.72192
design__instance__utilization__stdcell,0.72192
design__instance__count__class:antenna_cell,1635
design__instance__count__class:buffer,845
design__instance__count__class:inverter,1024
design__instance__count__class:clock_gate_cell,512
design__instance__count__class:sequential_cell,4352
design__instance__count__class:multi_input_combinational_cell,5385
flow__warnings__count,0
flow__errors__count,0
dffram__suggested__core_width,408.48
dffram__suggested__core_height,546.72
dffram__logic__density,0.639086
design__instance__count__class:fill_cell,4732
design__instance__count__class:tap_cell,8823
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
antenna__violating__nets,19
antenna__violating__pins,24
route__net,8331
route__net__special,2
route__drc_errors__iter:1,8508
route__wirelength__iter:1,507747
route__drc_errors__iter:2,4732
route__wirelength__iter:2,505529
route__drc_errors__iter:3,4295
route__wirelength__iter:3,504991
route__drc_errors__iter:4,68
route__wirelength__iter:4,504950
route__drc_errors__iter:5,2
route__wirelength__iter:5,504921
route__drc_errors__iter:6,0
route__wirelength__iter:6,504921
route__drc_errors,0
route__wirelength,504921
route__vias,64987
route__vias__singlecut,64987
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,1016.44
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,3992
design__max_fanout_violation__count__corner:min_tt_025C_1v80,129
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.12832743564342255
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5642096949340188
timing__hold__ws__corner:min_tt_025C_1v80,1.7430637426796054
timing__setup__ws__corner:min_tt_025C_1v80,2.384839060400464
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,6.206654
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,5746
design__max_fanout_violation__count__corner:min_ss_100C_1v60,129
design__max_cap_violation__count__corner:min_ss_100C_1v60,2317
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.3257170458874063
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8257170736429826
timing__hold__ws__corner:min_ss_100C_1v60,0.6584515341561789
timing__setup__ws__corner:min_ss_100C_1v60,0.15874235708570444
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,4.578471
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,1794
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,129
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.16591431476089294
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.477721764557439
timing__hold__ws__corner:min_ff_n40C_1v95,2.197721622448888
timing__setup__ws__corner:min_ff_n40C_1v95,3.240844573324071
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,6.848716
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,4671
design__max_fanout_violation__count__corner:max_tt_025C_1v80,129
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.1918306401357403
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.589750487360166
timing__hold__ws__corner:max_tt_025C_1v80,1.5864874307762047
timing__setup__ws__corner:max_tt_025C_1v80,2.123441482751741
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,6.068827
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,6097
design__max_fanout_violation__count__corner:max_ss_100C_1v60,129
design__max_cap_violation__count__corner:max_ss_100C_1v60,2900
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.3601637146020644
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.8601637423576408
timing__hold__ws__corner:max_ss_100C_1v60,0.34687587117815427
timing__setup__ws__corner:max_ss_100C_1v60,-0.3565778884201404
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-31.951842964721884
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.3565778884201404
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,128
timing__setup_r2r__ws__corner:max_ss_100C_1v60,4.302386
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,2662
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,129
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.21484889475629437
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.4897438149195993
timing__hold__ws__corner:max_ff_n40C_1v95,2.0964777174346874
timing__setup__ws__corner:max_ff_n40C_1v95,3.079886655107764
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.770426
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79945
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000545397
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000556506
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000113279
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000556506
design_powergrid__voltage__worst,0.000556506
design_powergrid__voltage__worst__net:VPWR,1.79945
design_powergrid__drop__worst,0.000556506
design_powergrid__drop__worst__net:VPWR,0.000545397
design_powergrid__voltage__worst__net:VGND,0.000556506
design_powergrid__drop__worst__net:VGND,0.000556506
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00011600000000000000068001160258290838100947439670562744140625
ir__drop__worst,0.000545000000000000020018708912772353869513608515262603759765625
design__xor_difference__count,0
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
