// Seed: 1228432133
module module_0;
  assign id_1 = id_1[1 : 1];
  logic [7:0] id_4 = id_1;
  always id_3 <= -1;
endmodule
module module_1 (
    output uwire id_0,
    id_6,
    input supply0 id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4
);
  xnor primCall (id_0, id_1, id_2, id_3, id_4, id_6);
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input supply1 id_0,
    input tri id_1
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    input  wand  id_0,
    output logic id_1,
    input  logic id_2,
    input  wor   id_3,
    input  wire  id_4
);
  supply0 id_6;
  module_0 modCall_1 ();
  initial
    if (id_2) id_1 <= id_2;
    else if (id_4 & -1 < id_6) id_1 <= -1'b0;
endmodule
