Classic Timing Analyzer report for CPU_DSC
Mon Jan 01 17:12:58 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                               ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.786 ns    ; IR[0]       ; ALU_L$latch ; --         ; IR[7]    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.720 ns    ; ALU_L$latch ; ALU_L       ; IR[6]      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 18.278 ns   ; MOVC        ; JSQ_INC     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.761 ns   ; IR[0]       ; ALU_L$latch ; --         ; IR[6]    ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+-------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IR[7]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; IR[4]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; IR[6]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; IR[5]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+-------+-------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To          ; To Clock ;
+-------+--------------+------------+-------+-------------+----------+
; N/A   ; None         ; 7.786 ns   ; IR[0] ; ALU_L$latch ; IR[7]    ;
; N/A   ; None         ; 7.325 ns   ; IR[0] ; ALU_L$latch ; IR[5]    ;
; N/A   ; None         ; 7.063 ns   ; IR[0] ; ALU_L$latch ; IR[4]    ;
; N/A   ; None         ; 6.614 ns   ; IR[0] ; ALU_L$latch ; IR[6]    ;
+-------+--------------+------------+-------+-------------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+-------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To    ; From Clock ;
+-------+--------------+------------+-------------+-------+------------+
; N/A   ; None         ; 8.720 ns   ; ALU_L$latch ; ALU_L ; IR[6]      ;
; N/A   ; None         ; 8.271 ns   ; ALU_L$latch ; ALU_L ; IR[4]      ;
; N/A   ; None         ; 8.009 ns   ; ALU_L$latch ; ALU_L ; IR[5]      ;
; N/A   ; None         ; 7.548 ns   ; ALU_L$latch ; ALU_L ; IR[7]      ;
+-------+--------------+------------+-------------+-------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+-------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To            ;
+-------+-------------------+-----------------+-------+---------------+
; N/A   ; None              ; 18.278 ns       ; MOVC  ; JSQ_INC       ;
; N/A   ; None              ; 18.033 ns       ; MOVB  ; JSQ_INC       ;
; N/A   ; None              ; 17.784 ns       ; MOVA  ; JSQ_INC       ;
; N/A   ; None              ; 17.767 ns       ; MOVC  ; PC_LOD        ;
; N/A   ; None              ; 17.522 ns       ; MOVB  ; PC_LOD        ;
; N/A   ; None              ; 17.456 ns       ; NOT0  ; JSQ_INC       ;
; N/A   ; None              ; 17.448 ns       ; MOVC  ; JSQ_CLR       ;
; N/A   ; None              ; 17.448 ns       ; MOVC  ; REGFILE_WE    ;
; N/A   ; None              ; 17.273 ns       ; MOVA  ; PC_LOD        ;
; N/A   ; None              ; 17.203 ns       ; MOVB  ; JSQ_CLR       ;
; N/A   ; None              ; 17.203 ns       ; MOVB  ; REGFILE_WE    ;
; N/A   ; None              ; 16.954 ns       ; MOVA  ; JSQ_CLR       ;
; N/A   ; None              ; 16.954 ns       ; MOVA  ; REGFILE_WE    ;
; N/A   ; None              ; 16.945 ns       ; NOT0  ; PC_LOD        ;
; N/A   ; None              ; 16.626 ns       ; NOT0  ; JSQ_CLR       ;
; N/A   ; None              ; 16.626 ns       ; NOT0  ; REGFILE_WE    ;
; N/A   ; None              ; 16.421 ns       ; SHR   ; JSQ_INC       ;
; N/A   ; None              ; 16.229 ns       ; NOT0  ; STORAGE_A     ;
; N/A   ; None              ; 16.201 ns       ; SHL   ; JSQ_INC       ;
; N/A   ; None              ; 15.910 ns       ; SHR   ; PC_LOD        ;
; N/A   ; None              ; 15.690 ns       ; SHL   ; PC_LOD        ;
; N/A   ; None              ; 15.591 ns       ; SHR   ; JSQ_CLR       ;
; N/A   ; None              ; 15.591 ns       ; SHR   ; REGFILE_WE    ;
; N/A   ; None              ; 15.435 ns       ; ALU   ; STORAGE_A     ;
; N/A   ; None              ; 15.371 ns       ; SHL   ; JSQ_CLR       ;
; N/A   ; None              ; 15.371 ns       ; SHL   ; REGFILE_WE    ;
; N/A   ; None              ; 15.332 ns       ; ALU   ; JSQ_INC       ;
; N/A   ; None              ; 15.194 ns       ; SHR   ; STORAGE_A     ;
; N/A   ; None              ; 14.970 ns       ; SHL   ; STORAGE_A     ;
; N/A   ; None              ; 14.821 ns       ; ALU   ; PC_LOD        ;
; N/A   ; None              ; 14.522 ns       ; MOVB  ; STORAGE_A     ;
; N/A   ; None              ; 14.502 ns       ; ALU   ; JSQ_CLR       ;
; N/A   ; None              ; 14.502 ns       ; ALU   ; REGFILE_WE    ;
; N/A   ; None              ; 14.397 ns       ; NOT0  ; REGFILE_RAA1  ;
; N/A   ; None              ; 13.963 ns       ; MOVA  ; STORAGE_A     ;
; N/A   ; None              ; 13.806 ns       ; IR[0] ; REGFILE_RAA0  ;
; N/A   ; None              ; 13.603 ns       ; ALU   ; REGFILE_RAA1  ;
; N/A   ; None              ; 13.508 ns       ; MOVC  ; STORAGE_A     ;
; N/A   ; None              ; 13.362 ns       ; SHR   ; REGFILE_RAA1  ;
; N/A   ; None              ; 13.138 ns       ; SHL   ; REGFILE_RAA1  ;
; N/A   ; None              ; 13.097 ns       ; NOT0  ; REGFILE_RAA0  ;
; N/A   ; None              ; 12.968 ns       ; Y[2]  ; STORAGE_A     ;
; N/A   ; None              ; 12.546 ns       ; IR[3] ; REGFILE_RAA1  ;
; N/A   ; None              ; 12.303 ns       ; ALU   ; REGFILE_RAA0  ;
; N/A   ; None              ; 12.064 ns       ; Y[4]  ; JSQ_INC       ;
; N/A   ; None              ; 12.062 ns       ; SHR   ; REGFILE_RAA0  ;
; N/A   ; None              ; 11.838 ns       ; SHL   ; REGFILE_RAA0  ;
; N/A   ; None              ; 11.836 ns       ; ALU   ; STORAGE_B     ;
; N/A   ; None              ; 11.736 ns       ; Y[2]  ; REGFILE_RAA1  ;
; N/A   ; None              ; 11.703 ns       ; Y[3]  ; JSQ_INC       ;
; N/A   ; None              ; 11.553 ns       ; Y[4]  ; PC_LOD        ;
; N/A   ; None              ; 11.346 ns       ; IR[2] ; REGFILE_RAA0  ;
; N/A   ; None              ; 11.234 ns       ; Y[4]  ; JSQ_CLR       ;
; N/A   ; None              ; 11.234 ns       ; Y[4]  ; REGFILE_WE    ;
; N/A   ; None              ; 11.192 ns       ; Y[3]  ; PC_LOD        ;
; N/A   ; None              ; 10.886 ns       ; Y[2]  ; REGFILE_RAA0  ;
; N/A   ; None              ; 10.873 ns       ; Y[3]  ; JSQ_CLR       ;
; N/A   ; None              ; 10.873 ns       ; Y[3]  ; REGFILE_WE    ;
; N/A   ; None              ; 10.841 ns       ; IR[1] ; REGFILE_RAA1  ;
; N/A   ; None              ; 9.385 ns        ; IR[3] ; REGFILE_RWBA1 ;
; N/A   ; None              ; 9.004 ns        ; IR[5] ; S[1]          ;
; N/A   ; None              ; 8.949 ns        ; IR[6] ; S[2]          ;
; N/A   ; None              ; 8.888 ns        ; IR[7] ; S[3]          ;
; N/A   ; None              ; 8.793 ns        ; IR[2] ; REGFILE_RWBA0 ;
; N/A   ; None              ; 8.790 ns        ; IR[4] ; S[0]          ;
; N/A   ; None              ; 8.783 ns        ; Y[0]  ; MAR_LOD       ;
; N/A   ; None              ; 7.990 ns        ; Y[3]  ; STORAGE_B     ;
+-------+-------------------+-----------------+-------+---------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+-------+-------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To          ; To Clock ;
+---------------+-------------+-----------+-------+-------------+----------+
; N/A           ; None        ; -5.761 ns ; IR[0] ; ALU_L$latch ; IR[6]    ;
; N/A           ; None        ; -6.210 ns ; IR[0] ; ALU_L$latch ; IR[4]    ;
; N/A           ; None        ; -6.472 ns ; IR[0] ; ALU_L$latch ; IR[5]    ;
; N/A           ; None        ; -6.933 ns ; IR[0] ; ALU_L$latch ; IR[7]    ;
+---------------+-------------+-----------+-------+-------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jan 01 17:12:58 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_DSC -c CPU_DSC --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ALU_M$latch" is a latch
    Warning: Node "ALU_L$latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IR[7]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "IR[4]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "IR[6]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
    Info: Assuming node "IR[5]" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Equal1~0" as buffer
Info: tsu for register "ALU_L$latch" (data pin = "IR[0]", clock pin = "IR[7]") is 7.786 ns
    Info: + Longest pin to register delay is 9.611 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_43; Fanout = 2; PIN Node = 'IR[0]'
        Info: 2: + IC(7.700 ns) + CELL(0.442 ns) = 9.611 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L$latch'
        Info: Total cell delay = 1.911 ns ( 19.88 % )
        Info: Total interconnect delay = 7.700 ns ( 80.12 % )
    Info: + Micro setup delay of destination is 0.853 ns
    Info: - Shortest clock path from clock "IR[7]" to destination register is 2.678 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_138; Fanout = 3; CLK Node = 'IR[7]'
        Info: 2: + IC(0.799 ns) + CELL(0.114 ns) = 2.382 ns; Loc. = LC_X34_Y7_N1; Fanout = 2; COMB Node = 'Equal1~0'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 2.678 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L$latch'
        Info: Total cell delay = 1.697 ns ( 63.37 % )
        Info: Total interconnect delay = 0.981 ns ( 36.63 % )
Info: tco from clock "IR[6]" to destination pin "ALU_L" through register "ALU_L$latch" is 8.720 ns
    Info: + Longest clock path from clock "IR[6]" to source register is 3.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 3; CLK Node = 'IR[6]'
        Info: 2: + IC(1.643 ns) + CELL(0.442 ns) = 3.554 ns; Loc. = LC_X34_Y7_N1; Fanout = 2; COMB Node = 'Equal1~0'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.850 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L$latch'
        Info: Total cell delay = 2.025 ns ( 52.60 % )
        Info: Total interconnect delay = 1.825 ns ( 47.40 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 4.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L$latch'
        Info: 2: + IC(2.762 ns) + CELL(2.108 ns) = 4.870 ns; Loc. = PIN_184; Fanout = 0; PIN Node = 'ALU_L'
        Info: Total cell delay = 2.108 ns ( 43.29 % )
        Info: Total interconnect delay = 2.762 ns ( 56.71 % )
Info: Longest tpd from source pin "MOVC" to destination pin "JSQ_INC" is 18.278 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_118; Fanout = 2; PIN Node = 'MOVC'
    Info: 2: + IC(5.448 ns) + CELL(0.442 ns) = 7.365 ns; Loc. = LC_X34_Y6_N2; Fanout = 1; COMB Node = 'REGFILE_WE~6'
    Info: 3: + IC(1.178 ns) + CELL(0.442 ns) = 8.985 ns; Loc. = LC_X34_Y7_N9; Fanout = 1; COMB Node = 'REGFILE_WE~7'
    Info: 4: + IC(0.432 ns) + CELL(0.590 ns) = 10.007 ns; Loc. = LC_X34_Y7_N4; Fanout = 4; COMB Node = 'REGFILE_WE~8'
    Info: 5: + IC(6.147 ns) + CELL(2.124 ns) = 18.278 ns; Loc. = PIN_38; Fanout = 0; PIN Node = 'JSQ_INC'
    Info: Total cell delay = 5.073 ns ( 27.75 % )
    Info: Total interconnect delay = 13.205 ns ( 72.25 % )
Info: th for register "ALU_L$latch" (data pin = "IR[0]", clock pin = "IR[6]") is -5.761 ns
    Info: + Longest clock path from clock "IR[6]" to destination register is 3.850 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_128; Fanout = 3; CLK Node = 'IR[6]'
        Info: 2: + IC(1.643 ns) + CELL(0.442 ns) = 3.554 ns; Loc. = LC_X34_Y7_N1; Fanout = 2; COMB Node = 'Equal1~0'
        Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.850 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L$latch'
        Info: Total cell delay = 2.025 ns ( 52.60 % )
        Info: Total interconnect delay = 1.825 ns ( 47.40 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 9.611 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_43; Fanout = 2; PIN Node = 'IR[0]'
        Info: 2: + IC(7.700 ns) + CELL(0.442 ns) = 9.611 ns; Loc. = LC_X34_Y7_N2; Fanout = 1; REG Node = 'ALU_L$latch'
        Info: Total cell delay = 1.911 ns ( 19.88 % )
        Info: Total interconnect delay = 7.700 ns ( 80.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Mon Jan 01 17:12:58 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


