m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sek529/Github/POP_timing_FPGA/toplevel_testbench
vclocks
Z1 !s110 1689590955
!i10b 1
!s100 CO6@cW8M^zi5NF3AzC8]S0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I4aUo?RkK4Dcf5RFWo?BXk0
R0
w1688395806
8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/clocks.v
!i122 6
L0 13 33
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1689590954.000000
!s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/clocks.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 !s92 +incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source -work work -O0
Z8 tCvgOpt 0
vcomparator
Z9 !s110 1689590954
!i10b 1
!s100 O6l<434<j5RzBBYLDKXTE0
R2
IjmU50BBTnzG>zEJ9n>8c11
R0
Z10 w1665748953
8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v
!i122 2
L0 1 21
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/compare_n.v|
!s101 -O0
!i113 1
R6
R7
R8
vcount_n
R9
!i10b 1
!s100 ha18IT1POJWJWE]]bVSB>1
R2
I2L_6AU<aDJC9O?didRZi^3
R0
w1689589808
8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/count_n.v
!i122 3
L0 2 25
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/count_n.v|
!s101 -O0
!i113 1
R6
R7
R8
vcountupdownpreload
Z11 !s110 1689590953
!i10b 1
!s100 KH[RL828=8`a0?HCdNac72
R2
Igc7Gm@d9:8VA_BmD:`2a53
R0
R10
Z12 8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
Z13 FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/extensions.v
!i122 1
L0 2 36
R3
R4
r1
!s85 0
31
Z14 !s108 1689590953.000000
Z15 !s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
Z16 !s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/extensions.v|
!s101 -O0
!i113 1
R6
R7
R8
vd_flip_flop
R11
!i10b 1
!s100 ?QI8X4mZL<C[6NLGFGT>30
R2
ID:0GHf90]6iB`zz2BNPSS0
R0
R10
R12
R13
!i122 1
L0 60 13
R3
R4
r1
!s85 0
31
R14
R15
R16
!s101 -O0
!i113 1
R6
R7
R8
vDIV4PLL
R9
!i10b 1
!s100 @LfGV^emeSGd[`7AD@7j33
R2
IY`ic2CLRNL9GJEoG[`:6S3
R0
R10
8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v
FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v
!i122 5
L0 8 87
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v|
!s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/DIV4PLL.v|
!s101 -O0
!i113 1
R6
R7
R8
n@d@i@v4@p@l@l
vn_state_machine
R11
!i10b 1
!s100 UWVIY8E3T_>?DN^WieLNA0
R2
Ie;o>8LTgm]U_dTWj@W];H0
R0
Z17 w1689588961
Z18 8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
Z19 FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v
!i122 0
L0 31 16
R3
R4
r1
!s85 0
31
R14
Z20 !s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
Z21 !s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/wrapper.v|
!s101 -O0
!i113 1
R6
R7
R8
vPOPtimers
R9
!i10b 1
!s100 F[2NH3=IVM8AMi9Y5PRUS2
R2
IW]PL>DR]f;1MRg:mdb0;N3
R0
w1689590408
8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v
!i122 4
L0 1 79
R3
R4
r1
!s85 0
31
R5
!s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/POPtimers.v|
!s101 -O0
!i113 1
R6
R7
R8
n@p@o@ptimers
vsingle_period_pulse
R11
!i10b 1
!s100 gjn`@J>?igWfXN9:]R^^f3
R2
I>lPNnE2?UCWV55g[T5UTH3
R0
R10
R12
R13
!i122 1
L0 40 18
R3
R4
r1
!s85 0
31
R14
R15
R16
!s101 -O0
!i113 1
R6
R7
R8
vslow_clock_pulse
R11
!i10b 1
!s100 ShT5ZjR8AzbdNl<b>[ma21
R2
I;^ZGQJVKbh8dm?`Z`MLV[2
R0
R17
R18
R19
!i122 0
L0 4 25
R3
R4
r1
!s85 0
31
R14
R20
R21
!s101 -O0
!i113 1
R6
R7
R8
vtop_testbench
R1
!i10b 1
!s100 Vl3O>bH2CV^5IhAM=Ce:g1
R2
ID9jI;dCOMFg:]ZQdlKnTd1
R0
w1689590925
8C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v
FC:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v
!i122 7
L0 5 182
R3
R4
r1
!s85 0
31
!s108 1689590955.000000
!s107 C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v|
!s90 -reportprogress|300|+incdir+C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source|-work|work|C:/Users/sek529/Github/POP_timing_FPGA/POP_timers_AX2/source/top_testbench.v|
!s101 -O0
!i113 1
R6
R7
R8
