Q8: Identify the correct statement: (2 marks)
A. System-on-chip packaging makes the fabrication process less complicated.
B. System-in-package is achievable by etching vertical vias through the thickness
of each wafer.
C. Flip-chip bonding is suitable for dual-in-line packages.
D. None of the above statements is correct.


ç­”æ¡ˆï¼šB

è§£æï¼š
å¥½çš„ï¼Œè¿™æ˜¯ä¸€ä¸ªå…³äºé›†æˆç”µè·¯å°è£…æŠ€æœ¯çš„é€‰æ‹©é¢˜ã€‚

ç­”æ¡ˆæ˜¯ **B**ã€‚

## ğŸ’¡ ä¸­æ–‡è§£æ

è®©æˆ‘ä»¬é€ä¸€åˆ†ææ¯ä¸ªé€‰é¡¹ï¼Œå¹¶è§£é‡Šä¸ºä»€ä¹ˆé€‰é¡¹ B æ˜¯æ­£ç¡®çš„ï¼Œè€Œå…¶ä»–é€‰é¡¹æ˜¯é”™è¯¯çš„ã€‚

### A. System-on-chip packaging makes the fabrication process less complicated. (ç³»ç»Ÿçº§èŠ¯ç‰‡å°è£…ä½¿åˆ¶é€ è¿‡ç¨‹ä¸é‚£ä¹ˆå¤æ‚ã€‚)

* **é”™è¯¯**ï¼š**ç³»ç»Ÿçº§èŠ¯ç‰‡ (SoC)** æ˜¯å°†æ‰€æœ‰å¿…éœ€çš„ç”µå­ç»„ä»¶ï¼Œä¾‹å¦‚ä¸­å¤®å¤„ç†å™¨ (CPU)ã€å›¾å½¢å¤„ç†å™¨ (GPU)ã€å†…å­˜ã€è¾“å…¥/è¾“å‡º (I/O) æ¥å£ç­‰ï¼Œ**é›†æˆåœ¨å•ä¸ªåŠå¯¼ä½“èŠ¯ç‰‡ï¼ˆdieï¼‰ä¸Š**ã€‚
* è¿™ç§é›†æˆéœ€è¦æå…¶å…ˆè¿›å’Œç²¾ç»†çš„åŠå¯¼ä½“åˆ¶é€ å·¥è‰ºï¼ˆå¦‚ FinFET æˆ–æ›´å…ˆè¿›çš„èŠ‚ç‚¹ï¼‰ï¼Œå¹¶ä¸”å¿…é¡»åœ¨åŒä¸€ä¸ªèŠ¯ç‰‡ä¸Šæ•´åˆä¸åŒæ€§è´¨çš„ç”µè·¯ï¼ˆå¦‚æ•°å­—ã€æ¨¡æ‹Ÿã€å°„é¢‘ï¼‰ã€‚
* å› æ­¤ï¼ŒSoC çš„**åˆ¶é€ è¿‡ç¨‹æå…¶å¤æ‚ä¸”æˆæœ¬é«˜æ˜‚**ï¼Œè€Œä¸æ˜¯æ›´ç®€å•ã€‚

### B. System-in-package is achievable by etching vertical vias through the thickness of each wafer. (ç³»ç»Ÿçº§å°è£…å¯é€šè¿‡åœ¨æ¯ä¸ªæ™¶åœ†çš„åšåº¦ä¸Šèš€åˆ»å‚ç›´è¿‡å­”æ¥å®ç°ã€‚)

* **æ­£ç¡®**ï¼š**ç³»ç»Ÿçº§å°è£… (SiP)** æ˜¯å°†å¤šä¸ªå•ç‹¬åˆ¶é€ çš„èŠ¯ç‰‡ï¼ˆå¦‚ä¸€ä¸ª CPU èŠ¯ç‰‡ã€ä¸€ä¸ªå†…å­˜èŠ¯ç‰‡ã€ä¸€ä¸ªä¼ æ„Ÿå™¨èŠ¯ç‰‡ç­‰ï¼‰å †å æˆ–å¹¶æ’æ”¾ç½®åœ¨åŒä¸€ä¸ªå°è£…åŸºæ¿ä¸­ã€‚
* å®ç°**é«˜å¯†åº¦å †å **ï¼ˆä¾‹å¦‚ 3D SiP æˆ– 3D é›†æˆç”µè·¯ï¼‰çš„å…³é”®æŠ€æœ¯ä¹‹ä¸€æ˜¯ä½¿ç”¨ **ç¡…é€šå­” (Through-Silicon Via, TSV)**ã€‚
* TSV æ˜¯é€šè¿‡åœ¨ç¡…æ™¶åœ†ï¼ˆwaferï¼‰çš„åšåº¦ä¸Š**å‚ç›´èš€åˆ»å‡ºå°å­”**ï¼Œç„¶åç”¨å¯¼ç”µææ–™ï¼ˆå¦‚é“œï¼‰å¡«å……ï¼Œä»è€Œåˆ›å»ºå‡ºèŠ¯ç‰‡å±‚ä¹‹é—´æœ€çŸ­ã€æœ€å¿«çš„ç”µæ°”è¿æ¥è·¯å¾„ã€‚
* å› æ­¤ï¼Œåœ¨æ™¶åœ†ä¸Šèš€åˆ»å‚ç›´è¿‡å­”ï¼ˆTSVï¼‰æ˜¯å®ç°é«˜æ€§èƒ½ã€é«˜å¯†åº¦çš„ SiP å’Œ 3D å°è£…çš„å…³é”®æŠ€æœ¯ã€‚



### C. Flip-chip bonding is suitable for dual-in-line packages. (å€’è£…èŠ¯ç‰‡é”®åˆé€‚ç”¨äºåŒåˆ—ç›´æ’å¼å°è£…ã€‚)

* **é”™è¯¯**ï¼š
    * **åŒåˆ—ç›´æ’å¼å°è£… (Dual In-line Package, DIP)** æ˜¯ä¸€ç§**å¼•è„šç©¿å­”æ’è£…**æŠ€æœ¯ï¼ˆthrough-hole technologyï¼‰ï¼Œå…¶èŠ¯ç‰‡é€šå¸¸é‡‡ç”¨ä¼ ç»Ÿçš„**å¼•çº¿é”®åˆ (Wire Bonding)** æ–¹å¼è¿æ¥åˆ°å°è£…åŸºæ¿ä¸Šçš„å¼•è„šã€‚
    * **å€’è£…èŠ¯ç‰‡é”®åˆ (Flip-Chip Bonding)** æ˜¯ä¸€ç§**è¡¨é¢è´´è£…æŠ€æœ¯**ï¼Œå®ƒä½¿ç”¨èŠ¯ç‰‡è¡¨é¢çš„**ç„Šçƒ (solder bumps)** ç›´æ¥è¿æ¥åˆ°åŸºæ¿ä¸Šçš„ç„Šç›˜ï¼Œè€Œä¸æ˜¯ä¾§é¢çš„å¼•çº¿ã€‚è¿™ç§æ–¹å¼ç”¨äºçƒæ …é˜µåˆ— (BGA)ã€èŠ¯ç‰‡çº§å°è£… (CSP) ç­‰**é«˜å¯†åº¦ã€é«˜æ€§èƒ½**çš„å°è£…ç±»å‹ã€‚
    * å› æ­¤ï¼Œå€’è£…èŠ¯ç‰‡ä¸»è¦ç”¨äº BGA/CSPï¼Œ**ä¸é€‚ç”¨äº**ä¼ ç»Ÿçš„ DIP å°è£…ã€‚

---

**æ€»ç»“ï¼š** é€‰é¡¹ B å‡†ç¡®æè¿°äº†åœ¨å…ˆè¿›çš„ç³»ç»Ÿçº§å°è£… (SiP) ä¸­ï¼Œå®ç°å¤šèŠ¯ç‰‡å‚ç›´äº’è”çš„æ ¸å¿ƒæŠ€æœ¯â€”â€”ç¡…é€šå­” (TSV)ï¼Œå®ƒæ˜¯é€šè¿‡åœ¨æ™¶åœ†åšåº¦ä¸Šèš€åˆ»å‚ç›´è¿‡å­”æ¥åˆ›å»ºçš„ã€‚

---

çŸ¥è¯†ç‚¹ï¼š
â€¢ What is the benefit of SoC?
â€¢ What is the bonding method in MCM?
â€¢ What is the method for electrically
connecting stacked chips?

å›ç­”ï¼š

å¥½çš„ï¼Œæ ¹æ®æ‚¨æä¾›çš„çŸ¥è¯†ç‚¹ï¼Œä»¥ä¸‹æ˜¯ç”¨ä¸­æ–‡å’Œè‹±æ–‡å›ç­”å¯¹åº”é—®é¢˜çš„æ€»ç»“ï¼š

## ğŸ’¡ çŸ¥è¯†ç‚¹æ€»ç»“ (Key Concepts Summary)

### 1. What is the benefit of SoC? (SoC çš„å¥½å¤„æ˜¯ä»€ä¹ˆï¼Ÿ)

| ä¸­æ–‡ (Chinese) | è‹±æ–‡ (English) |
| :--- | :--- |
| **é«˜é›†æˆåº¦ï¼š** å°†æ•´ä¸ªç”µå­ç³»ç»Ÿé›†æˆåˆ°ä¸€ä¸ªèŠ¯ç‰‡ä¸Šã€‚ | **High Integration:** Integrates the entire electronic system onto a single chip. |
| **æ€§èƒ½æå‡ï¼š** èŠ¯ç‰‡å†…éƒ¨ä¿¡å·ä¼ è¾“è·ç¦»æçŸ­ï¼Œå¸¦æ¥æ›´é«˜çš„é€Ÿåº¦å’Œæ›´ä½çš„åŠŸè€—ã€‚ | **Performance Enhancement:** Extremely short signal paths within the chip lead to higher speeds and lower power consumption. |
| **å°ºå¯¸å‡å°ï¼š** å¤§å¹…ç¼©å°äº†æ•´ä¸ªç³»ç»Ÿçš„ç‰©ç†å°ºå¯¸å’Œé‡é‡ã€‚ | **Size Reduction:** Significantly reduces the physical size and weight of the entire system. |
| **æˆæœ¬é™ä½ï¼š** å°¤å…¶æ˜¯åœ¨å¤§æ‰¹é‡ç”Ÿäº§æ—¶ï¼Œå•ä½ç³»ç»Ÿæˆæœ¬æ›´ä½ã€‚ | **Lower Cost:** Especially when manufactured in high volume, the unit system cost is lower. |



### 2. What is the bonding method in MCM? (å¤šèŠ¯ç‰‡æ¨¡ç»„ (MCM) ä¸­çš„é”®åˆæ–¹æ³•æ˜¯ä»€ä¹ˆï¼Ÿ)

å¤šèŠ¯ç‰‡æ¨¡ç»„ï¼ˆMulti-Chip Module, MCMï¼‰æ˜¯å°†å¤šä¸ªé›†æˆç”µè·¯è£¸ç‰‡ï¼ˆdieï¼‰å°è£…åœ¨åŒä¸€ä¸ªåŸºæ¿ä¸Šã€‚å®ƒå¸¸ç”¨çš„é”®åˆæ–¹æ³•åŒ…æ‹¬ï¼š

| ä¸­æ–‡ (Chinese) | è‹±æ–‡ (English) |
| :--- | :--- |
| **å¼•çº¿é”®åˆ (Wire Bonding)ï¼š** æœ€å¸¸è§çš„æ–¹æ³•ï¼Œä½¿ç”¨ç»†é‡‘å±çº¿è¿æ¥èŠ¯ç‰‡ä¸Šçš„ç„Šç›˜åˆ°å°è£…åŸºæ¿ã€‚ | **Wire Bonding:** The most common method, using fine metal wires to connect the chip pads to the package substrate. |
| **å€’è£…èŠ¯ç‰‡é”®åˆ (Flip-Chip Bonding)ï¼š** ä½¿ç”¨èŠ¯ç‰‡è¡¨é¢çš„ç„Šçƒæˆ–é‡‘å±å‡¸ç‚¹ç›´æ¥è¿æ¥åˆ°åŸºæ¿ã€‚æä¾›äº†æ›´å¥½çš„ç”µæ€§èƒ½å’Œæ›´é«˜çš„å¯†åº¦ã€‚ | **Flip-Chip Bonding:** Uses solder bumps or metallic bumps on the chip surface to connect directly to the substrate. Provides better electrical performance and higher density. |
| **å¸¦è½½è‡ªåŠ¨é”®åˆ (Tape-Automated Bonding, TAB)ï¼š** å°†èŠ¯ç‰‡è¿æ¥åˆ°æŸ”æ€§èšé…°äºšèƒºè–„è†œä¸Šçš„å¯¼ä½“ã€‚ | **Tape-Automated Bonding (TAB):** Connecting the chip to conductors on a flexible polyimide film. |



### 3. What is the method for electrically connecting stacked chips? (ç”µè¿æ¥å †å èŠ¯ç‰‡çš„æ–¹æ³•æ˜¯ä»€ä¹ˆï¼Ÿ)

ç”µè¿æ¥å‚ç›´å †å çš„èŠ¯ç‰‡ï¼ˆå¦‚åœ¨ 3D é›†æˆç”µè·¯æˆ–é«˜å¯†åº¦ SiP ä¸­ï¼‰ä¸»è¦ä½¿ç”¨ä»¥ä¸‹æ–¹æ³•ï¼š

| ä¸­æ–‡ (Chinese) | è‹±æ–‡ (English) |
| :--- | :--- |
| **ç¡…é€šå­” (Through-Silicon Via, TSV)ï¼š** æœ€å…ˆè¿›çš„æ–¹æ³•ã€‚åœ¨ç¡…èŠ¯ç‰‡ï¼ˆæˆ–æ™¶åœ†ï¼‰çš„åšåº¦ä¸Šå‚ç›´èš€åˆ»å¹¶å¡«å……å¯¼ç”µææ–™ï¼Œç›´æ¥è¿æ¥ä¸Šä¸‹èŠ¯ç‰‡ï¼Œå®ç°æœ€çŸ­çš„äº’è¿è·¯å¾„ã€‚ | **Through-Silicon Via (TSV):** The most advanced method. Vertical holes are etched through the thickness of the silicon chip (or wafer) and filled with conductive material to directly connect the chips above and below, achieving the shortest interconnect path. |
| **å¾®å‡¸ç‚¹é”®åˆ (Micro-Bumping / Micro-Solder Bumps)ï¼š** ç”¨äºè¿æ¥èŠ¯ç‰‡å †å å±‚ä¹‹é—´ TSV æˆ–é‡å¸ƒçº¿å±‚ (RDL) ä¸Šçš„ç„Šç›˜ã€‚ | **Micro-Bumping / Micro-Solder Bumps:** Used to connect the pads on the TSV or RDL (Re-Distribution Layer) of the stacked chip layers. |
| **å¼•çº¿é”®åˆ (Wire Bonding)ï¼š** åœ¨æŸäº›è¾ƒä½å¯†åº¦çš„å †å æˆ–ä¾§é¢è¿æ¥ä¸­ä»å¯ä½¿ç”¨ï¼Œä½†æ•ˆç‡å’Œæ€§èƒ½ä¸å¦‚ TSVã€‚ | **Wire Bonding:** Still used in some lower-density or lateral connections, but less efficient and lower performance than TSV. |



---

### å…¶ä»–çŸ¥è¯†ç‚¹ (Other Key Points)

æ‚¨æä¾›çš„å…¶ä»–é‡è¦çŸ¥è¯†ç‚¹åŒ…æ‹¬ï¼š

| ä¸­æ–‡ (Chinese) | è‹±æ–‡ (English) |
| :--- | :--- |
| ä¸€ä¸ªå¥½çš„å°è£…å¿…é¡»æ»¡è¶³å„ç§è¦æ±‚ï¼š**ç”µæ°”è¦æ±‚ã€æœºæ¢°å’Œçƒ­æ€§èƒ½ã€ä½æˆæœ¬ã€‚** | A good package must comply with a large variety of requirements: **Electrical requirements, mechanical and thermal properties, and low cost.** |
| **åŠŸèƒ½é›†æˆ** æ˜¯æ¨åŠ¨æ–°å°è£…æŠ€æœ¯å‘å±•çš„ä¸»è¦é©±åŠ¨åŠ›ä¹‹ä¸€ã€‚ | **Function integration** is one of the main drivers for the development of new packaging technologies. |
| **å•ç‰‡é›†æˆæ–¹æ³•** å…è®¸å°† **MEMS** (å¾®æœºç”µç³»ç»Ÿ) å™¨ä»¶ä¸æ™¶ä½“ç®¡é›†æˆåœ¨ä¸€èµ·ã€‚ | **Monolithic integration methods** allow integration of **MEMS** devices with transistors. |
| ä¼ æ„Ÿå™¨çš„å°è£…ä¸åº”å¦¨ç¢å®ƒä»¬ä¸**åˆºæ¿€ç‰©**çš„ç›¸äº’ä½œç”¨ï¼ŒåŒæ—¶è¦ä¿æŒç”µæ°”å’Œæœºæ¢°è¦æ±‚ã€‚ | Packaging of sensors should not obstruct their interaction with the **stimulus** while maintaining electrical and mechanical requirements. |


æ¥æºï¼š
â€¢ A good package must comply with a large variety of requirements: Electrical
requirements, mechanical and thermal properties, low cost.
â€¢ Function integration is one of driver for the development of new packaging
technologies.
â€¢ Monolithic integration methods allow integration of MEMS devices with
transistors.
â€¢ Packaging of sensors should not obstruct their interaction with the stimulus
and maintain electrical and mechanical requirements.
