read -sv run_verilog_mid/adder_32b_7_80_62c22f0b9e1f71bbc27c3c176b9e4b09.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_7_80_62c22f0b9e1f71bbc27c3c176b9e4b09_yosys.v
