// Seed: 716233371
module module_0 (
    output tri0 id_0,
    input wor id_1,
    output wand id_2,
    input wand id_3,
    output wire id_4,
    input uwire id_5,
    input uwire id_6
    , id_12,
    input supply0 id_7,
    input uwire id_8,
    input supply1 id_9,
    input supply0 id_10
);
  always @(1 or posedge 1) begin : LABEL_0
    wait (1);
  end
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri0 id_1,
    input  wand id_2,
    output tri1 id_3,
    input  tri0 id_4
);
  wor id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_1,
      id_6,
      id_2,
      id_4,
      id_4,
      id_2,
      id_6,
      id_6
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = 1'b0;
  wire id_7;
  wire id_8;
  assign id_6 = id_1;
endmodule
