---
MainSourceFile:  /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289026
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289492
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          289959
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /tools/software/xilinx/2025.1.1/Vitis/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          584487
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_11_1:  '
    FileOffset:      11
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961444
        Length:          0
        ReplacementText: 'VITIS_LOOP_11_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_15_2:  '
    FileOffset:      15
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961516
        Length:          0
        ReplacementText: 'VITIS_LOOP_15_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_23_3:  '
    FileOffset:      23
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961647
        Length:          0
        ReplacementText: 'VITIS_LOOP_23_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_29_4:  '
    FileOffset:      29
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961741
        Length:          0
        ReplacementText: 'VITIS_LOOP_29_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_33_5:  '
    FileOffset:      33
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961812
        Length:          0
        ReplacementText: 'VITIS_LOOP_33_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_41_6:  '
    FileOffset:      41
    FilePath:        top.cpp
    Replacements:    
      - FilePath:        /nethome/wsun377/ece8893/FPGA_ECE8893/2026_Spring/lab1/project_1/hls/.autopilot/db/top.pp.0.cpp
        Offset:          961946
        Length:          0
        ReplacementText: 'VITIS_LOOP_41_6: '
...
