{"sha": "618f988cb292988a4380280bcc01cb4cbffe88d7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjE4Zjk4OGNiMjkyOTg4YTQzODAyODBiY2MwMWNiNGNiZmZlODhkNw==", "commit": {"author": {"name": "Carl Love", "email": "cel@us.ibm.com", "date": "2017-06-07T21:59:06Z"}, "committer": {"name": "Carl Love", "email": "carll@gcc.gnu.org", "date": "2017-06-07T21:59:06Z"}, "message": "altivec.md: Fix argument swizzle in vec_doublel support...\n\ngcc/ChangeLog:\n\n2017-06-07  Carl Love  <cel@us.ibm.com>\n\n\t* config/rs6000/altivec.md: Fix argument swizzle in vec_doublel\n\tsupport, Generate\tdoublehv for signed int/float for BE case only.\n\nFrom-SVN: r248996", "tree": {"sha": "b98d6eeee2f0469f55b87bd520bf81e8149517ba", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/b98d6eeee2f0469f55b87bd520bf81e8149517ba"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/618f988cb292988a4380280bcc01cb4cbffe88d7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/618f988cb292988a4380280bcc01cb4cbffe88d7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/618f988cb292988a4380280bcc01cb4cbffe88d7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/618f988cb292988a4380280bcc01cb4cbffe88d7/comments", "author": {"login": "carlelove", "id": 86435705, "node_id": "MDQ6VXNlcjg2NDM1NzA1", "avatar_url": "https://avatars.githubusercontent.com/u/86435705?v=4", "gravatar_id": "", "url": "https://api.github.com/users/carlelove", "html_url": "https://github.com/carlelove", "followers_url": "https://api.github.com/users/carlelove/followers", "following_url": "https://api.github.com/users/carlelove/following{/other_user}", "gists_url": "https://api.github.com/users/carlelove/gists{/gist_id}", "starred_url": "https://api.github.com/users/carlelove/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/carlelove/subscriptions", "organizations_url": "https://api.github.com/users/carlelove/orgs", "repos_url": "https://api.github.com/users/carlelove/repos", "events_url": "https://api.github.com/users/carlelove/events{/privacy}", "received_events_url": "https://api.github.com/users/carlelove/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "a4fe64ee206a1dba471b3e5f5bae095cf93d7d2b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a4fe64ee206a1dba471b3e5f5bae095cf93d7d2b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a4fe64ee206a1dba471b3e5f5bae095cf93d7d2b"}], "stats": {"total": 9, "additions": 7, "deletions": 2}, "files": [{"sha": "ffa013214dce26b20120f754d80a1582f4592e59", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/618f988cb292988a4380280bcc01cb4cbffe88d7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/618f988cb292988a4380280bcc01cb4cbffe88d7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=618f988cb292988a4380280bcc01cb4cbffe88d7", "patch": "@@ -1,3 +1,8 @@\n+2017-06-07  Carl Love  <cel@us.ibm.com>\n+\n+\t* config/rs6000/altivec.md: Fix argument swizzle in vec_doublel\n+\tsupport, Generate\tdoublehv for signed int/float for BE case only.\n+\n 2017-06-07  Alexander Monakov  <amonakov@ispras.ru>\n \n \t* doc/invoke.texi (mcx16): Rewrite."}, {"sha": "9e592bce393389db727465d251356c79c555e1fd", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 2, "deletions": 2, "changes": 4, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/618f988cb292988a4380280bcc01cb4cbffe88d7/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/618f988cb292988a4380280bcc01cb4cbffe88d7/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=618f988cb292988a4380280bcc01cb4cbffe88d7", "patch": "@@ -3003,8 +3003,8 @@\n \t\t\t\t\t operands[1], rtx_val));\n \n       rtx_val = GEN_INT (8);\n-      emit_insn (gen_vsx_xxsldwi_<mode> (rtx_tmp, operands[1],\n-\t\t\t\t\t rtx_tmp, rtx_val));\n+      emit_insn (gen_vsx_xxsldwi_<mode> (rtx_tmp, rtx_tmp,\n+\t\t\t\t\t operands[1],rtx_val));\n       emit_insn (gen_vsx_xvcv<VS_sxwsp>dp (operands[0], rtx_tmp));\n     }\n   else"}]}