
/dts-v1/;

/ {
	#address-cells = <1>;
	#size-cells    = <1>;
	compatible = "enjoy-digital,litex-vexriscv-soclinux";
	model = "VexRiscv SoCLinux";

	chosen {
		bootargs = "mem=8M@0x40000000 rootwait console=liteuart earlycon=sbi root=/dev/nfs nfsroot=10.253.253.8:/srv/nfs,rsize=32768,wsize=4096 ethaddr=10:e2:d5:00:00:00 ip=dhcp init=/sbin/init swiotlb=32";
	};

	cpus {
		#address-cells = <1>;
		#size-cells    = <0>;
		timebase-frequency = <50000000>;

		cpu@0 {
			clock-frequency = <0x0>;
			compatible = "spinalhdl,vexriscv", "sifive,rocket0", "riscv";
			d-cache-block-size = <0x40>;
			d-cache-sets = <0x40>;
			d-cache-size = <0x8000>;
			d-tlb-sets = <0x1>;
			d-tlb-size = <0x20>;
			device_type = "cpu";
			i-cache-block-size = <0x40>;
			i-cache-sets = <0x40>;
			i-cache-size = <0x8000>;
			i-tlb-sets = <0x1>;
			i-tlb-size = <0x20>;
			mmu-type = "riscv,sv32";
			reg = <0>;
			riscv,isa = "rv32ima";
			sifive,itim = <0x1>;
			status = "okay";
			tlb-split;
			L0: interrupt-controller {
				#interrupt-cells = <0x00000001>;
				interrupt-controller;
				compatible = "riscv,cpu-intc";
			};
		};

	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x40000000 0x7c0000>;
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells    = <1>;
		ranges;

		vexriscv_emulator@407c0000 {
			reg = <0x407c0000 0x20000>;
		};
	};


	soc {
		#address-cells = <1>;
		#size-cells    = <1>;
		compatible = "simple-bus";
		ranges;

                intc0: interrupt-controller {
                        interrupt-controller;
                        #interrupt-cells = <1>;
                        compatible = "vexriscv,intc0";
			interrupts-extended = <&L0 11 &L0 9>;
                        status = "okay";
                };

		soc_ctrl0: soc_controller@f0000000 {
			compatible = "litex,soc_controller";
			reg = <0xf0000000 0xc>;
			status = "okay";
		};
	
		liteuart0: serial@f0001000 {
			device_type = "serial";
			compatible = "litex,liteuart";
			reg = <0xf0001000 0x100>;
			status = "okay";
		};
	
		mac0: mac@f0005000 {
			compatible = "litex,liteeth";
                        interrupt-parent = <&intc0>;
			interrupts = <2>;
			reg = <0xf0005000 0x7c
				0xf0004800 0x10
				0xb0000000 0x4000>;
			tx-fifo-depth = <4>;
			rx-fifo-depth = <4>;
			mac-address = [10 e2 d5 00 00 00];
		};
	
		leds: gpio@f0003000 {
			compatible = "litex,gpio";
			reg = <0xf0003000 0x4>;
			litex,direction = "out";
			status = "disabled";
		};
	
		litespiflash: spiflash@f0003800 {
			compatible = "litex,spiflash";
			reg = <0xf0003800 0x100>;
			flash: flash@0 {
				compatible = "jedec,spi-nor";
				reg = <0x0 0x1000000>;
			};
		};
	
		mmc0: mmc@f0006000 {
			compatible = "litex,mmc";
			bus-width = <4>;
			reg = <
				0xf0005800 0x100
				0xf0006000 0x100
			        0xf0006800 0x100
			        0xf0007000 0x100
			      >;
			status = "okay";
		};
	
	};
	aliases {

	   serial0 = &liteuart0;

	   spiflash = &litespiflash;

	};

};

&leds {
	litex,ngpio = <4>;
	status = "okay";
};
	
