# Lab3
At this lab, we need to implement cache in a system with CPU in Lab 1、 AXI bus in Lab2.

In a one-way typical cache structure what we has to implement are:

1、tag RAM
2、valid RAM
3、data RAM
4、comparator
5、control unit

The cache controller should be a FSM.
