module mux4 (input [3:0] sel, input [7:0] a, input [7:0] b, input [7:0] c, input [7:0] d, output [7:0] y);
	always @ (*)
	begin
		case (sel)
			4'b0000: y = a;
			4'b0001: y = b;
			4'b0010: y = c;
			4'b0011: y = d;
			4'b0100: y = b;
			4'b0101: y = a;
			4'b0110: y = d;
			4'b0111: y = c;
			4'b1000: y = c;
			4'b1001: y = d;
			4'b1010: y = a;
			4'b1011: y = b;
			4'b1100: y = d;
			4'b1101: y = c;
			4'b1110: y = b;
			4'b1111: y = a;
			default: y = 0;
		endcase
	end
endmodule