verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/ee60/hdl" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_0c5c_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/ee60/hdl" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_0c5c_s00mmu_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_0c5c_s00tr_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_0c5c_s00sic_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_0c5c_s00a2s_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_0c5c_sarn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_0c5c_srn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_0c5c_sawn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_0c5c_swn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_0c5c_sbn_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_0c5c_m00s2a_0.sv" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_0c5c_m00e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/ee60/hdl" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/f0b6/hdl/verilog" --include "../../../../zynq_fpga.gen/sources_1/bd/design_2/ipshared/66be/hdl/verilog" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/bd_0/sim/bd_0c5c.v" \
"../../../bd/design_2/ip/design_2_smartconnect_0_0/sim/design_2_smartconnect_0_0.v" \
"../../../bd/design_2/ip/design_2_xbar_2/sim/design_2_xbar_2.v" \
"../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
