// Seed: 1947602005
module module_0;
  logic id_0;
  type_4 id_1 (
      .id_0(id_0),
      .id_1(id_0),
      .id_2(id_0 - id_0),
      .id_3(id_2),
      .id_4(id_0),
      .id_5(~id_0),
      .id_6(1 + 1),
      .id_7(id_2),
      .id_8(1'h0 - 1),
      .id_9(1 == id_0)
  );
endmodule
module module_1 (
    output reg   id_0,
    output reg   id_1,
    input  logic id_2
);
  always @(posedge id_2)
    if (id_2) id_1 <= 1;
    else
      id_0#(
          .id_2(1),
          .id_2(id_2 == 1)
      ) <= 1 & 1;
endmodule
