entity xorgate
	port(i1 , i2 : in std_logic_vector(15 downto 0);
		  clk, enable : in std_logic;
		  output : out std_logic_vector(15 downto 0);
	end xorgate;

architecture arch of xorgate
process(enable, clk)
	if enable = '1' then
		if (clk = '1' and rising_edge(clk)) then
			output <= i1 xor i2
		end if;
	end if;
end process;