module mux_test;
reg[7:0] A;
reg[2:0] S;
wire F;
mux M(.in(A),.sel(S),.out(F));
initial
begin
$dumpfile("mux.VCD");
$dumpvars(0, mux_test);
$monitor($time,"A=%h, S=%o, F=%b", A,S,F);
#5A=8'h25; S=3'o4;
#5S=3'o3;
#5S=3'o2;
#5S=3'o6;
#5$finish;
end
endmodule