module counter (
    input clk,  // clock
    input rst,  // reset
    input reset,
    output clock,
    output seed[3]
  ) {
  
dff count[27](.clk(clk),.rst(rst));
  
  always {
    clock = 0;
    count.d = count.q+1;

    if(count.q[25] == 1){
      count.d = 0;
      clock = 1;
    }
    
    seed = count.q[2:0];
    
    if(reset){
      count.d = 0;
    }
  }
}
