<dec f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1993' type='llvm::ConstantSDNode * llvm::BuildVectorSDNode::getConstantSplatNode(llvm::BitVector * UndefElements = nullptr) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/SelectionDAGNodes.h' l='1987'>/// Returns the splatted constant or null if this is not a constant
  /// splat.
  ///
  /// If passed a non-null UndefElements bitvector, it will resize it to match
  /// the vector width and set the bits where elements are undef.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='5457' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner8visitANDEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='9830' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner12visitVSELECTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9152' u='c' c='_ZN4llvm19isConstOrConstSplatENS_7SDValueEbb'/>
<def f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='10012' ll='10015' type='llvm::ConstantSDNode * llvm::BuildVectorSDNode::getConstantSplatNode(llvm::BitVector * UndefElements = nullptr) const'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3055' u='c' c='_ZNK4llvm14TargetLowering14isConstTrueValEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='3094' u='c' c='_ZNK4llvm14TargetLowering15isConstFalseValEPKNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='9514' u='c' c='_ZNK4llvm21AArch64TargetLowering17LowerBUILD_VECTORENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11388' u='c' c='_ZNK4llvm16SITargetLowering21getAsmOperandConstValENS_7SDValueERm'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='66134' u='c' c='_ZNK12_GLOBAL__N_115PPCDAGToDAGISel18CheckNodePredicateEPN4llvm6SDNodeEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='42973' u='c' c='_ZL16combineShiftLeftPN4llvm6SDNodeERNS_12SelectionDAGE'/>
