============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:46:28 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         299  9189.906 566925.651 576115.557 
  TOP                        299  9189.906 548662.592 557852.498 
    stoch2bin                104  4097.310 204776.957 208874.267 
      inc_add_23_27_1         20   948.882  13055.833  14004.716 
    genblk1[4].genblk1.sng    39  1026.311  59270.542  60296.853 
      ctr                     24   930.125  52288.462  53218.587 
    genblk1[1].genblk1.sng    38  1006.557  68046.937  69053.494 
      ctr                     23   910.372  60923.944  61834.315 
    genblk1[2].genblk1.sng    38  1006.557  70279.351  71285.908 
      ctr                     23   910.372  62599.773  63510.145 
    genblk1[3].genblk1.sng    38  1006.557  69615.232  70621.790 
      ctr                     23   910.372  62615.251  63525.623 
    genblk1[0].genblk1.sng    37   989.018  66819.458  67808.476 
      ctr                     22   892.833  60134.024  61026.857 

