#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Oct 15 10:46:35 2023
# Process ID: 53277
# Current directory: /home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.runs/synth_1
# Command line: vivado -log mips.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips.tcl
# Log file: /home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.runs/synth_1/mips.vds
# Journal file: /home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mips.tcl -notrace
Command: synth_design -top mips -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 53331 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1720.301 ; gain = 217.656 ; free physical = 3848 ; free virtual = 60677
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mips' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mips.v:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/PC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/PC.v:21]
INFO: [Synth 8-6157] synthesizing module 'im_4k' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/im.v:1]
INFO: [Synth 8-6155] done synthesizing module 'im_4k' (2#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/im.v:1]
INFO: [Synth 8-6157] synthesizing module 'Alu' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/Alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Alu' (3#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/Alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'target' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/target.v:23]
INFO: [Synth 8-6155] done synthesizing module 'target' (4#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/target.v:23]
INFO: [Synth 8-6157] synthesizing module 'IR' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IR' (5#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/IR.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (6#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (7#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'mutiplexer32_1' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mutiplexer32_1' (8#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6157] synthesizing module 'mutiplexer5_1' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mux.v:37]
INFO: [Synth 8-6155] done synthesizing module 'mutiplexer5_1' (9#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mux.v:37]
INFO: [Synth 8-6157] synthesizing module 'EXT' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (10#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6157] synthesizing module 'mutiplexer32_2' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mux.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mutiplexer32_2' (11#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mux.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mips' (12#1) [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/mips.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1782.051 ; gain = 279.406 ; free physical = 3878 ; free virtual = 60707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1782.051 ; gain = 279.406 ; free physical = 3877 ; free virtual = 60706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1790.055 ; gain = 287.410 ; free physical = 3875 ; free virtual = 60704
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/Alu.v:33]
INFO: [Synth 8-4471] merging register 'IRWr_reg' into 'PCWr_reg' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/ctrl.v:104]
INFO: [Synth 8-802] inferred FSM for state register 'CurState_reg' in module 'ctrl'
INFO: [Synth 8-5544] ROM "ALUSelB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUSelA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RegWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "MemWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "PCWr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ALUOp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NextState_reg' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/ctrl.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NextState_reg' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/ctrl.v:56]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                             0000 |                             0000
                 iSTATE4 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0100 |                             0100
                 iSTATE6 |                             0101 |                             0111
                iSTATE10 |                             0110 |                             0101
                 iSTATE8 |                             0111 |                             1000
                 iSTATE9 |                             1000 |                             0110
                 iSTATE7 |                             1001 |                             1001
                 iSTATE3 |                             1010 |                             1010
                 iSTATE2 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CurState_reg' using encoding 'sequential' in module 'ctrl'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NextState_reg' [/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.srcs/sources_1/new/ctrl.v:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1806.969 ; gain = 304.324 ; free physical = 3847 ; free virtual = 60676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
Module target 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module IR 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regfile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	  12 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 11    
Module mutiplexer32_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mutiplexer5_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mutiplexer32_2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_CurState_reg[3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_CurState_reg[2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_CurState_reg[1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_CurState_reg[0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_NextState_reg[3]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_NextState_reg[2]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_NextState_reg[1]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_ctrl/FSM_sequential_NextState_reg[0]) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata20) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata20__0) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata20__1) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata20__2) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata20__3) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata10) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata10__0) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata10__1) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata10__2) is unused and will be removed from module mips.
WARNING: [Synth 8-3332] Sequential element (U_regfile/rdata10__3) is unused and will be removed from module mips.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3559 ; free virtual = 60390
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3558 ; free virtual = 60389
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3557 ; free virtual = 60388
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.250 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 2063.258 ; gain = 560.605 ; free physical = 3555 ; free virtual = 60387
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.258 ; gain = 0.000 ; free physical = 3618 ; free virtual = 60449
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.812 ; gain = 0.000 ; free physical = 3521 ; free virtual = 60352
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 2153.812 ; gain = 682.984 ; free physical = 3648 ; free virtual = 60479
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2153.812 ; gain = 0.000 ; free physical = 3648 ; free virtual = 60479
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/zgh/learn_files/vivado_ex/simple_multi_cpu/simple_multi_cpu.runs/synth_1/mips.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_utilization_synth.rpt -pb mips_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 15 10:47:37 2023...
