# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 12:28:27 on Sep 17,2025
# vlog -reportprogress 300 siso.v "+acc" 
# -- Compiling module siso
# -- Compiling module siso_tb
# 
# Top level modules:
# 	siso_tb
# End time: 12:28:28 on Sep 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim siso_tb 
# Start time: 12:28:28 on Sep 17,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.siso_tb(fast)
# Loading work.siso(fast)
# clk=0 rst=0 se_in=x se_out=0 $time=0
# clk=1 rst=1 se_in=1 se_out=0 $time=10
# clk=0 rst=1 se_in=1 se_out=0 $time=20
# clk=1 rst=1 se_in=0 se_out=0 $time=30
# clk=0 rst=1 se_in=0 se_out=0 $time=40
# clk=1 rst=1 se_in=1 se_out=0 $time=50
# clk=0 rst=1 se_in=1 se_out=0 $time=60
# clk=1 rst=1 se_in=0 se_out=0 $time=70
# clk=0 rst=1 se_in=0 se_out=0 $time=80
# clk=1 rst=1 se_in=0 se_out=1 $time=90
# clk=0 rst=1 se_in=0 se_out=1 $time=100
# clk=1 rst=1 se_in=0 se_out=0 $time=110
# clk=0 rst=1 se_in=0 se_out=0 $time=120
# clk=1 rst=1 se_in=0 se_out=1 $time=130
# clk=0 rst=1 se_in=0 se_out=1 $time=140
# clk=1 rst=1 se_in=0 se_out=0 $time=150
# clk=0 rst=1 se_in=0 se_out=0 $time=160
# clk=1 rst=1 se_in=0 se_out=0 $time=170
# clk=0 rst=1 se_in=0 se_out=0 $time=180
# clk=1 rst=1 se_in=0 se_out=0 $time=190
# clk=0 rst=1 se_in=0 se_out=0 $time=200
# clk=1 rst=1 se_in=0 se_out=0 $time=210
# clk=0 rst=1 se_in=0 se_out=0 $time=220
# clk=1 rst=1 se_in=0 se_out=0 $time=230
# clk=0 rst=1 se_in=0 se_out=0 $time=240
# clk=1 rst=1 se_in=0 se_out=0 $time=250
# clk=0 rst=1 se_in=0 se_out=0 $time=260
# clk=1 rst=1 se_in=0 se_out=0 $time=270
# clk=0 rst=1 se_in=0 se_out=0 $time=280
# ** Note: $stop    : siso.v(61)
#    Time: 290 ns  Iteration: 0  Instance: /siso_tb
# Break in Module siso_tb at siso.v line 61
# End time: 12:40:35 on Sep 17,2025, Elapsed time: 0:12:07
# Errors: 0, Warnings: 0
