<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.2.0.38.1" title="jisp" device="LIFCL-17-8UWG72C" performance_grade="8_Low-Power_1.0V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options HDL_PARAM="+define+USE_LATTICE_EBR" VERILOG_DIRECTIVES="+define+USE_LATTICE_EBR" VerilogStandard="System Verilog" def_top="jisp" top="jisp"/>
        <Source name="../../modules/camera/jisp/subsample.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jisp/jisp.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="jisp"/>
        </Source>
        <Source name="../../modules/camera/jisp/mcu_buffer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../modules/camera/jisp/rgb2yuv.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="ram_dp_w64_b8_d2880/ram_dp_w64_b8_d2880.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ram_dp_w18_d360/ram_dp_w18_d360.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="ram_dp_w64_b8_d1440/ram_dp_w64_b8_d1440.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="jisp.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="jisp.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="jisp.sty"/>
</RadiantProject>
