
#define PB1_PIF_LANE3_OVRD__ELECIDLEDETEN_OVRD_EN_3__SHIFT 0x8
#define PB1_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3_MASK 0x200
#define PB1_PIF_LANE3_OVRD__ENABLEFOM_OVRD_EN_3__SHIFT 0x9
#define PB1_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3_MASK 0x400
#define PB1_PIF_LANE3_OVRD__REQUESTFOM_OVRD_EN_3__SHIFT 0xa
#define PB1_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3_MASK 0x800
#define PB1_PIF_LANE3_OVRD__RESPONSEMODE_OVRD_EN_3__SHIFT 0xb
#define PB1_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3_MASK 0x1000
#define PB1_PIF_LANE3_OVRD__REQUESTTRK_OVRD_EN_3__SHIFT 0xc
#define PB1_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3_MASK 0x2000
#define PB1_PIF_LANE3_OVRD__REQUESTTRN_OVRD_EN_3__SHIFT 0xd
#define PB1_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3_MASK 0x4000
#define PB1_PIF_LANE3_OVRD__COEFFICIENTID_OVRD_EN_3__SHIFT 0xe
#define PB1_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3_MASK 0x8000
#define PB1_PIF_LANE3_OVRD__COEFFICIENT_OVRD_EN_3__SHIFT 0xf
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_EN_3_MASK 0x10000
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_EN_3__SHIFT 0x10
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3_MASK 0x20000
#define PB1_PIF_LANE3_OVRD__CDREN_OVRD_VAL_3__SHIFT 0x11
#define PB1_PIF_LANE3_OVRD2__GANGMODE_3_MASK 0x7
#define PB1_PIF_LANE3_OVRD2__GANGMODE_3__SHIFT 0x0
#define PB1_PIF_LANE3_OVRD2__FREQDIV_3_MASK 0x18
#define PB1_PIF_LANE3_OVRD2__FREQDIV_3__SHIFT 0x3
#define PB1_PIF_LANE3_OVRD2__LINKSPEED_3_MASK 0x60
#define PB1_PIF_LANE3_OVRD2__LINKSPEED_3__SHIFT 0x5
#define PB1_PIF_LANE3_OVRD2__TWOSYMENABLE_3_MASK 0x80
#define PB1_PIF_LANE3_OVRD2__TWOSYMENABLE_3__SHIFT 0x7
#define PB1_PIF_LANE3_OVRD2__TXPWR_3_MASK 0x700
#define PB1_PIF_LANE3_OVRD2__TXPWR_3__SHIFT 0x8
#define PB1_PIF_LANE3_OVRD2__TXPGENABLE_3_MASK 0x1800
#define PB1_PIF_LANE3_OVRD2__TXPGENABLE_3__SHIFT 0xb
#define PB1_PIF_LANE3_OVRD2__RXPWR_3_MASK 0xe000
#define PB1_PIF_LANE3_OVRD2__RXPWR_3__SHIFT 0xd
#define PB1_PIF_LANE3_OVRD2__RXPGENABLE_3_MASK 0x30000
#define PB1_PIF_LANE3_OVRD2__RXPGENABLE_3__SHIFT 0x10
#define PB1_PIF_LANE3_OVRD2__ELECIDLEDETEN_3_MASK 0x40000
#define PB1_PIF_LANE3_OVRD2__ELECIDLEDETEN_3__SHIFT 0x12
#define PB1_PIF_LANE3_OVRD2__ENABLEFOM_3_MASK 0x80000
#define PB1_PIF_LANE3_OVRD2__ENABLEFOM_3__SHIFT 0x13
#define PB1_PIF_LANE3_OVRD2__REQUESTFOM_3_MASK 0x100000
#define PB1_PIF_LANE3_OVRD2__REQUESTFOM_3__SHIFT 0x14
#define PB1_PIF_LANE3_OVRD2__RESPONSEMODE_3_MASK 0x200000
#define PB1_PIF_LANE3_OVRD2__RESPONSEMODE_3__SHIFT 0x15
#define PB1_PIF_LANE3_OVRD2__REQUESTTRK_3_MASK 0x400000
#define PB1_PIF_LANE3_OVRD2__REQUESTTRK_3__SHIFT 0x16
#define PB1_PIF_LANE3_OVRD2__REQUESTTRN_3_MASK 0x800000
#define PB1_PIF_LANE3_OVRD2__REQUESTTRN_3__SHIFT 0x17
#define PB1_PIF_LANE3_OVRD2__COEFFICIENTID_3_MASK 0x3000000
#define PB1_PIF_LANE3_OVRD2__COEFFICIENTID_3__SHIFT 0x18
#define PB1_PIF_LANE3_OVRD2__COEFFICIENT_3_MASK 0xfc000000
#define PB1_PIF_LANE3_OVRD2__COEFFICIENT_3__SHIFT 0x1a
#define PB1_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4_MASK 0x1
#define PB1_PIF_LANE4_OVRD__GANGMODE_OVRD_EN_4__SHIFT 0x0
#define PB1_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4_MASK 0x2
#define PB1_PIF_LANE4_OVRD__FREQDIV_OVRD_EN_4__SHIFT 0x1
#define PB1_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4_MASK 0x4
#define PB1_PIF_LANE4_OVRD__LINKSPEED_OVRD_EN_4__SHIFT 0x2
#define PB1_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4_MASK 0x8
#define PB1_PIF_LANE4_OVRD__TWOSYMENABLE_OVRD_EN_4__SHIFT 0x3
#define PB1_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4_MASK 0x10
#define PB1_PIF_LANE4_OVRD__TXPWR_OVRD_EN_4__SHIFT 0x4
#define PB1_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4_MASK 0x20
#define PB1_PIF_LANE4_OVRD__TXPGENABLE_OVRD_EN_4__SHIFT 0x5
#define PB1_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4_MASK 0x40
#define PB1_PIF_LANE4_OVRD__RXPWR_OVRD_EN_4__SHIFT 0x6
#define PB1_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4_MASK 0x80
#define PB1_PIF_LANE4_OVRD__RXPGENABLE_OVRD_EN_4__SHIFT 0x7
#define PB1_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4_MASK 0x100
#define PB1_PIF_LANE4_OVRD__ELECIDLEDETEN_OVRD_EN_4__SHIFT 0x8
#define PB1_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4_MASK 0x200
#define PB1_PIF_LANE4_OVRD__ENABLEFOM_OVRD_EN_4__SHIFT 0x9
#define PB1_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4_MASK 0x400
#define PB1_PIF_LANE4_OVRD__REQUESTFOM_OVRD_EN_4__SHIFT 0xa
#define PB1_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4_MASK 0x800
#define PB1_PIF_LANE4_OVRD__RESPONSEMODE_OVRD_EN_4__SHIFT 0xb
#define PB1_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4_MASK 0x1000
#define PB1_PIF_LANE4_OVRD__REQUESTTRK_OVRD_EN_4__SHIFT 0xc
#define PB1_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4_MASK 0x2000
#define PB1_PIF_LANE4_OVRD__REQUESTTRN_OVRD_EN_4__SHIFT 0xd
#define PB1_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4_MASK 0x4000
#define PB1_PIF_LANE4_OVRD__COEFFICIENTID_OVRD_EN_4__SHIFT 0xe
#define PB1_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4_MASK 0x8000
#define PB1_PIF_LANE4_OVRD__COEFFICIENT_OVRD_EN_4__SHIFT 0xf
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_EN_4_MASK 0x10000
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_EN_4__SHIFT 0x10
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4_MASK 0x20000
#define PB1_PIF_LANE4_OVRD__CDREN_OVRD_VAL_4__SHIFT 0x11
#define PB1_PIF_LANE4_OVRD2__GANGMODE_4_MASK 0x7
#define PB1_PIF_LANE4_OVRD2__GANGMODE_4__SHIFT 0x0
#define PB1_PIF_LANE4_OVRD2__FREQDIV_4_MASK 0x18
#define PB1_PIF_LANE4_OVRD2__FREQDIV_4__SHIFT 0x3
#define PB1_PIF_LANE4_OVRD2__LINKSPEED_4_MASK 0x60
#define PB1_PIF_LANE4_OVRD2__LINKSPEED_4__SHIFT 0x5
#define PB1_PIF_LANE4_OVRD2__TWOSYMENABLE_4_MASK 0x80
#define PB1_PIF_LANE4_OVRD2__TWOSYMENABLE_4__SHIFT 0x7
#define PB1_PIF_LANE4_OVRD2__TXPWR_4_MASK 0x700
#define PB1_PIF_LANE4_OVRD2__TXPWR_4__SHIFT 0x8
#define PB1_PIF_LANE4_OVRD2__TXPGENABLE_4_MASK 0x1800
#define PB1_PIF_LANE4_OVRD2__TXPGENABLE_4__SHIFT 0xb
#define PB1_PIF_LANE4_OVRD2__RXPWR_4_MASK 0xe000
#define PB1_PIF_LANE4_OVRD2__RXPWR_4__SHIFT 0xd
#define PB1_PIF_LANE4_OVRD2__RXPGENABLE_4_MASK 0x30000
#define PB1_PIF_LANE4_OVRD2__RXPGENABLE_4__SHIFT 0x10
#define PB1_PIF_LANE4_OVRD2__ELECIDLEDETEN_4_MASK 0x40000
#define PB1_PIF_LANE4_OVRD2__ELECIDLEDETEN_4__SHIFT 0x12
#define PB1_PIF_LANE4_OVRD2__ENABLEFOM_4_MASK 0x80000
#define PB1_PIF_LANE4_OVRD2__ENABLEFOM_4__SHIFT 0x13
#define PB1_PIF_LANE4_OVRD2__REQUESTFOM_4_MASK 0x100000
#define PB1_PIF_LANE4_OVRD2__REQUESTFOM_4__SHIFT 0x14
#define PB1_PIF_LANE4_OVRD2__RESPONSEMODE_4_MASK 0x200000
#define PB1_PIF_LANE4_OVRD2__RESPONSEMODE_4__SHIFT 0x15
#define PB1_PIF_LANE4_OVRD2__REQUESTTRK_4_MASK 0x400000
#define PB1_PIF_LANE4_OVRD2__REQUESTTRK_4__SHIFT 0x16
#define PB1_PIF_LANE4_OVRD2__REQUESTTRN_4_MASK 0x800000
#define PB1_PIF_LANE4_OVRD2__REQUESTTRN_4__SHIFT 0x17
#define PB1_PIF_LANE4_OVRD2__COEFFICIENTID_4_MASK 0x3000000
#define PB1_PIF_LANE4_OVRD2__COEFFICIENTID_4__SHIFT 0x18
#define PB1_PIF_LANE4_OVRD2__COEFFICIENT_4_MASK 0xfc000000
#define PB1_PIF_LANE4_OVRD2__COEFFICIENT_4__SHIFT 0x1a
#define PB1_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5_MASK 0x1
#define PB1_PIF_LANE5_OVRD__GANGMODE_OVRD_EN_5__SHIFT 0x0
#define PB1_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5_MASK 0x2
#define PB1_PIF_LANE5_OVRD__FREQDIV_OVRD_EN_5__SHIFT 0x1
#define PB1_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5_MASK 0x4
#define PB1_PIF_LANE5_OVRD__LINKSPEED_OVRD_EN_5__SHIFT 0x2
#define PB1_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5_MASK 0x8
#define PB1_PIF_LANE5_OVRD__TWOSYMENABLE_OVRD_EN_5__SHIFT 0x3
#define PB1_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5_MASK 0x10
#define PB1_PIF_LANE5_OVRD__TXPWR_OVRD_EN_5__SHIFT 0x4
#define PB1_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5_MASK 0x20
#define PB1_PIF_LANE5_OVRD__TXPGENABLE_OVRD_EN_5__SHIFT 0x5
#define PB1_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5_MASK 0x40
#define PB1_PIF_LANE5_OVRD__RXPWR_OVRD_EN_5__SHIFT 0x6
#define PB1_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5_MASK 0x80
#define PB1_PIF_LANE5_OVRD__RXPGENABLE_OVRD_EN_5__SHIFT 0x7
#define PB1_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5_MASK 0x100
#define PB1_PIF_LANE5_OVRD__ELECIDLEDETEN_OVRD_EN_5__SHIFT 0x8
#define PB1_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5_MASK 0x200
#define PB1_PIF_LANE5_OVRD__ENABLEFOM_OVRD_EN_5__SHIFT 0x9
#define PB1_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5_MASK 0x400
#define PB1_PIF_LANE5_OVRD__REQUESTFOM_OVRD_EN_5__SHIFT 0xa
#define PB1_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5_MASK 0x800
#define PB1_PIF_LANE5_OVRD__RESPONSEMODE_OVRD_EN_5__SHIFT 0xb
#define PB1_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5_MASK 0x1000
#define PB1_PIF_LANE5_OVRD__REQUESTTRK_OVRD_EN_5__SHIFT 0xc
#define PB1_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5_MASK 0x2000
#define PB1_PIF_LANE5_OVRD__REQUESTTRN_OVRD_EN_5__SHIFT 0xd
#define PB1_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5_MASK 0x4000
#define PB1_PIF_LANE5_OVRD__COEFFICIENTID_OVRD_EN_5__SHIFT 0xe
#define PB1_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5_MASK 0x8000
#define PB1_PIF_LANE5_OVRD__COEFFICIENT_OVRD_EN_5__SHIFT 0xf
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_EN_5_MASK 0x10000
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_EN_5__SHIFT 0x10
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5_MASK 0x20000
#define PB1_PIF_LANE5_OVRD__CDREN_OVRD_VAL_5__SHIFT 0x11
#define PB1_PIF_LANE5_OVRD2__GANGMODE_5_MASK 0x7
#define PB1_PIF_LANE5_OVRD2__GANGMODE_5__SHIFT 0x0
#define PB1_PIF_LANE5_OVRD2__FREQDIV_5_MASK 0x18
#define PB1_PIF_LANE5_OVRD2__FREQDIV_5__SHIFT 0x3
#define PB1_PIF_LANE5_OVRD2__LINKSPEED_5_MASK 0x60
#define PB1_PIF_LANE5_OVRD2__LINKSPEED_5__SHIFT 0x5
#define PB1_PIF_LANE5_OVRD2__TWOSYMENABLE_5_MASK 0x80
#define PB1_PIF_LANE5_OVRD2__TWOSYMENABLE_5__SHIFT 0x7
#define PB1_PIF_LANE5_OVRD2__TXPWR_5_MASK 0x700
#define PB1_PIF_LANE5_OVRD2__TXPWR_5__SHIFT 0x8
#define PB1_PIF_LANE5_OVRD2__TXPGENABLE_5_MASK 0x1800
#define PB1_PIF_LANE5_OVRD2__TXPGENABLE_5__SHIFT 0xb
#define PB1_PIF_LANE5_OVRD2__RXPWR_5_MASK 0xe000
#define PB1_PIF_LANE5_OVRD2__RXPWR_5__SHIFT 0xd
#define PB1_PIF_LANE5_OVRD2__RXPGENABLE_5_MASK 0x30000
#define PB1_PIF_LANE5_OVRD2__RXPGENABLE_5__SHIFT 0x10
#define PB1_PIF_LANE5_OVRD2__ELECIDLEDETEN_5_MASK 0x40000
#define PB1_PIF_LANE5_OVRD2__ELECIDLEDETEN_5__SHIFT 0x12
#define PB1_PIF_LANE5_OVRD2__ENABLEFOM_5_MASK 0x80000
#define PB1_PIF_LANE5_OVRD2__ENABLEFOM_5__SHIFT 0x13
#define PB1_PIF_LANE5_OVRD2__REQUESTFOM_5_MASK 0x100000
#define PB1_PIF_LANE5_OVRD2__REQUESTFOM_5__SHIFT 0x14
#define PB1_PIF_LANE5_OVRD2__RESPONSEMODE_5_MASK 0x200000
#define PB1_PIF_LANE5_OVRD2__RESPONSEMODE_5__SHIFT 0x15
#define PB1_PIF_LANE5_OVRD2__REQUESTTRK_5_MASK 0x400000
#define PB1_PIF_LANE5_OVRD2__REQUESTTRK_5__SHIFT 0x16
#define PB1_PIF_LANE5_OVRD2__REQUESTTRN_5_MASK 0x800000
#define PB1_PIF_LANE5_OVRD2__REQUESTTRN_5__SHIFT 0x17
#define PB1_PIF_LANE5_OVRD2__COEFFICIENTID_5_MASK 0x3000000
#define PB1_PIF_LANE5_OVRD2__COEFFICIENTID_5__SHIFT 0x18
#define PB1_PIF_LANE5_OVRD2__COEFFICIENT_5_MASK 0xfc000000
#define PB1_PIF_LANE5_OVRD2__COEFFICIENT_5__SHIFT 0x1a
#define PB1_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6_MASK 0x1
#define PB1_PIF_LANE6_OVRD__GANGMODE_OVRD_EN_6__SHIFT 0x0
#define PB1_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6_MASK 0x2
#define PB1_PIF_LANE6_OVRD__FREQDIV_OVRD_EN_6__SHIFT 0x1
#define PB1_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6_MASK 0x4
#define PB1_PIF_LANE6_OVRD__LINKSPEED_OVRD_EN_6__SHIFT 0x2
#define PB1_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6_MASK 0x8
#define PB1_PIF_LANE6_OVRD__TWOSYMENABLE_OVRD_EN_6__SHIFT 0x3
#define PB1_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6_MASK 0x10
#define PB1_PIF_LANE6_OVRD__TXPWR_OVRD_EN_6__SHIFT 0x4
#define PB1_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6_MASK 0x20
#define PB1_PIF_LANE6_OVRD__TXPGENABLE_OVRD_EN_6__SHIFT 0x5
#define PB1_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6_MASK 0x40
#define PB1_PIF_LANE6_OVRD__RXPWR_OVRD_EN_6__SHIFT 0x6
#define PB1_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6_MASK 0x80
#define PB1_PIF_LANE6_OVRD__RXPGENABLE_OVRD_EN_6__SHIFT 0x7
#define PB1_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6_MASK 0x100
#define PB1_PIF_LANE6_OVRD__ELECIDLEDETEN_OVRD_EN_6__SHIFT 0x8
#define PB1_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6_MASK 0x200
#define PB1_PIF_LANE6_OVRD__ENABLEFOM_OVRD_EN_6__SHIFT 0x9
#define PB1_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6_MASK 0x400
#define PB1_PIF_LANE6_OVRD__REQUESTFOM_OVRD_EN_6__SHIFT 0xa
#define PB1_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6_MASK 0x800
#define PB1_PIF_LANE6_OVRD__RESPONSEMODE_OVRD_EN_6__SHIFT 0xb
#define PB1_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6_MASK 0x1000
#define PB1_PIF_LANE6_OVRD__REQUESTTRK_OVRD_EN_6__SHIFT 0xc
#define PB1_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6_MASK 0x2000
#define PB1_PIF_LANE6_OVRD__REQUESTTRN_OVRD_EN_6__SHIFT 0xd
#define PB1_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6_MASK 0x4000
#define PB1_PIF_LANE6_OVRD__COEFFICIENTID_OVRD_EN_6__SHIFT 0xe
#define PB1_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6_MASK 0x8000
#define PB1_PIF_LANE6_OVRD__COEFFICIENT_OVRD_EN_6__SHIFT 0xf
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_EN_6_MASK 0x10000
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_EN_6__SHIFT 0x10
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6_MASK 0x20000
#define PB1_PIF_LANE6_OVRD__CDREN_OVRD_VAL_6__SHIFT 0x11
#define PB1_PIF_LANE6_OVRD2__GANGMODE_6_MASK 0x7
#define PB1_PIF_LANE6_OVRD2__GANGMODE_6__SHIFT 0x0
#define PB1_PIF_LANE6_OVRD2__FREQDIV_6_MASK 0x18
#define PB1_PIF_LANE6_OVRD2__FREQDIV_6__SHIFT 0x3
#define PB1_PIF_LANE6_OVRD2__LINKSPEED_6_MASK 0x60
#define PB1_PIF_LANE6_OVRD2__LINKSPEED_6__SHIFT 0x5
#define PB1_PIF_LANE6_OVRD2__TWOSYMENABLE_6_MASK 0x80
#define PB1_PIF_LANE6_OVRD2__TWOSYMENABLE_6__SHIFT 0x7
#define PB1_PIF_LANE6_OVRD2__TXPWR_6_MASK 0x700
#define PB1_PIF_LANE6_OVRD2__TXPWR_6__SHIFT 0x8
#define PB1_PIF_LANE6_OVRD2__TXPGENABLE_6_MASK 0x1800
#define PB1_PIF_LANE6_OVRD2__TXPGENABLE_6__SHIFT 0xb
#define PB1_PIF_LANE6_OVRD2__RXPWR_6_MASK 0xe000
#define PB1_PIF_LANE6_OVRD2__RXPWR_6__SHIFT 0xd
#define PB1_PIF_LANE6_OVRD2__RXPGENABLE_6_MASK 0x30000
#define PB1_PIF_LANE6_OVRD2__RXPGENABLE_6__SHIFT 0x10
#define PB1_PIF_LANE6_OVRD2__ELECIDLEDETEN_6_MASK 0x40000
#define PB1_PIF_LANE6_OVRD2__ELECIDLEDETEN_6__SHIFT 0x12
#define PB1_PIF_LANE6_OVRD2__ENABLEFOM_6_MASK 0x80000
#define PB1_PIF_LANE6_OVRD2__ENABLEFOM_6__SHIFT 0x13
#define PB1_PIF_LANE6_OVRD2__REQUESTFOM_6_MASK 0x100000
#define PB1_PIF_LANE6_OVRD2__REQUESTFOM_6__SHIFT 0x14
#define PB1_PIF_LANE6_OVRD2__RESPONSEMODE_6_MASK 0x200000
#define PB1_PIF_LANE6_OVRD2__RESPONSEMODE_6__SHIFT 0x15
#define PB1_PIF_LANE6_OVRD2__REQUESTTRK_6_MASK 0x400000
#define PB1_PIF_LANE6_OVRD2__REQUESTTRK_6__SHIFT 0x16
#define PB1_PIF_LANE6_OVRD2__REQUESTTRN_6_MASK 0x800000
#define PB1_PIF_LANE6_OVRD2__REQUESTTRN_6__SHIFT 0x17
#define PB1_PIF_LANE6_OVRD2__COEFFICIENTID_6_MASK 0x3000000
#define PB1_PIF_LANE6_OVRD2__COEFFICIENTID_6__SHIFT 0x18
#define PB1_PIF_LANE6_OVRD2__COEFFICIENT_6_MASK 0xfc000000
#define PB1_PIF_LANE6_OVRD2__COEFFICIENT_6__SHIFT 0x1a
#define PB1_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7_MASK 0x1
#define PB1_PIF_LANE7_OVRD__GANGMODE_OVRD_EN_7__SHIFT 0x0
#define PB1_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7_MASK 0x2
#define PB1_PIF_LANE7_OVRD__FREQDIV_OVRD_EN_7__SHIFT 0x1
#define PB1_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7_MASK 0x4
#define PB1_PIF_LANE7_OVRD__LINKSPEED_OVRD_EN_7__SHIFT 0x2
#define PB1_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7_MASK 0x8
#define PB1_PIF_LANE7_OVRD__TWOSYMENABLE_OVRD_EN_7__SHIFT 0x3
#define PB1_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7_MASK 0x10
#define PB1_PIF_LANE7_OVRD__TXPWR_OVRD_EN_7__SHIFT 0x4
#define PB1_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7_MASK 0x20
#define PB1_PIF_LANE7_OVRD__TXPGENABLE_OVRD_EN_7__SHIFT 0x5
#define PB1_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7_MASK 0x40
#define PB1_PIF_LANE7_OVRD__RXPWR_OVRD_EN_7__SHIFT 0x6
#define PB1_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7_MASK 0x80
#define PB1_PIF_LANE7_OVRD__RXPGENABLE_OVRD_EN_7__SHIFT 0x7
#define PB1_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7_MASK 0x100
#define PB1_PIF_LANE7_OVRD__ELECIDLEDETEN_OVRD_EN_7__SHIFT 0x8
#define PB1_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7_MASK 0x200
#define PB1_PIF_LANE7_OVRD__ENABLEFOM_OVRD_EN_7__SHIFT 0x9
#define PB1_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7_MASK 0x400
#define PB1_PIF_LANE7_OVRD__REQUESTFOM_OVRD_EN_7__SHIFT 0xa
#define PB1_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7_MASK 0x800
#define PB1_PIF_LANE7_OVRD__RESPONSEMODE_OVRD_EN_7__SHIFT 0xb
#define PB1_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7_MASK 0x1000
#define PB1_PIF_LANE7_OVRD__REQUESTTRK_OVRD_EN_7__SHIFT 0xc
#define PB1_PIF_LANE7_OVRD__REQUESTTRN_OVRD_EN_7_MASK 0x2000
#define PB1_PIF_LANE7_OVRD__REQUESTTRN_OVRD