$date
	Fri Sep 26 12:14:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! out $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % clk $end
$var reg 1 & res $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % clk $end
$var wire 1 ! out $end
$var wire 1 & res $end
$var wire 1 ' resultCombReg1 $end
$var wire 1 ( resultCombReg2 $end
$var reg 1 ) reg1 $end
$var reg 1 * reg2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x*
x)
x(
0'
1&
0%
0$
0#
0"
0!
$end
#50
1(
0*
0)
1%
#100
1!
1'
0%
1$
1#
0&
#150
0!
0(
1*
1)
1%
#200
0%
#250
1!
0*
1%
#300
0%
#350
1%
#400
0%
