Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Nov 14 21:39:37 2023


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/cmos_8_16bit.v                                
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/i2c_com.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/iic_dri.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/ms72xx_ctl.v                                  
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/ms7200_ctl.v                                  
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/ms7210_ctl.v                                  
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/power_on_delay.v                              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/rd_ctrl.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/reg_config.v                                  
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/sync_vg.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_cmd_trans.v                                
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_ctrl.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/wr_rd_ctrl_top.v                              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_index.v                                      
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/fram_buf.v                                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/rd_buf.v                                           
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/wr_buf.v                                           
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/Frame_cnt.v                                        
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/AXI_arbit/mem_write_arbi.v                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/top/video_top.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/HDMI/de_frame.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/arp_cache.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/arp_mac_top.v                                        
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/arp_rx.v                                             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/arp_tx.v                                             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/check_sum.vh                                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/crc32_gen.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/eth_udp_test.v                                       
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/ethernet_test.v                                      
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/icmp.v                                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/ip_layer.v                                           
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/ip_rx.v                                              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/ip_tx.v                                              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/ip_tx_mode.v                                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/mac_layer.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/mac_rx.v                                             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/mac_tx.v                                             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/mac_tx_mode.v                                        
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/rgmii_interface.v                                    
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/udp_ip_mac_top.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/udp_layer.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/udp_rx.v                                             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/udp_rx_bac.v                                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/udp_tx.v                                             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/data_gen/udp_databus.v                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/arp/arp.v                                        
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/arp/arp_rx.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/arp/arp_tx.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/arp/crc32_d8.v                                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/eth_ctrl.v                                       
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/eth_udp_loop.v                                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/gmii_to_rgmii/gmii_to_rgmii.v                    
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/gmii_to_rgmii/rgmii_rx.v                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/gmii_to_rgmii/rgmii_tx.v                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/udp/udp.v                                        
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/udp/udp_rx.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/new/udp/udp_tx.v                                     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Mode_choice/mode_choice.v                                
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Mode_choice/btn_deb_fix.v                                
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/line_shift_ram_8bit.v              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/median_filter_3x3.v                
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/sort3.v                            
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/vip_gray_median_filter.v           
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/mean_filter/vip_matrix_generate_3x3_8bit.v     
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/rgb2ycbrcc/rgb2ycbcr.v                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/rgb2ycbrcc/vip.v                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/processor.v                                    
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/calu.v                                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/key_ctrl.v                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/para_change.v                            
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/scale_top.v                              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/scaler.v                                 
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/vin_scale_down.v                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/HDMI/color_bar.v                                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/AXI_arbit/mem_read_arbi.v                                
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/rd_scale.v                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/scale_ctr.v                              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/scale/wr_scale.v                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/multiCamera_ctr/multiCamera_ctr.v              
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/UDP/data_gen/udp_char.v                                  
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/rd_char.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Frame/wr_char.v                                          
|            | F:/Project/WorkSpace/FPGA/Video_pro/Source/Processor/brightness_contrast/brightness_contrast.v      
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/pll/pll.idf                                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/source/rtl/DDR3_50H/DDR3_50H.idf                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256O/fifo_16i_256O.idf                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_256i_16O/fifo_256i_16O.idf                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/ref_clock/ref_clock.idf                           
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/udp_shift_register/udp_shift_register.idf         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/icmp_rx_ram_8_256/icmp_rx_ram_8_256.idf           
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8i_16o_14a/fifo_8i_16o_14a.idf               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/pll_200M/pll_200M.idf                             
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/blk_mem_gen_0/blk_mem_gen_0.idf                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_256o_2/fifo_16i_256o_2.idf               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/ram_1024x8/ram_1024x8.idf                         
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/ram_8i8o_2048/ram_8i8o_2048.idf                   
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_8I8O_1/fifo_8I8O_1.idf                       
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/ipcore/fifo_16i_16o_2048/fifo_16i_16o_2048.idf           
| Output     | F:/Project/WorkSpace/FPGA/Video_pro/Projet/compile/video_top_comp.adf                               
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/compile/video_top.cmr                                    
|            | F:/Project/WorkSpace/FPGA/Video_pro/Projet/compile/cmr.db                                           
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {F:/Project/WorkSpace/FPGA/Video_pro/Projet} -top_module video_top
Peak memory: 251 MB
Total CPU  time to compile completion : 0h:0m:2s
Process Total CPU  time to compile completion : 0h:0m:2s
Total real time to compile completion : 0h:0m:20s
