// Seed: 1101329153
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  assign module_1.id_0 = 0;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout tri id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1 || -1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_3 = 32'd72
) (
    input  tri0  _id_0,
    output logic id_1
);
  final $signed(80);
  ;
  initial begin : LABEL_0
    id_1 = 1;
  end
  assign id_1 = 1'd0 < 1;
  assign id_1 = 1;
  wire _id_3;
  not primCall (id_1, id_4);
  parameter id_4[-1 : id_3] = 1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5
  );
  wire [id_0 : -1] id_6, id_7, id_8;
endmodule
