#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec  8 17:20:32 2019
# Process ID: 1824
# Current directory: D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.runs/synth_1
# Command line: vivado.exe -log bin2BCD_4dig.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bin2BCD_4dig.tcl
# Log file: D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.runs/synth_1/bin2BCD_4dig.vds
# Journal file: D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.runs/synth_1\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in D:/Xilinx/Vivado/2019.1/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'D:/Xilinx/Vivado/2019.1/scripts/init.tcl'
source bin2BCD_4dig.tcl -notrace
Command: synth_design -top bin2BCD_4dig -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15276 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 699.793 ; gain = 177.270
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bin2BCD_4dig' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:22]
INFO: [Synth 8-6157] synthesizing module 'bin2BCD_1dig' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:68]
	Parameter wait2strt bound to: 2'b00 
	Parameter shift bound to: 2'b01 
	Parameter add3_shift bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:91]
WARNING: [Synth 8-567] referenced signal 'done' should be on the sensitivity list [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:90]
WARNING: [Synth 8-567] referenced signal 'next_data' should be on the sensitivity list [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:90]
WARNING: [Synth 8-567] referenced signal 'GT4' should be on the sensitivity list [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:90]
WARNING: [Synth 8-567] referenced signal 'next_data3' should be on the sensitivity list [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:90]
INFO: [Synth 8-6155] done synthesizing module 'bin2BCD_1dig' (1#1) [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:68]
INFO: [Synth 8-6157] synthesizing module 'display7segInterface' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/sseg_x4_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_gen' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/clk_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_gen' (2#1) [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/clk_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'digit_selector' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/digit_selector.v:3]
INFO: [Synth 8-226] default block is never used [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/digit_selector.v:22]
INFO: [Synth 8-6155] done synthesizing module 'digit_selector' (3#1) [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/digit_selector.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/seven_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (4#1) [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/seven_seg.v:23]
WARNING: [Synth 8-7023] instance 'ss0' of module 'seven_seg' has 4 connections declared, but only 2 given [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/sseg_x4_top.v:40]
INFO: [Synth 8-6157] synthesizing module 'hex_num_gen' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/hex_num_gen.v:3]
WARNING: [Synth 8-567] referenced signal 'sw' should be on the sensitivity list [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/hex_num_gen.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hex_num_gen' (5#1) [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/hex_num_gen.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display7segInterface' (6#1) [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/imports/new/sseg_x4_top.v:23]
WARNING: [Synth 8-7023] instance 'disp0' of module 'display7segInterface' has 8 connections declared, but only 6 given [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:42]
INFO: [Synth 8-6155] done synthesizing module 'bin2BCD_4dig' (7#1) [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:22]
WARNING: [Synth 8-3331] design digit_selector has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.488 ; gain = 240.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.488 ; gain = 240.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 763.488 ; gain = 240.965
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/imports/Vivado_Projects/Basys3_Master.xdc]
Finished Parsing XDC File [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/imports/Vivado_Projects/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/constrs_1/imports/Vivado_Projects/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bin2BCD_4dig_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bin2BCD_4dig_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 884.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 884.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.094 ; gain = 361.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.094 ; gain = 361.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.094 ; gain = 361.570
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'bin2BCD_1dig'
WARNING: [Synth 8-327] inferring latch for variable 'D_reg' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:97]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:96]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               wait2strt |                              001 |                               00
                   shift |                              010 |                               01
              add3_shift |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'bin2BCD_1dig'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:96]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 884.094 ; gain = 361.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 12    
	   3 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 20    
	   3 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin2BCD_4dig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
Module bin2BCD_1dig 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module digit_selector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'dig3/Q_reg' and it is trimmed from '4' to '3' bits. [D:/FPGA/FPGA_Binary_to_BCD/Binary_to_BCD/Binary_to_BCD.srcs/sources_1/new/bcdConvert.v:87]
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3332] Sequential element (dig3/D_reg[3]) is unused and will be removed from module bin2BCD_4dig.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 884.094 ; gain = 361.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
