// Seed: 88842016
module module_0 (
    input tri   id_0,
    input uwire id_1
    , id_5,
    input tri   id_2,
    input tri0  id_3
);
  logic [7:0] id_6;
  assign id_6[1] = 1;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    output uwire id_2
    , id_15,
    input  tri1  id_3,
    input  wor   id_4,
    input  tri   id_5,
    input  tri1  id_6,
    input  wor   id_7,
    input  tri0  id_8,
    output tri   id_9,
    input  tri1  id_10,
    input  tri1  id_11,
    input  wire  id_12,
    input  wor   id_13
);
  assign id_9 = 1 ? id_1 : 1;
  module_0(
      id_8, id_11, id_4, id_4
  );
  assign id_15[1] = 1;
endmodule
