<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › mce.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mce.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_X86_MCE_H</span>
<span class="cp">#define _ASM_X86_MCE_H</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;asm/ioctls.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Machine Check support for x86</span>
<span class="cm"> */</span>

<span class="cm">/* MCG_CAP register defines */</span>
<span class="cp">#define MCG_BANKCNT_MASK	0xff         </span><span class="cm">/* Number of Banks */</span><span class="cp"></span>
<span class="cp">#define MCG_CTL_P		(1ULL&lt;&lt;8)    </span><span class="cm">/* MCG_CTL register available */</span><span class="cp"></span>
<span class="cp">#define MCG_EXT_P		(1ULL&lt;&lt;9)    </span><span class="cm">/* Extended registers available */</span><span class="cp"></span>
<span class="cp">#define MCG_CMCI_P		(1ULL&lt;&lt;10)   </span><span class="cm">/* CMCI supported */</span><span class="cp"></span>
<span class="cp">#define MCG_EXT_CNT_MASK	0xff0000     </span><span class="cm">/* Number of Extended registers */</span><span class="cp"></span>
<span class="cp">#define MCG_EXT_CNT_SHIFT	16</span>
<span class="cp">#define MCG_EXT_CNT(c)		(((c) &amp; MCG_EXT_CNT_MASK) &gt;&gt; MCG_EXT_CNT_SHIFT)</span>
<span class="cp">#define MCG_SER_P	 	(1ULL&lt;&lt;24)   </span><span class="cm">/* MCA recovery/new status bits */</span><span class="cp"></span>

<span class="cm">/* MCG_STATUS register defines */</span>
<span class="cp">#define MCG_STATUS_RIPV  (1ULL&lt;&lt;0)   </span><span class="cm">/* restart ip valid */</span><span class="cp"></span>
<span class="cp">#define MCG_STATUS_EIPV  (1ULL&lt;&lt;1)   </span><span class="cm">/* ip points to correct instruction */</span><span class="cp"></span>
<span class="cp">#define MCG_STATUS_MCIP  (1ULL&lt;&lt;2)   </span><span class="cm">/* machine check in progress */</span><span class="cp"></span>

<span class="cm">/* MCi_STATUS register defines */</span>
<span class="cp">#define MCI_STATUS_VAL   (1ULL&lt;&lt;63)  </span><span class="cm">/* valid error */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_OVER  (1ULL&lt;&lt;62)  </span><span class="cm">/* previous errors lost */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_UC    (1ULL&lt;&lt;61)  </span><span class="cm">/* uncorrected error */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_EN    (1ULL&lt;&lt;60)  </span><span class="cm">/* error enabled */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_MISCV (1ULL&lt;&lt;59)  </span><span class="cm">/* misc error reg. valid */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_ADDRV (1ULL&lt;&lt;58)  </span><span class="cm">/* addr reg. valid */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_PCC   (1ULL&lt;&lt;57)  </span><span class="cm">/* processor context corrupt */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_S	 (1ULL&lt;&lt;56)  </span><span class="cm">/* Signaled machine check */</span><span class="cp"></span>
<span class="cp">#define MCI_STATUS_AR	 (1ULL&lt;&lt;55)  </span><span class="cm">/* Action required */</span><span class="cp"></span>

<span class="cm">/* MCi_MISC register defines */</span>
<span class="cp">#define MCI_MISC_ADDR_LSB(m)	((m) &amp; 0x3f)</span>
<span class="cp">#define MCI_MISC_ADDR_MODE(m)	(((m) &gt;&gt; 6) &amp; 7)</span>
<span class="cp">#define  MCI_MISC_ADDR_SEGOFF	0	</span><span class="cm">/* segment offset */</span><span class="cp"></span>
<span class="cp">#define  MCI_MISC_ADDR_LINEAR	1	</span><span class="cm">/* linear address */</span><span class="cp"></span>
<span class="cp">#define  MCI_MISC_ADDR_PHYS	2	</span><span class="cm">/* physical address */</span><span class="cp"></span>
<span class="cp">#define  MCI_MISC_ADDR_MEM	3	</span><span class="cm">/* memory address */</span><span class="cp"></span>
<span class="cp">#define  MCI_MISC_ADDR_GENERIC	7	</span><span class="cm">/* generic */</span><span class="cp"></span>

<span class="cm">/* CTL2 register defines */</span>
<span class="cp">#define MCI_CTL2_CMCI_EN		(1ULL &lt;&lt; 30)</span>
<span class="cp">#define MCI_CTL2_CMCI_THRESHOLD_MASK	0x7fffULL</span>

<span class="cp">#define MCJ_CTX_MASK		3</span>
<span class="cp">#define MCJ_CTX(flags)		((flags) &amp; MCJ_CTX_MASK)</span>
<span class="cp">#define MCJ_CTX_RANDOM		0    </span><span class="cm">/* inject context: random */</span><span class="cp"></span>
<span class="cp">#define MCJ_CTX_PROCESS		0x1  </span><span class="cm">/* inject context: process */</span><span class="cp"></span>
<span class="cp">#define MCJ_CTX_IRQ		0x2  </span><span class="cm">/* inject context: IRQ */</span><span class="cp"></span>
<span class="cp">#define MCJ_NMI_BROADCAST	0x4  </span><span class="cm">/* do NMI broadcasting */</span><span class="cp"></span>
<span class="cp">#define MCJ_EXCEPTION		0x8  </span><span class="cm">/* raise as exception */</span><span class="cp"></span>
<span class="cp">#define MCJ_IRQ_BRAODCAST	0x10 </span><span class="cm">/* do IRQ broadcasting */</span><span class="cp"></span>

<span class="cm">/* Fields are zero when not available */</span>
<span class="k">struct</span> <span class="n">mce</span> <span class="p">{</span>
	<span class="n">__u64</span> <span class="n">status</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">misc</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">mcgstatus</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">ip</span><span class="p">;</span>
	<span class="n">__u64</span> <span class="n">tsc</span><span class="p">;</span>	<span class="cm">/* cpu time stamp counter */</span>
	<span class="n">__u64</span> <span class="n">time</span><span class="p">;</span>	<span class="cm">/* wall time_t when error was detected */</span>
	<span class="n">__u8</span>  <span class="n">cpuvendor</span><span class="p">;</span>	<span class="cm">/* cpu vendor as encoded in system.h */</span>
	<span class="n">__u8</span>  <span class="n">inject_flags</span><span class="p">;</span>	<span class="cm">/* software inject flags */</span>
	<span class="n">__u16</span>  <span class="n">pad</span><span class="p">;</span>
	<span class="n">__u32</span> <span class="n">cpuid</span><span class="p">;</span>	<span class="cm">/* CPUID 1 EAX */</span>
	<span class="n">__u8</span>  <span class="n">cs</span><span class="p">;</span>		<span class="cm">/* code segment */</span>
	<span class="n">__u8</span>  <span class="n">bank</span><span class="p">;</span>	<span class="cm">/* machine check bank */</span>
	<span class="n">__u8</span>  <span class="n">cpu</span><span class="p">;</span>	<span class="cm">/* cpu number; obsolete; use extcpu now */</span>
	<span class="n">__u8</span>  <span class="n">finished</span><span class="p">;</span>   <span class="cm">/* entry is valid */</span>
	<span class="n">__u32</span> <span class="n">extcpu</span><span class="p">;</span>	<span class="cm">/* linux cpu number that detected the error */</span>
	<span class="n">__u32</span> <span class="n">socketid</span><span class="p">;</span>	<span class="cm">/* CPU socket ID */</span>
	<span class="n">__u32</span> <span class="n">apicid</span><span class="p">;</span>	<span class="cm">/* CPU initial apic ID */</span>
	<span class="n">__u64</span> <span class="n">mcgcap</span><span class="p">;</span>	<span class="cm">/* MCGCAP MSR: machine check capabilities of CPU */</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This structure contains all data related to the MCE log.  Also</span>
<span class="cm"> * carries a signature to make it easier to find from external</span>
<span class="cm"> * debugging tools.  Each entry is only valid when its finished flag</span>
<span class="cm"> * is set.</span>
<span class="cm"> */</span>

<span class="cp">#define MCE_LOG_LEN 32</span>

<span class="k">struct</span> <span class="n">mce_log</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="n">signature</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span> <span class="cm">/* &quot;MACHINECHECK&quot; */</span>
	<span class="kt">unsigned</span> <span class="n">len</span><span class="p">;</span>	    <span class="cm">/* = MCE_LOG_LEN */</span>
	<span class="kt">unsigned</span> <span class="n">next</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">recordlen</span><span class="p">;</span>	<span class="cm">/* length of struct mce */</span>
	<span class="k">struct</span> <span class="n">mce</span> <span class="n">entry</span><span class="p">[</span><span class="n">MCE_LOG_LEN</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#define MCE_OVERFLOW 0		</span><span class="cm">/* bit 0 in flags means overflow */</span><span class="cp"></span>

<span class="cp">#define MCE_LOG_SIGNATURE	&quot;MACHINECHECK&quot;</span>

<span class="cp">#define MCE_GET_RECORD_LEN   _IOR(&#39;M&#39;, 1, int)</span>
<span class="cp">#define MCE_GET_LOG_LEN      _IOR(&#39;M&#39;, 2, int)</span>
<span class="cp">#define MCE_GETCLEAR_FLAGS   _IOR(&#39;M&#39;, 3, int)</span>

<span class="cm">/* Software defined banks */</span>
<span class="cp">#define MCE_EXTENDED_BANK	128</span>
<span class="cp">#define MCE_THERMAL_BANK	MCE_EXTENDED_BANK + 0</span>

<span class="cp">#define K8_MCE_THRESHOLD_BASE      (MCE_EXTENDED_BANK + 1)      </span><span class="cm">/* MCE_AMD */</span><span class="cp"></span>
<span class="cp">#define K8_MCE_THRESHOLD_BANK_0    (MCE_THRESHOLD_BASE + 0 * 9)</span>
<span class="cp">#define K8_MCE_THRESHOLD_BANK_1    (MCE_THRESHOLD_BASE + 1 * 9)</span>
<span class="cp">#define K8_MCE_THRESHOLD_BANK_2    (MCE_THRESHOLD_BASE + 2 * 9)</span>
<span class="cp">#define K8_MCE_THRESHOLD_BANK_3    (MCE_THRESHOLD_BASE + 3 * 9)</span>
<span class="cp">#define K8_MCE_THRESHOLD_BANK_4    (MCE_THRESHOLD_BASE + 4 * 9)</span>
<span class="cp">#define K8_MCE_THRESHOLD_BANK_5    (MCE_THRESHOLD_BASE + 5 * 9)</span>
<span class="cp">#define K8_MCE_THRESHOLD_DRAM_ECC  (MCE_THRESHOLD_BANK_4 + 0)</span>


<span class="cp">#ifdef __KERNEL__</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">mce_register_decode_chain</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">nb</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">mce_unregister_decode_chain</span><span class="p">(</span><span class="k">struct</span> <span class="n">notifier_block</span> <span class="o">*</span><span class="n">nb</span><span class="p">);</span>

<span class="cp">#include &lt;linux/percpu.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/atomic.h&gt;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">mce_disabled</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mce_p5_enabled</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_X86_MCE</span>
<span class="kt">int</span> <span class="n">mcheck_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mcheck_cpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">mcheck_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="k">return</span> <span class="mi">0</span><span class="p">;</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mcheck_cpu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span> <span class="p">{}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_X86_ANCIENT_MCE</span>
<span class="kt">void</span> <span class="n">intel_p5_mcheck_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">winchip_mcheck_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_p5_mce</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="n">mce_p5_enabled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">intel_p5_mcheck_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">winchip_mcheck_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_p5_mce</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="cp">#endif</span>

<span class="kt">void</span> <span class="n">mce_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">mce</span> <span class="o">*</span><span class="n">m</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mce_log</span><span class="p">(</span><span class="k">struct</span> <span class="n">mce</span> <span class="o">*</span><span class="n">m</span><span class="p">);</span>
<span class="n">DECLARE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="p">,</span> <span class="n">mce_device</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Maximum banks number.</span>
<span class="cm"> * This is the limit of the current register layout on</span>
<span class="cm"> * Intel CPUs.</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_NR_BANKS 32</span>

<span class="cp">#ifdef CONFIG_X86_MCE_INTEL</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mce_cmci_disabled</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">mce_ignore_ce</span><span class="p">;</span>
<span class="kt">void</span> <span class="n">mce_intel_feature_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cmci_clear</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cmci_reenable</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cmci_rediscover</span><span class="p">(</span><span class="kt">int</span> <span class="n">dying</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">cmci_recheck</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mce_intel_feature_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cmci_clear</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cmci_reenable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cmci_rediscover</span><span class="p">(</span><span class="kt">int</span> <span class="n">dying</span><span class="p">)</span> <span class="p">{}</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">cmci_recheck</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_X86_MCE_AMD</span>
<span class="kt">void</span> <span class="n">mce_amd_feature_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mce_amd_feature_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif</span>

<span class="kt">int</span> <span class="n">mce_available</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>

<span class="n">DECLARE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span><span class="p">,</span> <span class="n">mce_exception_count</span><span class="p">);</span>
<span class="n">DECLARE_PER_CPU</span><span class="p">(</span><span class="kt">unsigned</span><span class="p">,</span> <span class="n">mce_poll_count</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">atomic_t</span> <span class="n">mce_entry</span><span class="p">;</span>

<span class="k">typedef</span> <span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">mce_banks_t</span><span class="p">,</span> <span class="n">MAX_NR_BANKS</span><span class="p">);</span>
<span class="n">DECLARE_PER_CPU</span><span class="p">(</span><span class="n">mce_banks_t</span><span class="p">,</span> <span class="n">mce_poll_banks</span><span class="p">);</span>

<span class="k">enum</span> <span class="n">mcp_flags</span> <span class="p">{</span>
	<span class="n">MCP_TIMESTAMP</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>	<span class="cm">/* log time stamp */</span>
	<span class="n">MCP_UC</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>		<span class="cm">/* log uncorrected errors */</span>
	<span class="n">MCP_DONTLOG</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>		<span class="cm">/* only clear, don&#39;t log */</span>
<span class="p">};</span>
<span class="kt">void</span> <span class="n">machine_check_poll</span><span class="p">(</span><span class="k">enum</span> <span class="n">mcp_flags</span> <span class="n">flags</span><span class="p">,</span> <span class="n">mce_banks_t</span> <span class="o">*</span><span class="n">b</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">mce_notify_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mce_notify_process</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="n">DECLARE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">mce</span><span class="p">,</span> <span class="n">injectm</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">register_mce_write_callback</span><span class="p">(</span><span class="kt">ssize_t</span> <span class="p">(</span><span class="o">*</span><span class="p">)(</span><span class="k">struct</span> <span class="n">file</span> <span class="o">*</span><span class="n">filp</span><span class="p">,</span>
				    <span class="k">const</span> <span class="kt">char</span> <span class="n">__user</span> <span class="o">*</span><span class="n">ubuf</span><span class="p">,</span>
				    <span class="kt">size_t</span> <span class="n">usize</span><span class="p">,</span> <span class="n">loff_t</span> <span class="o">*</span><span class="n">off</span><span class="p">));</span>

<span class="cm">/*</span>
<span class="cm"> * Exception handler</span>
<span class="cm"> */</span>

<span class="cm">/* Call the installed machine check handler for this CPU setup. */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">machine_check_vector</span><span class="p">)(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">,</span> <span class="kt">long</span> <span class="n">error_code</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">do_machine_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">,</span> <span class="kt">long</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Threshold handler</span>
<span class="cm"> */</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">mce_threshold_vector</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">threshold_cpu_callback</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">action</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * Thermal handler</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="n">intel_init_thermal</span><span class="p">(</span><span class="k">struct</span> <span class="n">cpuinfo_x86</span> <span class="o">*</span><span class="n">c</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">mce_log_therm_throt_event</span><span class="p">(</span><span class="n">__u64</span> <span class="n">status</span><span class="p">);</span>

<span class="cm">/* Interrupt Handler for core thermal thresholds */</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">platform_thermal_notify</span><span class="p">)(</span><span class="n">__u64</span> <span class="n">msr_val</span><span class="p">);</span>

<span class="cp">#ifdef CONFIG_X86_THERMAL_VECTOR</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">mcheck_intel_therm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mcheck_intel_therm_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{</span> <span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Used by APEI to report memory error via /dev/mcelog</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">cper_sec_mem_err</span><span class="p">;</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">apei_mce_report_mem_error</span><span class="p">(</span><span class="kt">int</span> <span class="n">corrected</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">cper_sec_mem_err</span> <span class="o">*</span><span class="n">mem_err</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>
<span class="cp">#endif </span><span class="cm">/* _ASM_X86_MCE_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
