$date
	Sat May 15 22:43:11 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux2_1_tb $end
$var wire 1 ! sel $end
$var wire 1 " outGate $end
$var wire 1 # outDataFlow $end
$var wire 1 $ outBehavioural $end
$var wire 1 % d1 $end
$var wire 1 & d0 $end
$var reg 3 ' in [2:0] $end
$scope module Behavioral $end
$var wire 1 & d0 $end
$var wire 1 % d1 $end
$var wire 1 ! sel $end
$var reg 1 $ out $end
$upscope $end
$scope module DataFlow $end
$var wire 1 & d0 $end
$var wire 1 % d1 $end
$var wire 1 ! sel $end
$var wire 1 # out $end
$upscope $end
$scope module Gate $end
$var wire 1 & d0 $end
$var wire 1 % d1 $end
$var wire 1 ( min0 $end
$var wire 1 ) min1 $end
$var wire 1 * nSel $end
$var wire 1 " out $end
$var wire 1 ! sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
bx '
x&
x%
x$
x#
x"
x!
$end
#2
0"
0(
0$
0#
1*
0)
0&
0%
0!
b0 '
#4
0*
1!
b1 '
#6
1*
1%
0!
b10 '
#8
1"
1$
1#
0*
1)
1!
b11 '
#10
1(
1*
0)
1&
0%
0!
b100 '
#12
0"
0(
0$
0#
0*
1!
b101 '
#14
1"
1(
1$
1#
1*
1%
0!
b110 '
#16
0(
0*
1)
1!
b111 '
#18
