set_max_delay 10 -from clk1 -through net2 -rise_through pin2 -fall_through * -fall_to and1 -ignore_clock_latency -reset_path
