
Cobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d2e4  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800d470  0800d470  0001d470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d514  0800d514  00020190  2**0
                  CONTENTS
  4 .ARM          00000008  0800d514  0800d514  0001d514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d51c  0800d51c  00020190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800d51c  0800d51c  0001d51c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d524  0800d524  0001d524  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000190  20000000  0800d528  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001570  20000190  0800d6b8  00020190  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001700  0800d6b8  00021700  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032568  00000000  00000000  000201c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000066f6  00000000  00000000  00052728  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e78  00000000  00000000  00058e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b80  00000000  00000000  0005ac98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e00f  00000000  00000000  0005c818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002881b  00000000  00000000  0008a827  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f19b2  00000000  00000000  000b3042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001a49f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c74  00000000  00000000  001a4a48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000190 	.word	0x20000190
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800d458 	.word	0x0800d458

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000194 	.word	0x20000194
 80001c8:	0800d458 	.word	0x0800d458

080001cc <__aeabi_uldivmod>:
 80001cc:	b953      	cbnz	r3, 80001e4 <__aeabi_uldivmod+0x18>
 80001ce:	b94a      	cbnz	r2, 80001e4 <__aeabi_uldivmod+0x18>
 80001d0:	2900      	cmp	r1, #0
 80001d2:	bf08      	it	eq
 80001d4:	2800      	cmpeq	r0, #0
 80001d6:	bf1c      	itt	ne
 80001d8:	f04f 31ff 	movne.w	r1, #4294967295
 80001dc:	f04f 30ff 	movne.w	r0, #4294967295
 80001e0:	f000 b96e 	b.w	80004c0 <__aeabi_idiv0>
 80001e4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ec:	f000 f806 	bl	80001fc <__udivmoddi4>
 80001f0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f8:	b004      	add	sp, #16
 80001fa:	4770      	bx	lr

080001fc <__udivmoddi4>:
 80001fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000200:	9d08      	ldr	r5, [sp, #32]
 8000202:	4604      	mov	r4, r0
 8000204:	468c      	mov	ip, r1
 8000206:	2b00      	cmp	r3, #0
 8000208:	f040 8083 	bne.w	8000312 <__udivmoddi4+0x116>
 800020c:	428a      	cmp	r2, r1
 800020e:	4617      	mov	r7, r2
 8000210:	d947      	bls.n	80002a2 <__udivmoddi4+0xa6>
 8000212:	fab2 f282 	clz	r2, r2
 8000216:	b142      	cbz	r2, 800022a <__udivmoddi4+0x2e>
 8000218:	f1c2 0020 	rsb	r0, r2, #32
 800021c:	fa24 f000 	lsr.w	r0, r4, r0
 8000220:	4091      	lsls	r1, r2
 8000222:	4097      	lsls	r7, r2
 8000224:	ea40 0c01 	orr.w	ip, r0, r1
 8000228:	4094      	lsls	r4, r2
 800022a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800022e:	0c23      	lsrs	r3, r4, #16
 8000230:	fbbc f6f8 	udiv	r6, ip, r8
 8000234:	fa1f fe87 	uxth.w	lr, r7
 8000238:	fb08 c116 	mls	r1, r8, r6, ip
 800023c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000240:	fb06 f10e 	mul.w	r1, r6, lr
 8000244:	4299      	cmp	r1, r3
 8000246:	d909      	bls.n	800025c <__udivmoddi4+0x60>
 8000248:	18fb      	adds	r3, r7, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 8119 	bcs.w	8000484 <__udivmoddi4+0x288>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 8116 	bls.w	8000484 <__udivmoddi4+0x288>
 8000258:	3e02      	subs	r6, #2
 800025a:	443b      	add	r3, r7
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000270:	45a6      	cmp	lr, r4
 8000272:	d909      	bls.n	8000288 <__udivmoddi4+0x8c>
 8000274:	193c      	adds	r4, r7, r4
 8000276:	f100 33ff 	add.w	r3, r0, #4294967295
 800027a:	f080 8105 	bcs.w	8000488 <__udivmoddi4+0x28c>
 800027e:	45a6      	cmp	lr, r4
 8000280:	f240 8102 	bls.w	8000488 <__udivmoddi4+0x28c>
 8000284:	3802      	subs	r0, #2
 8000286:	443c      	add	r4, r7
 8000288:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028c:	eba4 040e 	sub.w	r4, r4, lr
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa0>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	b902      	cbnz	r2, 80002a6 <__udivmoddi4+0xaa>
 80002a4:	deff      	udf	#255	; 0xff
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	2a00      	cmp	r2, #0
 80002ac:	d150      	bne.n	8000350 <__udivmoddi4+0x154>
 80002ae:	1bcb      	subs	r3, r1, r7
 80002b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b4:	fa1f f887 	uxth.w	r8, r7
 80002b8:	2601      	movs	r6, #1
 80002ba:	fbb3 fcfe 	udiv	ip, r3, lr
 80002be:	0c21      	lsrs	r1, r4, #16
 80002c0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002c8:	fb08 f30c 	mul.w	r3, r8, ip
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d907      	bls.n	80002e0 <__udivmoddi4+0xe4>
 80002d0:	1879      	adds	r1, r7, r1
 80002d2:	f10c 30ff 	add.w	r0, ip, #4294967295
 80002d6:	d202      	bcs.n	80002de <__udivmoddi4+0xe2>
 80002d8:	428b      	cmp	r3, r1
 80002da:	f200 80e9 	bhi.w	80004b0 <__udivmoddi4+0x2b4>
 80002de:	4684      	mov	ip, r0
 80002e0:	1ac9      	subs	r1, r1, r3
 80002e2:	b2a3      	uxth	r3, r4
 80002e4:	fbb1 f0fe 	udiv	r0, r1, lr
 80002e8:	fb0e 1110 	mls	r1, lr, r0, r1
 80002ec:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80002f0:	fb08 f800 	mul.w	r8, r8, r0
 80002f4:	45a0      	cmp	r8, r4
 80002f6:	d907      	bls.n	8000308 <__udivmoddi4+0x10c>
 80002f8:	193c      	adds	r4, r7, r4
 80002fa:	f100 33ff 	add.w	r3, r0, #4294967295
 80002fe:	d202      	bcs.n	8000306 <__udivmoddi4+0x10a>
 8000300:	45a0      	cmp	r8, r4
 8000302:	f200 80d9 	bhi.w	80004b8 <__udivmoddi4+0x2bc>
 8000306:	4618      	mov	r0, r3
 8000308:	eba4 0408 	sub.w	r4, r4, r8
 800030c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000310:	e7bf      	b.n	8000292 <__udivmoddi4+0x96>
 8000312:	428b      	cmp	r3, r1
 8000314:	d909      	bls.n	800032a <__udivmoddi4+0x12e>
 8000316:	2d00      	cmp	r5, #0
 8000318:	f000 80b1 	beq.w	800047e <__udivmoddi4+0x282>
 800031c:	2600      	movs	r6, #0
 800031e:	e9c5 0100 	strd	r0, r1, [r5]
 8000322:	4630      	mov	r0, r6
 8000324:	4631      	mov	r1, r6
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	fab3 f683 	clz	r6, r3
 800032e:	2e00      	cmp	r6, #0
 8000330:	d14a      	bne.n	80003c8 <__udivmoddi4+0x1cc>
 8000332:	428b      	cmp	r3, r1
 8000334:	d302      	bcc.n	800033c <__udivmoddi4+0x140>
 8000336:	4282      	cmp	r2, r0
 8000338:	f200 80b8 	bhi.w	80004ac <__udivmoddi4+0x2b0>
 800033c:	1a84      	subs	r4, r0, r2
 800033e:	eb61 0103 	sbc.w	r1, r1, r3
 8000342:	2001      	movs	r0, #1
 8000344:	468c      	mov	ip, r1
 8000346:	2d00      	cmp	r5, #0
 8000348:	d0a8      	beq.n	800029c <__udivmoddi4+0xa0>
 800034a:	e9c5 4c00 	strd	r4, ip, [r5]
 800034e:	e7a5      	b.n	800029c <__udivmoddi4+0xa0>
 8000350:	f1c2 0320 	rsb	r3, r2, #32
 8000354:	fa20 f603 	lsr.w	r6, r0, r3
 8000358:	4097      	lsls	r7, r2
 800035a:	fa01 f002 	lsl.w	r0, r1, r2
 800035e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000362:	40d9      	lsrs	r1, r3
 8000364:	4330      	orrs	r0, r6
 8000366:	0c03      	lsrs	r3, r0, #16
 8000368:	fbb1 f6fe 	udiv	r6, r1, lr
 800036c:	fa1f f887 	uxth.w	r8, r7
 8000370:	fb0e 1116 	mls	r1, lr, r6, r1
 8000374:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000378:	fb06 f108 	mul.w	r1, r6, r8
 800037c:	4299      	cmp	r1, r3
 800037e:	fa04 f402 	lsl.w	r4, r4, r2
 8000382:	d909      	bls.n	8000398 <__udivmoddi4+0x19c>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f106 3cff 	add.w	ip, r6, #4294967295
 800038a:	f080 808d 	bcs.w	80004a8 <__udivmoddi4+0x2ac>
 800038e:	4299      	cmp	r1, r3
 8000390:	f240 808a 	bls.w	80004a8 <__udivmoddi4+0x2ac>
 8000394:	3e02      	subs	r6, #2
 8000396:	443b      	add	r3, r7
 8000398:	1a5b      	subs	r3, r3, r1
 800039a:	b281      	uxth	r1, r0
 800039c:	fbb3 f0fe 	udiv	r0, r3, lr
 80003a0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003a8:	fb00 f308 	mul.w	r3, r0, r8
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d907      	bls.n	80003c0 <__udivmoddi4+0x1c4>
 80003b0:	1879      	adds	r1, r7, r1
 80003b2:	f100 3cff 	add.w	ip, r0, #4294967295
 80003b6:	d273      	bcs.n	80004a0 <__udivmoddi4+0x2a4>
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d971      	bls.n	80004a0 <__udivmoddi4+0x2a4>
 80003bc:	3802      	subs	r0, #2
 80003be:	4439      	add	r1, r7
 80003c0:	1acb      	subs	r3, r1, r3
 80003c2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003c6:	e778      	b.n	80002ba <__udivmoddi4+0xbe>
 80003c8:	f1c6 0c20 	rsb	ip, r6, #32
 80003cc:	fa03 f406 	lsl.w	r4, r3, r6
 80003d0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003d4:	431c      	orrs	r4, r3
 80003d6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003da:	fa01 f306 	lsl.w	r3, r1, r6
 80003de:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80003e2:	fa21 f10c 	lsr.w	r1, r1, ip
 80003e6:	431f      	orrs	r7, r3
 80003e8:	0c3b      	lsrs	r3, r7, #16
 80003ea:	fbb1 f9fe 	udiv	r9, r1, lr
 80003ee:	fa1f f884 	uxth.w	r8, r4
 80003f2:	fb0e 1119 	mls	r1, lr, r9, r1
 80003f6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80003fa:	fb09 fa08 	mul.w	sl, r9, r8
 80003fe:	458a      	cmp	sl, r1
 8000400:	fa02 f206 	lsl.w	r2, r2, r6
 8000404:	fa00 f306 	lsl.w	r3, r0, r6
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x220>
 800040a:	1861      	adds	r1, r4, r1
 800040c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000410:	d248      	bcs.n	80004a4 <__udivmoddi4+0x2a8>
 8000412:	458a      	cmp	sl, r1
 8000414:	d946      	bls.n	80004a4 <__udivmoddi4+0x2a8>
 8000416:	f1a9 0902 	sub.w	r9, r9, #2
 800041a:	4421      	add	r1, r4
 800041c:	eba1 010a 	sub.w	r1, r1, sl
 8000420:	b2bf      	uxth	r7, r7
 8000422:	fbb1 f0fe 	udiv	r0, r1, lr
 8000426:	fb0e 1110 	mls	r1, lr, r0, r1
 800042a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800042e:	fb00 f808 	mul.w	r8, r0, r8
 8000432:	45b8      	cmp	r8, r7
 8000434:	d907      	bls.n	8000446 <__udivmoddi4+0x24a>
 8000436:	19e7      	adds	r7, r4, r7
 8000438:	f100 31ff 	add.w	r1, r0, #4294967295
 800043c:	d22e      	bcs.n	800049c <__udivmoddi4+0x2a0>
 800043e:	45b8      	cmp	r8, r7
 8000440:	d92c      	bls.n	800049c <__udivmoddi4+0x2a0>
 8000442:	3802      	subs	r0, #2
 8000444:	4427      	add	r7, r4
 8000446:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800044a:	eba7 0708 	sub.w	r7, r7, r8
 800044e:	fba0 8902 	umull	r8, r9, r0, r2
 8000452:	454f      	cmp	r7, r9
 8000454:	46c6      	mov	lr, r8
 8000456:	4649      	mov	r1, r9
 8000458:	d31a      	bcc.n	8000490 <__udivmoddi4+0x294>
 800045a:	d017      	beq.n	800048c <__udivmoddi4+0x290>
 800045c:	b15d      	cbz	r5, 8000476 <__udivmoddi4+0x27a>
 800045e:	ebb3 020e 	subs.w	r2, r3, lr
 8000462:	eb67 0701 	sbc.w	r7, r7, r1
 8000466:	fa07 fc0c 	lsl.w	ip, r7, ip
 800046a:	40f2      	lsrs	r2, r6
 800046c:	ea4c 0202 	orr.w	r2, ip, r2
 8000470:	40f7      	lsrs	r7, r6
 8000472:	e9c5 2700 	strd	r2, r7, [r5]
 8000476:	2600      	movs	r6, #0
 8000478:	4631      	mov	r1, r6
 800047a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800047e:	462e      	mov	r6, r5
 8000480:	4628      	mov	r0, r5
 8000482:	e70b      	b.n	800029c <__udivmoddi4+0xa0>
 8000484:	4606      	mov	r6, r0
 8000486:	e6e9      	b.n	800025c <__udivmoddi4+0x60>
 8000488:	4618      	mov	r0, r3
 800048a:	e6fd      	b.n	8000288 <__udivmoddi4+0x8c>
 800048c:	4543      	cmp	r3, r8
 800048e:	d2e5      	bcs.n	800045c <__udivmoddi4+0x260>
 8000490:	ebb8 0e02 	subs.w	lr, r8, r2
 8000494:	eb69 0104 	sbc.w	r1, r9, r4
 8000498:	3801      	subs	r0, #1
 800049a:	e7df      	b.n	800045c <__udivmoddi4+0x260>
 800049c:	4608      	mov	r0, r1
 800049e:	e7d2      	b.n	8000446 <__udivmoddi4+0x24a>
 80004a0:	4660      	mov	r0, ip
 80004a2:	e78d      	b.n	80003c0 <__udivmoddi4+0x1c4>
 80004a4:	4681      	mov	r9, r0
 80004a6:	e7b9      	b.n	800041c <__udivmoddi4+0x220>
 80004a8:	4666      	mov	r6, ip
 80004aa:	e775      	b.n	8000398 <__udivmoddi4+0x19c>
 80004ac:	4630      	mov	r0, r6
 80004ae:	e74a      	b.n	8000346 <__udivmoddi4+0x14a>
 80004b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004b4:	4439      	add	r1, r7
 80004b6:	e713      	b.n	80002e0 <__udivmoddi4+0xe4>
 80004b8:	3802      	subs	r0, #2
 80004ba:	443c      	add	r4, r7
 80004bc:	e724      	b.n	8000308 <__udivmoddi4+0x10c>
 80004be:	bf00      	nop

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <_ZN11TaskHandlerC1Ev>:


#include "stdint.h"


class TaskHandler{
 80004c4:	b480      	push	{r7}
 80004c6:	b083      	sub	sp, #12
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	6078      	str	r0, [r7, #4]
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	2200      	movs	r2, #0
 80004d0:	701a      	strb	r2, [r3, #0]
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	2200      	movs	r2, #0
 80004d6:	705a      	strb	r2, [r3, #1]
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	2200      	movs	r2, #0
 80004dc:	709a      	strb	r2, [r3, #2]
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	2200      	movs	r2, #0
 80004e2:	70da      	strb	r2, [r3, #3]
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2200      	movs	r2, #0
 80004e8:	711a      	strb	r2, [r3, #4]
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2201      	movs	r2, #1
 80004ee:	715a      	strb	r2, [r3, #5]
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	2201      	movs	r2, #1
 80004f4:	719a      	strb	r2, [r3, #6]
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	2201      	movs	r2, #1
 80004fa:	71da      	strb	r2, [r3, #7]
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	2201      	movs	r2, #1
 8000500:	721a      	strb	r2, [r3, #8]
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2201      	movs	r2, #1
 8000506:	725a      	strb	r2, [r3, #9]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	4618      	mov	r0, r3
 800050c:	370c      	adds	r7, #12
 800050e:	46bd      	mov	sp, r7
 8000510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000514:	4770      	bx	lr

08000516 <_ZN13DriveSettingsC1Ev>:
#ifndef SRC_SETTINGS_DRIVESETTINGS_H_
#define SRC_SETTINGS_DRIVESETTINGS_H_

#include "stdint.h"

class DriveSettings{
 8000516:	b480      	push	{r7}
 8000518:	b083      	sub	sp, #12
 800051a:	af00      	add	r7, sp, #0
 800051c:	6078      	str	r0, [r7, #4]
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	221f      	movs	r2, #31
 8000522:	701a      	strb	r2, [r3, #0]
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	2200      	movs	r2, #0
 8000528:	805a      	strh	r2, [r3, #2]
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	2200      	movs	r2, #0
 800052e:	809a      	strh	r2, [r3, #4]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	2200      	movs	r2, #0
 8000534:	80da      	strh	r2, [r3, #6]
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2200      	movs	r2, #0
 800053a:	811a      	strh	r2, [r3, #8]
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8000542:	815a      	strh	r2, [r3, #10]
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2214      	movs	r2, #20
 8000548:	819a      	strh	r2, [r3, #12]
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2264      	movs	r2, #100	; 0x64
 800054e:	81da      	strh	r2, [r3, #14]
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	f243 62b0 	movw	r2, #14000	; 0x36b0
 8000556:	821a      	strh	r2, [r3, #16]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800055e:	825a      	strh	r2, [r3, #18]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2232      	movs	r2, #50	; 0x32
 8000564:	829a      	strh	r2, [r3, #20]
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2264      	movs	r2, #100	; 0x64
 800056a:	82da      	strh	r2, [r3, #22]
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000572:	831a      	strh	r2, [r3, #24]
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	4618      	mov	r0, r3
 8000578:	370c      	adds	r7, #12
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr

08000582 <_ZN7AppMainC1Ev>:
#include "AppMain.h"
#include "../Tools/Delay.h"

extern TIM_HandleTypeDef htim7;

AppMain::AppMain()
 8000582:	b590      	push	{r4, r7, lr}
 8000584:	b085      	sub	sp, #20
 8000586:	af02      	add	r7, sp, #8
 8000588:	6078      	str	r0, [r7, #4]
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4618      	mov	r0, r3
 800058e:	f001 f9d3 	bl	8001938 <_ZN10RFM95_LoRaC1Ev>
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	3320      	adds	r3, #32
 8000596:	2200      	movs	r2, #0
 8000598:	601a      	str	r2, [r3, #0]
 800059a:	605a      	str	r2, [r3, #4]
 800059c:	609a      	str	r2, [r3, #8]
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	3320      	adds	r3, #32
 80005a2:	4618      	mov	r0, r3
 80005a4:	f7ff ff8e 	bl	80004c4 <_ZN11TaskHandlerC1Ev>
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 80005ae:	2301      	movs	r3, #1
 80005b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80005b4:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80005b8:	f000 fecc 	bl	8001354 <_ZN3LEDC1EP12GPIO_TypeDeftb>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f103 0034 	add.w	r0, r3, #52	; 0x34
 80005c2:	2301      	movs	r3, #1
 80005c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80005c8:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 80005cc:	f000 fec2 	bl	8001354 <_ZN3LEDC1EP12GPIO_TypeDeftb>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	333c      	adds	r3, #60	; 0x3c
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]
 80005e0:	615a      	str	r2, [r3, #20]
 80005e2:	831a      	strh	r2, [r3, #24]
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	333c      	adds	r3, #60	; 0x3c
 80005e8:	4618      	mov	r0, r3
 80005ea:	f7ff ff94 	bl	8000516 <_ZN13DriveSettingsC1Ev>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	3356      	adds	r3, #86	; 0x56
 80005f2:	4618      	mov	r0, r3
 80005f4:	f001 fead 	bl	8002352 <_ZN11DriveStatusC1Ev>
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3356      	adds	r3, #86	; 0x56
 8000608:	461a      	mov	r2, r3
 800060a:	f000 f87f 	bl	800070c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus>
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	f503 7082 	add.w	r0, r3, #260	; 0x104
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	f103 0156 	add.w	r1, r3, #86	; 0x56
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8000620:	687c      	ldr	r4, [r7, #4]
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	3360      	adds	r3, #96	; 0x60
 8000626:	9300      	str	r3, [sp, #0]
 8000628:	4623      	mov	r3, r4
 800062a:	f000 fedb 	bl	80013e4 <_ZN13CommunicationC1EP11DriveStatusP13DriveSettingsP10RFM95_LoRaP14Digitll_IN_OUT>
{

}
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	4618      	mov	r0, r3
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	bd90      	pop	{r4, r7, pc}

08000638 <_ZN7AppMain7StartupEv>:

void AppMain::Startup()
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b082      	sub	sp, #8
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]

	HAL_TIM_Base_Start_IT(&htim7);
 8000640:	480c      	ldr	r0, [pc, #48]	; (8000674 <_ZN7AppMain7StartupEv+0x3c>)
 8000642:	f008 f9ef 	bl	8008a24 <HAL_TIM_Base_Start_IT>

	LED_Green.OFF();
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	332c      	adds	r3, #44	; 0x2c
 800064a:	4618      	mov	r0, r3
 800064c:	f000 fe9d 	bl	800138a <_ZN3LED3OFFEv>
	LED_Red.OFF();
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	3334      	adds	r3, #52	; 0x34
 8000654:	4618      	mov	r0, r3
 8000656:	f000 fe98 	bl	800138a <_ZN3LED3OFFEv>

	if (rfm95.InitRFM())
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4618      	mov	r0, r3
 800065e:	f001 fd11 	bl	8002084 <_ZN10RFM95_LoRa7InitRFMEv>
	{

	}

	Delay::DWT_Init();
 8000662:	f002 f837 	bl	80026d4 <_ZN5Delay8DWT_InitEv>


	Main();
 8000666:	6878      	ldr	r0, [r7, #4]
 8000668:	f000 f806 	bl	8000678 <_ZN7AppMain4MainEv>
}
 800066c:	bf00      	nop
 800066e:	3708      	adds	r7, #8
 8000670:	46bd      	mov	sp, r7
 8000672:	bd80      	pop	{r7, pc}
 8000674:	20000714 	.word	0x20000714

08000678 <_ZN7AppMain4MainEv>:

void AppMain::Main()
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]

	while (1)
	{

		if (taskStatus.isErrorTask())
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	3320      	adds	r3, #32
 8000684:	4618      	mov	r0, r3
 8000686:	f001 ffd4 	bl	8002632 <_ZN11TaskHandler11isErrorTaskEv>
		{

		}

		if (taskStatus.isLEDUpdateTask())
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	3320      	adds	r3, #32
 800068e:	4618      	mov	r0, r3
 8000690:	f002 f805 	bl	800269e <_ZN11TaskHandler15isLEDUpdateTaskEv>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d004      	beq.n	80006a4 <_ZN7AppMain4MainEv+0x2c>
		{
			LED_Green.Toggle();
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	332c      	adds	r3, #44	; 0x2c
 800069e:	4618      	mov	r0, r3
 80006a0:	f000 fe90 	bl	80013c4 <_ZN3LED6ToggleEv>
		}

		if (taskStatus.isComTask())
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3320      	adds	r3, #32
 80006a8:	4618      	mov	r0, r3
 80006aa:	f001 ffa7 	bl	80025fc <_ZN11TaskHandler9isComTaskEv>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d00b      	beq.n	80006cc <_ZN7AppMain4MainEv+0x54>
		{
			com.UpdateCom();
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 feb2 	bl	8001424 <_ZN13Communication9UpdateComEv>
			com.ReadData();
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f503 7382 	add.w	r3, r3, #260	; 0x104
 80006c6:	4618      	mov	r0, r3
 80006c8:	f001 f896 	bl	80017f8 <_ZN13Communication8ReadDataEv>
		}

		if (taskStatus.isIoUpdateTask())
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	3320      	adds	r3, #32
 80006d0:	4618      	mov	r0, r3
 80006d2:	f001 ffc9 	bl	8002668 <_ZN11TaskHandler14isIoUpdateTaskEv>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d0d1      	beq.n	8000680 <_ZN7AppMain4MainEv+0x8>
		{
			DigitalInOut.Read();
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3360      	adds	r3, #96	; 0x60
 80006e0:	4618      	mov	r0, r3
 80006e2:	f000 f89f 	bl	8000824 <_ZN14Digitll_IN_OUT4ReadEv>
		if (taskStatus.isErrorTask())
 80006e6:	e7cb      	b.n	8000680 <_ZN7AppMain4MainEv+0x8>

080006e8 <_ZN5QueueC1Ev>:

#include "stdint.h"

#define BUFFER_SIZE 10

class Queue{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2200      	movs	r2, #0
 80006f4:	701a      	strb	r2, [r3, #0]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	2200      	movs	r2, #0
 80006fa:	705a      	strb	r2, [r3, #1]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4618      	mov	r0, r3
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
	...

0800070c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus>:
 *      Author: marce
 */

#include "DI.h"

Digitll_IN_OUT::Digitll_IN_OUT(DriveSettings *driveSettings, DriveStatus *driveStatus)
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af02      	add	r7, sp, #8
 8000712:	60f8      	str	r0, [r7, #12]
 8000714:	60b9      	str	r1, [r7, #8]
 8000716:	607a      	str	r2, [r7, #4]
 8000718:	68f8      	ldr	r0, [r7, #12]
 800071a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800071e:	9300      	str	r3, [sp, #0]
 8000720:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000724:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000728:	493c      	ldr	r1, [pc, #240]	; (800081c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x110>)
 800072a:	f000 fdbc 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 800072e:	68fb      	ldr	r3, [r7, #12]
 8000730:	f103 0010 	add.w	r0, r3, #16
 8000734:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000738:	9300      	str	r3, [sp, #0]
 800073a:	4b39      	ldr	r3, [pc, #228]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 800073c:	2204      	movs	r2, #4
 800073e:	4938      	ldr	r1, [pc, #224]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 8000740:	f000 fdb1 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 8000744:	68fb      	ldr	r3, [r7, #12]
 8000746:	f103 0020 	add.w	r0, r3, #32
 800074a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	4b32      	ldr	r3, [pc, #200]	; (800081c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x110>)
 8000752:	2280      	movs	r2, #128	; 0x80
 8000754:	4931      	ldr	r1, [pc, #196]	; (800081c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x110>)
 8000756:	f000 fda6 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8000760:	2301      	movs	r3, #1
 8000762:	9300      	str	r3, [sp, #0]
 8000764:	4b2e      	ldr	r3, [pc, #184]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 8000766:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800076a:	492d      	ldr	r1, [pc, #180]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 800076c:	f000 fd9b 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f103 0040 	add.w	r0, r3, #64	; 0x40
 8000776:	2340      	movs	r3, #64	; 0x40
 8000778:	9300      	str	r3, [sp, #0]
 800077a:	4b28      	ldr	r3, [pc, #160]	; (800081c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x110>)
 800077c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000780:	4927      	ldr	r1, [pc, #156]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 8000782:	f000 fd90 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 8000786:	68fb      	ldr	r3, [r7, #12]
 8000788:	f103 0050 	add.w	r0, r3, #80	; 0x50
 800078c:	2302      	movs	r3, #2
 800078e:	9300      	str	r3, [sp, #0]
 8000790:	4b23      	ldr	r3, [pc, #140]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 8000792:	2210      	movs	r2, #16
 8000794:	4921      	ldr	r1, [pc, #132]	; (800081c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x110>)
 8000796:	f000 fd86 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f103 0060 	add.w	r0, r3, #96	; 0x60
 80007a0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80007a4:	9300      	str	r3, [sp, #0]
 80007a6:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 80007a8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007ac:	491c      	ldr	r1, [pc, #112]	; (8000820 <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x114>)
 80007ae:	f000 fd7a 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	f103 0070 	add.w	r0, r3, #112	; 0x70
 80007b8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80007bc:	9300      	str	r3, [sp, #0]
 80007be:	4b17      	ldr	r3, [pc, #92]	; (800081c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x110>)
 80007c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80007c4:	4915      	ldr	r1, [pc, #84]	; (800081c <_ZN14Digitll_IN_OUTC1EP13DriveSettingsP11DriveStatus+0x110>)
 80007c6:	f000 fd6e 	bl	80012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	2200      	movs	r2, #0
 80007ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	2200      	movs	r2, #0
 80007d6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	2200      	movs	r2, #0
 80007de:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	338a      	adds	r3, #138	; 0x8a
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	338a      	adds	r3, #138	; 0x8a
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff78 	bl	80006e8 <_ZN5QueueC1Ev>
{
	this->driveSettings = driveSettings;
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	68ba      	ldr	r2, [r7, #8]
 80007fc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	this->driveStatus = driveStatus;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	687a      	ldr	r2, [r7, #4]
 8000804:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	timeoutCounter = 0;
 8000808:	68fb      	ldr	r3, [r7, #12]
 800080a:	2200      	movs	r2, #0
 800080c:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
}
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	4618      	mov	r0, r3
 8000814:	3710      	adds	r7, #16
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	48000800 	.word	0x48000800
 8000820:	48000400 	.word	0x48000400

08000824 <_ZN14Digitll_IN_OUT4ReadEv>:

void Digitll_IN_OUT::Read()
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b085      	sub	sp, #20
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]

	configeWriteStatus = CONFIG_WRITE;
 800082c:	2102      	movs	r1, #2
 800082e:	485d      	ldr	r0, [pc, #372]	; (80009a4 <_ZN14Digitll_IN_OUT4ReadEv+0x180>)
 8000830:	f004 fb8c 	bl	8004f4c <HAL_GPIO_ReadPin>
 8000834:	4603      	mov	r3, r0
 8000836:	2b01      	cmp	r3, #1
 8000838:	bf0c      	ite	eq
 800083a:	2301      	moveq	r3, #1
 800083c:	2300      	movne	r3, #0
 800083e:	b2da      	uxtb	r2, r3
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

	if (configeWriteStatus && !previousConfigeWriteStatus)
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800084c:	2b00      	cmp	r3, #0
 800084e:	f000 8084 	beq.w	800095a <_ZN14Digitll_IN_OUT4ReadEv+0x136>
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8000858:	f083 0301 	eor.w	r3, r3, #1
 800085c:	b2db      	uxtb	r3, r3
 800085e:	2b00      	cmp	r3, #0
 8000860:	d07b      	beq.n	800095a <_ZN14Digitll_IN_OUT4ReadEv+0x136>
	{
		//read digial config
		uint8_t data = ((uint8_t) CONFIG_ADDR_7 << 7)
 8000862:	2104      	movs	r1, #4
 8000864:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000868:	f004 fb70 	bl	8004f4c <HAL_GPIO_ReadPin>
 800086c:	4603      	mov	r3, r0
 800086e:	2b80      	cmp	r3, #128	; 0x80
 8000870:	bf0c      	ite	eq
 8000872:	2301      	moveq	r3, #1
 8000874:	2300      	movne	r3, #0
 8000876:	b2db      	uxtb	r3, r3
 8000878:	461c      	mov	r4, r3
				+ (((uint8_t) CONFIG_ADDR_6) << 6)
 800087a:	2102      	movs	r1, #2
 800087c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000880:	f004 fb64 	bl	8004f4c <HAL_GPIO_ReadPin>
 8000884:	4603      	mov	r3, r0
 8000886:	2b01      	cmp	r3, #1
 8000888:	d101      	bne.n	800088e <_ZN14Digitll_IN_OUT4ReadEv+0x6a>
 800088a:	2340      	movs	r3, #64	; 0x40
 800088c:	e000      	b.n	8000890 <_ZN14Digitll_IN_OUT4ReadEv+0x6c>
 800088e:	2300      	movs	r3, #0
 8000890:	4423      	add	r3, r4
 8000892:	b2dc      	uxtb	r4, r3
				+ (((uint8_t) CONFIG_ADDR_5) << 5)
 8000894:	2101      	movs	r1, #1
 8000896:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800089a:	f004 fb57 	bl	8004f4c <HAL_GPIO_ReadPin>
 800089e:	4603      	mov	r3, r0
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d101      	bne.n	80008a8 <_ZN14Digitll_IN_OUT4ReadEv+0x84>
 80008a4:	2320      	movs	r3, #32
 80008a6:	e000      	b.n	80008aa <_ZN14Digitll_IN_OUT4ReadEv+0x86>
 80008a8:	2300      	movs	r3, #0
 80008aa:	4423      	add	r3, r4
 80008ac:	b2dc      	uxtb	r4, r3
				+ (((uint8_t) CONFIG_ADDR_4) << 4)
 80008ae:	2108      	movs	r1, #8
 80008b0:	483d      	ldr	r0, [pc, #244]	; (80009a8 <_ZN14Digitll_IN_OUT4ReadEv+0x184>)
 80008b2:	f004 fb4b 	bl	8004f4c <HAL_GPIO_ReadPin>
 80008b6:	4603      	mov	r3, r0
 80008b8:	2b01      	cmp	r3, #1
 80008ba:	d101      	bne.n	80008c0 <_ZN14Digitll_IN_OUT4ReadEv+0x9c>
 80008bc:	2310      	movs	r3, #16
 80008be:	e000      	b.n	80008c2 <_ZN14Digitll_IN_OUT4ReadEv+0x9e>
 80008c0:	2300      	movs	r3, #0
 80008c2:	4423      	add	r3, r4
 80008c4:	b2dc      	uxtb	r4, r3
				+ (((uint8_t) CONFIG_ADDR_3) << 3)
 80008c6:	2104      	movs	r1, #4
 80008c8:	4837      	ldr	r0, [pc, #220]	; (80009a8 <_ZN14Digitll_IN_OUT4ReadEv+0x184>)
 80008ca:	f004 fb3f 	bl	8004f4c <HAL_GPIO_ReadPin>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d101      	bne.n	80008d8 <_ZN14Digitll_IN_OUT4ReadEv+0xb4>
 80008d4:	2308      	movs	r3, #8
 80008d6:	e000      	b.n	80008da <_ZN14Digitll_IN_OUT4ReadEv+0xb6>
 80008d8:	2300      	movs	r3, #0
 80008da:	4423      	add	r3, r4
 80008dc:	b2dc      	uxtb	r4, r3
				+ (((uint8_t) CONFIG_ADDR_2) << 2)
 80008de:	2102      	movs	r1, #2
 80008e0:	4831      	ldr	r0, [pc, #196]	; (80009a8 <_ZN14Digitll_IN_OUT4ReadEv+0x184>)
 80008e2:	f004 fb33 	bl	8004f4c <HAL_GPIO_ReadPin>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d101      	bne.n	80008f0 <_ZN14Digitll_IN_OUT4ReadEv+0xcc>
 80008ec:	2304      	movs	r3, #4
 80008ee:	e000      	b.n	80008f2 <_ZN14Digitll_IN_OUT4ReadEv+0xce>
 80008f0:	2300      	movs	r3, #0
 80008f2:	4423      	add	r3, r4
 80008f4:	b2dc      	uxtb	r4, r3
				+ (((uint8_t) CONFIG_ADDR_1) << 1);
 80008f6:	2101      	movs	r1, #1
 80008f8:	482b      	ldr	r0, [pc, #172]	; (80009a8 <_ZN14Digitll_IN_OUT4ReadEv+0x184>)
 80008fa:	f004 fb27 	bl	8004f4c <HAL_GPIO_ReadPin>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b01      	cmp	r3, #1
 8000902:	d101      	bne.n	8000908 <_ZN14Digitll_IN_OUT4ReadEv+0xe4>
 8000904:	2302      	movs	r3, #2
 8000906:	e000      	b.n	800090a <_ZN14Digitll_IN_OUT4ReadEv+0xe6>
 8000908:	2300      	movs	r3, #0
 800090a:	4423      	add	r3, r4
 800090c:	73fb      	strb	r3, [r7, #15]

		//Data/Adress check
		if (isAddressReceived)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8000914:	2b00      	cmp	r3, #0
 8000916:	d017      	beq.n	8000948 <_ZN14Digitll_IN_OUT4ReadEv+0x124>
		{
			queue.Enqueue(data);
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	338a      	adds	r3, #138	; 0x8a
 800091c:	7bfa      	ldrb	r2, [r7, #15]
 800091e:	4611      	mov	r1, r2
 8000920:	4618      	mov	r0, r3
 8000922:	f001 ff19 	bl	8002758 <_ZN5Queue7EnqueueEh>
			expectedDataSize--;
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	f893 3083 	ldrb.w	r3, [r3, #131]	; 0x83
 800092c:	3b01      	subs	r3, #1
 800092e:	b2da      	uxtb	r2, r3
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
			if (expectedDataSize == 0)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	f893 3083 	ldrb.w	r3, [r3, #131]	; 0x83
 800093c:	2b00      	cmp	r3, #0
 800093e:	d108      	bne.n	8000952 <_ZN14Digitll_IN_OUT4ReadEv+0x12e>
			{
				CheckData();
 8000940:	6878      	ldr	r0, [r7, #4]
 8000942:	f000 f895 	bl	8000a70 <_ZN14Digitll_IN_OUT9CheckDataEv>
 8000946:	e004      	b.n	8000952 <_ZN14Digitll_IN_OUT4ReadEv+0x12e>
			}
		}
		else
		{
			CheckAddress(data);
 8000948:	7bfb      	ldrb	r3, [r7, #15]
 800094a:	4619      	mov	r1, r3
 800094c:	6878      	ldr	r0, [r7, #4]
 800094e:	f000 f82d 	bl	80009ac <_ZN14Digitll_IN_OUT12CheckAddressEh>
		}
		timeoutCounter = 0;
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	2200      	movs	r2, #0
 8000956:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	}

	//Timeoutcounter handling
	if (timeoutCounter >= READ_TIMEOUT)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8000960:	2b63      	cmp	r3, #99	; 0x63
 8000962:	d90c      	bls.n	800097e <_ZN14Digitll_IN_OUT4ReadEv+0x15a>
	{
		timeoutCounter = 0;
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	2200      	movs	r2, #0
 8000968:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
		isAddressReceived = false;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	2200      	movs	r2, #0
 8000970:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
		expectedDataSize = 0;
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	2200      	movs	r2, #0
 8000978:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
 800097c:	e007      	b.n	800098e <_ZN14Digitll_IN_OUT4ReadEv+0x16a>
	}
	else
	{
		timeoutCounter++;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 8000984:	3301      	adds	r3, #1
 8000986:	b2da      	uxtb	r2, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
	}

	previousConfigeWriteStatus = configeWriteStatus;
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f893 2080 	ldrb.w	r2, [r3, #128]	; 0x80
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
}
 800099a:	bf00      	nop
 800099c:	3714      	adds	r7, #20
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd90      	pop	{r4, r7, pc}
 80009a2:	bf00      	nop
 80009a4:	48001c00 	.word	0x48001c00
 80009a8:	48000800 	.word	0x48000800

080009ac <_ZN14Digitll_IN_OUT12CheckAddressEh>:

bool Digitll_IN_OUT::CheckAddress(uint8_t data)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	460b      	mov	r3, r1
 80009b6:	70fb      	strb	r3, [r7, #3]
	receivedAddress = data;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	78fa      	ldrb	r2, [r7, #3]
 80009bc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	switch (data)
 80009c0:	78fb      	ldrb	r3, [r7, #3]
 80009c2:	3b01      	subs	r3, #1
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	d841      	bhi.n	8000a4c <_ZN14Digitll_IN_OUT12CheckAddressEh+0xa0>
 80009c8:	a201      	add	r2, pc, #4	; (adr r2, 80009d0 <_ZN14Digitll_IN_OUT12CheckAddressEh+0x24>)
 80009ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ce:	bf00      	nop
 80009d0:	08000a39 	.word	0x08000a39
 80009d4:	08000a39 	.word	0x08000a39
 80009d8:	08000a39 	.word	0x08000a39
 80009dc:	08000a39 	.word	0x08000a39
 80009e0:	08000a39 	.word	0x08000a39
 80009e4:	08000a39 	.word	0x08000a39
 80009e8:	08000a39 	.word	0x08000a39
 80009ec:	08000a4d 	.word	0x08000a4d
 80009f0:	08000a4d 	.word	0x08000a4d
 80009f4:	08000a4d 	.word	0x08000a4d
 80009f8:	08000a4d 	.word	0x08000a4d
 80009fc:	08000a4d 	.word	0x08000a4d
 8000a00:	08000a4d 	.word	0x08000a4d
 8000a04:	08000a4d 	.word	0x08000a4d
 8000a08:	08000a4d 	.word	0x08000a4d
 8000a0c:	08000a39 	.word	0x08000a39
 8000a10:	08000a39 	.word	0x08000a39
 8000a14:	08000a39 	.word	0x08000a39
 8000a18:	08000a39 	.word	0x08000a39
 8000a1c:	08000a43 	.word	0x08000a43
 8000a20:	08000a39 	.word	0x08000a39
 8000a24:	08000a39 	.word	0x08000a39
 8000a28:	08000a43 	.word	0x08000a43
 8000a2c:	08000a43 	.word	0x08000a43
 8000a30:	08000a39 	.word	0x08000a39
 8000a34:	08000a39 	.word	0x08000a39
		case CLAMPING_SPEED:
		case IN_POS_DIFF:
		case OPENING_DISTANCE:
		case OVER_CURRENT_WARNING:
		case OVER_CURRENT_ERROR:
			expectedDataSize = 1;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
			break;
 8000a40:	e00e      	b.n	8000a60 <_ZN14Digitll_IN_OUT12CheckAddressEh+0xb4>
		case SELF_SHUTDOWN_DELAY:
		case UNDERVOLTAGE_WARNING:
		case UNDERVOLTAGE_ERROR:
			expectedDataSize = 2;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	2202      	movs	r2, #2
 8000a46:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
			break;
 8000a4a:	e009      	b.n	8000a60 <_ZN14Digitll_IN_OUT12CheckAddressEh+0xb4>
		default:
			receivedAddress = 0;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	2200      	movs	r2, #0
 8000a50:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
			expectedDataSize = 0;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	2200      	movs	r2, #0
 8000a58:	f883 2083 	strb.w	r2, [r3, #131]	; 0x83
			return false;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	e000      	b.n	8000a62 <_ZN14Digitll_IN_OUT12CheckAddressEh+0xb6>
			break;
	}
	return true;
 8000a60:	2301      	movs	r3, #1
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	370c      	adds	r7, #12
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop

08000a70 <_ZN14Digitll_IN_OUT9CheckDataEv>:

void Digitll_IN_OUT::CheckData()
{
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
	switch (receivedAddress)
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8000a7e:	3b01      	subs	r3, #1
 8000a80:	2b19      	cmp	r3, #25
 8000a82:	f200 8339 	bhi.w	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
 8000a86:	a201      	add	r2, pc, #4	; (adr r2, 8000a8c <_ZN14Digitll_IN_OUT9CheckDataEv+0x1c>)
 8000a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a8c:	08000af5 	.word	0x08000af5
 8000a90:	08000b23 	.word	0x08000b23
 8000a94:	08000b59 	.word	0x08000b59
 8000a98:	08000b87 	.word	0x08000b87
 8000a9c:	08000bb5 	.word	0x08000bb5
 8000aa0:	08000be3 	.word	0x08000be3
 8000aa4:	08000c11 	.word	0x08000c11
 8000aa8:	080010f9 	.word	0x080010f9
 8000aac:	080010f9 	.word	0x080010f9
 8000ab0:	080010f9 	.word	0x080010f9
 8000ab4:	080010f9 	.word	0x080010f9
 8000ab8:	080010f9 	.word	0x080010f9
 8000abc:	080010f9 	.word	0x080010f9
 8000ac0:	080010f9 	.word	0x080010f9
 8000ac4:	080010f9 	.word	0x080010f9
 8000ac8:	08000c3f 	.word	0x08000c3f
 8000acc:	08000cad 	.word	0x08000cad
 8000ad0:	08000d1b 	.word	0x08000d1b
 8000ad4:	08000d89 	.word	0x08000d89
 8000ad8:	08000faf 	.word	0x08000faf
 8000adc:	08000df7 	.word	0x08000df7
 8000ae0:	08000e65 	.word	0x08000e65
 8000ae4:	0800101d 	.word	0x0800101d
 8000ae8:	0800108b 	.word	0x0800108b
 8000aec:	08000ed3 	.word	0x08000ed3
 8000af0:	08000f41 	.word	0x08000f41
	{
		case CLOSE:
			driveStatus->setClose(queue.Dequeue() == 0x01);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	338a      	adds	r3, #138	; 0x8a
 8000afe:	4618      	mov	r0, r3
 8000b00:	f001 fe88 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	bf0c      	ite	eq
 8000b0a:	2301      	moveq	r3, #1
 8000b0c:	2300      	movne	r3, #0
 8000b0e:	b2db      	uxtb	r3, r3
 8000b10:	4619      	mov	r1, r3
 8000b12:	4620      	mov	r0, r4
 8000b14:	f001 fc39 	bl	800238a <_ZN11DriveStatus8setCloseEb>
			statusChangedReg = true;
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			break;
 8000b20:	e2ea      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case OPEN:
			driveStatus->setOpen(queue.Dequeue() == 0x01);
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	338a      	adds	r3, #138	; 0x8a
 8000b2c:	4618      	mov	r0, r3
 8000b2e:	f001 fe71 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000b32:	4603      	mov	r3, r0
 8000b34:	2b01      	cmp	r3, #1
 8000b36:	bf0c      	ite	eq
 8000b38:	2301      	moveq	r3, #1
 8000b3a:	2300      	movne	r3, #0
 8000b3c:	b2db      	uxtb	r3, r3
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4620      	mov	r0, r4
 8000b42:	f001 fc42 	bl	80023ca <_ZN11DriveStatus7setOpenEb>
			statusChangedReg = true;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2201      	movs	r2, #1
 8000b4a:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			statusChangedReg = true;
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2201      	movs	r2, #1
 8000b52:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			break;
 8000b56:	e2cf      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case TEACH:
			driveStatus->setTeach(queue.Dequeue() == 0x01);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	338a      	adds	r3, #138	; 0x8a
 8000b62:	4618      	mov	r0, r3
 8000b64:	f001 fe56 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b01      	cmp	r3, #1
 8000b6c:	bf0c      	ite	eq
 8000b6e:	2301      	moveq	r3, #1
 8000b70:	2300      	movne	r3, #0
 8000b72:	b2db      	uxtb	r3, r3
 8000b74:	4619      	mov	r1, r3
 8000b76:	4620      	mov	r0, r4
 8000b78:	f001 fcc7 	bl	800250a <_ZN11DriveStatus8setTeachEb>
			statusChangedReg = true;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2201      	movs	r2, #1
 8000b80:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			break;
 8000b84:	e2b8      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case RESET:
			driveStatus->setReset(queue.Dequeue() == 0x01);
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	338a      	adds	r3, #138	; 0x8a
 8000b90:	4618      	mov	r0, r3
 8000b92:	f001 fe3f 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000b96:	4603      	mov	r3, r0
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	bf0c      	ite	eq
 8000b9c:	2301      	moveq	r3, #1
 8000b9e:	2300      	movne	r3, #0
 8000ba0:	b2db      	uxtb	r3, r3
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4620      	mov	r0, r4
 8000ba6:	f001 fc70 	bl	800248a <_ZN11DriveStatus8setResetEb>
			statusChangedReg = true;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2201      	movs	r2, #1
 8000bae:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			break;
 8000bb2:	e2a1      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case ENABLE:
			driveStatus->setEnable(queue.Dequeue() == 0x01);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	338a      	adds	r3, #138	; 0x8a
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f001 fe28 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	bf0c      	ite	eq
 8000bca:	2301      	moveq	r3, #1
 8000bcc:	2300      	movne	r3, #0
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4620      	mov	r0, r4
 8000bd4:	f001 fc39 	bl	800244a <_ZN11DriveStatus9setEnableEb>
			statusChangedReg = true;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	2201      	movs	r2, #1
 8000bdc:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			break;
 8000be0:	e28a      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case DISABLE:
			driveStatus->setDisable(queue.Dequeue() == 0x01);
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	338a      	adds	r3, #138	; 0x8a
 8000bec:	4618      	mov	r0, r3
 8000bee:	f001 fe11 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b01      	cmp	r3, #1
 8000bf6:	bf0c      	ite	eq
 8000bf8:	2301      	moveq	r3, #1
 8000bfa:	2300      	movne	r3, #0
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	4619      	mov	r1, r3
 8000c00:	4620      	mov	r0, r4
 8000c02:	f001 fc02 	bl	800240a <_ZN11DriveStatus10setDisableEb>
			statusChangedReg = true;
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2201      	movs	r2, #1
 8000c0a:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			break;
 8000c0e:	e273      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case STOP:
			driveStatus->setStop(queue.Dequeue() == 0x01);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f8d3 409c 	ldr.w	r4, [r3, #156]	; 0x9c
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	338a      	adds	r3, #138	; 0x8a
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f001 fdfa 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000c20:	4603      	mov	r3, r0
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	bf0c      	ite	eq
 8000c26:	2301      	moveq	r3, #1
 8000c28:	2300      	movne	r3, #0
 8000c2a:	b2db      	uxtb	r3, r3
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4620      	mov	r0, r4
 8000c30:	f001 fc4b 	bl	80024ca <_ZN11DriveStatus7setStopEb>
			statusChangedReg = true;
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2201      	movs	r2, #1
 8000c38:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
			break;
 8000c3c:	e25c      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case TEACH_TORQUE:
			dataTemp[0] = queue.Dequeue();
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	338a      	adds	r3, #138	; 0x8a
 8000c42:	4618      	mov	r0, r3
 8000c44:	f001 fde6 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	338a      	adds	r3, #138	; 0x8a
 8000c56:	4618      	mov	r0, r3
 8000c58:	f001 fddc 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	461a      	mov	r2, r3
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000c6c:	01db      	lsls	r3, r3, #7
 8000c6e:	b21a      	sxth	r2, r3
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000c76:	b21b      	sxth	r3, r3
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	b21b      	sxth	r3, r3
 8000c7c:	b29a      	uxth	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setTeachTroque(value);
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000c90:	4619      	mov	r1, r3
 8000c92:	4610      	mov	r0, r2
 8000c94:	f001 faf1 	bl	800227a <_ZN13DriveSettings14setTeachTroqueEt>
			settingsChangedReg |= TEACH_TORQUE_CHANGE;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000c9e:	f043 0301 	orr.w	r3, r3, #1
 8000ca2:	b29a      	uxth	r2, r3
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000caa:	e225      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case TEACH_SPEED:
			dataTemp[0] = queue.Dequeue();
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	338a      	adds	r3, #138	; 0x8a
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f001 fdaf 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	461a      	mov	r2, r3
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	338a      	adds	r3, #138	; 0x8a
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f001 fda5 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	461a      	mov	r2, r3
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000cda:	01db      	lsls	r3, r3, #7
 8000cdc:	b21a      	sxth	r2, r3
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000ce4:	b21b      	sxth	r3, r3
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	b21b      	sxth	r3, r3
 8000cea:	b29a      	uxth	r2, r3
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setTeachSpeed(value);
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4610      	mov	r0, r2
 8000d02:	f001 fa9f 	bl	8002244 <_ZN13DriveSettings13setTeachSpeedEt>
			settingsChangedReg |= TEACH_SPEED_CHANGE;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000d0c:	f043 0302 	orr.w	r3, r3, #2
 8000d10:	b29a      	uxth	r2, r3
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000d18:	e1ee      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case CLAMPING_TORQUE:
			dataTemp[0] = queue.Dequeue();
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	338a      	adds	r3, #138	; 0x8a
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f001 fd78 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000d24:	4603      	mov	r3, r0
 8000d26:	461a      	mov	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	338a      	adds	r3, #138	; 0x8a
 8000d32:	4618      	mov	r0, r3
 8000d34:	f001 fd6e 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000d48:	01db      	lsls	r3, r3, #7
 8000d4a:	b21a      	sxth	r2, r3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000d52:	b21b      	sxth	r3, r3
 8000d54:	4313      	orrs	r3, r2
 8000d56:	b21b      	sxth	r3, r3
 8000d58:	b29a      	uxth	r2, r3
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setClampingTorque(value);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4610      	mov	r0, r2
 8000d70:	f001 f9e1 	bl	8002136 <_ZN13DriveSettings17setClampingTorqueEt>
			settingsChangedReg |= CLAMPING_TORQUE_CHANGE;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000d7a:	f043 0304 	orr.w	r3, r3, #4
 8000d7e:	b29a      	uxth	r2, r3
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000d86:	e1b7      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case CLAMPING_SPEED:
			dataTemp[0] = queue.Dequeue();
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	338a      	adds	r3, #138	; 0x8a
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f001 fd41 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000d92:	4603      	mov	r3, r0
 8000d94:	461a      	mov	r2, r3
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	338a      	adds	r3, #138	; 0x8a
 8000da0:	4618      	mov	r0, r3
 8000da2:	f001 fd37 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000da6:	4603      	mov	r3, r0
 8000da8:	461a      	mov	r2, r3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000db6:	01db      	lsls	r3, r3, #7
 8000db8:	b21a      	sxth	r2, r3
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000dc0:	b21b      	sxth	r3, r3
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	b21b      	sxth	r3, r3
 8000dc6:	b29a      	uxth	r2, r3
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setClampingSpeed(value);
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4610      	mov	r0, r2
 8000dde:	f001 f98f 	bl	8002100 <_ZN13DriveSettings16setClampingSpeedEt>
			settingsChangedReg |= CLAMPING_SPEED_CHANGE;
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000de8:	f043 0308 	orr.w	r3, r3, #8
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000df4:	e180      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case IN_POS_DIFF:
			dataTemp[0] = queue.Dequeue();
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	338a      	adds	r3, #138	; 0x8a
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f001 fd0a 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000e00:	4603      	mov	r3, r0
 8000e02:	461a      	mov	r2, r3
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	338a      	adds	r3, #138	; 0x8a
 8000e0e:	4618      	mov	r0, r3
 8000e10:	f001 fd00 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000e14:	4603      	mov	r3, r0
 8000e16:	461a      	mov	r2, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000e24:	01db      	lsls	r3, r3, #7
 8000e26:	b21a      	sxth	r2, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000e2e:	b21b      	sxth	r3, r3
 8000e30:	4313      	orrs	r3, r2
 8000e32:	b21b      	sxth	r3, r3
 8000e34:	b29a      	uxth	r2, r3
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setInPosDiff(value);
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	f001 f98e 	bl	800216c <_ZN13DriveSettings12setInPosDiffEt>
			settingsChangedReg |= IN_POS_DIFF_CHANGE;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000e56:	f043 0320 	orr.w	r3, r3, #32
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000e62:	e149      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case OPENING_DISTANCE:
			dataTemp[0] = queue.Dequeue();
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	338a      	adds	r3, #138	; 0x8a
 8000e68:	4618      	mov	r0, r3
 8000e6a:	f001 fcd3 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000e6e:	4603      	mov	r3, r0
 8000e70:	461a      	mov	r2, r3
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	338a      	adds	r3, #138	; 0x8a
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f001 fcc9 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000e82:	4603      	mov	r3, r0
 8000e84:	461a      	mov	r2, r3
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000e92:	01db      	lsls	r3, r3, #7
 8000e94:	b21a      	sxth	r2, r3
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000e9c:	b21b      	sxth	r3, r3
 8000e9e:	4313      	orrs	r3, r2
 8000ea0:	b21b      	sxth	r3, r3
 8000ea2:	b29a      	uxth	r2, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setOpeningDistance(value);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4610      	mov	r0, r2
 8000eba:	f001 f972 	bl	80021a2 <_ZN13DriveSettings18setOpeningDistanceEt>
			settingsChangedReg |= OPENING_DISTANCE_CHANGE;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000ec8:	b29a      	uxth	r2, r3
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000ed0:	e112      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case OVER_CURRENT_WARNING:
			dataTemp[0] = queue.Dequeue();
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	338a      	adds	r3, #138	; 0x8a
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f001 fc9c 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000edc:	4603      	mov	r3, r0
 8000ede:	461a      	mov	r2, r3
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	338a      	adds	r3, #138	; 0x8a
 8000eea:	4618      	mov	r0, r3
 8000eec:	f001 fc92 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000f00:	01db      	lsls	r3, r3, #7
 8000f02:	b21a      	sxth	r2, r3
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000f0a:	b21b      	sxth	r3, r3
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	b21b      	sxth	r3, r3
 8000f10:	b29a      	uxth	r2, r3
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setOverCurrentWarning(value);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000f24:	4619      	mov	r1, r3
 8000f26:	4610      	mov	r0, r2
 8000f28:	f001 f956 	bl	80021d8 <_ZN13DriveSettings21setOverCurrentWarningEt>
			settingsChangedReg |= OVER_CURRENT_WARNING_CHANGE;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000f32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f36:	b29a      	uxth	r2, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000f3e:	e0db      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case OVER_CURRENT_ERROR:
			dataTemp[0] = queue.Dequeue();
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	338a      	adds	r3, #138	; 0x8a
 8000f44:	4618      	mov	r0, r3
 8000f46:	f001 fc65 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	338a      	adds	r3, #138	; 0x8a
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f001 fc5b 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	461a      	mov	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000f6e:	01db      	lsls	r3, r3, #7
 8000f70:	b21a      	sxth	r2, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000f78:	b21b      	sxth	r3, r3
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	b21b      	sxth	r3, r3
 8000f7e:	b29a      	uxth	r2, r3
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setOverCurrentError(value);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8000f92:	4619      	mov	r1, r3
 8000f94:	4610      	mov	r0, r2
 8000f96:	f001 f9c1 	bl	800231c <_ZN13DriveSettings19setOverCurrentErrorEt>
			settingsChangedReg |= OVER_CURRENT_ERROR_CHANGE;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8000fa0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa4:	b29a      	uxth	r2, r3
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8000fac:	e0a4      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case SELF_SHUTDOWN_DELAY:
			dataTemp[0] = queue.Dequeue();
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	338a      	adds	r3, #138	; 0x8a
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f001 fc2e 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	461a      	mov	r2, r3
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	338a      	adds	r3, #138	; 0x8a
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f001 fc24 	bl	8002814 <_ZN5Queue7DequeueEv>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	461a      	mov	r2, r3
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 8000fdc:	01db      	lsls	r3, r3, #7
 8000fde:	b21a      	sxth	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8000fe6:	b21b      	sxth	r3, r3
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	b21b      	sxth	r3, r3
 8000fec:	b29a      	uxth	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setSelfShutdownDelay(value);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001000:	4619      	mov	r1, r3
 8001002:	4610      	mov	r0, r2
 8001004:	f001 f903 	bl	800220e <_ZN13DriveSettings20setSelfShutdownDelayEt>
			settingsChangedReg |= SELF_SHUTDOWN_DELAY_CHANGE;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800100e:	f043 0310 	orr.w	r3, r3, #16
 8001012:	b29a      	uxth	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 800101a:	e06d      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case UNDERVOLTAGE_WARNING:
			dataTemp[0] = queue.Dequeue();
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	338a      	adds	r3, #138	; 0x8a
 8001020:	4618      	mov	r0, r3
 8001022:	f001 fbf7 	bl	8002814 <_ZN5Queue7DequeueEv>
 8001026:	4603      	mov	r3, r0
 8001028:	461a      	mov	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	338a      	adds	r3, #138	; 0x8a
 8001034:	4618      	mov	r0, r3
 8001036:	f001 fbed 	bl	8002814 <_ZN5Queue7DequeueEv>
 800103a:	4603      	mov	r3, r0
 800103c:	461a      	mov	r2, r3
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 800104a:	01db      	lsls	r3, r3, #7
 800104c:	b21a      	sxth	r2, r3
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21b      	sxth	r3, r3
 800105a:	b29a      	uxth	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setUnderVoltageWarning(value);
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 800106e:	4619      	mov	r1, r3
 8001070:	4610      	mov	r0, r2
 8001072:	f001 f938 	bl	80022e6 <_ZN13DriveSettings22setUnderVoltageWarningEt>
			settingsChangedReg |= UNDERVOLTAGE_WARNING_CHANGE;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800107c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001080:	b29a      	uxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 8001088:	e036      	b.n	80010f8 <_ZN14Digitll_IN_OUT9CheckDataEv+0x688>
		case UNDERVOLTAGE_ERROR:
			dataTemp[0] = queue.Dequeue();
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	338a      	adds	r3, #138	; 0x8a
 800108e:	4618      	mov	r0, r3
 8001090:	f001 fbc0 	bl	8002814 <_ZN5Queue7DequeueEv>
 8001094:	4603      	mov	r3, r0
 8001096:	461a      	mov	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
			dataTemp[1] = queue.Dequeue();
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	338a      	adds	r3, #138	; 0x8a
 80010a2:	4618      	mov	r0, r3
 80010a4:	f001 fbb6 	bl	8002814 <_ZN5Queue7DequeueEv>
 80010a8:	4603      	mov	r3, r0
 80010aa:	461a      	mov	r2, r3
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
			value = ((uint16_t) dataTemp[1]) << 7 | dataTemp[0];
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
 80010b8:	01db      	lsls	r3, r3, #7
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
 80010c2:	b21b      	sxth	r3, r3
 80010c4:	4313      	orrs	r3, r2
 80010c6:	b21b      	sxth	r3, r3
 80010c8:	b29a      	uxth	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
			driveSettings->setUnderVoltageError(value);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80010dc:	4619      	mov	r1, r3
 80010de:	4610      	mov	r0, r2
 80010e0:	f001 f8e6 	bl	80022b0 <_ZN13DriveSettings20setUnderVoltageErrorEt>
			settingsChangedReg |= UNDERVOLTAGE_ERROR_CHANGE;
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 80010ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
			break;
 80010f6:	bf00      	nop
	}
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd90      	pop	{r4, r7, pc}

08001100 <_ZN14Digitll_IN_OUT17isSettingsChangedEv>:


uint16_t Digitll_IN_OUT::isSettingsChanged(){
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	settingsChangedReg |= UNDERVOLTAGE_ERROR_CHANGE;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 800110e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001112:	b29a      	uxth	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	settingsChangedReg |= UNDERVOLTAGE_WARNING_CHANGE;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001120:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001124:	b29a      	uxth	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
	return settingsChangedReg;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
}
 8001132:	4618      	mov	r0, r3
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>:

void Digitll_IN_OUT::ResetSettingsChanged(uint16_t bit){
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	460b      	mov	r3, r1
 8001148:	807b      	strh	r3, [r7, #2]
	settingsChangedReg &= ~bit;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	; 0xa0
 8001150:	b21a      	sxth	r2, r3
 8001152:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001156:	43db      	mvns	r3, r3
 8001158:	b21b      	sxth	r3, r3
 800115a:	4013      	ands	r3, r2
 800115c:	b21b      	sxth	r3, r3
 800115e:	b29a      	uxth	r2, r3
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f8a3 20a0 	strh.w	r2, [r3, #160]	; 0xa0
}
 8001166:	bf00      	nop
 8001168:	370c      	adds	r7, #12
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr

08001172 <_ZN14Digitll_IN_OUT15isStatusChangedEv>:

bool Digitll_IN_OUT::isStatusChanged(){
 8001172:	b480      	push	{r7}
 8001174:	b085      	sub	sp, #20
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
	bool statusChangedRegTemp = statusChangedReg;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	f893 30a2 	ldrb.w	r3, [r3, #162]	; 0xa2
 8001180:	73fb      	strb	r3, [r7, #15]
	statusChangedReg = false;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	2200      	movs	r2, #0
 8001186:	f883 20a2 	strb.w	r2, [r3, #162]	; 0xa2
	return statusChangedRegTemp;
 800118a:	7bfb      	ldrb	r3, [r7, #15]
}
 800118c:	4618      	mov	r0, r3
 800118e:	3714      	adds	r7, #20
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <_ZN14Digitll_IN_OUT11WriteOutputEh>:





void Digitll_IN_OUT::WriteOutput(uint8_t data){
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
 80011a0:	460b      	mov	r3, r1
 80011a2:	70fb      	strb	r3, [r7, #3]

	data & 0x01 ? Out1.Set() : Out1.Reset();
 80011a4:	78fb      	ldrb	r3, [r7, #3]
 80011a6:	f003 0301 	and.w	r3, r3, #1
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d004      	beq.n	80011b8 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x20>
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4618      	mov	r0, r3
 80011b2:	f000 f893 	bl	80012dc <_ZN10DigitalOut3SetEv>
 80011b6:	e003      	b.n	80011c0 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x28>
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	4618      	mov	r0, r3
 80011bc:	f000 f8ac 	bl	8001318 <_ZN10DigitalOut5ResetEv>
	data & 0x02 ? Out2.Set() : Out2.Reset();
 80011c0:	78fb      	ldrb	r3, [r7, #3]
 80011c2:	f003 0302 	and.w	r3, r3, #2
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d005      	beq.n	80011d6 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x3e>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3310      	adds	r3, #16
 80011ce:	4618      	mov	r0, r3
 80011d0:	f000 f884 	bl	80012dc <_ZN10DigitalOut3SetEv>
 80011d4:	e004      	b.n	80011e0 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x48>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	3310      	adds	r3, #16
 80011da:	4618      	mov	r0, r3
 80011dc:	f000 f89c 	bl	8001318 <_ZN10DigitalOut5ResetEv>
	data & 0x04 ? Out3.Set() : Out3.Reset();
 80011e0:	78fb      	ldrb	r3, [r7, #3]
 80011e2:	f003 0304 	and.w	r3, r3, #4
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d005      	beq.n	80011f6 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x5e>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	3320      	adds	r3, #32
 80011ee:	4618      	mov	r0, r3
 80011f0:	f000 f874 	bl	80012dc <_ZN10DigitalOut3SetEv>
 80011f4:	e004      	b.n	8001200 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x68>
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3320      	adds	r3, #32
 80011fa:	4618      	mov	r0, r3
 80011fc:	f000 f88c 	bl	8001318 <_ZN10DigitalOut5ResetEv>
	data & 0x08 ? Out4.Set() : Out4.Reset();
 8001200:	78fb      	ldrb	r3, [r7, #3]
 8001202:	f003 0308 	and.w	r3, r3, #8
 8001206:	2b00      	cmp	r3, #0
 8001208:	d005      	beq.n	8001216 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x7e>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	3330      	adds	r3, #48	; 0x30
 800120e:	4618      	mov	r0, r3
 8001210:	f000 f864 	bl	80012dc <_ZN10DigitalOut3SetEv>
 8001214:	e004      	b.n	8001220 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x88>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	3330      	adds	r3, #48	; 0x30
 800121a:	4618      	mov	r0, r3
 800121c:	f000 f87c 	bl	8001318 <_ZN10DigitalOut5ResetEv>
	data & 0x10 ? Out5.Set() : Out5.Reset();
 8001220:	78fb      	ldrb	r3, [r7, #3]
 8001222:	f003 0310 	and.w	r3, r3, #16
 8001226:	2b00      	cmp	r3, #0
 8001228:	d005      	beq.n	8001236 <_ZN14Digitll_IN_OUT11WriteOutputEh+0x9e>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	3340      	adds	r3, #64	; 0x40
 800122e:	4618      	mov	r0, r3
 8001230:	f000 f854 	bl	80012dc <_ZN10DigitalOut3SetEv>
 8001234:	e004      	b.n	8001240 <_ZN14Digitll_IN_OUT11WriteOutputEh+0xa8>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	3340      	adds	r3, #64	; 0x40
 800123a:	4618      	mov	r0, r3
 800123c:	f000 f86c 	bl	8001318 <_ZN10DigitalOut5ResetEv>
	data & 0x20 ? Out6.Set() : Out6.Reset();
 8001240:	78fb      	ldrb	r3, [r7, #3]
 8001242:	f003 0320 	and.w	r3, r3, #32
 8001246:	2b00      	cmp	r3, #0
 8001248:	d005      	beq.n	8001256 <_ZN14Digitll_IN_OUT11WriteOutputEh+0xbe>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3350      	adds	r3, #80	; 0x50
 800124e:	4618      	mov	r0, r3
 8001250:	f000 f844 	bl	80012dc <_ZN10DigitalOut3SetEv>
 8001254:	e004      	b.n	8001260 <_ZN14Digitll_IN_OUT11WriteOutputEh+0xc8>
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3350      	adds	r3, #80	; 0x50
 800125a:	4618      	mov	r0, r3
 800125c:	f000 f85c 	bl	8001318 <_ZN10DigitalOut5ResetEv>
	data & 0x40 ? Out7.Set() : Out7.Reset();
 8001260:	78fb      	ldrb	r3, [r7, #3]
 8001262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001266:	2b00      	cmp	r3, #0
 8001268:	d005      	beq.n	8001276 <_ZN14Digitll_IN_OUT11WriteOutputEh+0xde>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	3360      	adds	r3, #96	; 0x60
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f834 	bl	80012dc <_ZN10DigitalOut3SetEv>
 8001274:	e004      	b.n	8001280 <_ZN14Digitll_IN_OUT11WriteOutputEh+0xe8>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3360      	adds	r3, #96	; 0x60
 800127a:	4618      	mov	r0, r3
 800127c:	f000 f84c 	bl	8001318 <_ZN10DigitalOut5ResetEv>
	data & 0x80 ? Out8.Set() : Out7.Reset();
 8001280:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001284:	2b00      	cmp	r3, #0
 8001286:	da05      	bge.n	8001294 <_ZN14Digitll_IN_OUT11WriteOutputEh+0xfc>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	3370      	adds	r3, #112	; 0x70
 800128c:	4618      	mov	r0, r3
 800128e:	f000 f825 	bl	80012dc <_ZN10DigitalOut3SetEv>
}
 8001292:	e004      	b.n	800129e <_ZN14Digitll_IN_OUT11WriteOutputEh+0x106>
	data & 0x80 ? Out8.Set() : Out7.Reset();
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	3360      	adds	r3, #96	; 0x60
 8001298:	4618      	mov	r0, r3
 800129a:	f000 f83d 	bl	8001318 <_ZN10DigitalOut5ResetEv>
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}

080012a6 <_ZN10DigitalOutC1EP12GPIO_TypeDeftS1_t>:
 */

#include "DO.h"
#include "../Tools/Delay.h"

DigitalOut::DigitalOut(GPIO_TypeDef* GPIOx_N, uint16_t GPIO_Pin_N, GPIO_TypeDef* GPIOx_P, uint16_t GPIO_Pin_P){
 80012a6:	b480      	push	{r7}
 80012a8:	b085      	sub	sp, #20
 80012aa:	af00      	add	r7, sp, #0
 80012ac:	60f8      	str	r0, [r7, #12]
 80012ae:	60b9      	str	r1, [r7, #8]
 80012b0:	603b      	str	r3, [r7, #0]
 80012b2:	4613      	mov	r3, r2
 80012b4:	80fb      	strh	r3, [r7, #6]
	this->GPIO_Pin_N = GPIO_Pin_N;
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	88fa      	ldrh	r2, [r7, #6]
 80012ba:	809a      	strh	r2, [r3, #4]
	this->GPIOx_N = GPIOx_N;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	68ba      	ldr	r2, [r7, #8]
 80012c0:	601a      	str	r2, [r3, #0]
	this->GPIO_Pin_N = GPIO_Pin_P;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	8b3a      	ldrh	r2, [r7, #24]
 80012c6:	809a      	strh	r2, [r3, #4]
	this->GPIOx_N = GPIOx_P;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	601a      	str	r2, [r3, #0]
}
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	4618      	mov	r0, r3
 80012d2:	3714      	adds	r7, #20
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr

080012dc <_ZN10DigitalOut3SetEv>:


/*
 *
 */
void DigitalOut::Set() {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	//P set, N reset
	HAL_GPIO_WritePin(GPIOx_N, GPIO_Pin_N, GPIO_PIN_RESET);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6818      	ldr	r0, [r3, #0]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	889b      	ldrh	r3, [r3, #4]
 80012ec:	2200      	movs	r2, #0
 80012ee:	4619      	mov	r1, r3
 80012f0:	f003 fe44 	bl	8004f7c <HAL_GPIO_WritePin>
	Delay::DWT_Delay_us(25);
 80012f4:	2019      	movs	r0, #25
 80012f6:	f001 fa07 	bl	8002708 <_ZN5Delay12DWT_Delay_usEm>
	HAL_GPIO_WritePin(GPIOx_P, GPIO_Pin_P, GPIO_PIN_SET);
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6898      	ldr	r0, [r3, #8]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	899b      	ldrh	r3, [r3, #12]
 8001302:	2201      	movs	r2, #1
 8001304:	4619      	mov	r1, r3
 8001306:	f003 fe39 	bl	8004f7c <HAL_GPIO_WritePin>
	status = true;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2201      	movs	r2, #1
 800130e:	739a      	strb	r2, [r3, #14]
}
 8001310:	bf00      	nop
 8001312:	3708      	adds	r7, #8
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <_ZN10DigitalOut5ResetEv>:


/*
 *
 */
void DigitalOut::Reset() {
 8001318:	b580      	push	{r7, lr}
 800131a:	b082      	sub	sp, #8
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOx_P, GPIO_Pin_P, GPIO_PIN_RESET);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6898      	ldr	r0, [r3, #8]
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	899b      	ldrh	r3, [r3, #12]
 8001328:	2200      	movs	r2, #0
 800132a:	4619      	mov	r1, r3
 800132c:	f003 fe26 	bl	8004f7c <HAL_GPIO_WritePin>
	Delay::DWT_Delay_us(25);
 8001330:	2019      	movs	r0, #25
 8001332:	f001 f9e9 	bl	8002708 <_ZN5Delay12DWT_Delay_usEm>
	HAL_GPIO_WritePin(GPIOx_N, GPIO_Pin_N, GPIO_PIN_SET);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6818      	ldr	r0, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	889b      	ldrh	r3, [r3, #4]
 800133e:	2201      	movs	r2, #1
 8001340:	4619      	mov	r1, r3
 8001342:	f003 fe1b 	bl	8004f7c <HAL_GPIO_WritePin>
	status = false;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2200      	movs	r2, #0
 800134a:	739a      	strb	r2, [r3, #14]
}
 800134c:	bf00      	nop
 800134e:	3708      	adds	r7, #8
 8001350:	46bd      	mov	sp, r7
 8001352:	bd80      	pop	{r7, pc}

08001354 <_ZN3LEDC1EP12GPIO_TypeDeftb>:


#include "LED.h"


LED::LED(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, bool outputInverted) {
 8001354:	b480      	push	{r7}
 8001356:	b085      	sub	sp, #20
 8001358:	af00      	add	r7, sp, #0
 800135a:	60f8      	str	r0, [r7, #12]
 800135c:	60b9      	str	r1, [r7, #8]
 800135e:	4611      	mov	r1, r2
 8001360:	461a      	mov	r2, r3
 8001362:	460b      	mov	r3, r1
 8001364:	80fb      	strh	r3, [r7, #6]
 8001366:	4613      	mov	r3, r2
 8001368:	717b      	strb	r3, [r7, #5]

	this->GPIO_Pin = GPIO_Pin;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	88fa      	ldrh	r2, [r7, #6]
 800136e:	809a      	strh	r2, [r3, #4]
	this->GPIOx = GPIOx;
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	68ba      	ldr	r2, [r7, #8]
 8001374:	601a      	str	r2, [r3, #0]
	this->outputInverted = outputInverted;
 8001376:	68fb      	ldr	r3, [r7, #12]
 8001378:	797a      	ldrb	r2, [r7, #5]
 800137a:	719a      	strb	r2, [r3, #6]
}
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	4618      	mov	r0, r3
 8001380:	3714      	adds	r7, #20
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr

0800138a <_ZN3LED3OFFEv>:
}

/*
 * LED OFF method
 */
void LED::OFF() {
 800138a:	b580      	push	{r7, lr}
 800138c:	b082      	sub	sp, #8
 800138e:	af00      	add	r7, sp, #0
 8001390:	6078      	str	r0, [r7, #4]
	//check if output is inverted
	if(outputInverted){
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	799b      	ldrb	r3, [r3, #6]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d008      	beq.n	80013ac <_ZN3LED3OFFEv+0x22>
		//clear output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	889b      	ldrh	r3, [r3, #4]
 80013a2:	2201      	movs	r2, #1
 80013a4:	4619      	mov	r1, r3
 80013a6:	f003 fde9 	bl	8004f7c <HAL_GPIO_WritePin>
	}else{
		//write output
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
	}
}
 80013aa:	e007      	b.n	80013bc <_ZN3LED3OFFEv+0x32>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	6818      	ldr	r0, [r3, #0]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	889b      	ldrh	r3, [r3, #4]
 80013b4:	2200      	movs	r2, #0
 80013b6:	4619      	mov	r1, r3
 80013b8:	f003 fde0 	bl	8004f7c <HAL_GPIO_WritePin>
}
 80013bc:	bf00      	nop
 80013be:	3708      	adds	r7, #8
 80013c0:	46bd      	mov	sp, r7
 80013c2:	bd80      	pop	{r7, pc}

080013c4 <_ZN3LED6ToggleEv>:

/*
 * LED Toggle method
 */
void LED::Toggle() {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(GPIOx, GPIO_Pin);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	889b      	ldrh	r3, [r3, #4]
 80013d4:	4619      	mov	r1, r3
 80013d6:	4610      	mov	r0, r2
 80013d8:	f003 fde8 	bl	8004fac <HAL_GPIO_TogglePin>
}
 80013dc:	bf00      	nop
 80013de:	3708      	adds	r7, #8
 80013e0:	46bd      	mov	sp, r7
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <_ZN13CommunicationC1EP11DriveStatusP13DriveSettingsP10RFM95_LoRaP14Digitll_IN_OUT>:
 *      Author: marce
 */

#include "Communication.h"

Communication::Communication(DriveStatus *driveStatus,
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	60f8      	str	r0, [r7, #12]
 80013ec:	60b9      	str	r1, [r7, #8]
 80013ee:	607a      	str	r2, [r7, #4]
 80013f0:	603b      	str	r3, [r7, #0]
		DriveSettings *driveSettings, RFM95_LoRa *rfm95, Digitll_IN_OUT *digitalInOut)
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	3310      	adds	r3, #16
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	605a      	str	r2, [r3, #4]
 80013fc:	811a      	strh	r2, [r3, #8]
{
	this->driveSettings = driveSettings;
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	687a      	ldr	r2, [r7, #4]
 8001402:	605a      	str	r2, [r3, #4]
	this->driveStatus = driveStatus;
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	601a      	str	r2, [r3, #0]
	this->rfm95 = rfm95;
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	609a      	str	r2, [r3, #8]
	this->digitalInOut = digitalInOut;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	69ba      	ldr	r2, [r7, #24]
 8001414:	60da      	str	r2, [r3, #12]
}
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	4618      	mov	r0, r3
 800141a:	3714      	adds	r7, #20
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr

08001424 <_ZN13Communication9UpdateComEv>:

bool Communication::UpdateCom()
{
 8001424:	b590      	push	{r4, r7, lr}
 8001426:	b08b      	sub	sp, #44	; 0x2c
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	uint8_t data2send[6] =
 800142c:	2300      	movs	r3, #0
 800142e:	60bb      	str	r3, [r7, #8]
 8001430:	2300      	movs	r3, #0
 8001432:	81bb      	strh	r3, [r7, #12]
	{ 0 };

	if (digitalInOut->isStatusChanged())
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	68db      	ldr	r3, [r3, #12]
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff fe9a 	bl	8001172 <_ZN14Digitll_IN_OUT15isStatusChangedEv>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d067      	beq.n	8001514 <_ZN13Communication9UpdateComEv+0xf0>
	{
		uint8_t data = ((uint8_t) driveStatus->isClose() << 8)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f000 ff8d 	bl	8002368 <_ZN11DriveStatus7isCloseEv>
 800144e:	4603      	mov	r3, r0
 8001450:	021b      	lsls	r3, r3, #8
				| ((uint8_t) driveStatus->isDisable() << 8)
 8001452:	b25c      	sxtb	r4, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4618      	mov	r0, r3
 800145a:	f000 ffc5 	bl	80023e8 <_ZN11DriveStatus9isDisableEv>
 800145e:	4603      	mov	r3, r0
 8001460:	021b      	lsls	r3, r3, #8
 8001462:	b25b      	sxtb	r3, r3
 8001464:	4323      	orrs	r3, r4
 8001466:	b25c      	sxtb	r4, r3
				| ((uint8_t) driveStatus->isEnable() << 8)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f000 ffdb 	bl	8002428 <_ZN11DriveStatus8isEnableEv>
 8001472:	4603      	mov	r3, r0
 8001474:	021b      	lsls	r3, r3, #8
 8001476:	b25b      	sxtb	r3, r3
 8001478:	4323      	orrs	r3, r4
 800147a:	b25c      	sxtb	r4, r3
				| ((uint8_t) driveStatus->isOpen() << 8)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4618      	mov	r0, r3
 8001482:	f000 ff91 	bl	80023a8 <_ZN11DriveStatus6isOpenEv>
 8001486:	4603      	mov	r3, r0
 8001488:	021b      	lsls	r3, r3, #8
 800148a:	b25b      	sxtb	r3, r3
 800148c:	4323      	orrs	r3, r4
 800148e:	b25c      	sxtb	r4, r3
				| ((uint8_t) driveStatus->isReset() << 8)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4618      	mov	r0, r3
 8001496:	f000 ffe7 	bl	8002468 <_ZN11DriveStatus7isResetEv>
 800149a:	4603      	mov	r3, r0
 800149c:	021b      	lsls	r3, r3, #8
 800149e:	b25b      	sxtb	r3, r3
 80014a0:	4323      	orrs	r3, r4
 80014a2:	b25c      	sxtb	r4, r3
				| ((uint8_t) driveStatus->isStop() << 8)
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f000 fffd 	bl	80024a8 <_ZN11DriveStatus6isStopEv>
 80014ae:	4603      	mov	r3, r0
 80014b0:	021b      	lsls	r3, r3, #8
 80014b2:	b25b      	sxtb	r3, r3
 80014b4:	4323      	orrs	r3, r4
 80014b6:	b25c      	sxtb	r4, r3
				| ((uint8_t) driveStatus->isTeach() << 8)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f001 f813 	bl	80024e8 <_ZN11DriveStatus7isTeachEv>
 80014c2:	4603      	mov	r3, r0
 80014c4:	021b      	lsls	r3, r3, #8
 80014c6:	b25b      	sxtb	r3, r3
 80014c8:	4323      	orrs	r3, r4
 80014ca:	b25c      	sxtb	r4, r3
				| ((uint8_t) driveStatus->isWriteConfig() << 8);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	4618      	mov	r0, r3
 80014d2:	f001 f829 	bl	8002528 <_ZN11DriveStatus13isWriteConfigEv>
 80014d6:	4603      	mov	r3, r0
 80014d8:	021b      	lsls	r3, r3, #8
 80014da:	b25b      	sxtb	r3, r3
 80014dc:	4323      	orrs	r3, r4
 80014de:	b25b      	sxtb	r3, r3
 80014e0:	73fb      	strb	r3, [r7, #15]

		data2send[0] = driveSettings->getDeviceAddress();
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 ff27 	bl	800233a <_ZNK13DriveSettings16getDeviceAddressEv>
 80014ec:	4603      	mov	r3, r0
 80014ee:	723b      	strb	r3, [r7, #8]
		data2send[1] = SEND_COMMAND;
 80014f0:	2302      	movs	r3, #2
 80014f2:	727b      	strb	r3, [r7, #9]
		data2send[2] = data;
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	72bb      	strb	r3, [r7, #10]
		data2send[3] = 5;
 80014f8:	2305      	movs	r3, #5
 80014fa:	72fb      	strb	r3, [r7, #11]
		data2send[4] = CRC8(data2send, data2send[3] - 1);
 80014fc:	7afb      	ldrb	r3, [r7, #11]
 80014fe:	3b01      	subs	r3, #1
 8001500:	b2da      	uxtb	r2, r3
 8001502:	f107 0308 	add.w	r3, r7, #8
 8001506:	4619      	mov	r1, r3
 8001508:	6878      	ldr	r0, [r7, #4]
 800150a:	f000 f9db 	bl	80018c4 <_ZN13Communication4CRC8EPhh>
 800150e:	4603      	mov	r3, r0
 8001510:	733b      	strb	r3, [r7, #12]
 8001512:	e161      	b.n	80017d8 <_ZN13Communication9UpdateComEv+0x3b4>
	}
	else if (digitalInOut->isSettingsChanged() != 0)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fdf1 	bl	8001100 <_ZN14Digitll_IN_OUT17isSettingsChangedEv>
 800151e:	4603      	mov	r3, r0
 8001520:	2b00      	cmp	r3, #0
 8001522:	bf14      	ite	ne
 8001524:	2301      	movne	r3, #1
 8001526:	2300      	moveq	r3, #0
 8001528:	b2db      	uxtb	r3, r3
 800152a:	2b00      	cmp	r3, #0
 800152c:	f000 813e 	beq.w	80017ac <_ZN13Communication9UpdateComEv+0x388>
	{
		uint16_t commands = digitalInOut->isSettingsChanged();
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	68db      	ldr	r3, [r3, #12]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff fde3 	bl	8001100 <_ZN14Digitll_IN_OUT17isSettingsChangedEv>
 800153a:	4603      	mov	r3, r0
 800153c:	84fb      	strh	r3, [r7, #38]	; 0x26
		data2send[0] = driveSettings->getDeviceAddress();
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	4618      	mov	r0, r3
 8001544:	f000 fef9 	bl	800233a <_ZNK13DriveSettings16getDeviceAddressEv>
 8001548:	4603      	mov	r3, r0
 800154a:	723b      	strb	r3, [r7, #8]
		data2send[1] = SEND_SETTINGS;
 800154c:	2301      	movs	r3, #1
 800154e:	727b      	strb	r3, [r7, #9]

		if (commands & TEACH_TORQUE_CHANGE)
 8001550:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b00      	cmp	r3, #0
 8001558:	d014      	beq.n	8001584 <_ZN13Communication9UpdateComEv+0x160>
		{
			uint16_t value = driveSettings->getTeachTroque();
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	4618      	mov	r0, r3
 8001560:	f000 fe7f 	bl	8002262 <_ZNK13DriveSettings14getTeachTroqueEv>
 8001564:	4603      	mov	r3, r0
 8001566:	823b      	strh	r3, [r7, #16]
			data2send[2] = value >> 8;
 8001568:	8a3b      	ldrh	r3, [r7, #16]
 800156a:	121b      	asrs	r3, r3, #8
 800156c:	b2db      	uxtb	r3, r3
 800156e:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 8001570:	8a3b      	ldrh	r3, [r7, #16]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(TEACH_TORQUE_CHANGE);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	2101      	movs	r1, #1
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fdde 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 8001582:	e105      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & TEACH_SPEED_CHANGE)
 8001584:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001586:	f003 0302 	and.w	r3, r3, #2
 800158a:	2b00      	cmp	r3, #0
 800158c:	d014      	beq.n	80015b8 <_ZN13Communication9UpdateComEv+0x194>
		{
			uint16_t value = driveSettings->getTeachSpeed();
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	4618      	mov	r0, r3
 8001594:	f000 fe4a 	bl	800222c <_ZNK13DriveSettings13getTeachSpeedEv>
 8001598:	4603      	mov	r3, r0
 800159a:	827b      	strh	r3, [r7, #18]
			data2send[2] = value >> 8;
 800159c:	8a7b      	ldrh	r3, [r7, #18]
 800159e:	121b      	asrs	r3, r3, #8
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 80015a4:	8a7b      	ldrh	r3, [r7, #18]
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(TEACH_SPEED_CHANGE);
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	2102      	movs	r1, #2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff fdc4 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 80015b6:	e0eb      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & CLAMPING_TORQUE_CHANGE)
 80015b8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ba:	f003 0304 	and.w	r3, r3, #4
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d014      	beq.n	80015ec <_ZN13Communication9UpdateComEv+0x1c8>
		{
			uint16_t value = driveSettings->getClampingTorque();
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	4618      	mov	r0, r3
 80015c8:	f000 fda9 	bl	800211e <_ZNK13DriveSettings17getClampingTorqueEv>
 80015cc:	4603      	mov	r3, r0
 80015ce:	82bb      	strh	r3, [r7, #20]
			data2send[2] = value >> 8;
 80015d0:	8abb      	ldrh	r3, [r7, #20]
 80015d2:	121b      	asrs	r3, r3, #8
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 80015d8:	8abb      	ldrh	r3, [r7, #20]
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(CLAMPING_TORQUE_CHANGE);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	2104      	movs	r1, #4
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fdaa 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 80015ea:	e0d1      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & CLAMPING_SPEED_CHANGE)
 80015ec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ee:	f003 0308 	and.w	r3, r3, #8
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d014      	beq.n	8001620 <_ZN13Communication9UpdateComEv+0x1fc>
		{
			uint16_t value = driveSettings->getClampingSpeed();
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	685b      	ldr	r3, [r3, #4]
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 fd74 	bl	80020e8 <_ZNK13DriveSettings16getClampingSpeedEv>
 8001600:	4603      	mov	r3, r0
 8001602:	82fb      	strh	r3, [r7, #22]
			data2send[2] = value >> 8;
 8001604:	8afb      	ldrh	r3, [r7, #22]
 8001606:	121b      	asrs	r3, r3, #8
 8001608:	b2db      	uxtb	r3, r3
 800160a:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 800160c:	8afb      	ldrh	r3, [r7, #22]
 800160e:	b2db      	uxtb	r3, r3
 8001610:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(CLAMPING_SPEED_CHANGE);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	2108      	movs	r1, #8
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fd90 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 800161e:	e0b7      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & SELF_SHUTDOWN_DELAY_CHANGE)
 8001620:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001622:	f003 0310 	and.w	r3, r3, #16
 8001626:	2b00      	cmp	r3, #0
 8001628:	d014      	beq.n	8001654 <_ZN13Communication9UpdateComEv+0x230>
		{
			uint16_t value = driveSettings->getSelfShutdownDelay();
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	4618      	mov	r0, r3
 8001630:	f000 fde1 	bl	80021f6 <_ZNK13DriveSettings20getSelfShutdownDelayEv>
 8001634:	4603      	mov	r3, r0
 8001636:	833b      	strh	r3, [r7, #24]
			data2send[2] = value >> 8;
 8001638:	8b3b      	ldrh	r3, [r7, #24]
 800163a:	121b      	asrs	r3, r3, #8
 800163c:	b2db      	uxtb	r3, r3
 800163e:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 8001640:	8b3b      	ldrh	r3, [r7, #24]
 8001642:	b2db      	uxtb	r3, r3
 8001644:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(SELF_SHUTDOWN_DELAY_CHANGE);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	68db      	ldr	r3, [r3, #12]
 800164a:	2110      	movs	r1, #16
 800164c:	4618      	mov	r0, r3
 800164e:	f7ff fd76 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 8001652:	e09d      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & IN_POS_DIFF_CHANGE)
 8001654:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001656:	f003 0320 	and.w	r3, r3, #32
 800165a:	2b00      	cmp	r3, #0
 800165c:	d014      	beq.n	8001688 <_ZN13Communication9UpdateComEv+0x264>
		{
			uint16_t value = driveSettings->getInPosDiff();
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	4618      	mov	r0, r3
 8001664:	f000 fd76 	bl	8002154 <_ZNK13DriveSettings12getInPosDiffEv>
 8001668:	4603      	mov	r3, r0
 800166a:	837b      	strh	r3, [r7, #26]
			data2send[2] = value >> 8;
 800166c:	8b7b      	ldrh	r3, [r7, #26]
 800166e:	121b      	asrs	r3, r3, #8
 8001670:	b2db      	uxtb	r3, r3
 8001672:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 8001674:	8b7b      	ldrh	r3, [r7, #26]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(IN_POS_DIFF_CHANGE);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	2120      	movs	r1, #32
 8001680:	4618      	mov	r0, r3
 8001682:	f7ff fd5c 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 8001686:	e083      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & OPENING_DISTANCE_CHANGE)
 8001688:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800168a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800168e:	2b00      	cmp	r3, #0
 8001690:	d014      	beq.n	80016bc <_ZN13Communication9UpdateComEv+0x298>
		{
			uint16_t value = driveSettings->getOpeningDistance();
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	4618      	mov	r0, r3
 8001698:	f000 fd77 	bl	800218a <_ZNK13DriveSettings18getOpeningDistanceEv>
 800169c:	4603      	mov	r3, r0
 800169e:	83bb      	strh	r3, [r7, #28]
			data2send[2] = value >> 8;
 80016a0:	8bbb      	ldrh	r3, [r7, #28]
 80016a2:	121b      	asrs	r3, r3, #8
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 80016a8:	8bbb      	ldrh	r3, [r7, #28]
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(OPENING_DISTANCE_CHANGE);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	2140      	movs	r1, #64	; 0x40
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fd42 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 80016ba:	e069      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & UNDERVOLTAGE_WARNING_CHANGE)
 80016bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d014      	beq.n	80016f0 <_ZN13Communication9UpdateComEv+0x2cc>
		{
			uint16_t value = driveSettings->getUnderVoltageWarning();
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	685b      	ldr	r3, [r3, #4]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 fdff 	bl	80022ce <_ZNK13DriveSettings22getUnderVoltageWarningEv>
 80016d0:	4603      	mov	r3, r0
 80016d2:	83fb      	strh	r3, [r7, #30]
			data2send[2] = value >> 8;
 80016d4:	8bfb      	ldrh	r3, [r7, #30]
 80016d6:	121b      	asrs	r3, r3, #8
 80016d8:	b2db      	uxtb	r3, r3
 80016da:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 80016dc:	8bfb      	ldrh	r3, [r7, #30]
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(UNDERVOLTAGE_WARNING_CHANGE);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	2180      	movs	r1, #128	; 0x80
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fd28 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 80016ee:	e04f      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & UNDERVOLTAGE_ERROR_CHANGE)
 80016f0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d015      	beq.n	8001726 <_ZN13Communication9UpdateComEv+0x302>
		{
			uint16_t value = driveSettings->getUnderVoltageError();
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	4618      	mov	r0, r3
 8001700:	f000 fdca 	bl	8002298 <_ZNK13DriveSettings20getUnderVoltageErrorEv>
 8001704:	4603      	mov	r3, r0
 8001706:	843b      	strh	r3, [r7, #32]
			data2send[2] = value >> 8;
 8001708:	8c3b      	ldrh	r3, [r7, #32]
 800170a:	121b      	asrs	r3, r3, #8
 800170c:	b2db      	uxtb	r3, r3
 800170e:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 8001710:	8c3b      	ldrh	r3, [r7, #32]
 8001712:	b2db      	uxtb	r3, r3
 8001714:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(UNDERVOLTAGE_ERROR_CHANGE);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	68db      	ldr	r3, [r3, #12]
 800171a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fd0d 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 8001724:	e034      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & OVER_CURRENT_WARNING_CHANGE)
 8001726:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001728:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800172c:	2b00      	cmp	r3, #0
 800172e:	d015      	beq.n	800175c <_ZN13Communication9UpdateComEv+0x338>
		{
			uint16_t value = driveSettings->getOverCurrentWarning();
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	4618      	mov	r0, r3
 8001736:	f000 fd43 	bl	80021c0 <_ZNK13DriveSettings21getOverCurrentWarningEv>
 800173a:	4603      	mov	r3, r0
 800173c:	847b      	strh	r3, [r7, #34]	; 0x22
			data2send[2] = value >> 8;
 800173e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001740:	121b      	asrs	r3, r3, #8
 8001742:	b2db      	uxtb	r3, r3
 8001744:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 8001746:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001748:	b2db      	uxtb	r3, r3
 800174a:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(OVER_CURRENT_WARNING_CHANGE);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	68db      	ldr	r3, [r3, #12]
 8001750:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fcf2 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
 800175a:	e019      	b.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		}
		else if (commands & OVER_CURRENT_ERROR_CHANGE)
 800175c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800175e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001762:	2b00      	cmp	r3, #0
 8001764:	d014      	beq.n	8001790 <_ZN13Communication9UpdateComEv+0x36c>
		{
			uint16_t value = driveSettings->getOverCurrentError();
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	4618      	mov	r0, r3
 800176c:	f000 fdca 	bl	8002304 <_ZNK13DriveSettings19getOverCurrentErrorEv>
 8001770:	4603      	mov	r3, r0
 8001772:	84bb      	strh	r3, [r7, #36]	; 0x24
			data2send[2] = value >> 8;
 8001774:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001776:	121b      	asrs	r3, r3, #8
 8001778:	b2db      	uxtb	r3, r3
 800177a:	72bb      	strb	r3, [r7, #10]
			data2send[3] = value;
 800177c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800177e:	b2db      	uxtb	r3, r3
 8001780:	72fb      	strb	r3, [r7, #11]
			digitalInOut->ResetSettingsChanged(OVER_CURRENT_ERROR_CHANGE);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff fcd7 	bl	800113e <_ZN14Digitll_IN_OUT20ResetSettingsChangedEt>
		}

		data2send[4] = 6;
 8001790:	2306      	movs	r3, #6
 8001792:	733b      	strb	r3, [r7, #12]
		data2send[5] = CRC8(data2send, data2send[4]-1);
 8001794:	7b3b      	ldrb	r3, [r7, #12]
 8001796:	3b01      	subs	r3, #1
 8001798:	b2da      	uxtb	r2, r3
 800179a:	f107 0308 	add.w	r3, r7, #8
 800179e:	4619      	mov	r1, r3
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f000 f88f 	bl	80018c4 <_ZN13Communication4CRC8EPhh>
 80017a6:	4603      	mov	r3, r0
 80017a8:	737b      	strb	r3, [r7, #13]
 80017aa:	e015      	b.n	80017d8 <_ZN13Communication9UpdateComEv+0x3b4>
	}
	else
	{
		data2send[0] = driveSettings->getDeviceAddress();
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f000 fdc2 	bl	800233a <_ZNK13DriveSettings16getDeviceAddressEv>
 80017b6:	4603      	mov	r3, r0
 80017b8:	723b      	strb	r3, [r7, #8]
		data2send[1] = SEND_STATUS_REQ;
 80017ba:	2303      	movs	r3, #3
 80017bc:	727b      	strb	r3, [r7, #9]
		data2send[2] = 4;
 80017be:	2304      	movs	r3, #4
 80017c0:	72bb      	strb	r3, [r7, #10]
		data2send[3] = CRC8(data2send, data2send[2]-1);
 80017c2:	7abb      	ldrb	r3, [r7, #10]
 80017c4:	3b01      	subs	r3, #1
 80017c6:	b2da      	uxtb	r2, r3
 80017c8:	f107 0308 	add.w	r3, r7, #8
 80017cc:	4619      	mov	r1, r3
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 f878 	bl	80018c4 <_ZN13Communication4CRC8EPhh>
 80017d4:	4603      	mov	r3, r0
 80017d6:	72fb      	strb	r3, [r7, #11]
	}

	rfm95->write(data2send, 4);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6898      	ldr	r0, [r3, #8]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	3304      	adds	r3, #4
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f107 0108 	add.w	r1, r7, #8
 80017ea:	2204      	movs	r2, #4
 80017ec:	4798      	blx	r3
	return true;
 80017ee:	2301      	movs	r3, #1
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	372c      	adds	r7, #44	; 0x2c
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd90      	pop	{r4, r7, pc}

080017f8 <_ZN13Communication8ReadDataEv>:


void Communication::ReadData(){
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	6078      	str	r0, [r7, #4]

	uint8_t packetSize = rfm95->parsePacket();
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	2100      	movs	r1, #0
 8001806:	4618      	mov	r0, r3
 8001808:	f000 f981 	bl	8001b0e <_ZN10RFM95_LoRa11parsePacketEi>
 800180c:	4603      	mov	r3, r0
 800180e:	73fb      	strb	r3, [r7, #15]
	if(packetSize != 0){
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d053      	beq.n	80018be <_ZN13Communication8ReadDataEv+0xc6>
		uint8_t counter = 0;
 8001816:	2300      	movs	r3, #0
 8001818:	73bb      	strb	r3, [r7, #14]
		while(rfm95->available()){
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	689a      	ldr	r2, [r3, #8]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	689b      	ldr	r3, [r3, #8]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	3308      	adds	r3, #8
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4610      	mov	r0, r2
 800182a:	4798      	blx	r3
 800182c:	4603      	mov	r3, r0
 800182e:	2b00      	cmp	r3, #0
 8001830:	bf14      	ite	ne
 8001832:	2301      	movne	r3, #1
 8001834:	2300      	moveq	r3, #0
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b00      	cmp	r3, #0
 800183a:	d013      	beq.n	8001864 <_ZN13Communication8ReadDataEv+0x6c>
			rxData[counter] = rfm95->read();
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	689a      	ldr	r2, [r3, #8]
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	330c      	adds	r3, #12
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4610      	mov	r0, r2
 800184c:	4798      	blx	r3
 800184e:	4602      	mov	r2, r0
 8001850:	7bbb      	ldrb	r3, [r7, #14]
 8001852:	b2d1      	uxtb	r1, r2
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	4413      	add	r3, r2
 8001858:	460a      	mov	r2, r1
 800185a:	741a      	strb	r2, [r3, #16]
			if(counter > MAX_PACKET_2_RECEIVE){
 800185c:	7bbb      	ldrb	r3, [r7, #14]
 800185e:	2b0a      	cmp	r3, #10
 8001860:	d828      	bhi.n	80018b4 <_ZN13Communication8ReadDataEv+0xbc>
		while(rfm95->available()){
 8001862:	e7da      	b.n	800181a <_ZN13Communication8ReadDataEv+0x22>
				return;
			}
		}

		//uint8_t addr = rxData[0];
		uint8_t command = rxData[1];
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	7c5b      	ldrb	r3, [r3, #17]
 8001868:	737b      	strb	r3, [r7, #13]
		//data = rxData[2...(counter-1)]
		//uint8_t size = rxData[counter-1];
		uint8_t crc8 = rxData[counter];
 800186a:	7bbb      	ldrb	r3, [r7, #14]
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	4413      	add	r3, r2
 8001870:	7c1b      	ldrb	r3, [r3, #16]
 8001872:	733b      	strb	r3, [r7, #12]

		if(CRC8(rxData, counter-1) != crc8){
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f103 0110 	add.w	r1, r3, #16
 800187a:	7bbb      	ldrb	r3, [r7, #14]
 800187c:	3b01      	subs	r3, #1
 800187e:	b2db      	uxtb	r3, r3
 8001880:	461a      	mov	r2, r3
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f000 f81e 	bl	80018c4 <_ZN13Communication4CRC8EPhh>
 8001888:	4603      	mov	r3, r0
 800188a:	461a      	mov	r2, r3
 800188c:	7b3b      	ldrb	r3, [r7, #12]
 800188e:	4293      	cmp	r3, r2
 8001890:	bf14      	ite	ne
 8001892:	2301      	movne	r3, #1
 8001894:	2300      	moveq	r3, #0
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b00      	cmp	r3, #0
 800189a:	d10d      	bne.n	80018b8 <_ZN13Communication8ReadDataEv+0xc0>
			//error crc error //ToDO
			return;
		}

		switch (command) {
 800189c:	7b7b      	ldrb	r3, [r7, #13]
 800189e:	2b11      	cmp	r3, #17
 80018a0:	d10c      	bne.n	80018bc <_ZN13Communication8ReadDataEv+0xc4>
			case REC_STATUS:
				digitalInOut->WriteOutput(rxData[2]);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68da      	ldr	r2, [r3, #12]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	7c9b      	ldrb	r3, [r3, #18]
 80018aa:	4619      	mov	r1, r3
 80018ac:	4610      	mov	r0, r2
 80018ae:	f7ff fc73 	bl	8001198 <_ZN14Digitll_IN_OUT11WriteOutputEh>
				break;
 80018b2:	e004      	b.n	80018be <_ZN13Communication8ReadDataEv+0xc6>
				return;
 80018b4:	bf00      	nop
 80018b6:	e002      	b.n	80018be <_ZN13Communication8ReadDataEv+0xc6>
			return;
 80018b8:	bf00      	nop
 80018ba:	e000      	b.n	80018be <_ZN13Communication8ReadDataEv+0xc6>
			default:
				//error no supported command //ToDO
				break;
 80018bc:	bf00      	nop
		}
	}
}
 80018be:	3710      	adds	r7, #16
 80018c0:	46bd      	mov	sp, r7
 80018c2:	bd80      	pop	{r7, pc}

080018c4 <_ZN13Communication4CRC8EPhh>:


uint8_t Communication::CRC8(uint8_t *data, uint8_t length)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	; 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	4613      	mov	r3, r2
 80018d0:	71fb      	strb	r3, [r7, #7]
	uint8_t crc = 0xff;
 80018d2:	23ff      	movs	r3, #255	; 0xff
 80018d4:	77fb      	strb	r3, [r7, #31]
	size_t i, j;
	for (i = 0; i < length; i++)
 80018d6:	2300      	movs	r3, #0
 80018d8:	61bb      	str	r3, [r7, #24]
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	69ba      	ldr	r2, [r7, #24]
 80018de:	429a      	cmp	r2, r3
 80018e0:	d222      	bcs.n	8001928 <_ZN13Communication4CRC8EPhh+0x64>
	{
		crc ^= data[i];
 80018e2:	68ba      	ldr	r2, [r7, #8]
 80018e4:	69bb      	ldr	r3, [r7, #24]
 80018e6:	4413      	add	r3, r2
 80018e8:	781a      	ldrb	r2, [r3, #0]
 80018ea:	7ffb      	ldrb	r3, [r7, #31]
 80018ec:	4053      	eors	r3, r2
 80018ee:	77fb      	strb	r3, [r7, #31]
		for (j = 0; j < 8; j++)
 80018f0:	2300      	movs	r3, #0
 80018f2:	617b      	str	r3, [r7, #20]
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	2b07      	cmp	r3, #7
 80018f8:	d812      	bhi.n	8001920 <_ZN13Communication4CRC8EPhh+0x5c>
		{
			if ((crc & 0x80) != 0)
 80018fa:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	da07      	bge.n	8001912 <_ZN13Communication4CRC8EPhh+0x4e>
				crc = (uint8_t) ((crc << 1) ^ 0x31);
 8001902:	7ffb      	ldrb	r3, [r7, #31]
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	b25b      	sxtb	r3, r3
 8001908:	f083 0331 	eor.w	r3, r3, #49	; 0x31
 800190c:	b25b      	sxtb	r3, r3
 800190e:	77fb      	strb	r3, [r7, #31]
 8001910:	e002      	b.n	8001918 <_ZN13Communication4CRC8EPhh+0x54>
			else
				crc <<= 1;
 8001912:	7ffb      	ldrb	r3, [r7, #31]
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	77fb      	strb	r3, [r7, #31]
		for (j = 0; j < 8; j++)
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	3301      	adds	r3, #1
 800191c:	617b      	str	r3, [r7, #20]
 800191e:	e7e9      	b.n	80018f4 <_ZN13Communication4CRC8EPhh+0x30>
	for (i = 0; i < length; i++)
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	3301      	adds	r3, #1
 8001924:	61bb      	str	r3, [r7, #24]
 8001926:	e7d8      	b.n	80018da <_ZN13Communication4CRC8EPhh+0x16>
		}
	}
	return crc;
 8001928:	7ffb      	ldrb	r3, [r7, #31]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3724      	adds	r7, #36	; 0x24
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <_ZN10RFM95_LoRaC1Ev>:
 */

#include "RFM95.h"
#include "../AppMain/AppMain.h"

RFM95_LoRa::RFM95_LoRa() :
 8001938:	b480      	push	{r7}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  _frequency(0),
  _packetIndex(0),
  _implicitHeaderMode(0),
  _onReceive(0)
 8001940:	4a0a      	ldr	r2, [pc, #40]	; (800196c <_ZN10RFM95_LoRaC1Ev+0x34>)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	601a      	str	r2, [r3, #0]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	611a      	str	r2, [r3, #16]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	615a      	str	r2, [r3, #20]
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	61da      	str	r2, [r3, #28]
{

}
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4618      	mov	r0, r3
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	0800d4c0 	.word	0x0800d4c0

08001970 <_ZN10RFM95_LoRa9selectRFMEv>:
 * @brief RFM95 chip select
 *
 * @param none
 * @return none
 */
void RFM95_LoRa::selectRFM(){
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_NSS_GPIO_Port,RFM_NSS_Pin, GPIO_PIN_RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	2108      	movs	r1, #8
 800197c:	4803      	ldr	r0, [pc, #12]	; (800198c <_ZN10RFM95_LoRa9selectRFMEv+0x1c>)
 800197e:	f003 fafd 	bl	8004f7c <HAL_GPIO_WritePin>
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	48000400 	.word	0x48000400

08001990 <_ZN10RFM95_LoRa11deselectRFMEv>:
 * @brief RFM95 chip deselect
 *
 * @param none
 * @return none
 */
void RFM95_LoRa::deselectRFM(){
 8001990:	b580      	push	{r7, lr}
 8001992:	b082      	sub	sp, #8
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_NSS_GPIO_Port,RFM_NSS_Pin, GPIO_PIN_SET);
 8001998:	2201      	movs	r2, #1
 800199a:	2108      	movs	r1, #8
 800199c:	4803      	ldr	r0, [pc, #12]	; (80019ac <_ZN10RFM95_LoRa11deselectRFMEv+0x1c>)
 800199e:	f003 faed 	bl	8004f7c <HAL_GPIO_WritePin>
}
 80019a2:	bf00      	nop
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	48000400 	.word	0x48000400

080019b0 <_ZN10RFM95_LoRa8resetRFMEv>:

void RFM95_LoRa::resetRFM(){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b082      	sub	sp, #8
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(RFM_RST_GPIO_Port, RFM_RST_Pin, GPIO_PIN_RESET);
 80019b8:	2200      	movs	r2, #0
 80019ba:	2110      	movs	r1, #16
 80019bc:	4808      	ldr	r0, [pc, #32]	; (80019e0 <_ZN10RFM95_LoRa8resetRFMEv+0x30>)
 80019be:	f003 fadd 	bl	8004f7c <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80019c2:	2001      	movs	r0, #1
 80019c4:	f001 fdd0 	bl	8003568 <HAL_Delay>
	HAL_GPIO_WritePin(RFM_RST_GPIO_Port, RFM_RST_Pin, GPIO_PIN_SET);
 80019c8:	2201      	movs	r2, #1
 80019ca:	2110      	movs	r1, #16
 80019cc:	4804      	ldr	r0, [pc, #16]	; (80019e0 <_ZN10RFM95_LoRa8resetRFMEv+0x30>)
 80019ce:	f003 fad5 	bl	8004f7c <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80019d2:	2005      	movs	r0, #5
 80019d4:	f001 fdc8 	bl	8003568 <HAL_Delay>
}
 80019d8:	bf00      	nop
 80019da:	3708      	adds	r7, #8
 80019dc:	46bd      	mov	sp, r7
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	48000400 	.word	0x48000400

080019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>:

bool RFM95_LoRa::writeRegister(uint8_t addr, uint8_t data){
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	70fb      	strb	r3, [r7, #3]
 80019f0:	4613      	mov	r3, r2
 80019f2:	70bb      	strb	r3, [r7, #2]
	uint8_t buff[2] = {(uint8_t)(addr | 0x80), data};
 80019f4:	78fb      	ldrb	r3, [r7, #3]
 80019f6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	733b      	strb	r3, [r7, #12]
 80019fe:	78bb      	ldrb	r3, [r7, #2]
 8001a00:	737b      	strb	r3, [r7, #13]
	selectRFM();
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f7ff ffb4 	bl	8001970 <_ZN10RFM95_LoRa9selectRFMEv>
	if(HAL_SPI_Transmit(&hspi3, (uint8_t*)buff, 2, 100) != HAL_OK){
 8001a08:	f107 010c 	add.w	r1, r7, #12
 8001a0c:	2364      	movs	r3, #100	; 0x64
 8001a0e:	2202      	movs	r2, #2
 8001a10:	480b      	ldr	r0, [pc, #44]	; (8001a40 <_ZN10RFM95_LoRa13writeRegisterEhh+0x5c>)
 8001a12:	f006 faca 	bl	8007faa <HAL_SPI_Transmit>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	bf14      	ite	ne
 8001a1c:	2301      	movne	r3, #1
 8001a1e:	2300      	moveq	r3, #0
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d004      	beq.n	8001a30 <_ZN10RFM95_LoRa13writeRegisterEhh+0x4c>
		deselectRFM();
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff ffb2 	bl	8001990 <_ZN10RFM95_LoRa11deselectRFMEv>
		return false;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	e003      	b.n	8001a38 <_ZN10RFM95_LoRa13writeRegisterEhh+0x54>
	}
	deselectRFM();
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f7ff ffad 	bl	8001990 <_ZN10RFM95_LoRa11deselectRFMEv>
	return true;
 8001a36:	2301      	movs	r3, #1
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000664 	.word	0x20000664

08001a44 <_ZN10RFM95_LoRa12readRegisterEh>:

uint8_t RFM95_LoRa::readRegister(uint8_t addr){
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af02      	add	r7, sp, #8
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	70fb      	strb	r3, [r7, #3]
	uint8_t rxData[2] = {0,0};
 8001a50:	2300      	movs	r3, #0
 8001a52:	81bb      	strh	r3, [r7, #12]
	uint8_t txData[1] = {addr};
 8001a54:	78fb      	ldrb	r3, [r7, #3]
 8001a56:	723b      	strb	r3, [r7, #8]

	selectRFM();
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	f7ff ff89 	bl	8001970 <_ZN10RFM95_LoRa9selectRFMEv>
		HAL_SPI_TransmitReceive(&hspi3,(uint8_t*)txData,(uint8_t*)rxData,2,100);
 8001a5e:	f107 020c 	add.w	r2, r7, #12
 8001a62:	f107 0108 	add.w	r1, r7, #8
 8001a66:	2364      	movs	r3, #100	; 0x64
 8001a68:	9300      	str	r3, [sp, #0]
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	4805      	ldr	r0, [pc, #20]	; (8001a84 <_ZN10RFM95_LoRa12readRegisterEh+0x40>)
 8001a6e:	f006 fc0a 	bl	8008286 <HAL_SPI_TransmitReceive>
	deselectRFM();
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff ff8c 	bl	8001990 <_ZN10RFM95_LoRa11deselectRFMEv>
	return rxData[1];
 8001a78:	7b7b      	ldrb	r3, [r7, #13]
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3710      	adds	r7, #16
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	20000664 	.word	0x20000664

08001a88 <_ZN10RFM95_LoRa5beginEl>:


int RFM95_LoRa::begin(long frequency){
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
 8001a90:	6039      	str	r1, [r7, #0]
 resetRFM();
 8001a92:	6878      	ldr	r0, [r7, #4]
 8001a94:	f7ff ff8c 	bl	80019b0 <_ZN10RFM95_LoRa8resetRFMEv>
  // check version
  uint8_t version = readRegister(REG_VERSION);
 8001a98:	2142      	movs	r1, #66	; 0x42
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f7ff ffd2 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001aa0:	4603      	mov	r3, r0
 8001aa2:	73fb      	strb	r3, [r7, #15]
  if (version != 0x12) {
 8001aa4:	7bfb      	ldrb	r3, [r7, #15]
 8001aa6:	2b12      	cmp	r3, #18
 8001aa8:	d001      	beq.n	8001aae <_ZN10RFM95_LoRa5beginEl+0x26>
    return 0;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e02b      	b.n	8001b06 <_ZN10RFM95_LoRa5beginEl+0x7e>
  }
  // put in sleep mode
  sleep();
 8001aae:	6878      	ldr	r0, [r7, #4]
 8001ab0:	f000 f952 	bl	8001d58 <_ZN10RFM95_LoRa5sleepEv>
  // set frequency
  setFrequency(frequency);
 8001ab4:	6839      	ldr	r1, [r7, #0]
 8001ab6:	6878      	ldr	r0, [r7, #4]
 8001ab8:	f000 f998 	bl	8001dec <_ZN10RFM95_LoRa12setFrequencyEl>
  // set base addresses
  writeRegister(REG_FIFO_TX_BASE_ADDR, 0);
 8001abc:	2200      	movs	r2, #0
 8001abe:	210e      	movs	r1, #14
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f7ff ff8f 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FIFO_RX_BASE_ADDR, 0);
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	210f      	movs	r1, #15
 8001aca:	6878      	ldr	r0, [r7, #4]
 8001acc:	f7ff ff8a 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set LNA boost
  writeRegister(REG_LNA, readRegister(REG_LNA) | 0x03);
 8001ad0:	210c      	movs	r1, #12
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ffb6 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	f043 0303 	orr.w	r3, r3, #3
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	210c      	movs	r1, #12
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	f7ff ff7d 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set auto AGC
  writeRegister(REG_MODEM_CONFIG_3, 0x04);
 8001aea:	2204      	movs	r2, #4
 8001aec:	2126      	movs	r1, #38	; 0x26
 8001aee:	6878      	ldr	r0, [r7, #4]
 8001af0:	f7ff ff78 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  // set output power to 17 dBm
  setTxPower(20);
 8001af4:	2201      	movs	r2, #1
 8001af6:	2114      	movs	r1, #20
 8001af8:	6878      	ldr	r0, [r7, #4]
 8001afa:	f000 f93a 	bl	8001d72 <_ZN10RFM95_LoRa10setTxPowerEii>
  // put in standby mode
  idle();
 8001afe:	6878      	ldr	r0, [r7, #4]
 8001b00:	f000 f91d 	bl	8001d3e <_ZN10RFM95_LoRa4idleEv>
  return 1;
 8001b04:	2301      	movs	r3, #1
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}

08001b0e <_ZN10RFM95_LoRa11parsePacketEi>:



int RFM95_LoRa::parsePacket(int size)

{
 8001b0e:	b580      	push	{r7, lr}
 8001b10:	b084      	sub	sp, #16
 8001b12:	af00      	add	r7, sp, #0
 8001b14:	6078      	str	r0, [r7, #4]
 8001b16:	6039      	str	r1, [r7, #0]
  int packetLength = 0;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	60fb      	str	r3, [r7, #12]
  int irqFlags = readRegister(REG_IRQ_FLAGS);
 8001b1c:	2112      	movs	r1, #18
 8001b1e:	6878      	ldr	r0, [r7, #4]
 8001b20:	f7ff ff90 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001b24:	4603      	mov	r3, r0
 8001b26:	60bb      	str	r3, [r7, #8]
  if (size > 0) {
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	dd0a      	ble.n	8001b44 <_ZN10RFM95_LoRa11parsePacketEi+0x36>
    implicitHeaderMode();
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f000 fa8f 	bl	8002052 <_ZN10RFM95_LoRa18implicitHeaderModeEv>
    writeRegister(REG_PAYLOAD_LENGTH, size & 0xff);
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	b2db      	uxtb	r3, r3
 8001b38:	461a      	mov	r2, r3
 8001b3a:	2122      	movs	r1, #34	; 0x22
 8001b3c:	6878      	ldr	r0, [r7, #4]
 8001b3e:	f7ff ff51 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
 8001b42:	e002      	b.n	8001b4a <_ZN10RFM95_LoRa11parsePacketEi+0x3c>
  } else {
    explicitHeaderMode();
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 fa6c 	bl	8002022 <_ZN10RFM95_LoRa18explicitHeaderModeEv>
  }

  // clear IRQ's
  writeRegister(REG_IRQ_FLAGS, irqFlags);
 8001b4a:	68bb      	ldr	r3, [r7, #8]
 8001b4c:	b2db      	uxtb	r3, r3
 8001b4e:	461a      	mov	r2, r3
 8001b50:	2112      	movs	r1, #18
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f7ff ff46 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  if ((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d026      	beq.n	8001bb0 <_ZN10RFM95_LoRa11parsePacketEi+0xa2>
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	f003 0320 	and.w	r3, r3, #32
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d121      	bne.n	8001bb0 <_ZN10RFM95_LoRa11parsePacketEi+0xa2>
    // received a packet
    _packetIndex = 0;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	615a      	str	r2, [r3, #20]
    // read packet length
    if (_implicitHeaderMode) {
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d006      	beq.n	8001b88 <_ZN10RFM95_LoRa11parsePacketEi+0x7a>
      packetLength = readRegister(REG_PAYLOAD_LENGTH);
 8001b7a:	2122      	movs	r1, #34	; 0x22
 8001b7c:	6878      	ldr	r0, [r7, #4]
 8001b7e:	f7ff ff61 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001b82:	4603      	mov	r3, r0
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	e005      	b.n	8001b94 <_ZN10RFM95_LoRa11parsePacketEi+0x86>
    } else {
      packetLength = readRegister(REG_RX_NB_BYTES);
 8001b88:	2113      	movs	r1, #19
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff ff5a 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001b90:	4603      	mov	r3, r0
 8001b92:	60fb      	str	r3, [r7, #12]
    }
    // set FIFO address to current RX address
    writeRegister(REG_FIFO_ADDR_PTR, readRegister(REG_FIFO_RX_CURRENT_ADDR));
 8001b94:	2110      	movs	r1, #16
 8001b96:	6878      	ldr	r0, [r7, #4]
 8001b98:	f7ff ff54 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	210d      	movs	r1, #13
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff ff1e 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
    // put in standby mode
    idle();
 8001ba8:	6878      	ldr	r0, [r7, #4]
 8001baa:	f000 f8c8 	bl	8001d3e <_ZN10RFM95_LoRa4idleEv>
 8001bae:	e015      	b.n	8001bdc <_ZN10RFM95_LoRa11parsePacketEi+0xce>
  } else if (readRegister(REG_OP_MODE) != (MODE_LONG_RANGE_MODE | MODE_RX_SINGLE)) {
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	6878      	ldr	r0, [r7, #4]
 8001bb4:	f7ff ff46 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	2b86      	cmp	r3, #134	; 0x86
 8001bbc:	bf14      	ite	ne
 8001bbe:	2301      	movne	r3, #1
 8001bc0:	2300      	moveq	r3, #0
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d009      	beq.n	8001bdc <_ZN10RFM95_LoRa11parsePacketEi+0xce>
    // not currently in RX mode
    // reset FIFO address
    writeRegister(REG_FIFO_ADDR_PTR, 0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	210d      	movs	r1, #13
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff ff09 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
    // put in single RX mode
    writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_SINGLE);
 8001bd2:	2286      	movs	r2, #134	; 0x86
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ff04 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  }
  return packetLength;
 8001bdc:	68fb      	ldr	r3, [r7, #12]
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3710      	adds	r7, #16
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}

08001be6 <_ZN10RFM95_LoRa5writeEh>:

float RFM95_LoRa::packetSnr(){
  return ((int8_t)readRegister(REG_PKT_SNR_VALUE)) * 0.25;
}

size_t RFM95_LoRa::write(uint8_t byte){
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b082      	sub	sp, #8
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
 8001bee:	460b      	mov	r3, r1
 8001bf0:	70fb      	strb	r3, [r7, #3]
  return write(&byte, sizeof(byte));
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	1cf9      	adds	r1, r7, #3
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	6878      	ldr	r0, [r7, #4]
 8001c00:	4798      	blx	r3
 8001c02:	4603      	mov	r3, r0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3708      	adds	r7, #8
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}

08001c0c <_ZN10RFM95_LoRa5writeEPKhj>:



size_t RFM95_LoRa::write(const uint8_t *buffer, size_t size){
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b086      	sub	sp, #24
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	60f8      	str	r0, [r7, #12]
 8001c14:	60b9      	str	r1, [r7, #8]
 8001c16:	607a      	str	r2, [r7, #4]
  int currentLength = readRegister(REG_PAYLOAD_LENGTH);
 8001c18:	2122      	movs	r1, #34	; 0x22
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f7ff ff12 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001c20:	4603      	mov	r3, r0
 8001c22:	613b      	str	r3, [r7, #16]
  // check size
  if ((currentLength + size) > MAX_PKT_LENGTH) {
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	2bff      	cmp	r3, #255	; 0xff
 8001c2c:	d903      	bls.n	8001c36 <_ZN10RFM95_LoRa5writeEPKhj+0x2a>
    size = MAX_PKT_LENGTH - currentLength;
 8001c2e:	693b      	ldr	r3, [r7, #16]
 8001c30:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8001c34:	607b      	str	r3, [r7, #4]
  }
  // write data
  for (size_t i = 0; i < size; i++) {
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
 8001c3a:	697a      	ldr	r2, [r7, #20]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	429a      	cmp	r2, r3
 8001c40:	d20c      	bcs.n	8001c5c <_ZN10RFM95_LoRa5writeEPKhj+0x50>
    writeRegister(REG_FIFO, buffer[i]);
 8001c42:	68ba      	ldr	r2, [r7, #8]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	4413      	add	r3, r2
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	68f8      	ldr	r0, [r7, #12]
 8001c50:	f7ff fec8 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  for (size_t i = 0; i < size; i++) {
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	3301      	adds	r3, #1
 8001c58:	617b      	str	r3, [r7, #20]
 8001c5a:	e7ee      	b.n	8001c3a <_ZN10RFM95_LoRa5writeEPKhj+0x2e>
  }

  // update length
  writeRegister(REG_PAYLOAD_LENGTH, currentLength + size);
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	b2db      	uxtb	r3, r3
 8001c64:	4413      	add	r3, r2
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	461a      	mov	r2, r3
 8001c6a:	2122      	movs	r1, #34	; 0x22
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f7ff feb9 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  return size;
 8001c72:	687b      	ldr	r3, [r7, #4]
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	3718      	adds	r7, #24
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}

08001c7c <_ZN10RFM95_LoRa9availableEv>:


int RFM95_LoRa::available()
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b082      	sub	sp, #8
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  return (readRegister(REG_RX_NB_BYTES) - _packetIndex);
 8001c84:	2113      	movs	r1, #19
 8001c86:	6878      	ldr	r0, [r7, #4]
 8001c88:	f7ff fedc 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	461a      	mov	r2, r3
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	695b      	ldr	r3, [r3, #20]
 8001c94:	1ad3      	subs	r3, r2, r3
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <_ZN10RFM95_LoRa4readEv>:



int RFM95_LoRa::read(){
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  if (!available()) {
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	3308      	adds	r3, #8
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	4798      	blx	r3
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	bf0c      	ite	eq
 8001cb8:	2301      	moveq	r3, #1
 8001cba:	2300      	movne	r3, #0
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d002      	beq.n	8001cc8 <_ZN10RFM95_LoRa4readEv+0x2a>
    return -1;
 8001cc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cc6:	e009      	b.n	8001cdc <_ZN10RFM95_LoRa4readEv+0x3e>
  }
  _packetIndex++;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	1c5a      	adds	r2, r3, #1
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	615a      	str	r2, [r3, #20]
  return readRegister(REG_FIFO);
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff feb5 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001cda:	4603      	mov	r3, r0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_ZN10RFM95_LoRa4peekEv>:



int RFM95_LoRa::peek(){
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b084      	sub	sp, #16
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  if (!available()) {
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	3308      	adds	r3, #8
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6878      	ldr	r0, [r7, #4]
 8001cf6:	4798      	blx	r3
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	bf0c      	ite	eq
 8001cfe:	2301      	moveq	r3, #1
 8001d00:	2300      	movne	r3, #0
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d002      	beq.n	8001d0e <_ZN10RFM95_LoRa4peekEv+0x2a>
    return -1;
 8001d08:	f04f 33ff 	mov.w	r3, #4294967295
 8001d0c:	e013      	b.n	8001d36 <_ZN10RFM95_LoRa4peekEv+0x52>
  }
  // store current FIFO address
  int currentAddress = readRegister(REG_FIFO_ADDR_PTR);
 8001d0e:	210d      	movs	r1, #13
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff fe97 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001d16:	4603      	mov	r3, r0
 8001d18:	60fb      	str	r3, [r7, #12]
  // read
  uint8_t b = readRegister(REG_FIFO);
 8001d1a:	2100      	movs	r1, #0
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f7ff fe91 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001d22:	4603      	mov	r3, r0
 8001d24:	72fb      	strb	r3, [r7, #11]
  // restore FIFO address
  writeRegister(REG_FIFO_ADDR_PTR, currentAddress);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	461a      	mov	r2, r3
 8001d2c:	210d      	movs	r1, #13
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f7ff fe58 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  return b;
 8001d34:	7afb      	ldrb	r3, [r7, #11]
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <_ZN10RFM95_LoRa4idleEv>:
    explicitHeaderMode();
  }
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
}

void RFM95_LoRa::idle(){
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8001d46:	2281      	movs	r2, #129	; 0x81
 8001d48:	2101      	movs	r1, #1
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff fe4a 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <_ZN10RFM95_LoRa5sleepEv>:

void RFM95_LoRa::sleep(){
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
  writeRegister(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8001d60:	2280      	movs	r2, #128	; 0x80
 8001d62:	2101      	movs	r1, #1
 8001d64:	6878      	ldr	r0, [r7, #4]
 8001d66:	f7ff fe3d 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8001d6a:	bf00      	nop
 8001d6c:	3708      	adds	r7, #8
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}

08001d72 <_ZN10RFM95_LoRa10setTxPowerEii>:



void RFM95_LoRa::setTxPower(int level, int outputPin){
 8001d72:	b580      	push	{r7, lr}
 8001d74:	b084      	sub	sp, #16
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	60f8      	str	r0, [r7, #12]
 8001d7a:	60b9      	str	r1, [r7, #8]
 8001d7c:	607a      	str	r2, [r7, #4]
  if (PA_OUTPUT_RFO_PIN == outputPin) {
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d116      	bne.n	8001db2 <_ZN10RFM95_LoRa10setTxPowerEii+0x40>
    // RFO
    if (level < 0) {
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	da02      	bge.n	8001d90 <_ZN10RFM95_LoRa10setTxPowerEii+0x1e>
      level = 0;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	e004      	b.n	8001d9a <_ZN10RFM95_LoRa10setTxPowerEii+0x28>
    } else if (level > 14) {
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	2b0e      	cmp	r3, #14
 8001d94:	dd01      	ble.n	8001d9a <_ZN10RFM95_LoRa10setTxPowerEii+0x28>
      level = 14;
 8001d96:	230e      	movs	r3, #14
 8001d98:	60bb      	str	r3, [r7, #8]
    }
    writeRegister(REG_PA_CONFIG, 0x70 | level);
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	b25b      	sxtb	r3, r3
 8001d9e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001da2:	b25b      	sxtb	r3, r3
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	461a      	mov	r2, r3
 8001da8:	2109      	movs	r1, #9
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f7ff fe1a 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
    } else if (level > 17) {
      level = 17;
    }
    writeRegister(REG_PA_CONFIG, PA_BOOST | (level - 2));
  }
}
 8001db0:	e018      	b.n	8001de4 <_ZN10RFM95_LoRa10setTxPowerEii+0x72>
    if (level < 2) {
 8001db2:	68bb      	ldr	r3, [r7, #8]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	dc02      	bgt.n	8001dbe <_ZN10RFM95_LoRa10setTxPowerEii+0x4c>
      level = 2;
 8001db8:	2302      	movs	r3, #2
 8001dba:	60bb      	str	r3, [r7, #8]
 8001dbc:	e004      	b.n	8001dc8 <_ZN10RFM95_LoRa10setTxPowerEii+0x56>
    } else if (level > 17) {
 8001dbe:	68bb      	ldr	r3, [r7, #8]
 8001dc0:	2b11      	cmp	r3, #17
 8001dc2:	dd01      	ble.n	8001dc8 <_ZN10RFM95_LoRa10setTxPowerEii+0x56>
      level = 17;
 8001dc4:	2311      	movs	r3, #17
 8001dc6:	60bb      	str	r3, [r7, #8]
    writeRegister(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	3b02      	subs	r3, #2
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	b25b      	sxtb	r3, r3
 8001dd2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001dd6:	b25b      	sxtb	r3, r3
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	461a      	mov	r2, r3
 8001ddc:	2109      	movs	r1, #9
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f7ff fe00 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8001de4:	bf00      	nop
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <_ZN10RFM95_LoRa12setFrequencyEl>:



void RFM95_LoRa::setFrequency(long frequency){
 8001dec:	b5b0      	push	{r4, r5, r7, lr}
 8001dee:	b084      	sub	sp, #16
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
  _frequency = frequency;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	683a      	ldr	r2, [r7, #0]
 8001dfa:	611a      	str	r2, [r3, #16]
  uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8001e04:	1355      	asrs	r5, r2, #13
 8001e06:	04d4      	lsls	r4, r2, #19
 8001e08:	4a1a      	ldr	r2, [pc, #104]	; (8001e74 <_ZN10RFM95_LoRa12setFrequencyEl+0x88>)
 8001e0a:	f04f 0300 	mov.w	r3, #0
 8001e0e:	4620      	mov	r0, r4
 8001e10:	4629      	mov	r1, r5
 8001e12:	f7fe f9db 	bl	80001cc <__aeabi_uldivmod>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	e9c7 2302 	strd	r2, r3, [r7, #8]
  writeRegister(REG_FRF_MSB, (uint8_t)(frf >> 16));
 8001e1e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	f04f 0300 	mov.w	r3, #0
 8001e2a:	0c02      	lsrs	r2, r0, #16
 8001e2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001e30:	0c0b      	lsrs	r3, r1, #16
 8001e32:	b2d3      	uxtb	r3, r2
 8001e34:	461a      	mov	r2, r3
 8001e36:	2106      	movs	r1, #6
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f7ff fdd3 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FRF_MID, (uint8_t)(frf >> 8));
 8001e3e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001e42:	f04f 0200 	mov.w	r2, #0
 8001e46:	f04f 0300 	mov.w	r3, #0
 8001e4a:	0a02      	lsrs	r2, r0, #8
 8001e4c:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8001e50:	0a0b      	lsrs	r3, r1, #8
 8001e52:	b2d3      	uxtb	r3, r2
 8001e54:	461a      	mov	r2, r3
 8001e56:	2107      	movs	r1, #7
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7ff fdc3 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  writeRegister(REG_FRF_LSB, (uint8_t)(frf >> 0));
 8001e5e:	7a3b      	ldrb	r3, [r7, #8]
 8001e60:	461a      	mov	r2, r3
 8001e62:	2108      	movs	r1, #8
 8001e64:	6878      	ldr	r0, [r7, #4]
 8001e66:	f7ff fdbd 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8001e6a:	bf00      	nop
 8001e6c:	3710      	adds	r7, #16
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bdb0      	pop	{r4, r5, r7, pc}
 8001e72:	bf00      	nop
 8001e74:	01e84800 	.word	0x01e84800

08001e78 <_ZN10RFM95_LoRa18setSpreadingFactorEi>:



void RFM95_LoRa::setSpreadingFactor(int sf){
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b082      	sub	sp, #8
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  if (sf < 6) {
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	2b05      	cmp	r3, #5
 8001e86:	dc02      	bgt.n	8001e8e <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x16>
    sf = 6;
 8001e88:	2306      	movs	r3, #6
 8001e8a:	603b      	str	r3, [r7, #0]
 8001e8c:	e004      	b.n	8001e98 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x20>
  } else if (sf > 12) {
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	2b0c      	cmp	r3, #12
 8001e92:	dd01      	ble.n	8001e98 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x20>
    sf = 12;
 8001e94:	230c      	movs	r3, #12
 8001e96:	603b      	str	r3, [r7, #0]
  }

  if (sf == 6) {
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	2b06      	cmp	r3, #6
 8001e9c:	d10a      	bne.n	8001eb4 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x3c>
    writeRegister(REG_DETECTION_OPTIMIZE, 0xc5);
 8001e9e:	22c5      	movs	r2, #197	; 0xc5
 8001ea0:	2131      	movs	r1, #49	; 0x31
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f7ff fd9e 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
    writeRegister(REG_DETECTION_THRESHOLD, 0x0c);
 8001ea8:	220c      	movs	r2, #12
 8001eaa:	2137      	movs	r1, #55	; 0x37
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff fd99 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
 8001eb2:	e009      	b.n	8001ec8 <_ZN10RFM95_LoRa18setSpreadingFactorEi+0x50>
  } else {
    writeRegister(REG_DETECTION_OPTIMIZE, 0xc3);
 8001eb4:	22c3      	movs	r2, #195	; 0xc3
 8001eb6:	2131      	movs	r1, #49	; 0x31
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff fd93 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
    writeRegister(REG_DETECTION_THRESHOLD, 0x0a);
 8001ebe:	220a      	movs	r2, #10
 8001ec0:	2137      	movs	r1, #55	; 0x37
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7ff fd8e 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
  }
  writeRegister(REG_MODEM_CONFIG_2, (readRegister(REG_MODEM_CONFIG_2) & 0x0f) | ((sf << 4) & 0xf0));
 8001ec8:	211e      	movs	r1, #30
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7ff fdba 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	b25b      	sxtb	r3, r3
 8001ed4:	f003 030f 	and.w	r3, r3, #15
 8001ed8:	b25a      	sxtb	r2, r3
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	011b      	lsls	r3, r3, #4
 8001ede:	b25b      	sxtb	r3, r3
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	b25b      	sxtb	r3, r3
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	211e      	movs	r1, #30
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff fd7a 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8001ef0:	bf00      	nop
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}

08001ef8 <_ZN10RFM95_LoRa18setSignalBandwidthEl>:


void RFM95_LoRa::setSignalBandwidth(long sbw){
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
 8001f00:	6039      	str	r1, [r7, #0]
  int bw;
  if (sbw <= 7.8E3) {
 8001f02:	683b      	ldr	r3, [r7, #0]
 8001f04:	f641 6278 	movw	r2, #7800	; 0x1e78
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	dc02      	bgt.n	8001f12 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x1a>
    bw = 0;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	e03f      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 10.4E3) {
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	f642 02a0 	movw	r2, #10400	; 0x28a0
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	dc02      	bgt.n	8001f22 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x2a>
    bw = 1;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	60fb      	str	r3, [r7, #12]
 8001f20:	e037      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 15.6E3) {
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	f643 42f0 	movw	r2, #15600	; 0x3cf0
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	dc02      	bgt.n	8001f32 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x3a>
    bw = 2;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	60fb      	str	r3, [r7, #12]
 8001f30:	e02f      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 20.8E3) {
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	f245 1240 	movw	r2, #20800	; 0x5140
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	dc02      	bgt.n	8001f42 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x4a>
    bw = 3;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	e027      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 31.25E3) {
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	f647 2212 	movw	r2, #31250	; 0x7a12
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	dc02      	bgt.n	8001f52 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x5a>
    bw = 4;
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	60fb      	str	r3, [r7, #12]
 8001f50:	e01f      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 41.7E3) {
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	f24a 22e4 	movw	r2, #41700	; 0xa2e4
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	dc02      	bgt.n	8001f62 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x6a>
    bw = 5;
 8001f5c:	2305      	movs	r3, #5
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	e017      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 62.5E3) {
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	f24f 4224 	movw	r2, #62500	; 0xf424
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	dc02      	bgt.n	8001f72 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x7a>
    bw = 6;
 8001f6c:	2306      	movs	r3, #6
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	e00f      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 125E3) {
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	4a13      	ldr	r2, [pc, #76]	; (8001fc4 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0xcc>)
 8001f76:	4293      	cmp	r3, r2
 8001f78:	dc02      	bgt.n	8001f80 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x88>
    bw = 7;
 8001f7a:	2307      	movs	r3, #7
 8001f7c:	60fb      	str	r3, [r7, #12]
 8001f7e:	e008      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else if (sbw <= 250E3) {
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	4a11      	ldr	r2, [pc, #68]	; (8001fc8 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0xd0>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	dc02      	bgt.n	8001f8e <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x96>
    bw = 8;
 8001f88:	2308      	movs	r3, #8
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	e001      	b.n	8001f92 <_ZN10RFM95_LoRa18setSignalBandwidthEl+0x9a>
  } else /*if (sbw <= 250E3)*/ {
    bw = 9;
 8001f8e:	2309      	movs	r3, #9
 8001f90:	60fb      	str	r3, [r7, #12]
  }

  writeRegister(REG_MODEM_CONFIG_1, (readRegister(REG_MODEM_CONFIG_1) & 0x0f) | (bw << 4));
 8001f92:	211d      	movs	r1, #29
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff fd55 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	b25b      	sxtb	r3, r3
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	b25a      	sxtb	r2, r3
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	011b      	lsls	r3, r3, #4
 8001fa8:	b25b      	sxtb	r3, r3
 8001faa:	4313      	orrs	r3, r2
 8001fac:	b25b      	sxtb	r3, r3
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	211d      	movs	r1, #29
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f7ff fd15 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 8001fba:	bf00      	nop
 8001fbc:	3710      	adds	r7, #16
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	0001e848 	.word	0x0001e848
 8001fc8:	0003d090 	.word	0x0003d090

08001fcc <_ZN10RFM95_LoRa14setCodingRate4Ei>:



void RFM95_LoRa::setCodingRate4(int denominator){
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b084      	sub	sp, #16
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	6039      	str	r1, [r7, #0]
  if (denominator < 5) {
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	2b04      	cmp	r3, #4
 8001fda:	dc02      	bgt.n	8001fe2 <_ZN10RFM95_LoRa14setCodingRate4Ei+0x16>
    denominator = 5;
 8001fdc:	2305      	movs	r3, #5
 8001fde:	603b      	str	r3, [r7, #0]
 8001fe0:	e004      	b.n	8001fec <_ZN10RFM95_LoRa14setCodingRate4Ei+0x20>
  } else if (denominator > 8) {
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	dd01      	ble.n	8001fec <_ZN10RFM95_LoRa14setCodingRate4Ei+0x20>
	  denominator = 8;
 8001fe8:	2308      	movs	r3, #8
 8001fea:	603b      	str	r3, [r7, #0]
  }
  int cr = denominator - 4;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	3b04      	subs	r3, #4
 8001ff0:	60fb      	str	r3, [r7, #12]
  writeRegister(REG_MODEM_CONFIG_1, (readRegister(REG_MODEM_CONFIG_1) & 0xf1) | (cr << 1));
 8001ff2:	211d      	movs	r1, #29
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f7ff fd25 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	b25b      	sxtb	r3, r3
 8001ffe:	f023 030e 	bic.w	r3, r3, #14
 8002002:	b25a      	sxtb	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	005b      	lsls	r3, r3, #1
 8002008:	b25b      	sxtb	r3, r3
 800200a:	4313      	orrs	r3, r2
 800200c:	b25b      	sxtb	r3, r3
 800200e:	b2db      	uxtb	r3, r3
 8002010:	461a      	mov	r2, r3
 8002012:	211d      	movs	r1, #29
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff fce5 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}

08002022 <_ZN10RFM95_LoRa18explicitHeaderModeEv>:
uint8_t RFM95_LoRa::random(){
  return readRegister(REG_RSSI_WIDEBAND);
}


void RFM95_LoRa::explicitHeaderMode(){
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  _implicitHeaderMode = 0;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	619a      	str	r2, [r3, #24]
  writeRegister(REG_MODEM_CONFIG_1, readRegister(REG_MODEM_CONFIG_1) & 0xfe);
 8002030:	211d      	movs	r1, #29
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f7ff fd06 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8002038:	4603      	mov	r3, r0
 800203a:	f023 0301 	bic.w	r3, r3, #1
 800203e:	b2db      	uxtb	r3, r3
 8002040:	461a      	mov	r2, r3
 8002042:	211d      	movs	r1, #29
 8002044:	6878      	ldr	r0, [r7, #4]
 8002046:	f7ff fccd 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}

08002052 <_ZN10RFM95_LoRa18implicitHeaderModeEv>:


void RFM95_LoRa::implicitHeaderMode(){
 8002052:	b580      	push	{r7, lr}
 8002054:	b082      	sub	sp, #8
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
  _implicitHeaderMode = 1;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2201      	movs	r2, #1
 800205e:	619a      	str	r2, [r3, #24]
  writeRegister(REG_MODEM_CONFIG_1, readRegister(REG_MODEM_CONFIG_1) | 0x01);
 8002060:	211d      	movs	r1, #29
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff fcee 	bl	8001a44 <_ZN10RFM95_LoRa12readRegisterEh>
 8002068:	4603      	mov	r3, r0
 800206a:	f043 0301 	orr.w	r3, r3, #1
 800206e:	b2db      	uxtb	r3, r3
 8002070:	461a      	mov	r2, r3
 8002072:	211d      	movs	r1, #29
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f7ff fcb5 	bl	80019e4 <_ZN10RFM95_LoRa13writeRegisterEhh>
}
 800207a:	bf00      	nop
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <_ZN10RFM95_LoRa7InitRFMEv>:
    writeRegister(REG_FIFO_ADDR_PTR, 0);
  }
}


bool RFM95_LoRa::InitRFM(){
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]


	setFrequency(868000000);
 800208c:	4914      	ldr	r1, [pc, #80]	; (80020e0 <_ZN10RFM95_LoRa7InitRFMEv+0x5c>)
 800208e:	6878      	ldr	r0, [r7, #4]
 8002090:	f7ff feac 	bl	8001dec <_ZN10RFM95_LoRa12setFrequencyEl>
	setTxPower(17, PA_OUTPUT_PA_BOOST_PIN);
 8002094:	2201      	movs	r2, #1
 8002096:	2111      	movs	r1, #17
 8002098:	6878      	ldr	r0, [r7, #4]
 800209a:	f7ff fe6a 	bl	8001d72 <_ZN10RFM95_LoRa10setTxPowerEii>
	setSignalBandwidth(31.25E3);
 800209e:	f647 2112 	movw	r1, #31250	; 0x7a12
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff ff28 	bl	8001ef8 <_ZN10RFM95_LoRa18setSignalBandwidthEl>
	setSpreadingFactor(12);
 80020a8:	210c      	movs	r1, #12
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f7ff fee4 	bl	8001e78 <_ZN10RFM95_LoRa18setSpreadingFactorEi>
	setCodingRate4(5);
 80020b0:	2105      	movs	r1, #5
 80020b2:	6878      	ldr	r0, [r7, #4]
 80020b4:	f7ff ff8a 	bl	8001fcc <_ZN10RFM95_LoRa14setCodingRate4Ei>
	if (!begin(866E6)) {
 80020b8:	490a      	ldr	r1, [pc, #40]	; (80020e4 <_ZN10RFM95_LoRa7InitRFMEv+0x60>)
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fce4 	bl	8001a88 <_ZN10RFM95_LoRa5beginEl>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	bf0c      	ite	eq
 80020c6:	2301      	moveq	r3, #1
 80020c8:	2300      	movne	r3, #0
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <_ZN10RFM95_LoRa7InitRFMEv+0x50>
		return false;
 80020d0:	2300      	movs	r3, #0
 80020d2:	e000      	b.n	80020d6 <_ZN10RFM95_LoRa7InitRFMEv+0x52>
	}
	return true;
 80020d4:	2301      	movs	r3, #1
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	33bca100 	.word	0x33bca100
 80020e4:	339e1c80 	.word	0x339e1c80

080020e8 <_ZNK13DriveSettings16getClampingSpeedEv>:

/****************************************************************************************
 / * 	Clamping speed get/set
 ****************************************************************************************/
uint16_t DriveSettings::getClampingSpeed() const
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	return clampingSpeed;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	891b      	ldrh	r3, [r3, #8]
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <_ZN13DriveSettings16setClampingSpeedEt>:

void DriveSettings::setClampingSpeed(uint16_t clampingSpeed)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	460b      	mov	r3, r1
 800210a:	807b      	strh	r3, [r7, #2]
	this->clampingSpeed = clampingSpeed;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	887a      	ldrh	r2, [r7, #2]
 8002110:	811a      	strh	r2, [r3, #8]
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <_ZNK13DriveSettings17getClampingTorqueEv>:

/****************************************************************************************
 / * 	Clamping torque get/set
 ****************************************************************************************/
uint16_t DriveSettings::getClampingTorque() const
{
 800211e:	b480      	push	{r7}
 8002120:	b083      	sub	sp, #12
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
	return clampingTorque;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	889b      	ldrh	r3, [r3, #4]
}
 800212a:	4618      	mov	r0, r3
 800212c:	370c      	adds	r7, #12
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <_ZN13DriveSettings17setClampingTorqueEt>:

void DriveSettings::setClampingTorque(uint16_t clampingTorque)
{
 8002136:	b480      	push	{r7}
 8002138:	b083      	sub	sp, #12
 800213a:	af00      	add	r7, sp, #0
 800213c:	6078      	str	r0, [r7, #4]
 800213e:	460b      	mov	r3, r1
 8002140:	807b      	strh	r3, [r7, #2]
	this->clampingTorque = clampingTorque;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	887a      	ldrh	r2, [r7, #2]
 8002146:	809a      	strh	r2, [r3, #4]
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <_ZNK13DriveSettings12getInPosDiffEv>:

/****************************************************************************************
 / * 	clamping position difference get/set
 ****************************************************************************************/
uint16_t DriveSettings::getInPosDiff() const
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
	return inPosDiff;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	899b      	ldrh	r3, [r3, #12]
}
 8002160:	4618      	mov	r0, r3
 8002162:	370c      	adds	r7, #12
 8002164:	46bd      	mov	sp, r7
 8002166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216a:	4770      	bx	lr

0800216c <_ZN13DriveSettings12setInPosDiffEt>:

void DriveSettings::setInPosDiff(uint16_t inPosDiff)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	807b      	strh	r3, [r7, #2]
	this->inPosDiff = inPosDiff;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	887a      	ldrh	r2, [r7, #2]
 800217c:	819a      	strh	r2, [r3, #12]
}
 800217e:	bf00      	nop
 8002180:	370c      	adds	r7, #12
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr

0800218a <_ZNK13DriveSettings18getOpeningDistanceEv>:

/****************************************************************************************
 / * 	opening distance get/set
 ****************************************************************************************/
uint16_t DriveSettings::getOpeningDistance() const
{
 800218a:	b480      	push	{r7}
 800218c:	b083      	sub	sp, #12
 800218e:	af00      	add	r7, sp, #0
 8002190:	6078      	str	r0, [r7, #4]
	return openingDistance;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	89db      	ldrh	r3, [r3, #14]
}
 8002196:	4618      	mov	r0, r3
 8002198:	370c      	adds	r7, #12
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr

080021a2 <_ZN13DriveSettings18setOpeningDistanceEt>:

void DriveSettings::setOpeningDistance(uint16_t openingDistance)
{
 80021a2:	b480      	push	{r7}
 80021a4:	b083      	sub	sp, #12
 80021a6:	af00      	add	r7, sp, #0
 80021a8:	6078      	str	r0, [r7, #4]
 80021aa:	460b      	mov	r3, r1
 80021ac:	807b      	strh	r3, [r7, #2]
	this->openingDistance = openingDistance;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	887a      	ldrh	r2, [r7, #2]
 80021b2:	81da      	strh	r2, [r3, #14]
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <_ZNK13DriveSettings21getOverCurrentWarningEv>:

/****************************************************************************************
 / * 	overcurrent warning get/set
 ****************************************************************************************/
uint16_t DriveSettings::getOverCurrentWarning() const
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
	return overCurrentWarning;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	8a9b      	ldrh	r3, [r3, #20]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <_ZN13DriveSettings21setOverCurrentWarningEt>:

void DriveSettings::setOverCurrentWarning(uint16_t overCurrentWarning)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	460b      	mov	r3, r1
 80021e2:	807b      	strh	r3, [r7, #2]
	this->overCurrentWarning = overCurrentWarning;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	887a      	ldrh	r2, [r7, #2]
 80021e8:	829a      	strh	r2, [r3, #20]
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr

080021f6 <_ZNK13DriveSettings20getSelfShutdownDelayEv>:

/****************************************************************************************
 / * 	self shutdown delay get/set
 ****************************************************************************************/
uint16_t DriveSettings::getSelfShutdownDelay() const
{
 80021f6:	b480      	push	{r7}
 80021f8:	b083      	sub	sp, #12
 80021fa:	af00      	add	r7, sp, #0
 80021fc:	6078      	str	r0, [r7, #4]
	return selfShutdownDelay;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	895b      	ldrh	r3, [r3, #10]
}
 8002202:	4618      	mov	r0, r3
 8002204:	370c      	adds	r7, #12
 8002206:	46bd      	mov	sp, r7
 8002208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220c:	4770      	bx	lr

0800220e <_ZN13DriveSettings20setSelfShutdownDelayEt>:

void DriveSettings::setSelfShutdownDelay(uint16_t selfShutdownDelay)
{
 800220e:	b480      	push	{r7}
 8002210:	b083      	sub	sp, #12
 8002212:	af00      	add	r7, sp, #0
 8002214:	6078      	str	r0, [r7, #4]
 8002216:	460b      	mov	r3, r1
 8002218:	807b      	strh	r3, [r7, #2]
	this->selfShutdownDelay = selfShutdownDelay;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	887a      	ldrh	r2, [r7, #2]
 800221e:	815a      	strh	r2, [r3, #10]
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <_ZNK13DriveSettings13getTeachSpeedEv>:

/****************************************************************************************
 / * 	teach speed get/set
 ****************************************************************************************/
uint16_t DriveSettings::getTeachSpeed() const
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	return teachSpeed;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	88db      	ldrh	r3, [r3, #6]
}
 8002238:	4618      	mov	r0, r3
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <_ZN13DriveSettings13setTeachSpeedEt>:

void DriveSettings::setTeachSpeed(uint16_t teachSpeed)
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
 800224c:	460b      	mov	r3, r1
 800224e:	807b      	strh	r3, [r7, #2]
	this->teachSpeed = teachSpeed;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	887a      	ldrh	r2, [r7, #2]
 8002254:	80da      	strh	r2, [r3, #6]
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <_ZNK13DriveSettings14getTeachTroqueEv>:

/****************************************************************************************
 / * 	teach torque get/set
 ****************************************************************************************/
uint16_t DriveSettings::getTeachTroque() const
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
	return teachTroque;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	885b      	ldrh	r3, [r3, #2]
}
 800226e:	4618      	mov	r0, r3
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002278:	4770      	bx	lr

0800227a <_ZN13DriveSettings14setTeachTroqueEt>:

void DriveSettings::setTeachTroque(uint16_t teachTroque)
{
 800227a:	b480      	push	{r7}
 800227c:	b083      	sub	sp, #12
 800227e:	af00      	add	r7, sp, #0
 8002280:	6078      	str	r0, [r7, #4]
 8002282:	460b      	mov	r3, r1
 8002284:	807b      	strh	r3, [r7, #2]
	this->teachTroque = teachTroque;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	887a      	ldrh	r2, [r7, #2]
 800228a:	805a      	strh	r2, [r3, #2]
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <_ZNK13DriveSettings20getUnderVoltageErrorEv>:

/****************************************************************************************
 / * 	undervoltage error get/set
 ****************************************************************************************/
uint16_t DriveSettings::getUnderVoltageError() const
{
 8002298:	b480      	push	{r7}
 800229a:	b083      	sub	sp, #12
 800229c:	af00      	add	r7, sp, #0
 800229e:	6078      	str	r0, [r7, #4]
	return underVoltageError;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	8a5b      	ldrh	r3, [r3, #18]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <_ZN13DriveSettings20setUnderVoltageErrorEt>:

void DriveSettings::setUnderVoltageError(uint16_t underVoltageError)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	460b      	mov	r3, r1
 80022ba:	807b      	strh	r3, [r7, #2]
	this->underVoltageError = underVoltageError;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	887a      	ldrh	r2, [r7, #2]
 80022c0:	825a      	strh	r2, [r3, #18]
}
 80022c2:	bf00      	nop
 80022c4:	370c      	adds	r7, #12
 80022c6:	46bd      	mov	sp, r7
 80022c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022cc:	4770      	bx	lr

080022ce <_ZNK13DriveSettings22getUnderVoltageWarningEv>:

/****************************************************************************************
 / * 	undervoltage warning get/set
 ****************************************************************************************/
uint16_t DriveSettings::getUnderVoltageWarning() const
{
 80022ce:	b480      	push	{r7}
 80022d0:	b083      	sub	sp, #12
 80022d2:	af00      	add	r7, sp, #0
 80022d4:	6078      	str	r0, [r7, #4]
	return underVoltageWarning;
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	8a1b      	ldrh	r3, [r3, #16]
}
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <_ZN13DriveSettings22setUnderVoltageWarningEt>:

void DriveSettings::setUnderVoltageWarning(uint16_t underVoltageWarning)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
 80022ee:	460b      	mov	r3, r1
 80022f0:	807b      	strh	r3, [r7, #2]
	this->underVoltageWarning = underVoltageWarning;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	887a      	ldrh	r2, [r7, #2]
 80022f6:	821a      	strh	r2, [r3, #16]
}
 80022f8:	bf00      	nop
 80022fa:	370c      	adds	r7, #12
 80022fc:	46bd      	mov	sp, r7
 80022fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002302:	4770      	bx	lr

08002304 <_ZNK13DriveSettings19getOverCurrentErrorEv>:

/****************************************************************************************
 / * 	overcurrent error get/set
 ****************************************************************************************/
uint16_t DriveSettings::getOverCurrentError() const
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
	return overCurrentError;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	8adb      	ldrh	r3, [r3, #22]
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <_ZN13DriveSettings19setOverCurrentErrorEt>:

void DriveSettings::setOverCurrentError(uint16_t overCurrentError)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
 8002324:	460b      	mov	r3, r1
 8002326:	807b      	strh	r3, [r7, #2]
	this->overCurrentError = overCurrentError;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	887a      	ldrh	r2, [r7, #2]
 800232c:	82da      	strh	r2, [r3, #22]
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr

0800233a <_ZNK13DriveSettings16getDeviceAddressEv>:

/****************************************************************************************
 / * 	device address get/set
 ****************************************************************************************/
uint8_t DriveSettings::getDeviceAddress() const
{
 800233a:	b480      	push	{r7}
 800233c:	b083      	sub	sp, #12
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
	return deviceAddress;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	781b      	ldrb	r3, [r3, #0]
}
 8002346:	4618      	mov	r0, r3
 8002348:	370c      	adds	r7, #12
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr

08002352 <_ZN11DriveStatusC1Ev>:
 *      Author: marce
 */

#include "DriveStatus.h"

DriveStatus::DriveStatus()
 8002352:	b480      	push	{r7}
 8002354:	b083      	sub	sp, #12
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
{
}
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <_ZN11DriveStatus7isCloseEv>:

/****************************************************************************************
 / * 	close get/set (read reset)
 ****************************************************************************************/
bool DriveStatus::isClose()
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
	bool closeTemp = close;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	73fb      	strb	r3, [r7, #15]
	close = false;
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	701a      	strb	r2, [r3, #0]
	return closeTemp;
 800237c:	7bfb      	ldrb	r3, [r7, #15]
}
 800237e:	4618      	mov	r0, r3
 8002380:	3714      	adds	r7, #20
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <_ZN11DriveStatus8setCloseEb>:

void DriveStatus::setClose(bool close)
{
 800238a:	b480      	push	{r7}
 800238c:	b083      	sub	sp, #12
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	460b      	mov	r3, r1
 8002394:	70fb      	strb	r3, [r7, #3]
	this->close = close;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	701a      	strb	r2, [r3, #0]
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <_ZN11DriveStatus6isOpenEv>:

/****************************************************************************************
 / * 	open get/set (read reset)
 ****************************************************************************************/
bool DriveStatus::isOpen()
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
	bool openTemp = open;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	785b      	ldrb	r3, [r3, #1]
 80023b4:	73fb      	strb	r3, [r7, #15]
	open = false;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2200      	movs	r2, #0
 80023ba:	705a      	strb	r2, [r3, #1]
	return openTemp;
 80023bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3714      	adds	r7, #20
 80023c2:	46bd      	mov	sp, r7
 80023c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c8:	4770      	bx	lr

080023ca <_ZN11DriveStatus7setOpenEb>:

void DriveStatus::setOpen(bool open)
{
 80023ca:	b480      	push	{r7}
 80023cc:	b083      	sub	sp, #12
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	460b      	mov	r3, r1
 80023d4:	70fb      	strb	r3, [r7, #3]
	this->open = open;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	78fa      	ldrb	r2, [r7, #3]
 80023da:	705a      	strb	r2, [r3, #1]
}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr

080023e8 <_ZN11DriveStatus9isDisableEv>:

/****************************************************************************************
 / * 	disable get/set (read reset)
 ****************************************************************************************/
bool DriveStatus::isDisable()
{
 80023e8:	b480      	push	{r7}
 80023ea:	b085      	sub	sp, #20
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
	bool disableTemp = disable;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	799b      	ldrb	r3, [r3, #6]
 80023f4:	73fb      	strb	r3, [r7, #15]
	disable = false;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	719a      	strb	r2, [r3, #6]
	return disableTemp;
 80023fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3714      	adds	r7, #20
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <_ZN11DriveStatus10setDisableEb>:

void DriveStatus::setDisable(bool disable)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
 8002412:	460b      	mov	r3, r1
 8002414:	70fb      	strb	r3, [r7, #3]
	this->disable = disable;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	78fa      	ldrb	r2, [r7, #3]
 800241a:	719a      	strb	r2, [r3, #6]
}
 800241c:	bf00      	nop
 800241e:	370c      	adds	r7, #12
 8002420:	46bd      	mov	sp, r7
 8002422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002426:	4770      	bx	lr

08002428 <_ZN11DriveStatus8isEnableEv>:

/****************************************************************************************
 / * 	enable get/set (read reset)
 ****************************************************************************************/
bool DriveStatus::isEnable()
{
 8002428:	b480      	push	{r7}
 800242a:	b085      	sub	sp, #20
 800242c:	af00      	add	r7, sp, #0
 800242e:	6078      	str	r0, [r7, #4]
	bool enableTemp = enable;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	791b      	ldrb	r3, [r3, #4]
 8002434:	73fb      	strb	r3, [r7, #15]
	enable = false;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	711a      	strb	r2, [r3, #4]
	return enableTemp;
 800243c:	7bfb      	ldrb	r3, [r7, #15]
}
 800243e:	4618      	mov	r0, r3
 8002440:	3714      	adds	r7, #20
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr

0800244a <_ZN11DriveStatus9setEnableEb>:

void DriveStatus::setEnable(bool enable)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
 8002452:	460b      	mov	r3, r1
 8002454:	70fb      	strb	r3, [r7, #3]
	this->enable = enable;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	78fa      	ldrb	r2, [r7, #3]
 800245a:	711a      	strb	r2, [r3, #4]
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <_ZN11DriveStatus7isResetEv>:

/****************************************************************************************
 / * 	reset get/set (read reset)
 ****************************************************************************************/
bool DriveStatus::isReset()
{
 8002468:	b480      	push	{r7}
 800246a:	b085      	sub	sp, #20
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
	bool resetTemp = reset;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	78db      	ldrb	r3, [r3, #3]
 8002474:	73fb      	strb	r3, [r7, #15]
	reset = false;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	70da      	strb	r2, [r3, #3]
	return resetTemp;
 800247c:	7bfb      	ldrb	r3, [r7, #15]
}
 800247e:	4618      	mov	r0, r3
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr

0800248a <_ZN11DriveStatus8setResetEb>:

void DriveStatus::setReset(bool reset)
{
 800248a:	b480      	push	{r7}
 800248c:	b083      	sub	sp, #12
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
 8002492:	460b      	mov	r3, r1
 8002494:	70fb      	strb	r3, [r7, #3]
	this->reset = reset;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	70da      	strb	r2, [r3, #3]
}
 800249c:	bf00      	nop
 800249e:	370c      	adds	r7, #12
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr

080024a8 <_ZN11DriveStatus6isStopEv>:

/****************************************************************************************
 / * 	stop get/set (read reset)
 /****************************************************************************************/
bool DriveStatus::isStop()
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	bool stopTemp = stop;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	795b      	ldrb	r3, [r3, #5]
 80024b4:	73fb      	strb	r3, [r7, #15]
	stop = false;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	715a      	strb	r2, [r3, #5]
	return stopTemp;
 80024bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024be:	4618      	mov	r0, r3
 80024c0:	3714      	adds	r7, #20
 80024c2:	46bd      	mov	sp, r7
 80024c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c8:	4770      	bx	lr

080024ca <_ZN11DriveStatus7setStopEb>:

void DriveStatus::setStop(bool stop)
{
 80024ca:	b480      	push	{r7}
 80024cc:	b083      	sub	sp, #12
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	6078      	str	r0, [r7, #4]
 80024d2:	460b      	mov	r3, r1
 80024d4:	70fb      	strb	r3, [r7, #3]
	this->stop = stop;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	78fa      	ldrb	r2, [r7, #3]
 80024da:	715a      	strb	r2, [r3, #5]
}
 80024dc:	bf00      	nop
 80024de:	370c      	adds	r7, #12
 80024e0:	46bd      	mov	sp, r7
 80024e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e6:	4770      	bx	lr

080024e8 <_ZN11DriveStatus7isTeachEv>:

/****************************************************************************************
 / * 	teach get/set (read reset)
 /****************************************************************************************/
bool DriveStatus::isTeach()
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
	bool teachTemp = teach;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	789b      	ldrb	r3, [r3, #2]
 80024f4:	73fb      	strb	r3, [r7, #15]
	teach = false;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	709a      	strb	r2, [r3, #2]
	return teachTemp;
 80024fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fe:	4618      	mov	r0, r3
 8002500:	3714      	adds	r7, #20
 8002502:	46bd      	mov	sp, r7
 8002504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002508:	4770      	bx	lr

0800250a <_ZN11DriveStatus8setTeachEb>:

void DriveStatus::setTeach(bool teach)
{
 800250a:	b480      	push	{r7}
 800250c:	b083      	sub	sp, #12
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	460b      	mov	r3, r1
 8002514:	70fb      	strb	r3, [r7, #3]
	this->teach = teach;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	78fa      	ldrb	r2, [r7, #3]
 800251a:	709a      	strb	r2, [r3, #2]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <_ZN11DriveStatus13isWriteConfigEv>:

/****************************************************************************************
 / * 	write config get/set (read reset)
 /****************************************************************************************/
bool DriveStatus::isWriteConfig()
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
	return writeConfig;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	79db      	ldrb	r3, [r3, #7]
}
 8002534:	4618      	mov	r0, r3
 8002536:	370c      	adds	r7, #12
 8002538:	46bd      	mov	sp, r7
 800253a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253e:	4770      	bx	lr

08002540 <_ZN11TaskHandler11UpdateTasksEv>:

#include "TaskHandler.h"
#include "gpio.h"

//update tasks, should be called every 1ms
void TaskHandler::UpdateTasks() {
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]

	//1ms

	//2ms
	if(counter % 2 == 0){
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	895b      	ldrh	r3, [r3, #10]
 800254c:	f003 0301 	and.w	r3, r3, #1
 8002550:	2b00      	cmp	r3, #0
 8002552:	d102      	bne.n	800255a <_ZN11TaskHandler11UpdateTasksEv+0x1a>
		adcUpdateTask = true;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2201      	movs	r2, #1
 8002558:	70da      	strb	r2, [r3, #3]
	}


	//15ms
	if(counter % 15 == 0){
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	895a      	ldrh	r2, [r3, #10]
 800255e:	4b24      	ldr	r3, [pc, #144]	; (80025f0 <_ZN11TaskHandler11UpdateTasksEv+0xb0>)
 8002560:	fba3 1302 	umull	r1, r3, r3, r2
 8002564:	08d9      	lsrs	r1, r3, #3
 8002566:	460b      	mov	r3, r1
 8002568:	011b      	lsls	r3, r3, #4
 800256a:	1a5b      	subs	r3, r3, r1
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	b29b      	uxth	r3, r3
 8002570:	2b00      	cmp	r3, #0
 8002572:	d102      	bne.n	800257a <_ZN11TaskHandler11UpdateTasksEv+0x3a>
		ioUpdateTask = true;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2201      	movs	r2, #1
 8002578:	709a      	strb	r2, [r3, #2]
	}



	//100ms
	if(counter % 100 == 0){
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	895b      	ldrh	r3, [r3, #10]
 800257e:	4a1d      	ldr	r2, [pc, #116]	; (80025f4 <_ZN11TaskHandler11UpdateTasksEv+0xb4>)
 8002580:	fba2 1203 	umull	r1, r2, r2, r3
 8002584:	0952      	lsrs	r2, r2, #5
 8002586:	2164      	movs	r1, #100	; 0x64
 8002588:	fb01 f202 	mul.w	r2, r1, r2
 800258c:	1a9b      	subs	r3, r3, r2
 800258e:	b29b      	uxth	r3, r3
 8002590:	2b00      	cmp	r3, #0
 8002592:	d102      	bne.n	800259a <_ZN11TaskHandler11UpdateTasksEv+0x5a>
		errorTask = true;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2201      	movs	r2, #1
 8002598:	701a      	strb	r2, [r3, #0]
	}


	//500ms
	if(counter % 500 == 0){
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	895b      	ldrh	r3, [r3, #10]
 800259e:	4a16      	ldr	r2, [pc, #88]	; (80025f8 <_ZN11TaskHandler11UpdateTasksEv+0xb8>)
 80025a0:	fba2 1203 	umull	r1, r2, r2, r3
 80025a4:	0952      	lsrs	r2, r2, #5
 80025a6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80025aa:	fb01 f202 	mul.w	r2, r1, r2
 80025ae:	1a9b      	subs	r3, r3, r2
 80025b0:	b29b      	uxth	r3, r3
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d105      	bne.n	80025c2 <_ZN11TaskHandler11UpdateTasksEv+0x82>
		ledUpdateTask = true;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2201      	movs	r2, #1
 80025ba:	711a      	strb	r2, [r3, #4]
		comTask = true;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2201      	movs	r2, #1
 80025c0:	705a      	strb	r2, [r3, #1]
	}



	//increment counter
	if(counter > 2999){
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	895b      	ldrh	r3, [r3, #10]
 80025c6:	f640 32b7 	movw	r2, #2999	; 0xbb7
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d903      	bls.n	80025d6 <_ZN11TaskHandler11UpdateTasksEv+0x96>
		counter = 1;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	815a      	strh	r2, [r3, #10]
	}else{
		counter++;
	}

}
 80025d4:	e005      	b.n	80025e2 <_ZN11TaskHandler11UpdateTasksEv+0xa2>
		counter++;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	895b      	ldrh	r3, [r3, #10]
 80025da:	3301      	adds	r3, #1
 80025dc:	b29a      	uxth	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	815a      	strh	r2, [r3, #10]
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	88888889 	.word	0x88888889
 80025f4:	51eb851f 	.word	0x51eb851f
 80025f8:	10624dd3 	.word	0x10624dd3

080025fc <_ZN11TaskHandler9isComTaskEv>:



bool TaskHandler::isComTask()  {
 80025fc:	b480      	push	{r7}
 80025fe:	b085      	sub	sp, #20
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
	bool comTaskTemp = (comTask & comTaskEnable);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	785b      	ldrb	r3, [r3, #1]
 8002608:	b2db      	uxtb	r3, r3
 800260a:	461a      	mov	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	799b      	ldrb	r3, [r3, #6]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	4013      	ands	r3, r2
 8002614:	2b00      	cmp	r3, #0
 8002616:	bf14      	ite	ne
 8002618:	2301      	movne	r3, #1
 800261a:	2300      	moveq	r3, #0
 800261c:	73fb      	strb	r3, [r7, #15]
	comTask = false;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	2200      	movs	r2, #0
 8002622:	705a      	strb	r2, [r3, #1]
	return comTaskTemp;
 8002624:	7bfb      	ldrb	r3, [r7, #15]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3714      	adds	r7, #20
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <_ZN11TaskHandler11isErrorTaskEv>:


bool TaskHandler::isErrorTask()  {
 8002632:	b480      	push	{r7}
 8002634:	b085      	sub	sp, #20
 8002636:	af00      	add	r7, sp, #0
 8002638:	6078      	str	r0, [r7, #4]
	bool errorTaskTemp = (errorTask & errorTaskEnable);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	b2db      	uxtb	r3, r3
 8002640:	461a      	mov	r2, r3
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	795b      	ldrb	r3, [r3, #5]
 8002646:	b2db      	uxtb	r3, r3
 8002648:	4013      	ands	r3, r2
 800264a:	2b00      	cmp	r3, #0
 800264c:	bf14      	ite	ne
 800264e:	2301      	movne	r3, #1
 8002650:	2300      	moveq	r3, #0
 8002652:	73fb      	strb	r3, [r7, #15]
	errorTask = false;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	701a      	strb	r2, [r3, #0]
	return errorTaskTemp;
 800265a:	7bfb      	ldrb	r3, [r7, #15]
}
 800265c:	4618      	mov	r0, r3
 800265e:	3714      	adds	r7, #20
 8002660:	46bd      	mov	sp, r7
 8002662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002666:	4770      	bx	lr

08002668 <_ZN11TaskHandler14isIoUpdateTaskEv>:

bool TaskHandler::isIoUpdateTask()  {
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
	bool ioUpdateTaskTemp = (ioUpdateTask & ioUpdateTaskEnable);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	789b      	ldrb	r3, [r3, #2]
 8002674:	b2db      	uxtb	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	79db      	ldrb	r3, [r3, #7]
 800267c:	b2db      	uxtb	r3, r3
 800267e:	4013      	ands	r3, r2
 8002680:	2b00      	cmp	r3, #0
 8002682:	bf14      	ite	ne
 8002684:	2301      	movne	r3, #1
 8002686:	2300      	moveq	r3, #0
 8002688:	73fb      	strb	r3, [r7, #15]
	ioUpdateTask = false;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	709a      	strb	r2, [r3, #2]
	return ioUpdateTaskTemp;
 8002690:	7bfb      	ldrb	r3, [r7, #15]
}
 8002692:	4618      	mov	r0, r3
 8002694:	3714      	adds	r7, #20
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <_ZN11TaskHandler15isLEDUpdateTaskEv>:
	adcUpdateTask = false;
	return adcUpdateTaskTemp;
}


bool TaskHandler::isLEDUpdateTask(){
 800269e:	b480      	push	{r7}
 80026a0:	b085      	sub	sp, #20
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	6078      	str	r0, [r7, #4]
	bool ledUpdateTaskTemp = (ledUpdateTask & ledUpdateTaskEnable);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	791b      	ldrb	r3, [r3, #4]
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	461a      	mov	r2, r3
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	7a5b      	ldrb	r3, [r3, #9]
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	4013      	ands	r3, r2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	bf14      	ite	ne
 80026ba:	2301      	movne	r3, #1
 80026bc:	2300      	moveq	r3, #0
 80026be:	73fb      	strb	r3, [r7, #15]
	ledUpdateTask = false;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2200      	movs	r2, #0
 80026c4:	711a      	strb	r2, [r3, #4]
	return ledUpdateTaskTemp;
 80026c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3714      	adds	r7, #20
 80026cc:	46bd      	mov	sp, r7
 80026ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d2:	4770      	bx	lr

080026d4 <_ZN5Delay8DWT_InitEv>:


/*
 * Mikrosenkunden delay Initialisieren
 */
void Delay::DWT_Init(void) {
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80026d8:	4b09      	ldr	r3, [pc, #36]	; (8002700 <_ZN5Delay8DWT_InitEv+0x2c>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	4a08      	ldr	r2, [pc, #32]	; (8002700 <_ZN5Delay8DWT_InitEv+0x2c>)
 80026de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80026e2:	60d3      	str	r3, [r2, #12]
	DWT->CYCCNT = 0;
 80026e4:	4b07      	ldr	r3, [pc, #28]	; (8002704 <_ZN5Delay8DWT_InitEv+0x30>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80026ea:	4b06      	ldr	r3, [pc, #24]	; (8002704 <_ZN5Delay8DWT_InitEv+0x30>)
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	4a05      	ldr	r2, [pc, #20]	; (8002704 <_ZN5Delay8DWT_InitEv+0x30>)
 80026f0:	f043 0301 	orr.w	r3, r3, #1
 80026f4:	6013      	str	r3, [r2, #0]
}
 80026f6:	bf00      	nop
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	e000edf0 	.word	0xe000edf0
 8002704:	e0001000 	.word	0xe0001000

08002708 <_ZN5Delay12DWT_Delay_usEm>:

/*
 * Mikrosenkunden delay für Push-Pull ansteuerung
 */
void Delay::DWT_Delay_us(volatile uint32_t microseconds) {
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
	uint32_t clk_cycle_start = DWT->CYCCNT;
 8002710:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <_ZN5Delay12DWT_Delay_usEm+0x48>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	60fb      	str	r3, [r7, #12]
	/* Go to number of cycles for system */
	microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8002716:	f005 f801 	bl	800771c <HAL_RCC_GetHCLKFreq>
 800271a:	4603      	mov	r3, r0
 800271c:	4a0d      	ldr	r2, [pc, #52]	; (8002754 <_ZN5Delay12DWT_Delay_usEm+0x4c>)
 800271e:	fba2 2303 	umull	r2, r3, r2, r3
 8002722:	0c9b      	lsrs	r3, r3, #18
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	fb02 f303 	mul.w	r3, r2, r3
 800272a:	607b      	str	r3, [r7, #4]
	/* Delay till end */
	while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 800272c:	4b08      	ldr	r3, [pc, #32]	; (8002750 <_ZN5Delay12DWT_Delay_usEm+0x48>)
 800272e:	685a      	ldr	r2, [r3, #4]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	1ad2      	subs	r2, r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	429a      	cmp	r2, r3
 8002738:	bf34      	ite	cc
 800273a:	2301      	movcc	r3, #1
 800273c:	2300      	movcs	r3, #0
 800273e:	b2db      	uxtb	r3, r3
 8002740:	2b00      	cmp	r3, #0
 8002742:	d000      	beq.n	8002746 <_ZN5Delay12DWT_Delay_usEm+0x3e>
 8002744:	e7f2      	b.n	800272c <_ZN5Delay12DWT_Delay_usEm+0x24>
}
 8002746:	bf00      	nop
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	e0001000 	.word	0xe0001000
 8002754:	431bde83 	.word	0x431bde83

08002758 <_ZN5Queue7EnqueueEh>:
 *
 * @param data to push in queue
 * @return none
 */
void Queue::Enqueue(uint8_t data)
{
 8002758:	b480      	push	{r7}
 800275a:	b083      	sub	sp, #12
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
 8002760:	460b      	mov	r3, r1
 8002762:	70fb      	strb	r3, [r7, #3]
	//push data to buffer
	buffer[enqueuePointer] = data;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	461a      	mov	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4413      	add	r3, r2
 800276e:	78fa      	ldrb	r2, [r7, #3]
 8002770:	709a      	strb	r2, [r3, #2]

	if (dequeuePointer == 0 && enqueuePointer == BUFFER_SIZE - 1)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	785b      	ldrb	r3, [r3, #1]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d10d      	bne.n	8002796 <_ZN5Queue7EnqueueEh+0x3e>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	2b09      	cmp	r3, #9
 8002780:	d109      	bne.n	8002796 <_ZN5Queue7EnqueueEh+0x3e>
	{
		dequeuePointer++;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	785b      	ldrb	r3, [r3, #1]
 8002786:	3301      	adds	r3, #1
 8002788:	b2da      	uxtb	r2, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	705a      	strb	r2, [r3, #1]
		enqueuePointer = 0;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	701a      	strb	r2, [r3, #0]
 8002794:	e038      	b.n	8002808 <_ZN5Queue7EnqueueEh+0xb0>
	}
	else if (dequeuePointer == BUFFER_SIZE - 1
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	785b      	ldrb	r3, [r3, #1]
 800279a:	2b09      	cmp	r3, #9
 800279c:	d111      	bne.n	80027c2 <_ZN5Queue7EnqueueEh+0x6a>
			&& enqueuePointer == dequeuePointer - 1)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	461a      	mov	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	785b      	ldrb	r3, [r3, #1]
 80027a8:	3b01      	subs	r3, #1
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d109      	bne.n	80027c2 <_ZN5Queue7EnqueueEh+0x6a>
	{
		dequeuePointer = 0;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2200      	movs	r2, #0
 80027b2:	705a      	strb	r2, [r3, #1]
		enqueuePointer++;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	3301      	adds	r3, #1
 80027ba:	b2da      	uxtb	r2, r3
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	701a      	strb	r2, [r3, #0]
 80027c0:	e022      	b.n	8002808 <_ZN5Queue7EnqueueEh+0xb0>
	}
	else if (enqueuePointer + 1 == dequeuePointer)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	3301      	adds	r3, #1
 80027c8:	687a      	ldr	r2, [r7, #4]
 80027ca:	7852      	ldrb	r2, [r2, #1]
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d10c      	bne.n	80027ea <_ZN5Queue7EnqueueEh+0x92>
	{
		dequeuePointer++;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	785b      	ldrb	r3, [r3, #1]
 80027d4:	3301      	adds	r3, #1
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	705a      	strb	r2, [r3, #1]
		enqueuePointer++;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	781b      	ldrb	r3, [r3, #0]
 80027e0:	3301      	adds	r3, #1
 80027e2:	b2da      	uxtb	r2, r3
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	701a      	strb	r2, [r3, #0]
	}
	else
	{
		enqueuePointer++;
	}
}
 80027e8:	e00e      	b.n	8002808 <_ZN5Queue7EnqueueEh+0xb0>
	else if (enqueuePointer == BUFFER_SIZE - 1)
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	2b09      	cmp	r3, #9
 80027f0:	d103      	bne.n	80027fa <_ZN5Queue7EnqueueEh+0xa2>
		enqueuePointer = 0;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	701a      	strb	r2, [r3, #0]
}
 80027f8:	e006      	b.n	8002808 <_ZN5Queue7EnqueueEh+0xb0>
		enqueuePointer++;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	781b      	ldrb	r3, [r3, #0]
 80027fe:	3301      	adds	r3, #1
 8002800:	b2da      	uxtb	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	701a      	strb	r2, [r3, #0]
}
 8002806:	e7ff      	b.n	8002808 <_ZN5Queue7EnqueueEh+0xb0>
 8002808:	bf00      	nop
 800280a:	370c      	adds	r7, #12
 800280c:	46bd      	mov	sp, r7
 800280e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002812:	4770      	bx	lr

08002814 <_ZN5Queue7DequeueEv>:
 *
 * @param none
 * @return data at actual dequeue position
 */
uint8_t Queue::Dequeue()
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
	//return 0 if queue is empty
	if (IsEmpty())
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f81e 	bl	800285e <_ZN5Queue7IsEmptyEv>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d001      	beq.n	800282c <_ZN5Queue7DequeueEv+0x18>
	{
		return 0;
 8002828:	2300      	movs	r3, #0
 800282a:	e014      	b.n	8002856 <_ZN5Queue7DequeueEv+0x42>
	}
	//get acutal dequeue pointer
	uint8_t dequeuePointerTemp = dequeuePointer;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	785b      	ldrb	r3, [r3, #1]
 8002830:	73fb      	strb	r3, [r7, #15]

	//incfement dequeuePointer, set to 0 if queue overflow occures
	if (dequeuePointer == BUFFER_SIZE - 1)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	785b      	ldrb	r3, [r3, #1]
 8002836:	2b09      	cmp	r3, #9
 8002838:	d103      	bne.n	8002842 <_ZN5Queue7DequeueEv+0x2e>
	{
		dequeuePointer = 0;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	705a      	strb	r2, [r3, #1]
 8002840:	e005      	b.n	800284e <_ZN5Queue7DequeueEv+0x3a>
	}
	else
	{
		dequeuePointer++;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	785b      	ldrb	r3, [r3, #1]
 8002846:	3301      	adds	r3, #1
 8002848:	b2da      	uxtb	r2, r3
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	705a      	strb	r2, [r3, #1]
	}
	//return queue data
	return buffer[dequeuePointerTemp];
 800284e:	7bfb      	ldrb	r3, [r7, #15]
 8002850:	687a      	ldr	r2, [r7, #4]
 8002852:	4413      	add	r3, r2
 8002854:	789b      	ldrb	r3, [r3, #2]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <_ZN5Queue7IsEmptyEv>:
 *
 * @param none
 * @return true if queue is empty otherwise false
 */
bool Queue::IsEmpty()
{
 800285e:	b480      	push	{r7}
 8002860:	b083      	sub	sp, #12
 8002862:	af00      	add	r7, sp, #0
 8002864:	6078      	str	r0, [r7, #4]
	return (enqueuePointer == dequeuePointer);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	781a      	ldrb	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	785b      	ldrb	r3, [r3, #1]
 800286e:	429a      	cmp	r2, r3
 8002870:	bf0c      	ite	eq
 8002872:	2301      	moveq	r3, #1
 8002874:	2300      	movne	r3, #0
 8002876:	b2db      	uxtb	r3, r3
}
 8002878:	4618      	mov	r0, r3
 800287a:	370c      	adds	r7, #12
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr

08002884 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800288a:	463b      	mov	r3, r7
 800288c:	2200      	movs	r2, #0
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	605a      	str	r2, [r3, #4]
 8002892:	609a      	str	r2, [r3, #8]
 8002894:	60da      	str	r2, [r3, #12]
 8002896:	611a      	str	r2, [r3, #16]
 8002898:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800289a:	4b29      	ldr	r3, [pc, #164]	; (8002940 <MX_ADC1_Init+0xbc>)
 800289c:	4a29      	ldr	r2, [pc, #164]	; (8002944 <MX_ADC1_Init+0xc0>)
 800289e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80028a0:	4b27      	ldr	r3, [pc, #156]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028a6:	4b26      	ldr	r3, [pc, #152]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028ac:	4b24      	ldr	r3, [pc, #144]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028ae:	2200      	movs	r2, #0
 80028b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80028b2:	4b23      	ldr	r3, [pc, #140]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028b8:	4b21      	ldr	r3, [pc, #132]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028ba:	2204      	movs	r2, #4
 80028bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80028be:	4b20      	ldr	r3, [pc, #128]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80028c4:	4b1e      	ldr	r3, [pc, #120]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80028ca:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80028d0:	4b1b      	ldr	r3, [pc, #108]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80028d8:	4b19      	ldr	r3, [pc, #100]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028da:	2200      	movs	r2, #0
 80028dc:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80028de:	4b18      	ldr	r3, [pc, #96]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028e0:	2200      	movs	r2, #0
 80028e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80028e4:	4b16      	ldr	r3, [pc, #88]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80028ec:	4b14      	ldr	r3, [pc, #80]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028ee:	2200      	movs	r2, #0
 80028f0:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80028f2:	4b13      	ldr	r3, [pc, #76]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028fa:	4811      	ldr	r0, [pc, #68]	; (8002940 <MX_ADC1_Init+0xbc>)
 80028fc:	f000 ffe4 	bl	80038c8 <HAL_ADC_Init>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	d001      	beq.n	800290a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8002906:	f000 fbb3 	bl	8003070 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800290a:	4b0f      	ldr	r3, [pc, #60]	; (8002948 <MX_ADC1_Init+0xc4>)
 800290c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800290e:	2306      	movs	r3, #6
 8002910:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002912:	2300      	movs	r3, #0
 8002914:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002916:	237f      	movs	r3, #127	; 0x7f
 8002918:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800291a:	2304      	movs	r3, #4
 800291c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800291e:	2300      	movs	r3, #0
 8002920:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002922:	463b      	mov	r3, r7
 8002924:	4619      	mov	r1, r3
 8002926:	4806      	ldr	r0, [pc, #24]	; (8002940 <MX_ADC1_Init+0xbc>)
 8002928:	f001 f916 	bl	8003b58 <HAL_ADC_ConfigChannel>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002932:	f000 fb9d 	bl	8003070 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}
 800293e:	bf00      	nop
 8002940:	200004f0 	.word	0x200004f0
 8002944:	50040000 	.word	0x50040000
 8002948:	2e300800 	.word	0x2e300800

0800294c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b0a2      	sub	sp, #136	; 0x88
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002954:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	605a      	str	r2, [r3, #4]
 800295e:	609a      	str	r2, [r3, #8]
 8002960:	60da      	str	r2, [r3, #12]
 8002962:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	2260      	movs	r2, #96	; 0x60
 800296a:	2100      	movs	r1, #0
 800296c:	4618      	mov	r0, r3
 800296e:	f00a fd6b 	bl	800d448 <memset>
  if(adcHandle->Instance==ADC1)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a3b      	ldr	r2, [pc, #236]	; (8002a64 <HAL_ADC_MspInit+0x118>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d16e      	bne.n	8002a5a <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800297c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002980:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002982:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002986:	66bb      	str	r3, [r7, #104]	; 0x68
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002988:	2301      	movs	r3, #1
 800298a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800298c:	2301      	movs	r3, #1
 800298e:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8002990:	2310      	movs	r3, #16
 8002992:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002994:	2307      	movs	r3, #7
 8002996:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002998:	2302      	movs	r3, #2
 800299a:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800299c:	2302      	movs	r3, #2
 800299e:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80029a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80029a4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029a6:	f107 0314 	add.w	r3, r7, #20
 80029aa:	4618      	mov	r0, r3
 80029ac:	f004 ff22 	bl	80077f4 <HAL_RCCEx_PeriphCLKConfig>
 80029b0:	4603      	mov	r3, r0
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d001      	beq.n	80029ba <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 80029b6:	f000 fb5b 	bl	8003070 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80029ba:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <HAL_ADC_MspInit+0x11c>)
 80029bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029be:	4a2a      	ldr	r2, [pc, #168]	; (8002a68 <HAL_ADC_MspInit+0x11c>)
 80029c0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80029c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029c6:	4b28      	ldr	r3, [pc, #160]	; (8002a68 <HAL_ADC_MspInit+0x11c>)
 80029c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029d2:	4b25      	ldr	r3, [pc, #148]	; (8002a68 <HAL_ADC_MspInit+0x11c>)
 80029d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029d6:	4a24      	ldr	r2, [pc, #144]	; (8002a68 <HAL_ADC_MspInit+0x11c>)
 80029d8:	f043 0301 	orr.w	r3, r3, #1
 80029dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029de:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <HAL_ADC_MspInit+0x11c>)
 80029e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e2:	f003 0301 	and.w	r3, r3, #1
 80029e6:	60fb      	str	r3, [r7, #12]
 80029e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN11
    PA7     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029ea:	23c0      	movs	r3, #192	; 0xc0
 80029ec:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80029ee:	230b      	movs	r3, #11
 80029f0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f2:	2300      	movs	r3, #0
 80029f4:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80029fa:	4619      	mov	r1, r3
 80029fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a00:	f002 f92a 	bl	8004c58 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002a04:	4b19      	ldr	r3, [pc, #100]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a06:	4a1a      	ldr	r2, [pc, #104]	; (8002a70 <HAL_ADC_MspInit+0x124>)
 8002a08:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8002a0a:	4b18      	ldr	r3, [pc, #96]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a10:	4b16      	ldr	r3, [pc, #88]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a16:	4b15      	ldr	r3, [pc, #84]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a18:	2200      	movs	r2, #0
 8002a1a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002a1c:	4b13      	ldr	r3, [pc, #76]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a22:	4b12      	ldr	r3, [pc, #72]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a28:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a2a:	4b10      	ldr	r3, [pc, #64]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a2c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a30:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002a32:	4b0e      	ldr	r3, [pc, #56]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002a38:	4b0c      	ldr	r3, [pc, #48]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002a3e:	480b      	ldr	r0, [pc, #44]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a40:	f001 ffa2 	bl	8004988 <HAL_DMA_Init>
 8002a44:	4603      	mov	r3, r0
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d001      	beq.n	8002a4e <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 8002a4a:	f000 fb11 	bl	8003070 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	4a06      	ldr	r2, [pc, #24]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a52:	64da      	str	r2, [r3, #76]	; 0x4c
 8002a54:	4a05      	ldr	r2, [pc, #20]	; (8002a6c <HAL_ADC_MspInit+0x120>)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8002a5a:	bf00      	nop
 8002a5c:	3788      	adds	r7, #136	; 0x88
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	50040000 	.word	0x50040000
 8002a68:	40021000 	.word	0x40021000
 8002a6c:	20000554 	.word	0x20000554
 8002a70:	40020008 	.word	0x40020008

08002a74 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002a78:	4b0d      	ldr	r3, [pc, #52]	; (8002ab0 <MX_CRC_Init+0x3c>)
 8002a7a:	4a0e      	ldr	r2, [pc, #56]	; (8002ab4 <MX_CRC_Init+0x40>)
 8002a7c:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8002a7e:	4b0c      	ldr	r3, [pc, #48]	; (8002ab0 <MX_CRC_Init+0x3c>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8002a84:	4b0a      	ldr	r3, [pc, #40]	; (8002ab0 <MX_CRC_Init+0x3c>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8002a8a:	4b09      	ldr	r3, [pc, #36]	; (8002ab0 <MX_CRC_Init+0x3c>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8002a90:	4b07      	ldr	r3, [pc, #28]	; (8002ab0 <MX_CRC_Init+0x3c>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8002a96:	4b06      	ldr	r3, [pc, #24]	; (8002ab0 <MX_CRC_Init+0x3c>)
 8002a98:	2201      	movs	r2, #1
 8002a9a:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002a9c:	4804      	ldr	r0, [pc, #16]	; (8002ab0 <MX_CRC_Init+0x3c>)
 8002a9e:	f001 fd4d 	bl	800453c <HAL_CRC_Init>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d001      	beq.n	8002aac <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8002aa8:	f000 fae2 	bl	8003070 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8002aac:	bf00      	nop
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	2000059c 	.word	0x2000059c
 8002ab4:	40023000 	.word	0x40023000

08002ab8 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a0a      	ldr	r2, [pc, #40]	; (8002af0 <HAL_CRC_MspInit+0x38>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d10b      	bne.n	8002ae2 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002aca:	4b0a      	ldr	r3, [pc, #40]	; (8002af4 <HAL_CRC_MspInit+0x3c>)
 8002acc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ace:	4a09      	ldr	r2, [pc, #36]	; (8002af4 <HAL_CRC_MspInit+0x3c>)
 8002ad0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002ad4:	6493      	str	r3, [r2, #72]	; 0x48
 8002ad6:	4b07      	ldr	r3, [pc, #28]	; (8002af4 <HAL_CRC_MspInit+0x3c>)
 8002ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ada:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8002ae2:	bf00      	nop
 8002ae4:	3714      	adds	r7, #20
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40023000 	.word	0x40023000
 8002af4:	40021000 	.word	0x40021000

08002af8 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac_ch1;
DMA_HandleTypeDef hdma_dac_ch2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b08a      	sub	sp, #40	; 0x28
 8002afc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002afe:	1d3b      	adds	r3, r7, #4
 8002b00:	2224      	movs	r2, #36	; 0x24
 8002b02:	2100      	movs	r1, #0
 8002b04:	4618      	mov	r0, r3
 8002b06:	f00a fc9f 	bl	800d448 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8002b0a:	4b17      	ldr	r3, [pc, #92]	; (8002b68 <MX_DAC1_Init+0x70>)
 8002b0c:	4a17      	ldr	r2, [pc, #92]	; (8002b6c <MX_DAC1_Init+0x74>)
 8002b0e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8002b10:	4815      	ldr	r0, [pc, #84]	; (8002b68 <MX_DAC1_Init+0x70>)
 8002b12:	f001 fdfd 	bl	8004710 <HAL_DAC_Init>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8002b1c:	f000 faa8 	bl	8003070 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002b20:	2300      	movs	r3, #0
 8002b22:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002b24:	2300      	movs	r3, #0
 8002b26:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002b30:	2300      	movs	r3, #0
 8002b32:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002b34:	1d3b      	adds	r3, r7, #4
 8002b36:	2200      	movs	r2, #0
 8002b38:	4619      	mov	r1, r3
 8002b3a:	480b      	ldr	r0, [pc, #44]	; (8002b68 <MX_DAC1_Init+0x70>)
 8002b3c:	f001 fe0a 	bl	8004754 <HAL_DAC_ConfigChannel>
 8002b40:	4603      	mov	r3, r0
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d001      	beq.n	8002b4a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8002b46:	f000 fa93 	bl	8003070 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002b4a:	1d3b      	adds	r3, r7, #4
 8002b4c:	2210      	movs	r2, #16
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4805      	ldr	r0, [pc, #20]	; (8002b68 <MX_DAC1_Init+0x70>)
 8002b52:	f001 fdff 	bl	8004754 <HAL_DAC_ConfigChannel>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <MX_DAC1_Init+0x68>
  {
    Error_Handler();
 8002b5c:	f000 fa88 	bl	8003070 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002b60:	bf00      	nop
 8002b62:	3728      	adds	r7, #40	; 0x28
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	200005c0 	.word	0x200005c0
 8002b6c:	40007400 	.word	0x40007400

08002b70 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b08a      	sub	sp, #40	; 0x28
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b78:	f107 0314 	add.w	r3, r7, #20
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	601a      	str	r2, [r3, #0]
 8002b80:	605a      	str	r2, [r3, #4]
 8002b82:	609a      	str	r2, [r3, #8]
 8002b84:	60da      	str	r2, [r3, #12]
 8002b86:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	4a40      	ldr	r2, [pc, #256]	; (8002c90 <HAL_DAC_MspInit+0x120>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d17a      	bne.n	8002c88 <HAL_DAC_MspInit+0x118>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002b92:	4b40      	ldr	r3, [pc, #256]	; (8002c94 <HAL_DAC_MspInit+0x124>)
 8002b94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b96:	4a3f      	ldr	r2, [pc, #252]	; (8002c94 <HAL_DAC_MspInit+0x124>)
 8002b98:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002b9c:	6593      	str	r3, [r2, #88]	; 0x58
 8002b9e:	4b3d      	ldr	r3, [pc, #244]	; (8002c94 <HAL_DAC_MspInit+0x124>)
 8002ba0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ba2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002baa:	4b3a      	ldr	r3, [pc, #232]	; (8002c94 <HAL_DAC_MspInit+0x124>)
 8002bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bae:	4a39      	ldr	r2, [pc, #228]	; (8002c94 <HAL_DAC_MspInit+0x124>)
 8002bb0:	f043 0301 	orr.w	r3, r3, #1
 8002bb4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002bb6:	4b37      	ldr	r3, [pc, #220]	; (8002c94 <HAL_DAC_MspInit+0x124>)
 8002bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	60fb      	str	r3, [r7, #12]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002bc2:	2330      	movs	r3, #48	; 0x30
 8002bc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bca:	2300      	movs	r3, #0
 8002bcc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bce:	f107 0314 	add.w	r3, r7, #20
 8002bd2:	4619      	mov	r1, r3
 8002bd4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bd8:	f002 f83e 	bl	8004c58 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8002bdc:	4b2e      	ldr	r3, [pc, #184]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002bde:	4a2f      	ldr	r2, [pc, #188]	; (8002c9c <HAL_DAC_MspInit+0x12c>)
 8002be0:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8002be2:	4b2d      	ldr	r3, [pc, #180]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002be4:	2206      	movs	r2, #6
 8002be6:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002be8:	4b2b      	ldr	r3, [pc, #172]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002bea:	2210      	movs	r2, #16
 8002bec:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bee:	4b2a      	ldr	r3, [pc, #168]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002bf4:	4b28      	ldr	r3, [pc, #160]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002bf6:	2280      	movs	r2, #128	; 0x80
 8002bf8:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bfa:	4b27      	ldr	r3, [pc, #156]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002bfc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c00:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c02:	4b25      	ldr	r3, [pc, #148]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002c04:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c08:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_NORMAL;
 8002c0a:	4b23      	ldr	r3, [pc, #140]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002c10:	4b21      	ldr	r3, [pc, #132]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002c16:	4820      	ldr	r0, [pc, #128]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002c18:	f001 feb6 	bl	8004988 <HAL_DMA_Init>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d001      	beq.n	8002c26 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002c22:	f000 fa25 	bl	8003070 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac_ch1);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a1b      	ldr	r2, [pc, #108]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002c2a:	609a      	str	r2, [r3, #8]
 8002c2c:	4a1a      	ldr	r2, [pc, #104]	; (8002c98 <HAL_DAC_MspInit+0x128>)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA1_Channel4;
 8002c32:	4b1b      	ldr	r3, [pc, #108]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c34:	4a1b      	ldr	r2, [pc, #108]	; (8002ca4 <HAL_DAC_MspInit+0x134>)
 8002c36:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Request = DMA_REQUEST_5;
 8002c38:	4b19      	ldr	r3, [pc, #100]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c3a:	2205      	movs	r2, #5
 8002c3c:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c3e:	4b18      	ldr	r3, [pc, #96]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c40:	2210      	movs	r2, #16
 8002c42:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c44:	4b16      	ldr	r3, [pc, #88]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c46:	2200      	movs	r2, #0
 8002c48:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8002c4a:	4b15      	ldr	r3, [pc, #84]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c4c:	2280      	movs	r2, #128	; 0x80
 8002c4e:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c50:	4b13      	ldr	r3, [pc, #76]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c52:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c56:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c58:	4b11      	ldr	r3, [pc, #68]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002c5e:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Mode = DMA_NORMAL;
 8002c60:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	61da      	str	r2, [r3, #28]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8002c66:	4b0e      	ldr	r3, [pc, #56]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8002c6c:	480c      	ldr	r0, [pc, #48]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c6e:	f001 fe8b 	bl	8004988 <HAL_DMA_Init>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <HAL_DAC_MspInit+0x10c>
    {
      Error_Handler();
 8002c78:	f000 f9fa 	bl	8003070 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac_ch2);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	4a08      	ldr	r2, [pc, #32]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	4a07      	ldr	r2, [pc, #28]	; (8002ca0 <HAL_DAC_MspInit+0x130>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8002c88:	bf00      	nop
 8002c8a:	3728      	adds	r7, #40	; 0x28
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	40007400 	.word	0x40007400
 8002c94:	40021000 	.word	0x40021000
 8002c98:	200005d4 	.word	0x200005d4
 8002c9c:	40020030 	.word	0x40020030
 8002ca0:	2000061c 	.word	0x2000061c
 8002ca4:	40020044 	.word	0x40020044

08002ca8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002cae:	4b14      	ldr	r3, [pc, #80]	; (8002d00 <MX_DMA_Init+0x58>)
 8002cb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cb2:	4a13      	ldr	r2, [pc, #76]	; (8002d00 <MX_DMA_Init+0x58>)
 8002cb4:	f043 0301 	orr.w	r3, r3, #1
 8002cb8:	6493      	str	r3, [r2, #72]	; 0x48
 8002cba:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <MX_DMA_Init+0x58>)
 8002cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cbe:	f003 0301 	and.w	r3, r3, #1
 8002cc2:	607b      	str	r3, [r7, #4]
 8002cc4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	2100      	movs	r1, #0
 8002cca:	200b      	movs	r0, #11
 8002ccc:	f001 fbff 	bl	80044ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002cd0:	200b      	movs	r0, #11
 8002cd2:	f001 fc18 	bl	8004506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	2100      	movs	r1, #0
 8002cda:	200d      	movs	r0, #13
 8002cdc:	f001 fbf7 	bl	80044ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002ce0:	200d      	movs	r0, #13
 8002ce2:	f001 fc10 	bl	8004506 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2100      	movs	r1, #0
 8002cea:	200e      	movs	r0, #14
 8002cec:	f001 fbef 	bl	80044ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8002cf0:	200e      	movs	r0, #14
 8002cf2:	f001 fc08 	bl	8004506 <HAL_NVIC_EnableIRQ>

}
 8002cf6:	bf00      	nop
 8002cf8:	3708      	adds	r7, #8
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}
 8002cfe:	bf00      	nop
 8002d00:	40021000 	.word	0x40021000

08002d04 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08a      	sub	sp, #40	; 0x28
 8002d08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d0a:	f107 0314 	add.w	r3, r7, #20
 8002d0e:	2200      	movs	r2, #0
 8002d10:	601a      	str	r2, [r3, #0]
 8002d12:	605a      	str	r2, [r3, #4]
 8002d14:	609a      	str	r2, [r3, #8]
 8002d16:	60da      	str	r2, [r3, #12]
 8002d18:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d1a:	4b67      	ldr	r3, [pc, #412]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d1e:	4a66      	ldr	r2, [pc, #408]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d20:	f043 0304 	orr.w	r3, r3, #4
 8002d24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d26:	4b64      	ldr	r3, [pc, #400]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d2a:	f003 0304 	and.w	r3, r3, #4
 8002d2e:	613b      	str	r3, [r7, #16]
 8002d30:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002d32:	4b61      	ldr	r3, [pc, #388]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d36:	4a60      	ldr	r2, [pc, #384]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d3e:	4b5e      	ldr	r3, [pc, #376]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d46:	60fb      	str	r3, [r7, #12]
 8002d48:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d4a:	4b5b      	ldr	r3, [pc, #364]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d4e:	4a5a      	ldr	r2, [pc, #360]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d50:	f043 0301 	orr.w	r3, r3, #1
 8002d54:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d56:	4b58      	ldr	r3, [pc, #352]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	60bb      	str	r3, [r7, #8]
 8002d60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d62:	4b55      	ldr	r3, [pc, #340]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d66:	4a54      	ldr	r2, [pc, #336]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d68:	f043 0302 	orr.w	r3, r3, #2
 8002d6c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002d6e:	4b52      	ldr	r3, [pc, #328]	; (8002eb8 <MX_GPIO_Init+0x1b4>)
 8002d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d72:	f003 0302 	and.w	r3, r3, #2
 8002d76:	607b      	str	r3, [r7, #4]
 8002d78:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DI_OUT_8_P_Pin|DI_OUT_8_N_Pin|DI_OUT_6_N_Pin|DI_OUT_5_P_Pin
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	f24c 31d0 	movw	r1, #50128	; 0xc3d0
 8002d80:	484e      	ldr	r0, [pc, #312]	; (8002ebc <MX_GPIO_Init+0x1b8>)
 8002d82:	f002 f8fb 	bl	8004f7c <HAL_GPIO_WritePin>
                          |DI_OUT_3_N_Pin|DI_OUT_3_P_Pin|DI_OUT_1_N_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
   HAL_GPIO_WritePin(GPIOB, DI_OUT_4_P_Pin|DI_OUT_6_P_Pin|DI_OUT_2_N_Pin|DI_OUT_4_N_Pin
 8002d86:	2200      	movs	r2, #0
 8002d88:	f64e 41ff 	movw	r1, #60671	; 0xecff
 8002d8c:	484c      	ldr	r0, [pc, #304]	; (8002ec0 <MX_GPIO_Init+0x1bc>)
 8002d8e:	f002 f8f5 	bl	8004f7c <HAL_GPIO_WritePin>
                          |DI_OUT_2_P_Pin|DI_OUT_7_N_Pin|DI_OUT_7_P_Pin|DI_OUT_5_N_Pin
                          |RFM_NSS_Pin|RFM_RST_Pin|RFM_DI_3_Pin|RFM_DI_0_Pin
                          |RFM_DI_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DI_OUT_1_P_Pin|LED_R_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8002d92:	2200      	movs	r2, #0
 8002d94:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 8002d98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d9c:	f002 f8ee 	bl	8004f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002da0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002da4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002da6:	2303      	movs	r3, #3
 8002da8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002daa:	2300      	movs	r3, #0
 8002dac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dae:	f107 0314 	add.w	r3, r7, #20
 8002db2:	4619      	mov	r1, r3
 8002db4:	4841      	ldr	r0, [pc, #260]	; (8002ebc <MX_GPIO_Init+0x1b8>)
 8002db6:	f001 ff4f 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = DI_OUT_8_P_Pin|DI_OUT_8_N_Pin|DI_OUT_6_N_Pin|DI_OUT_5_P_Pin
 8002dba:	f24c 33d0 	movw	r3, #50128	; 0xc3d0
 8002dbe:	617b      	str	r3, [r7, #20]
                          |DI_OUT_3_N_Pin|DI_OUT_3_P_Pin|DI_OUT_1_N_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002dcc:	f107 0314 	add.w	r3, r7, #20
 8002dd0:	4619      	mov	r1, r3
 8002dd2:	483a      	ldr	r0, [pc, #232]	; (8002ebc <MX_GPIO_Init+0x1b8>)
 8002dd4:	f001 ff40 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002dd8:	2309      	movs	r3, #9
 8002dda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002de0:	2300      	movs	r3, #0
 8002de2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002de4:	f107 0314 	add.w	r3, r7, #20
 8002de8:	4619      	mov	r1, r3
 8002dea:	4836      	ldr	r0, [pc, #216]	; (8002ec4 <MX_GPIO_Init+0x1c0>)
 8002dec:	f001 ff34 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DI_1_Pin;
 8002df0:	2302      	movs	r3, #2
 8002df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002df4:	2300      	movs	r3, #0
 8002df6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DI_1_GPIO_Port, &GPIO_InitStruct);
 8002dfc:	f107 0314 	add.w	r3, r7, #20
 8002e00:	4619      	mov	r1, r3
 8002e02:	4830      	ldr	r0, [pc, #192]	; (8002ec4 <MX_GPIO_Init+0x1c0>)
 8002e04:	f001 ff28 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = DI_2_Pin|DI_3_Pin|DI_4_Pin|DI_5_Pin;
 8002e08:	230f      	movs	r3, #15
 8002e0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e10:	2300      	movs	r3, #0
 8002e12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e14:	f107 0314 	add.w	r3, r7, #20
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4828      	ldr	r0, [pc, #160]	; (8002ebc <MX_GPIO_Init+0x1b8>)
 8002e1c:	f001 ff1c 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DI_6_Pin|DI_7_Pin|DI_8_Pin;
 8002e20:	2307      	movs	r3, #7
 8002e22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e24:	2300      	movs	r3, #0
 8002e26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	2300      	movs	r3, #0
 8002e2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2c:	f107 0314 	add.w	r3, r7, #20
 8002e30:	4619      	mov	r1, r3
 8002e32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e36:	f001 ff0f 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_15;
 8002e3a:	f248 0308 	movw	r3, #32776	; 0x8008
 8002e3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e40:	2303      	movs	r3, #3
 8002e42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e44:	2300      	movs	r3, #0
 8002e46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e48:	f107 0314 	add.w	r3, r7, #20
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e52:	f001 ff01 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = DI_OUT_4_P_Pin|DI_OUT_6_P_Pin|DI_OUT_2_N_Pin|DI_OUT_4_N_Pin
 8002e56:	f64e 43ff 	movw	r3, #60671	; 0xecff
 8002e5a:	617b      	str	r3, [r7, #20]
                          |DI_OUT_2_P_Pin|DI_OUT_7_N_Pin|DI_OUT_7_P_Pin|DI_OUT_5_N_Pin
                          |RFM_NSS_Pin|RFM_RST_Pin|RFM_DI_3_Pin|RFM_DI_0_Pin
                          |RFM_DI_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e64:	2300      	movs	r3, #0
 8002e66:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e68:	f107 0314 	add.w	r3, r7, #20
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	4814      	ldr	r0, [pc, #80]	; (8002ec0 <MX_GPIO_Init+0x1bc>)
 8002e70:	f001 fef2 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9;
 8002e74:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8002e78:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e82:	f107 0314 	add.w	r3, r7, #20
 8002e86:	4619      	mov	r1, r3
 8002e88:	480d      	ldr	r0, [pc, #52]	; (8002ec0 <MX_GPIO_Init+0x1bc>)
 8002e8a:	f001 fee5 	bl	8004c58 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = DI_OUT_1_P_Pin|LED_R_Pin|LED_G_Pin;
 8002e8e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002e92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e94:	2301      	movs	r3, #1
 8002e96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ea0:	f107 0314 	add.w	r3, r7, #20
 8002ea4:	4619      	mov	r1, r3
 8002ea6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002eaa:	f001 fed5 	bl	8004c58 <HAL_GPIO_Init>

}
 8002eae:	bf00      	nop
 8002eb0:	3728      	adds	r7, #40	; 0x28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	48000800 	.word	0x48000800
 8002ec0:	48000400 	.word	0x48000400
 8002ec4:	48001c00 	.word	0x48001c00

08002ec8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ecc:	f000 fad7 	bl	800347e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ed0:	f000 f81a 	bl	8002f08 <_Z18SystemClock_Configv>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002ed4:	f000 f87b 	bl	8002fce <_Z24PeriphCommonClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002ed8:	f7ff ff14 	bl	8002d04 <MX_GPIO_Init>
  MX_DMA_Init();
 8002edc:	f7ff fee4 	bl	8002ca8 <MX_DMA_Init>
  MX_ADC1_Init();
 8002ee0:	f7ff fcd0 	bl	8002884 <MX_ADC1_Init>
  MX_DAC1_Init();
 8002ee4:	f7ff fe08 	bl	8002af8 <MX_DAC1_Init>
  MX_SPI3_Init();
 8002ee8:	f000 f8e6 	bl	80030b8 <MX_SPI3_Init>
  MX_USB_DEVICE_Init();
 8002eec:	f009 fcfe 	bl	800c8ec <MX_USB_DEVICE_Init>
  MX_CRC_Init();
 8002ef0:	f7ff fdc0 	bl	8002a74 <MX_CRC_Init>
  MX_TIM6_Init();
 8002ef4:	f000 f9f4 	bl	80032e0 <MX_TIM6_Init>
  MX_TIM7_Init();
 8002ef8:	f000 fa28 	bl	800334c <MX_TIM7_Init>


  /* USER CODE BEGIN 2 */

  appMain.Startup();
 8002efc:	4801      	ldr	r0, [pc, #4]	; (8002f04 <main+0x3c>)
 8002efe:	f7fd fb9b 	bl	8000638 <_ZN7AppMain7StartupEv>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002f02:	e7fe      	b.n	8002f02 <main+0x3a>
 8002f04:	200001ac 	.word	0x200001ac

08002f08 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b096      	sub	sp, #88	; 0x58
 8002f0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002f0e:	f107 0314 	add.w	r3, r7, #20
 8002f12:	2244      	movs	r2, #68	; 0x44
 8002f14:	2100      	movs	r1, #0
 8002f16:	4618      	mov	r0, r3
 8002f18:	f00a fa96 	bl	800d448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002f1c:	463b      	mov	r3, r7
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
 8002f28:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002f2a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002f2e:	f003 fdf1 	bl	8006b14 <HAL_PWREx_ControlVoltageScaling>
 8002f32:	4603      	mov	r3, r0
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	bf14      	ite	ne
 8002f38:	2301      	movne	r3, #1
 8002f3a:	2300      	moveq	r3, #0
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <_Z18SystemClock_Configv+0x3e>
  {
    Error_Handler();
 8002f42:	f000 f895 	bl	8003070 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 8002f46:	2330      	movs	r3, #48	; 0x30
 8002f48:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002f52:	2300      	movs	r3, #0
 8002f54:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8002f56:	2360      	movs	r3, #96	; 0x60
 8002f58:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f5a:	2302      	movs	r3, #2
 8002f5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002f62:	2301      	movs	r3, #1
 8002f64:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 36;
 8002f66:	2324      	movs	r3, #36	; 0x24
 8002f68:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002f6a:	2307      	movs	r3, #7
 8002f6c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002f6e:	2302      	movs	r3, #2
 8002f70:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002f72:	2302      	movs	r3, #2
 8002f74:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f76:	f107 0314 	add.w	r3, r7, #20
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f003 fe30 	bl	8006be0 <HAL_RCC_OscConfig>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	bf14      	ite	ne
 8002f86:	2301      	movne	r3, #1
 8002f88:	2300      	moveq	r3, #0
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d001      	beq.n	8002f94 <_Z18SystemClock_Configv+0x8c>
  {
    Error_Handler();
 8002f90:	f000 f86e 	bl	8003070 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f94:	230f      	movs	r3, #15
 8002f96:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f98:	2303      	movs	r3, #3
 8002f9a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002fa8:	463b      	mov	r3, r7
 8002faa:	2104      	movs	r1, #4
 8002fac:	4618      	mov	r0, r3
 8002fae:	f004 fa29 	bl	8007404 <HAL_RCC_ClockConfig>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf14      	ite	ne
 8002fb8:	2301      	movne	r3, #1
 8002fba:	2300      	moveq	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <_Z18SystemClock_Configv+0xbe>
  {
    Error_Handler();
 8002fc2:	f000 f855 	bl	8003070 <Error_Handler>
  }
}
 8002fc6:	bf00      	nop
 8002fc8:	3758      	adds	r7, #88	; 0x58
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bd80      	pop	{r7, pc}

08002fce <_Z24PeriphCommonClock_Configv>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002fce:	b580      	push	{r7, lr}
 8002fd0:	b098      	sub	sp, #96	; 0x60
 8002fd2:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002fd4:	463b      	mov	r3, r7
 8002fd6:	2260      	movs	r2, #96	; 0x60
 8002fd8:	2100      	movs	r1, #0
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f00a fa34 	bl	800d448 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 8002fe0:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002fe4:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002fe6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002fea:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002fec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002ff0:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002ffa:	2318      	movs	r3, #24
 8002ffc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8002ffe:	2307      	movs	r3, #7
 8003000:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8003002:	2302      	movs	r3, #2
 8003004:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8003006:	2302      	movs	r3, #2
 8003008:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 800300a:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 800300e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003010:	463b      	mov	r3, r7
 8003012:	4618      	mov	r0, r3
 8003014:	f004 fbee 	bl	80077f4 <HAL_RCCEx_PeriphCLKConfig>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	bf14      	ite	ne
 800301e:	2301      	movne	r3, #1
 8003020:	2300      	moveq	r3, #0
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <_Z24PeriphCommonClock_Configv+0x5e>
  {
    Error_Handler();
 8003028:	f000 f822 	bl	8003070 <Error_Handler>
  }
}
 800302c:	bf00      	nop
 800302e:	3760      	adds	r7, #96	; 0x60
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}

08003034 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8003034:	b580      	push	{r7, lr}
 8003036:	b082      	sub	sp, #8
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]


	if(htim->Instance == TIM7){
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a04      	ldr	r2, [pc, #16]	; (8003054 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d102      	bne.n	800304c <HAL_TIM_PeriodElapsedCallback+0x18>
		appMain.taskStatus.UpdateTasks();
 8003046:	4804      	ldr	r0, [pc, #16]	; (8003058 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003048:	f7ff fa7a 	bl	8002540 <_ZN11TaskHandler11UpdateTasksEv>
	}



}
 800304c:	bf00      	nop
 800304e:	3708      	adds	r7, #8
 8003050:	46bd      	mov	sp, r7
 8003052:	bd80      	pop	{r7, pc}
 8003054:	40001400 	.word	0x40001400
 8003058:	200001cc 	.word	0x200001cc

0800305c <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 800305c:	b480      	push	{r7}
 800305e:	b083      	sub	sp, #12
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]

}
 8003064:	bf00      	nop
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003074:	b672      	cpsid	i
}
 8003076:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003078:	e7fe      	b.n	8003078 <Error_Handler+0x8>
	...

0800307c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800307c:	b580      	push	{r7, lr}
 800307e:	b082      	sub	sp, #8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d107      	bne.n	800309c <_Z41__static_initialization_and_destruction_0ii+0x20>
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003092:	4293      	cmp	r3, r2
 8003094:	d102      	bne.n	800309c <_Z41__static_initialization_and_destruction_0ii+0x20>
AppMain appMain;
 8003096:	4803      	ldr	r0, [pc, #12]	; (80030a4 <_Z41__static_initialization_and_destruction_0ii+0x28>)
 8003098:	f7fd fa73 	bl	8000582 <_ZN7AppMainC1Ev>
}
 800309c:	bf00      	nop
 800309e:	3708      	adds	r7, #8
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	200001ac 	.word	0x200001ac

080030a8 <_GLOBAL__sub_I_appMain>:
 80030a8:	b580      	push	{r7, lr}
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80030b0:	2001      	movs	r0, #1
 80030b2:	f7ff ffe3 	bl	800307c <_Z41__static_initialization_and_destruction_0ii>
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 80030bc:	4b1b      	ldr	r3, [pc, #108]	; (800312c <MX_SPI3_Init+0x74>)
 80030be:	4a1c      	ldr	r2, [pc, #112]	; (8003130 <MX_SPI3_Init+0x78>)
 80030c0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80030c2:	4b1a      	ldr	r3, [pc, #104]	; (800312c <MX_SPI3_Init+0x74>)
 80030c4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80030c8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80030ca:	4b18      	ldr	r3, [pc, #96]	; (800312c <MX_SPI3_Init+0x74>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80030d0:	4b16      	ldr	r3, [pc, #88]	; (800312c <MX_SPI3_Init+0x74>)
 80030d2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80030d6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030d8:	4b14      	ldr	r3, [pc, #80]	; (800312c <MX_SPI3_Init+0x74>)
 80030da:	2200      	movs	r2, #0
 80030dc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030de:	4b13      	ldr	r3, [pc, #76]	; (800312c <MX_SPI3_Init+0x74>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80030e4:	4b11      	ldr	r3, [pc, #68]	; (800312c <MX_SPI3_Init+0x74>)
 80030e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030ea:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80030ec:	4b0f      	ldr	r3, [pc, #60]	; (800312c <MX_SPI3_Init+0x74>)
 80030ee:	2218      	movs	r2, #24
 80030f0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80030f2:	4b0e      	ldr	r3, [pc, #56]	; (800312c <MX_SPI3_Init+0x74>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80030f8:	4b0c      	ldr	r3, [pc, #48]	; (800312c <MX_SPI3_Init+0x74>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030fe:	4b0b      	ldr	r3, [pc, #44]	; (800312c <MX_SPI3_Init+0x74>)
 8003100:	2200      	movs	r2, #0
 8003102:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8003104:	4b09      	ldr	r3, [pc, #36]	; (800312c <MX_SPI3_Init+0x74>)
 8003106:	2207      	movs	r2, #7
 8003108:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800310a:	4b08      	ldr	r3, [pc, #32]	; (800312c <MX_SPI3_Init+0x74>)
 800310c:	2200      	movs	r2, #0
 800310e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003110:	4b06      	ldr	r3, [pc, #24]	; (800312c <MX_SPI3_Init+0x74>)
 8003112:	2208      	movs	r2, #8
 8003114:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003116:	4805      	ldr	r0, [pc, #20]	; (800312c <MX_SPI3_Init+0x74>)
 8003118:	f004 fea4 	bl	8007e64 <HAL_SPI_Init>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8003122:	f7ff ffa5 	bl	8003070 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003126:	bf00      	nop
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000664 	.word	0x20000664
 8003130:	40003c00 	.word	0x40003c00

08003134 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	b08a      	sub	sp, #40	; 0x28
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800313c:	f107 0314 	add.w	r3, r7, #20
 8003140:	2200      	movs	r2, #0
 8003142:	601a      	str	r2, [r3, #0]
 8003144:	605a      	str	r2, [r3, #4]
 8003146:	609a      	str	r2, [r3, #8]
 8003148:	60da      	str	r2, [r3, #12]
 800314a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a17      	ldr	r2, [pc, #92]	; (80031b0 <HAL_SPI_MspInit+0x7c>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d128      	bne.n	80031a8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003156:	4b17      	ldr	r3, [pc, #92]	; (80031b4 <HAL_SPI_MspInit+0x80>)
 8003158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315a:	4a16      	ldr	r2, [pc, #88]	; (80031b4 <HAL_SPI_MspInit+0x80>)
 800315c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003160:	6593      	str	r3, [r2, #88]	; 0x58
 8003162:	4b14      	ldr	r3, [pc, #80]	; (80031b4 <HAL_SPI_MspInit+0x80>)
 8003164:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003166:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800316a:	613b      	str	r3, [r7, #16]
 800316c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800316e:	4b11      	ldr	r3, [pc, #68]	; (80031b4 <HAL_SPI_MspInit+0x80>)
 8003170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003172:	4a10      	ldr	r2, [pc, #64]	; (80031b4 <HAL_SPI_MspInit+0x80>)
 8003174:	f043 0304 	orr.w	r3, r3, #4
 8003178:	64d3      	str	r3, [r2, #76]	; 0x4c
 800317a:	4b0e      	ldr	r3, [pc, #56]	; (80031b4 <HAL_SPI_MspInit+0x80>)
 800317c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800317e:	f003 0304 	and.w	r3, r3, #4
 8003182:	60fb      	str	r3, [r7, #12]
 8003184:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003186:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800318a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800318c:	2302      	movs	r3, #2
 800318e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003190:	2300      	movs	r3, #0
 8003192:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003194:	2303      	movs	r3, #3
 8003196:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003198:	2306      	movs	r3, #6
 800319a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800319c:	f107 0314 	add.w	r3, r7, #20
 80031a0:	4619      	mov	r1, r3
 80031a2:	4805      	ldr	r0, [pc, #20]	; (80031b8 <HAL_SPI_MspInit+0x84>)
 80031a4:	f001 fd58 	bl	8004c58 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80031a8:	bf00      	nop
 80031aa:	3728      	adds	r7, #40	; 0x28
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	40003c00 	.word	0x40003c00
 80031b4:	40021000 	.word	0x40021000
 80031b8:	48000800 	.word	0x48000800

080031bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	b083      	sub	sp, #12
 80031c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031c2:	4b0f      	ldr	r3, [pc, #60]	; (8003200 <HAL_MspInit+0x44>)
 80031c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031c6:	4a0e      	ldr	r2, [pc, #56]	; (8003200 <HAL_MspInit+0x44>)
 80031c8:	f043 0301 	orr.w	r3, r3, #1
 80031cc:	6613      	str	r3, [r2, #96]	; 0x60
 80031ce:	4b0c      	ldr	r3, [pc, #48]	; (8003200 <HAL_MspInit+0x44>)
 80031d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	607b      	str	r3, [r7, #4]
 80031d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031da:	4b09      	ldr	r3, [pc, #36]	; (8003200 <HAL_MspInit+0x44>)
 80031dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031de:	4a08      	ldr	r2, [pc, #32]	; (8003200 <HAL_MspInit+0x44>)
 80031e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031e4:	6593      	str	r3, [r2, #88]	; 0x58
 80031e6:	4b06      	ldr	r3, [pc, #24]	; (8003200 <HAL_MspInit+0x44>)
 80031e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031ee:	603b      	str	r3, [r7, #0]
 80031f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031f2:	bf00      	nop
 80031f4:	370c      	adds	r7, #12
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	40021000 	.word	0x40021000

08003204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003204:	b480      	push	{r7}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003208:	e7fe      	b.n	8003208 <NMI_Handler+0x4>

0800320a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800320a:	b480      	push	{r7}
 800320c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800320e:	e7fe      	b.n	800320e <HardFault_Handler+0x4>

08003210 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003214:	e7fe      	b.n	8003214 <MemManage_Handler+0x4>

08003216 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003216:	b480      	push	{r7}
 8003218:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800321a:	e7fe      	b.n	800321a <BusFault_Handler+0x4>

0800321c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800321c:	b480      	push	{r7}
 800321e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003220:	e7fe      	b.n	8003220 <UsageFault_Handler+0x4>

08003222 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003222:	b480      	push	{r7}
 8003224:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003226:	bf00      	nop
 8003228:	46bd      	mov	sp, r7
 800322a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322e:	4770      	bx	lr

08003230 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003230:	b480      	push	{r7}
 8003232:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003234:	bf00      	nop
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr

0800323e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800323e:	b480      	push	{r7}
 8003240:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003242:	bf00      	nop
 8003244:	46bd      	mov	sp, r7
 8003246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324a:	4770      	bx	lr

0800324c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003250:	f000 f96a 	bl	8003528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003254:	bf00      	nop
 8003256:	bd80      	pop	{r7, pc}

08003258 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800325c:	4802      	ldr	r0, [pc, #8]	; (8003268 <DMA1_Channel1_IRQHandler+0x10>)
 800325e:	f001 fc4b 	bl	8004af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003262:	bf00      	nop
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	20000554 	.word	0x20000554

0800326c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8003270:	4802      	ldr	r0, [pc, #8]	; (800327c <DMA1_Channel3_IRQHandler+0x10>)
 8003272:	f001 fc41 	bl	8004af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003276:	bf00      	nop
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop
 800327c:	200005d4 	.word	0x200005d4

08003280 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8003284:	4802      	ldr	r0, [pc, #8]	; (8003290 <DMA1_Channel4_IRQHandler+0x10>)
 8003286:	f001 fc37 	bl	8004af8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800328a:	bf00      	nop
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	2000061c 	.word	0x2000061c

08003294 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003298:	4802      	ldr	r0, [pc, #8]	; (80032a4 <TIM7_IRQHandler+0x10>)
 800329a:	f005 fc17 	bl	8008acc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20000714 	.word	0x20000714

080032a8 <USB_IRQHandler>:

/**
  * @brief This function handles USB event interrupt through EXTI line 17.
  */
void USB_IRQHandler(void)
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80032ac:	4802      	ldr	r0, [pc, #8]	; (80032b8 <USB_IRQHandler+0x10>)
 80032ae:	f001 ffd0 	bl	8005252 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80032b2:	bf00      	nop
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	20001404 	.word	0x20001404

080032bc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80032c0:	4b06      	ldr	r3, [pc, #24]	; (80032dc <SystemInit+0x20>)
 80032c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c6:	4a05      	ldr	r2, [pc, #20]	; (80032dc <SystemInit+0x20>)
 80032c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80032d0:	bf00      	nop
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	e000ed00 	.word	0xe000ed00

080032e0 <MX_TIM6_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b084      	sub	sp, #16
 80032e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032e6:	1d3b      	adds	r3, r7, #4
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	605a      	str	r2, [r3, #4]
 80032ee:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80032f0:	4b14      	ldr	r3, [pc, #80]	; (8003344 <MX_TIM6_Init+0x64>)
 80032f2:	4a15      	ldr	r2, [pc, #84]	; (8003348 <MX_TIM6_Init+0x68>)
 80032f4:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10;
 80032f6:	4b13      	ldr	r3, [pc, #76]	; (8003344 <MX_TIM6_Init+0x64>)
 80032f8:	220a      	movs	r2, #10
 80032fa:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032fc:	4b11      	ldr	r3, [pc, #68]	; (8003344 <MX_TIM6_Init+0x64>)
 80032fe:	2200      	movs	r2, #0
 8003300:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 16000;
 8003302:	4b10      	ldr	r3, [pc, #64]	; (8003344 <MX_TIM6_Init+0x64>)
 8003304:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8003308:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800330a:	4b0e      	ldr	r3, [pc, #56]	; (8003344 <MX_TIM6_Init+0x64>)
 800330c:	2200      	movs	r2, #0
 800330e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003310:	480c      	ldr	r0, [pc, #48]	; (8003344 <MX_TIM6_Init+0x64>)
 8003312:	f005 fb2f 	bl	8008974 <HAL_TIM_Base_Init>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 800331c:	f7ff fea8 	bl	8003070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003320:	2300      	movs	r3, #0
 8003322:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003324:	2300      	movs	r3, #0
 8003326:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003328:	1d3b      	adds	r3, r7, #4
 800332a:	4619      	mov	r1, r3
 800332c:	4805      	ldr	r0, [pc, #20]	; (8003344 <MX_TIM6_Init+0x64>)
 800332e:	f005 fd6f 	bl	8008e10 <HAL_TIMEx_MasterConfigSynchronization>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d001      	beq.n	800333c <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003338:	f7ff fe9a 	bl	8003070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800333c:	bf00      	nop
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	200006c8 	.word	0x200006c8
 8003348:	40001000 	.word	0x40001000

0800334c <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b084      	sub	sp, #16
 8003350:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003352:	1d3b      	adds	r3, r7, #4
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
 800335a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800335c:	4b14      	ldr	r3, [pc, #80]	; (80033b0 <MX_TIM7_Init+0x64>)
 800335e:	4a15      	ldr	r2, [pc, #84]	; (80033b4 <MX_TIM7_Init+0x68>)
 8003360:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10;
 8003362:	4b13      	ldr	r3, [pc, #76]	; (80033b0 <MX_TIM7_Init+0x64>)
 8003364:	220a      	movs	r2, #10
 8003366:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003368:	4b11      	ldr	r3, [pc, #68]	; (80033b0 <MX_TIM7_Init+0x64>)
 800336a:	2200      	movs	r2, #0
 800336c:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 7199;
 800336e:	4b10      	ldr	r3, [pc, #64]	; (80033b0 <MX_TIM7_Init+0x64>)
 8003370:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003374:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003376:	4b0e      	ldr	r3, [pc, #56]	; (80033b0 <MX_TIM7_Init+0x64>)
 8003378:	2200      	movs	r2, #0
 800337a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800337c:	480c      	ldr	r0, [pc, #48]	; (80033b0 <MX_TIM7_Init+0x64>)
 800337e:	f005 faf9 	bl	8008974 <HAL_TIM_Base_Init>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003388:	f7ff fe72 	bl	8003070 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800338c:	2320      	movs	r3, #32
 800338e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003390:	2300      	movs	r3, #0
 8003392:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003394:	1d3b      	adds	r3, r7, #4
 8003396:	4619      	mov	r1, r3
 8003398:	4805      	ldr	r0, [pc, #20]	; (80033b0 <MX_TIM7_Init+0x64>)
 800339a:	f005 fd39 	bl	8008e10 <HAL_TIMEx_MasterConfigSynchronization>
 800339e:	4603      	mov	r3, r0
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d001      	beq.n	80033a8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80033a4:	f7ff fe64 	bl	8003070 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80033a8:	bf00      	nop
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}
 80033b0:	20000714 	.word	0x20000714
 80033b4:	40001400 	.word	0x40001400

080033b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b084      	sub	sp, #16
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a16      	ldr	r2, [pc, #88]	; (8003420 <HAL_TIM_Base_MspInit+0x68>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d10c      	bne.n	80033e4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80033ca:	4b16      	ldr	r3, [pc, #88]	; (8003424 <HAL_TIM_Base_MspInit+0x6c>)
 80033cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ce:	4a15      	ldr	r2, [pc, #84]	; (8003424 <HAL_TIM_Base_MspInit+0x6c>)
 80033d0:	f043 0310 	orr.w	r3, r3, #16
 80033d4:	6593      	str	r3, [r2, #88]	; 0x58
 80033d6:	4b13      	ldr	r3, [pc, #76]	; (8003424 <HAL_TIM_Base_MspInit+0x6c>)
 80033d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033da:	f003 0310 	and.w	r3, r3, #16
 80033de:	60fb      	str	r3, [r7, #12]
 80033e0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80033e2:	e018      	b.n	8003416 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM7)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a0f      	ldr	r2, [pc, #60]	; (8003428 <HAL_TIM_Base_MspInit+0x70>)
 80033ea:	4293      	cmp	r3, r2
 80033ec:	d113      	bne.n	8003416 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80033ee:	4b0d      	ldr	r3, [pc, #52]	; (8003424 <HAL_TIM_Base_MspInit+0x6c>)
 80033f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f2:	4a0c      	ldr	r2, [pc, #48]	; (8003424 <HAL_TIM_Base_MspInit+0x6c>)
 80033f4:	f043 0320 	orr.w	r3, r3, #32
 80033f8:	6593      	str	r3, [r2, #88]	; 0x58
 80033fa:	4b0a      	ldr	r3, [pc, #40]	; (8003424 <HAL_TIM_Base_MspInit+0x6c>)
 80033fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fe:	f003 0320 	and.w	r3, r3, #32
 8003402:	60bb      	str	r3, [r7, #8]
 8003404:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003406:	2200      	movs	r2, #0
 8003408:	2100      	movs	r1, #0
 800340a:	2037      	movs	r0, #55	; 0x37
 800340c:	f001 f85f 	bl	80044ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003410:	2037      	movs	r0, #55	; 0x37
 8003412:	f001 f878 	bl	8004506 <HAL_NVIC_EnableIRQ>
}
 8003416:	bf00      	nop
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40001000 	.word	0x40001000
 8003424:	40021000 	.word	0x40021000
 8003428:	40001400 	.word	0x40001400

0800342c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800342c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003464 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003430:	f7ff ff44 	bl	80032bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003434:	480c      	ldr	r0, [pc, #48]	; (8003468 <LoopForever+0x6>)
  ldr r1, =_edata
 8003436:	490d      	ldr	r1, [pc, #52]	; (800346c <LoopForever+0xa>)
  ldr r2, =_sidata
 8003438:	4a0d      	ldr	r2, [pc, #52]	; (8003470 <LoopForever+0xe>)
  movs r3, #0
 800343a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800343c:	e002      	b.n	8003444 <LoopCopyDataInit>

0800343e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800343e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003442:	3304      	adds	r3, #4

08003444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003448:	d3f9      	bcc.n	800343e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800344a:	4a0a      	ldr	r2, [pc, #40]	; (8003474 <LoopForever+0x12>)
  ldr r4, =_ebss
 800344c:	4c0a      	ldr	r4, [pc, #40]	; (8003478 <LoopForever+0x16>)
  movs r3, #0
 800344e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003450:	e001      	b.n	8003456 <LoopFillZerobss>

08003452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003454:	3204      	adds	r2, #4

08003456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003458:	d3fb      	bcc.n	8003452 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800345a:	f009 ffd1 	bl	800d400 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800345e:	f7ff fd33 	bl	8002ec8 <main>

08003462 <LoopForever>:

LoopForever:
    b LoopForever
 8003462:	e7fe      	b.n	8003462 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003464:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800346c:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8003470:	0800d528 	.word	0x0800d528
  ldr r2, =_sbss
 8003474:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8003478:	20001700 	.word	0x20001700

0800347c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800347c:	e7fe      	b.n	800347c <ADC1_IRQHandler>

0800347e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003484:	2300      	movs	r3, #0
 8003486:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003488:	2003      	movs	r0, #3
 800348a:	f001 f815 	bl	80044b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800348e:	200f      	movs	r0, #15
 8003490:	f000 f80e 	bl	80034b0 <HAL_InitTick>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d002      	beq.n	80034a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800349a:	2301      	movs	r3, #1
 800349c:	71fb      	strb	r3, [r7, #7]
 800349e:	e001      	b.n	80034a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80034a0:	f7ff fe8c 	bl	80031bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80034a4:	79fb      	ldrb	r3, [r7, #7]
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3708      	adds	r7, #8
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
	...

080034b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80034b8:	2300      	movs	r3, #0
 80034ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80034bc:	4b17      	ldr	r3, [pc, #92]	; (800351c <HAL_InitTick+0x6c>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d023      	beq.n	800350c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80034c4:	4b16      	ldr	r3, [pc, #88]	; (8003520 <HAL_InitTick+0x70>)
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	4b14      	ldr	r3, [pc, #80]	; (800351c <HAL_InitTick+0x6c>)
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	4619      	mov	r1, r3
 80034ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80034d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80034d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80034da:	4618      	mov	r0, r3
 80034dc:	f001 f821 	bl	8004522 <HAL_SYSTICK_Config>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d10f      	bne.n	8003506 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b0f      	cmp	r3, #15
 80034ea:	d809      	bhi.n	8003500 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80034ec:	2200      	movs	r2, #0
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	f04f 30ff 	mov.w	r0, #4294967295
 80034f4:	f000 ffeb 	bl	80044ce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034f8:	4a0a      	ldr	r2, [pc, #40]	; (8003524 <HAL_InitTick+0x74>)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6013      	str	r3, [r2, #0]
 80034fe:	e007      	b.n	8003510 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
 8003504:	e004      	b.n	8003510 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	73fb      	strb	r3, [r7, #15]
 800350a:	e001      	b.n	8003510 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003510:	7bfb      	ldrb	r3, [r7, #15]
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	20000008 	.word	0x20000008
 8003520:	20000000 	.word	0x20000000
 8003524:	20000004 	.word	0x20000004

08003528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003528:	b480      	push	{r7}
 800352a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800352c:	4b06      	ldr	r3, [pc, #24]	; (8003548 <HAL_IncTick+0x20>)
 800352e:	781b      	ldrb	r3, [r3, #0]
 8003530:	461a      	mov	r2, r3
 8003532:	4b06      	ldr	r3, [pc, #24]	; (800354c <HAL_IncTick+0x24>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4413      	add	r3, r2
 8003538:	4a04      	ldr	r2, [pc, #16]	; (800354c <HAL_IncTick+0x24>)
 800353a:	6013      	str	r3, [r2, #0]
}
 800353c:	bf00      	nop
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	20000008 	.word	0x20000008
 800354c:	20000760 	.word	0x20000760

08003550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003550:	b480      	push	{r7}
 8003552:	af00      	add	r7, sp, #0
  return uwTick;
 8003554:	4b03      	ldr	r3, [pc, #12]	; (8003564 <HAL_GetTick+0x14>)
 8003556:	681b      	ldr	r3, [r3, #0]
}
 8003558:	4618      	mov	r0, r3
 800355a:	46bd      	mov	sp, r7
 800355c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003560:	4770      	bx	lr
 8003562:	bf00      	nop
 8003564:	20000760 	.word	0x20000760

08003568 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003570:	f7ff ffee 	bl	8003550 <HAL_GetTick>
 8003574:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003580:	d005      	beq.n	800358e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003582:	4b0a      	ldr	r3, [pc, #40]	; (80035ac <HAL_Delay+0x44>)
 8003584:	781b      	ldrb	r3, [r3, #0]
 8003586:	461a      	mov	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	4413      	add	r3, r2
 800358c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800358e:	bf00      	nop
 8003590:	f7ff ffde 	bl	8003550 <HAL_GetTick>
 8003594:	4602      	mov	r2, r0
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	1ad3      	subs	r3, r2, r3
 800359a:	68fa      	ldr	r2, [r7, #12]
 800359c:	429a      	cmp	r2, r3
 800359e:	d8f7      	bhi.n	8003590 <HAL_Delay+0x28>
  {
  }
}
 80035a0:	bf00      	nop
 80035a2:	bf00      	nop
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20000008 	.word	0x20000008

080035b0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	431a      	orrs	r2, r3
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	609a      	str	r2, [r3, #8]
}
 80035ca:	bf00      	nop
 80035cc:	370c      	adds	r7, #12
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr

080035d6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80035d6:	b480      	push	{r7}
 80035d8:	b083      	sub	sp, #12
 80035da:	af00      	add	r7, sp, #0
 80035dc:	6078      	str	r0, [r7, #4]
 80035de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	689b      	ldr	r3, [r3, #8]
 80035e4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	431a      	orrs	r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	609a      	str	r2, [r3, #8]
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800360c:	4618      	mov	r0, r3
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003618:	b480      	push	{r7}
 800361a:	b087      	sub	sp, #28
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
 8003624:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	3360      	adds	r3, #96	; 0x60
 800362a:	461a      	mov	r2, r3
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	4413      	add	r3, r2
 8003632:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	681a      	ldr	r2, [r3, #0]
 8003638:	4b08      	ldr	r3, [pc, #32]	; (800365c <LL_ADC_SetOffset+0x44>)
 800363a:	4013      	ands	r3, r2
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003642:	683a      	ldr	r2, [r7, #0]
 8003644:	430a      	orrs	r2, r1
 8003646:	4313      	orrs	r3, r2
 8003648:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003650:	bf00      	nop
 8003652:	371c      	adds	r7, #28
 8003654:	46bd      	mov	sp, r7
 8003656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365a:	4770      	bx	lr
 800365c:	03fff000 	.word	0x03fff000

08003660 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3360      	adds	r3, #96	; 0x60
 800366e:	461a      	mov	r2, r3
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	009b      	lsls	r3, r3, #2
 8003674:	4413      	add	r3, r2
 8003676:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003680:	4618      	mov	r0, r3
 8003682:	3714      	adds	r7, #20
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800368c:	b480      	push	{r7}
 800368e:	b087      	sub	sp, #28
 8003690:	af00      	add	r7, sp, #0
 8003692:	60f8      	str	r0, [r7, #12]
 8003694:	60b9      	str	r1, [r7, #8]
 8003696:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	3360      	adds	r3, #96	; 0x60
 800369c:	461a      	mov	r2, r3
 800369e:	68bb      	ldr	r3, [r7, #8]
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	431a      	orrs	r2, r3
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80036b6:	bf00      	nop
 80036b8:	371c      	adds	r7, #28
 80036ba:	46bd      	mov	sp, r7
 80036bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c0:	4770      	bx	lr

080036c2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80036c2:	b480      	push	{r7}
 80036c4:	b087      	sub	sp, #28
 80036c6:	af00      	add	r7, sp, #0
 80036c8:	60f8      	str	r0, [r7, #12]
 80036ca:	60b9      	str	r1, [r7, #8]
 80036cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	3330      	adds	r3, #48	; 0x30
 80036d2:	461a      	mov	r2, r3
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	0a1b      	lsrs	r3, r3, #8
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	f003 030c 	and.w	r3, r3, #12
 80036de:	4413      	add	r3, r2
 80036e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80036e2:	697b      	ldr	r3, [r7, #20]
 80036e4:	681a      	ldr	r2, [r3, #0]
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	f003 031f 	and.w	r3, r3, #31
 80036ec:	211f      	movs	r1, #31
 80036ee:	fa01 f303 	lsl.w	r3, r1, r3
 80036f2:	43db      	mvns	r3, r3
 80036f4:	401a      	ands	r2, r3
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	0e9b      	lsrs	r3, r3, #26
 80036fa:	f003 011f 	and.w	r1, r3, #31
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	f003 031f 	and.w	r3, r3, #31
 8003704:	fa01 f303 	lsl.w	r3, r1, r3
 8003708:	431a      	orrs	r2, r3
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800370e:	bf00      	nop
 8003710:	371c      	adds	r7, #28
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800371a:	b480      	push	{r7}
 800371c:	b087      	sub	sp, #28
 800371e:	af00      	add	r7, sp, #0
 8003720:	60f8      	str	r0, [r7, #12]
 8003722:	60b9      	str	r1, [r7, #8]
 8003724:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	3314      	adds	r3, #20
 800372a:	461a      	mov	r2, r3
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	0e5b      	lsrs	r3, r3, #25
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	f003 0304 	and.w	r3, r3, #4
 8003736:	4413      	add	r3, r2
 8003738:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	0d1b      	lsrs	r3, r3, #20
 8003742:	f003 031f 	and.w	r3, r3, #31
 8003746:	2107      	movs	r1, #7
 8003748:	fa01 f303 	lsl.w	r3, r1, r3
 800374c:	43db      	mvns	r3, r3
 800374e:	401a      	ands	r2, r3
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	0d1b      	lsrs	r3, r3, #20
 8003754:	f003 031f 	and.w	r3, r3, #31
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	fa01 f303 	lsl.w	r3, r1, r3
 800375e:	431a      	orrs	r2, r3
 8003760:	697b      	ldr	r3, [r7, #20]
 8003762:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003764:	bf00      	nop
 8003766:	371c      	adds	r7, #28
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003770:	b480      	push	{r7}
 8003772:	b085      	sub	sp, #20
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003788:	43db      	mvns	r3, r3
 800378a:	401a      	ands	r2, r3
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f003 0318 	and.w	r3, r3, #24
 8003792:	4908      	ldr	r1, [pc, #32]	; (80037b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003794:	40d9      	lsrs	r1, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	400b      	ands	r3, r1
 800379a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800379e:	431a      	orrs	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80037a6:	bf00      	nop
 80037a8:	3714      	adds	r7, #20
 80037aa:	46bd      	mov	sp, r7
 80037ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b0:	4770      	bx	lr
 80037b2:	bf00      	nop
 80037b4:	0007ffff 	.word	0x0007ffff

080037b8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689b      	ldr	r3, [r3, #8]
 80037c4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80037c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	6093      	str	r3, [r2, #8]
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80037ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80037f0:	d101      	bne.n	80037f6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80037f2:	2301      	movs	r3, #1
 80037f4:	e000      	b.n	80037f8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80037f6:	2300      	movs	r3, #0
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	370c      	adds	r7, #12
 80037fc:	46bd      	mov	sp, r7
 80037fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003802:	4770      	bx	lr

08003804 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003804:	b480      	push	{r7}
 8003806:	b083      	sub	sp, #12
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689b      	ldr	r3, [r3, #8]
 8003810:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003814:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003818:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003820:	bf00      	nop
 8003822:	370c      	adds	r7, #12
 8003824:	46bd      	mov	sp, r7
 8003826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382a:	4770      	bx	lr

0800382c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	689b      	ldr	r3, [r3, #8]
 8003838:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800383c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003840:	d101      	bne.n	8003846 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b01      	cmp	r3, #1
 8003866:	d101      	bne.n	800386c <LL_ADC_IsEnabled+0x18>
 8003868:	2301      	movs	r3, #1
 800386a:	e000      	b.n	800386e <LL_ADC_IsEnabled+0x1a>
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr

0800387a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800387a:	b480      	push	{r7}
 800387c:	b083      	sub	sp, #12
 800387e:	af00      	add	r7, sp, #0
 8003880:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	689b      	ldr	r3, [r3, #8]
 8003886:	f003 0304 	and.w	r3, r3, #4
 800388a:	2b04      	cmp	r3, #4
 800388c:	d101      	bne.n	8003892 <LL_ADC_REG_IsConversionOngoing+0x18>
 800388e:	2301      	movs	r3, #1
 8003890:	e000      	b.n	8003894 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d101      	bne.n	80038b8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80038b4:	2301      	movs	r3, #1
 80038b6:	e000      	b.n	80038ba <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr
	...

080038c8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b088      	sub	sp, #32
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038d0:	2300      	movs	r3, #0
 80038d2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80038d4:	2300      	movs	r3, #0
 80038d6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d101      	bne.n	80038e2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e12c      	b.n	8003b3c <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d109      	bne.n	8003904 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80038f0:	6878      	ldr	r0, [r7, #4]
 80038f2:	f7ff f82b 	bl	800294c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2200      	movs	r2, #0
 80038fa:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff ff67 	bl	80037dc <LL_ADC_IsDeepPowerDownEnabled>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d004      	beq.n	800391e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f7ff ff4d 	bl	80037b8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff ff82 	bl	800382c <LL_ADC_IsInternalRegulatorEnabled>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d115      	bne.n	800395a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff ff66 	bl	8003804 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003938:	4b82      	ldr	r3, [pc, #520]	; (8003b44 <HAL_ADC_Init+0x27c>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	099b      	lsrs	r3, r3, #6
 800393e:	4a82      	ldr	r2, [pc, #520]	; (8003b48 <HAL_ADC_Init+0x280>)
 8003940:	fba2 2303 	umull	r2, r3, r2, r3
 8003944:	099b      	lsrs	r3, r3, #6
 8003946:	3301      	adds	r3, #1
 8003948:	005b      	lsls	r3, r3, #1
 800394a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800394c:	e002      	b.n	8003954 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800394e:	68bb      	ldr	r3, [r7, #8]
 8003950:	3b01      	subs	r3, #1
 8003952:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1f9      	bne.n	800394e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7ff ff64 	bl	800382c <LL_ADC_IsInternalRegulatorEnabled>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10d      	bne.n	8003986 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800396e:	f043 0210 	orr.w	r2, r3, #16
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800397a:	f043 0201 	orr.w	r2, r3, #1
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4618      	mov	r0, r3
 800398c:	f7ff ff75 	bl	800387a <LL_ADC_REG_IsConversionOngoing>
 8003990:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003996:	f003 0310 	and.w	r3, r3, #16
 800399a:	2b00      	cmp	r3, #0
 800399c:	f040 80c5 	bne.w	8003b2a <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f040 80c1 	bne.w	8003b2a <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ac:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80039b0:	f043 0202 	orr.w	r2, r3, #2
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff ff49 	bl	8003854 <LL_ADC_IsEnabled>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d10b      	bne.n	80039e0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039c8:	4860      	ldr	r0, [pc, #384]	; (8003b4c <HAL_ADC_Init+0x284>)
 80039ca:	f7ff ff43 	bl	8003854 <LL_ADC_IsEnabled>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d105      	bne.n	80039e0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	4619      	mov	r1, r3
 80039da:	485d      	ldr	r0, [pc, #372]	; (8003b50 <HAL_ADC_Init+0x288>)
 80039dc:	f7ff fde8 	bl	80035b0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	7e5b      	ldrb	r3, [r3, #25]
 80039e4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80039ea:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80039f0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80039f6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039fe:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a00:	4313      	orrs	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a0a:	2b01      	cmp	r3, #1
 8003a0c:	d106      	bne.n	8003a1c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a12:	3b01      	subs	r3, #1
 8003a14:	045b      	lsls	r3, r3, #17
 8003a16:	69ba      	ldr	r2, [r7, #24]
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d009      	beq.n	8003a38 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a28:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a30:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003a32:	69ba      	ldr	r2, [r7, #24]
 8003a34:	4313      	orrs	r3, r2
 8003a36:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	68da      	ldr	r2, [r3, #12]
 8003a3e:	4b45      	ldr	r3, [pc, #276]	; (8003b54 <HAL_ADC_Init+0x28c>)
 8003a40:	4013      	ands	r3, r2
 8003a42:	687a      	ldr	r2, [r7, #4]
 8003a44:	6812      	ldr	r2, [r2, #0]
 8003a46:	69b9      	ldr	r1, [r7, #24]
 8003a48:	430b      	orrs	r3, r1
 8003a4a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff ff12 	bl	800387a <LL_ADC_REG_IsConversionOngoing>
 8003a56:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff ff1f 	bl	80038a0 <LL_ADC_INJ_IsConversionOngoing>
 8003a62:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d13d      	bne.n	8003ae6 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d13a      	bne.n	8003ae6 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003a74:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003a7c:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a8c:	f023 0302 	bic.w	r3, r3, #2
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	69b9      	ldr	r1, [r7, #24]
 8003a96:	430b      	orrs	r3, r1
 8003a98:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d118      	bne.n	8003ad6 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	691b      	ldr	r3, [r3, #16]
 8003aaa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003aae:	f023 0304 	bic.w	r3, r3, #4
 8003ab2:	687a      	ldr	r2, [r7, #4]
 8003ab4:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003aba:	4311      	orrs	r1, r2
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003ac0:	4311      	orrs	r1, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	431a      	orrs	r2, r3
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f042 0201 	orr.w	r2, r2, #1
 8003ad2:	611a      	str	r2, [r3, #16]
 8003ad4:	e007      	b.n	8003ae6 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	691a      	ldr	r2, [r3, #16]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f022 0201 	bic.w	r2, r2, #1
 8003ae4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d10c      	bne.n	8003b08 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003af4:	f023 010f 	bic.w	r1, r3, #15
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	69db      	ldr	r3, [r3, #28]
 8003afc:	1e5a      	subs	r2, r3, #1
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	631a      	str	r2, [r3, #48]	; 0x30
 8003b06:	e007      	b.n	8003b18 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f022 020f 	bic.w	r2, r2, #15
 8003b16:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b1c:	f023 0303 	bic.w	r3, r3, #3
 8003b20:	f043 0201 	orr.w	r2, r3, #1
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	655a      	str	r2, [r3, #84]	; 0x54
 8003b28:	e007      	b.n	8003b3a <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b2e:	f043 0210 	orr.w	r2, r3, #16
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003b3a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3720      	adds	r7, #32
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	20000000 	.word	0x20000000
 8003b48:	053e2d63 	.word	0x053e2d63
 8003b4c:	50040000 	.word	0x50040000
 8003b50:	50040300 	.word	0x50040300
 8003b54:	fff0c007 	.word	0xfff0c007

08003b58 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b0b6      	sub	sp, #216	; 0xd8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b62:	2300      	movs	r3, #0
 8003b64:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003b72:	2b01      	cmp	r3, #1
 8003b74:	d101      	bne.n	8003b7a <HAL_ADC_ConfigChannel+0x22>
 8003b76:	2302      	movs	r3, #2
 8003b78:	e3b9      	b.n	80042ee <HAL_ADC_ConfigChannel+0x796>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4618      	mov	r0, r3
 8003b88:	f7ff fe77 	bl	800387a <LL_ADC_REG_IsConversionOngoing>
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f040 839e 	bne.w	80042d0 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	2b05      	cmp	r3, #5
 8003b9a:	d824      	bhi.n	8003be6 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	3b02      	subs	r3, #2
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	d81b      	bhi.n	8003bde <HAL_ADC_ConfigChannel+0x86>
 8003ba6:	a201      	add	r2, pc, #4	; (adr r2, 8003bac <HAL_ADC_ConfigChannel+0x54>)
 8003ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bac:	08003bbd 	.word	0x08003bbd
 8003bb0:	08003bc5 	.word	0x08003bc5
 8003bb4:	08003bcd 	.word	0x08003bcd
 8003bb8:	08003bd5 	.word	0x08003bd5
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003bbc:	683b      	ldr	r3, [r7, #0]
 8003bbe:	220c      	movs	r2, #12
 8003bc0:	605a      	str	r2, [r3, #4]
          break;
 8003bc2:	e011      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2212      	movs	r2, #18
 8003bc8:	605a      	str	r2, [r3, #4]
          break;
 8003bca:	e00d      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	2218      	movs	r2, #24
 8003bd0:	605a      	str	r2, [r3, #4]
          break;
 8003bd2:	e009      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003bda:	605a      	str	r2, [r3, #4]
          break;
 8003bdc:	e004      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	2206      	movs	r2, #6
 8003be2:	605a      	str	r2, [r3, #4]
          break;
 8003be4:	e000      	b.n	8003be8 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003be6:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6818      	ldr	r0, [r3, #0]
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	6859      	ldr	r1, [r3, #4]
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	461a      	mov	r2, r3
 8003bf6:	f7ff fd64 	bl	80036c2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7ff fe3b 	bl	800387a <LL_ADC_REG_IsConversionOngoing>
 8003c04:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f7ff fe47 	bl	80038a0 <LL_ADC_INJ_IsConversionOngoing>
 8003c12:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003c16:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f040 81a6 	bne.w	8003f6c <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003c20:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	f040 81a1 	bne.w	8003f6c <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6818      	ldr	r0, [r3, #0]
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	6819      	ldr	r1, [r3, #0]
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	461a      	mov	r2, r3
 8003c38:	f7ff fd6f 	bl	800371a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	695a      	ldr	r2, [r3, #20]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	08db      	lsrs	r3, r3, #3
 8003c48:	f003 0303 	and.w	r3, r3, #3
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	691b      	ldr	r3, [r3, #16]
 8003c5a:	2b04      	cmp	r3, #4
 8003c5c:	d00a      	beq.n	8003c74 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6818      	ldr	r0, [r3, #0]
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	6919      	ldr	r1, [r3, #16]
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003c6e:	f7ff fcd3 	bl	8003618 <LL_ADC_SetOffset>
 8003c72:	e17b      	b.n	8003f6c <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2100      	movs	r1, #0
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f7ff fcf0 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003c80:	4603      	mov	r3, r0
 8003c82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10a      	bne.n	8003ca0 <HAL_ADC_ConfigChannel+0x148>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	2100      	movs	r1, #0
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fce5 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003c96:	4603      	mov	r3, r0
 8003c98:	0e9b      	lsrs	r3, r3, #26
 8003c9a:	f003 021f 	and.w	r2, r3, #31
 8003c9e:	e01e      	b.n	8003cde <HAL_ADC_ConfigChannel+0x186>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	2100      	movs	r1, #0
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	f7ff fcda 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003cac:	4603      	mov	r3, r0
 8003cae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cb2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003cb6:	fa93 f3a3 	rbit	r3, r3
 8003cba:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003cbe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003cc2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003cc6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8003cce:	2320      	movs	r3, #32
 8003cd0:	e004      	b.n	8003cdc <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8003cd2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003cd6:	fab3 f383 	clz	r3, r3
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d105      	bne.n	8003cf6 <HAL_ADC_ConfigChannel+0x19e>
 8003cea:	683b      	ldr	r3, [r7, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	0e9b      	lsrs	r3, r3, #26
 8003cf0:	f003 031f 	and.w	r3, r3, #31
 8003cf4:	e018      	b.n	8003d28 <HAL_ADC_ConfigChannel+0x1d0>
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003d02:	fa93 f3a3 	rbit	r3, r3
 8003d06:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003d0a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003d0e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003d12:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8003d1a:	2320      	movs	r3, #32
 8003d1c:	e004      	b.n	8003d28 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8003d1e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003d22:	fab3 f383 	clz	r3, r3
 8003d26:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d106      	bne.n	8003d3a <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2200      	movs	r2, #0
 8003d32:	2100      	movs	r1, #0
 8003d34:	4618      	mov	r0, r3
 8003d36:	f7ff fca9 	bl	800368c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2101      	movs	r1, #1
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff fc8d 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003d46:	4603      	mov	r3, r0
 8003d48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d10a      	bne.n	8003d66 <HAL_ADC_ConfigChannel+0x20e>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2101      	movs	r1, #1
 8003d56:	4618      	mov	r0, r3
 8003d58:	f7ff fc82 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	0e9b      	lsrs	r3, r3, #26
 8003d60:	f003 021f 	and.w	r2, r3, #31
 8003d64:	e01e      	b.n	8003da4 <HAL_ADC_ConfigChannel+0x24c>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7ff fc77 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003d72:	4603      	mov	r3, r0
 8003d74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003d7c:	fa93 f3a3 	rbit	r3, r3
 8003d80:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003d84:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003d88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003d8c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003d94:	2320      	movs	r3, #32
 8003d96:	e004      	b.n	8003da2 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003d98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003d9c:	fab3 f383 	clz	r3, r3
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d105      	bne.n	8003dbc <HAL_ADC_ConfigChannel+0x264>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	0e9b      	lsrs	r3, r3, #26
 8003db6:	f003 031f 	and.w	r3, r3, #31
 8003dba:	e018      	b.n	8003dee <HAL_ADC_ConfigChannel+0x296>
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dc4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003dc8:	fa93 f3a3 	rbit	r3, r3
 8003dcc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003dd0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003dd4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003dd8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d101      	bne.n	8003de4 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8003de0:	2320      	movs	r3, #32
 8003de2:	e004      	b.n	8003dee <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003de4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003de8:	fab3 f383 	clz	r3, r3
 8003dec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003dee:	429a      	cmp	r2, r3
 8003df0:	d106      	bne.n	8003e00 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2200      	movs	r2, #0
 8003df8:	2101      	movs	r1, #1
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7ff fc46 	bl	800368c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	2102      	movs	r1, #2
 8003e06:	4618      	mov	r0, r3
 8003e08:	f7ff fc2a 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10a      	bne.n	8003e2c <HAL_ADC_ConfigChannel+0x2d4>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	2102      	movs	r1, #2
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	f7ff fc1f 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003e22:	4603      	mov	r3, r0
 8003e24:	0e9b      	lsrs	r3, r3, #26
 8003e26:	f003 021f 	and.w	r2, r3, #31
 8003e2a:	e01e      	b.n	8003e6a <HAL_ADC_ConfigChannel+0x312>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2102      	movs	r1, #2
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff fc14 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003e38:	4603      	mov	r3, r0
 8003e3a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e3e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003e42:	fa93 f3a3 	rbit	r3, r3
 8003e46:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003e4a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003e4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003e52:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8003e5a:	2320      	movs	r3, #32
 8003e5c:	e004      	b.n	8003e68 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8003e5e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003e62:	fab3 f383 	clz	r3, r3
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d105      	bne.n	8003e82 <HAL_ADC_ConfigChannel+0x32a>
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	0e9b      	lsrs	r3, r3, #26
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	e016      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0x358>
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e8a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e8e:	fa93 f3a3 	rbit	r3, r3
 8003e92:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003e94:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003e96:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003e9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8003ea2:	2320      	movs	r3, #32
 8003ea4:	e004      	b.n	8003eb0 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003ea6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003eaa:	fab3 f383 	clz	r3, r3
 8003eae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d106      	bne.n	8003ec2 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	2102      	movs	r1, #2
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f7ff fbe5 	bl	800368c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2103      	movs	r1, #3
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7ff fbc9 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003ece:	4603      	mov	r3, r0
 8003ed0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10a      	bne.n	8003eee <HAL_ADC_ConfigChannel+0x396>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	2103      	movs	r1, #3
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f7ff fbbe 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	0e9b      	lsrs	r3, r3, #26
 8003ee8:	f003 021f 	and.w	r2, r3, #31
 8003eec:	e017      	b.n	8003f1e <HAL_ADC_ConfigChannel+0x3c6>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2103      	movs	r1, #3
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	f7ff fbb3 	bl	8003660 <LL_ADC_GetOffsetChannel>
 8003efa:	4603      	mov	r3, r0
 8003efc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003efe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f00:	fa93 f3a3 	rbit	r3, r3
 8003f04:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003f06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f08:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003f0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8003f10:	2320      	movs	r3, #32
 8003f12:	e003      	b.n	8003f1c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003f14:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f16:	fab3 f383 	clz	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d105      	bne.n	8003f36 <HAL_ADC_ConfigChannel+0x3de>
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	0e9b      	lsrs	r3, r3, #26
 8003f30:	f003 031f 	and.w	r3, r3, #31
 8003f34:	e011      	b.n	8003f5a <HAL_ADC_ConfigChannel+0x402>
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f3c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f3e:	fa93 f3a3 	rbit	r3, r3
 8003f42:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003f44:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f46:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d101      	bne.n	8003f52 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8003f4e:	2320      	movs	r3, #32
 8003f50:	e003      	b.n	8003f5a <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8003f52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f54:	fab3 f383 	clz	r3, r3
 8003f58:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d106      	bne.n	8003f6c <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2200      	movs	r2, #0
 8003f64:	2103      	movs	r1, #3
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff fb90 	bl	800368c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7ff fc6f 	bl	8003854 <LL_ADC_IsEnabled>
 8003f76:	4603      	mov	r3, r0
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	f040 813f 	bne.w	80041fc <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6818      	ldr	r0, [r3, #0]
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	6819      	ldr	r1, [r3, #0]
 8003f86:	683b      	ldr	r3, [r7, #0]
 8003f88:	68db      	ldr	r3, [r3, #12]
 8003f8a:	461a      	mov	r2, r3
 8003f8c:	f7ff fbf0 	bl	8003770 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	68db      	ldr	r3, [r3, #12]
 8003f94:	4a8e      	ldr	r2, [pc, #568]	; (80041d0 <HAL_ADC_ConfigChannel+0x678>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	f040 8130 	bne.w	80041fc <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10b      	bne.n	8003fc4 <HAL_ADC_ConfigChannel+0x46c>
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	0e9b      	lsrs	r3, r3, #26
 8003fb2:	3301      	adds	r3, #1
 8003fb4:	f003 031f 	and.w	r3, r3, #31
 8003fb8:	2b09      	cmp	r3, #9
 8003fba:	bf94      	ite	ls
 8003fbc:	2301      	movls	r3, #1
 8003fbe:	2300      	movhi	r3, #0
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	e019      	b.n	8003ff8 <HAL_ADC_ConfigChannel+0x4a0>
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003fcc:	fa93 f3a3 	rbit	r3, r3
 8003fd0:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003fd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003fd4:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003fd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003fdc:	2320      	movs	r3, #32
 8003fde:	e003      	b.n	8003fe8 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003fe0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003fe2:	fab3 f383 	clz	r3, r3
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	3301      	adds	r3, #1
 8003fea:	f003 031f 	and.w	r3, r3, #31
 8003fee:	2b09      	cmp	r3, #9
 8003ff0:	bf94      	ite	ls
 8003ff2:	2301      	movls	r3, #1
 8003ff4:	2300      	movhi	r3, #0
 8003ff6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d079      	beq.n	80040f0 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004004:	2b00      	cmp	r3, #0
 8004006:	d107      	bne.n	8004018 <HAL_ADC_ConfigChannel+0x4c0>
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	0e9b      	lsrs	r3, r3, #26
 800400e:	3301      	adds	r3, #1
 8004010:	069b      	lsls	r3, r3, #26
 8004012:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004016:	e015      	b.n	8004044 <HAL_ADC_ConfigChannel+0x4ec>
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800401e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004020:	fa93 f3a3 	rbit	r3, r3
 8004024:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8004026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004028:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800402a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8004030:	2320      	movs	r3, #32
 8004032:	e003      	b.n	800403c <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8004034:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004036:	fab3 f383 	clz	r3, r3
 800403a:	b2db      	uxtb	r3, r3
 800403c:	3301      	adds	r3, #1
 800403e:	069b      	lsls	r3, r3, #26
 8004040:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800404c:	2b00      	cmp	r3, #0
 800404e:	d109      	bne.n	8004064 <HAL_ADC_ConfigChannel+0x50c>
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	0e9b      	lsrs	r3, r3, #26
 8004056:	3301      	adds	r3, #1
 8004058:	f003 031f 	and.w	r3, r3, #31
 800405c:	2101      	movs	r1, #1
 800405e:	fa01 f303 	lsl.w	r3, r1, r3
 8004062:	e017      	b.n	8004094 <HAL_ADC_ConfigChannel+0x53c>
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800406a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800406c:	fa93 f3a3 	rbit	r3, r3
 8004070:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8004072:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004074:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8004076:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 800407c:	2320      	movs	r3, #32
 800407e:	e003      	b.n	8004088 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8004080:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004082:	fab3 f383 	clz	r3, r3
 8004086:	b2db      	uxtb	r3, r3
 8004088:	3301      	adds	r3, #1
 800408a:	f003 031f 	and.w	r3, r3, #31
 800408e:	2101      	movs	r1, #1
 8004090:	fa01 f303 	lsl.w	r3, r1, r3
 8004094:	ea42 0103 	orr.w	r1, r2, r3
 8004098:	683b      	ldr	r3, [r7, #0]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d10a      	bne.n	80040ba <HAL_ADC_ConfigChannel+0x562>
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	0e9b      	lsrs	r3, r3, #26
 80040aa:	3301      	adds	r3, #1
 80040ac:	f003 021f 	and.w	r2, r3, #31
 80040b0:	4613      	mov	r3, r2
 80040b2:	005b      	lsls	r3, r3, #1
 80040b4:	4413      	add	r3, r2
 80040b6:	051b      	lsls	r3, r3, #20
 80040b8:	e018      	b.n	80040ec <HAL_ADC_ConfigChannel+0x594>
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040c2:	fa93 f3a3 	rbit	r3, r3
 80040c6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80040c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 80040cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 80040d2:	2320      	movs	r3, #32
 80040d4:	e003      	b.n	80040de <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 80040d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040d8:	fab3 f383 	clz	r3, r3
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	3301      	adds	r3, #1
 80040e0:	f003 021f 	and.w	r2, r3, #31
 80040e4:	4613      	mov	r3, r2
 80040e6:	005b      	lsls	r3, r3, #1
 80040e8:	4413      	add	r3, r2
 80040ea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80040ec:	430b      	orrs	r3, r1
 80040ee:	e080      	b.n	80041f2 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d107      	bne.n	800410c <HAL_ADC_ConfigChannel+0x5b4>
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	0e9b      	lsrs	r3, r3, #26
 8004102:	3301      	adds	r3, #1
 8004104:	069b      	lsls	r3, r3, #26
 8004106:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800410a:	e015      	b.n	8004138 <HAL_ADC_ConfigChannel+0x5e0>
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004112:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004114:	fa93 f3a3 	rbit	r3, r3
 8004118:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800411a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800411c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800411e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004120:	2b00      	cmp	r3, #0
 8004122:	d101      	bne.n	8004128 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8004124:	2320      	movs	r3, #32
 8004126:	e003      	b.n	8004130 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8004128:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800412a:	fab3 f383 	clz	r3, r3
 800412e:	b2db      	uxtb	r3, r3
 8004130:	3301      	adds	r3, #1
 8004132:	069b      	lsls	r3, r3, #26
 8004134:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004140:	2b00      	cmp	r3, #0
 8004142:	d109      	bne.n	8004158 <HAL_ADC_ConfigChannel+0x600>
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	0e9b      	lsrs	r3, r3, #26
 800414a:	3301      	adds	r3, #1
 800414c:	f003 031f 	and.w	r3, r3, #31
 8004150:	2101      	movs	r1, #1
 8004152:	fa01 f303 	lsl.w	r3, r1, r3
 8004156:	e017      	b.n	8004188 <HAL_ADC_ConfigChannel+0x630>
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800415e:	6a3b      	ldr	r3, [r7, #32]
 8004160:	fa93 f3a3 	rbit	r3, r3
 8004164:	61fb      	str	r3, [r7, #28]
  return result;
 8004166:	69fb      	ldr	r3, [r7, #28]
 8004168:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800416a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800416c:	2b00      	cmp	r3, #0
 800416e:	d101      	bne.n	8004174 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8004170:	2320      	movs	r3, #32
 8004172:	e003      	b.n	800417c <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8004174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004176:	fab3 f383 	clz	r3, r3
 800417a:	b2db      	uxtb	r3, r3
 800417c:	3301      	adds	r3, #1
 800417e:	f003 031f 	and.w	r3, r3, #31
 8004182:	2101      	movs	r1, #1
 8004184:	fa01 f303 	lsl.w	r3, r1, r3
 8004188:	ea42 0103 	orr.w	r1, r2, r3
 800418c:	683b      	ldr	r3, [r7, #0]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004194:	2b00      	cmp	r3, #0
 8004196:	d10d      	bne.n	80041b4 <HAL_ADC_ConfigChannel+0x65c>
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	0e9b      	lsrs	r3, r3, #26
 800419e:	3301      	adds	r3, #1
 80041a0:	f003 021f 	and.w	r2, r3, #31
 80041a4:	4613      	mov	r3, r2
 80041a6:	005b      	lsls	r3, r3, #1
 80041a8:	4413      	add	r3, r2
 80041aa:	3b1e      	subs	r3, #30
 80041ac:	051b      	lsls	r3, r3, #20
 80041ae:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80041b2:	e01d      	b.n	80041f0 <HAL_ADC_ConfigChannel+0x698>
 80041b4:	683b      	ldr	r3, [r7, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	fa93 f3a3 	rbit	r3, r3
 80041c0:	613b      	str	r3, [r7, #16]
  return result;
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d103      	bne.n	80041d4 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 80041cc:	2320      	movs	r3, #32
 80041ce:	e005      	b.n	80041dc <HAL_ADC_ConfigChannel+0x684>
 80041d0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	fab3 f383 	clz	r3, r3
 80041da:	b2db      	uxtb	r3, r3
 80041dc:	3301      	adds	r3, #1
 80041de:	f003 021f 	and.w	r2, r3, #31
 80041e2:	4613      	mov	r3, r2
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	4413      	add	r3, r2
 80041e8:	3b1e      	subs	r3, #30
 80041ea:	051b      	lsls	r3, r3, #20
 80041ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041f0:	430b      	orrs	r3, r1
 80041f2:	683a      	ldr	r2, [r7, #0]
 80041f4:	6892      	ldr	r2, [r2, #8]
 80041f6:	4619      	mov	r1, r3
 80041f8:	f7ff fa8f 	bl	800371a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681a      	ldr	r2, [r3, #0]
 8004200:	4b3d      	ldr	r3, [pc, #244]	; (80042f8 <HAL_ADC_ConfigChannel+0x7a0>)
 8004202:	4013      	ands	r3, r2
 8004204:	2b00      	cmp	r3, #0
 8004206:	d06c      	beq.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004208:	483c      	ldr	r0, [pc, #240]	; (80042fc <HAL_ADC_ConfigChannel+0x7a4>)
 800420a:	f7ff f9f7 	bl	80035fc <LL_ADC_GetCommonPathInternalCh>
 800420e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4a3a      	ldr	r2, [pc, #232]	; (8004300 <HAL_ADC_ConfigChannel+0x7a8>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d127      	bne.n	800426c <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800421c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004220:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004224:	2b00      	cmp	r3, #0
 8004226:	d121      	bne.n	800426c <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a35      	ldr	r2, [pc, #212]	; (8004304 <HAL_ADC_ConfigChannel+0x7ac>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d157      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004232:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004236:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800423a:	4619      	mov	r1, r3
 800423c:	482f      	ldr	r0, [pc, #188]	; (80042fc <HAL_ADC_ConfigChannel+0x7a4>)
 800423e:	f7ff f9ca 	bl	80035d6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004242:	4b31      	ldr	r3, [pc, #196]	; (8004308 <HAL_ADC_ConfigChannel+0x7b0>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	099b      	lsrs	r3, r3, #6
 8004248:	4a30      	ldr	r2, [pc, #192]	; (800430c <HAL_ADC_ConfigChannel+0x7b4>)
 800424a:	fba2 2303 	umull	r2, r3, r2, r3
 800424e:	099b      	lsrs	r3, r3, #6
 8004250:	1c5a      	adds	r2, r3, #1
 8004252:	4613      	mov	r3, r2
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	4413      	add	r3, r2
 8004258:	009b      	lsls	r3, r3, #2
 800425a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800425c:	e002      	b.n	8004264 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	3b01      	subs	r3, #1
 8004262:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d1f9      	bne.n	800425e <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800426a:	e03a      	b.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	4a27      	ldr	r2, [pc, #156]	; (8004310 <HAL_ADC_ConfigChannel+0x7b8>)
 8004272:	4293      	cmp	r3, r2
 8004274:	d113      	bne.n	800429e <HAL_ADC_ConfigChannel+0x746>
 8004276:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800427a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800427e:	2b00      	cmp	r3, #0
 8004280:	d10d      	bne.n	800429e <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a1f      	ldr	r2, [pc, #124]	; (8004304 <HAL_ADC_ConfigChannel+0x7ac>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d12a      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800428c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004290:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004294:	4619      	mov	r1, r3
 8004296:	4819      	ldr	r0, [pc, #100]	; (80042fc <HAL_ADC_ConfigChannel+0x7a4>)
 8004298:	f7ff f99d 	bl	80035d6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800429c:	e021      	b.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a1c      	ldr	r2, [pc, #112]	; (8004314 <HAL_ADC_ConfigChannel+0x7bc>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d11c      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80042a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d116      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a12      	ldr	r2, [pc, #72]	; (8004304 <HAL_ADC_ConfigChannel+0x7ac>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	d111      	bne.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80042be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80042c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80042c6:	4619      	mov	r1, r3
 80042c8:	480c      	ldr	r0, [pc, #48]	; (80042fc <HAL_ADC_ConfigChannel+0x7a4>)
 80042ca:	f7ff f984 	bl	80035d6 <LL_ADC_SetCommonPathInternalCh>
 80042ce:	e008      	b.n	80042e2 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042d4:	f043 0220 	orr.w	r2, r3, #32
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80042ea:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	37d8      	adds	r7, #216	; 0xd8
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	80080000 	.word	0x80080000
 80042fc:	50040300 	.word	0x50040300
 8004300:	c7520000 	.word	0xc7520000
 8004304:	50040000 	.word	0x50040000
 8004308:	20000000 	.word	0x20000000
 800430c:	053e2d63 	.word	0x053e2d63
 8004310:	cb840000 	.word	0xcb840000
 8004314:	80000001 	.word	0x80000001

08004318 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004328:	4b0c      	ldr	r3, [pc, #48]	; (800435c <__NVIC_SetPriorityGrouping+0x44>)
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800432e:	68ba      	ldr	r2, [r7, #8]
 8004330:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004334:	4013      	ands	r3, r2
 8004336:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004340:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004344:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004348:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800434a:	4a04      	ldr	r2, [pc, #16]	; (800435c <__NVIC_SetPriorityGrouping+0x44>)
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	60d3      	str	r3, [r2, #12]
}
 8004350:	bf00      	nop
 8004352:	3714      	adds	r7, #20
 8004354:	46bd      	mov	sp, r7
 8004356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435a:	4770      	bx	lr
 800435c:	e000ed00 	.word	0xe000ed00

08004360 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004360:	b480      	push	{r7}
 8004362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004364:	4b04      	ldr	r3, [pc, #16]	; (8004378 <__NVIC_GetPriorityGrouping+0x18>)
 8004366:	68db      	ldr	r3, [r3, #12]
 8004368:	0a1b      	lsrs	r3, r3, #8
 800436a:	f003 0307 	and.w	r3, r3, #7
}
 800436e:	4618      	mov	r0, r3
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	e000ed00 	.word	0xe000ed00

0800437c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800437c:	b480      	push	{r7}
 800437e:	b083      	sub	sp, #12
 8004380:	af00      	add	r7, sp, #0
 8004382:	4603      	mov	r3, r0
 8004384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438a:	2b00      	cmp	r3, #0
 800438c:	db0b      	blt.n	80043a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800438e:	79fb      	ldrb	r3, [r7, #7]
 8004390:	f003 021f 	and.w	r2, r3, #31
 8004394:	4907      	ldr	r1, [pc, #28]	; (80043b4 <__NVIC_EnableIRQ+0x38>)
 8004396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800439a:	095b      	lsrs	r3, r3, #5
 800439c:	2001      	movs	r0, #1
 800439e:	fa00 f202 	lsl.w	r2, r0, r2
 80043a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80043a6:	bf00      	nop
 80043a8:	370c      	adds	r7, #12
 80043aa:	46bd      	mov	sp, r7
 80043ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b0:	4770      	bx	lr
 80043b2:	bf00      	nop
 80043b4:	e000e100 	.word	0xe000e100

080043b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043b8:	b480      	push	{r7}
 80043ba:	b083      	sub	sp, #12
 80043bc:	af00      	add	r7, sp, #0
 80043be:	4603      	mov	r3, r0
 80043c0:	6039      	str	r1, [r7, #0]
 80043c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	db0a      	blt.n	80043e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043cc:	683b      	ldr	r3, [r7, #0]
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	490c      	ldr	r1, [pc, #48]	; (8004404 <__NVIC_SetPriority+0x4c>)
 80043d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043d6:	0112      	lsls	r2, r2, #4
 80043d8:	b2d2      	uxtb	r2, r2
 80043da:	440b      	add	r3, r1
 80043dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043e0:	e00a      	b.n	80043f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	4908      	ldr	r1, [pc, #32]	; (8004408 <__NVIC_SetPriority+0x50>)
 80043e8:	79fb      	ldrb	r3, [r7, #7]
 80043ea:	f003 030f 	and.w	r3, r3, #15
 80043ee:	3b04      	subs	r3, #4
 80043f0:	0112      	lsls	r2, r2, #4
 80043f2:	b2d2      	uxtb	r2, r2
 80043f4:	440b      	add	r3, r1
 80043f6:	761a      	strb	r2, [r3, #24]
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr
 8004404:	e000e100 	.word	0xe000e100
 8004408:	e000ed00 	.word	0xe000ed00

0800440c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800440c:	b480      	push	{r7}
 800440e:	b089      	sub	sp, #36	; 0x24
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f003 0307 	and.w	r3, r3, #7
 800441e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	f1c3 0307 	rsb	r3, r3, #7
 8004426:	2b04      	cmp	r3, #4
 8004428:	bf28      	it	cs
 800442a:	2304      	movcs	r3, #4
 800442c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	3304      	adds	r3, #4
 8004432:	2b06      	cmp	r3, #6
 8004434:	d902      	bls.n	800443c <NVIC_EncodePriority+0x30>
 8004436:	69fb      	ldr	r3, [r7, #28]
 8004438:	3b03      	subs	r3, #3
 800443a:	e000      	b.n	800443e <NVIC_EncodePriority+0x32>
 800443c:	2300      	movs	r3, #0
 800443e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004440:	f04f 32ff 	mov.w	r2, #4294967295
 8004444:	69bb      	ldr	r3, [r7, #24]
 8004446:	fa02 f303 	lsl.w	r3, r2, r3
 800444a:	43da      	mvns	r2, r3
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	401a      	ands	r2, r3
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004454:	f04f 31ff 	mov.w	r1, #4294967295
 8004458:	697b      	ldr	r3, [r7, #20]
 800445a:	fa01 f303 	lsl.w	r3, r1, r3
 800445e:	43d9      	mvns	r1, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004464:	4313      	orrs	r3, r2
         );
}
 8004466:	4618      	mov	r0, r3
 8004468:	3724      	adds	r7, #36	; 0x24
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	3b01      	subs	r3, #1
 8004480:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004484:	d301      	bcc.n	800448a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004486:	2301      	movs	r3, #1
 8004488:	e00f      	b.n	80044aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800448a:	4a0a      	ldr	r2, [pc, #40]	; (80044b4 <SysTick_Config+0x40>)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3b01      	subs	r3, #1
 8004490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004492:	210f      	movs	r1, #15
 8004494:	f04f 30ff 	mov.w	r0, #4294967295
 8004498:	f7ff ff8e 	bl	80043b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800449c:	4b05      	ldr	r3, [pc, #20]	; (80044b4 <SysTick_Config+0x40>)
 800449e:	2200      	movs	r2, #0
 80044a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80044a2:	4b04      	ldr	r3, [pc, #16]	; (80044b4 <SysTick_Config+0x40>)
 80044a4:	2207      	movs	r2, #7
 80044a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	e000e010 	.word	0xe000e010

080044b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f7ff ff29 	bl	8004318 <__NVIC_SetPriorityGrouping>
}
 80044c6:	bf00      	nop
 80044c8:	3708      	adds	r7, #8
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b086      	sub	sp, #24
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	4603      	mov	r3, r0
 80044d6:	60b9      	str	r1, [r7, #8]
 80044d8:	607a      	str	r2, [r7, #4]
 80044da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80044dc:	2300      	movs	r3, #0
 80044de:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044e0:	f7ff ff3e 	bl	8004360 <__NVIC_GetPriorityGrouping>
 80044e4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	68b9      	ldr	r1, [r7, #8]
 80044ea:	6978      	ldr	r0, [r7, #20]
 80044ec:	f7ff ff8e 	bl	800440c <NVIC_EncodePriority>
 80044f0:	4602      	mov	r2, r0
 80044f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044f6:	4611      	mov	r1, r2
 80044f8:	4618      	mov	r0, r3
 80044fa:	f7ff ff5d 	bl	80043b8 <__NVIC_SetPriority>
}
 80044fe:	bf00      	nop
 8004500:	3718      	adds	r7, #24
 8004502:	46bd      	mov	sp, r7
 8004504:	bd80      	pop	{r7, pc}

08004506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004506:	b580      	push	{r7, lr}
 8004508:	b082      	sub	sp, #8
 800450a:	af00      	add	r7, sp, #0
 800450c:	4603      	mov	r3, r0
 800450e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004514:	4618      	mov	r0, r3
 8004516:	f7ff ff31 	bl	800437c <__NVIC_EnableIRQ>
}
 800451a:	bf00      	nop
 800451c:	3708      	adds	r7, #8
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}

08004522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004522:	b580      	push	{r7, lr}
 8004524:	b082      	sub	sp, #8
 8004526:	af00      	add	r7, sp, #0
 8004528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f7ff ffa2 	bl	8004474 <SysTick_Config>
 8004530:	4603      	mov	r3, r0
}
 8004532:	4618      	mov	r0, r3
 8004534:	3708      	adds	r7, #8
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
	...

0800453c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800454a:	2301      	movs	r3, #1
 800454c:	e054      	b.n	80045f8 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	7f5b      	ldrb	r3, [r3, #29]
 8004552:	b2db      	uxtb	r3, r3
 8004554:	2b00      	cmp	r3, #0
 8004556:	d105      	bne.n	8004564 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f7fe faaa 	bl	8002ab8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2202      	movs	r2, #2
 8004568:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	791b      	ldrb	r3, [r3, #4]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d10c      	bne.n	800458c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a22      	ldr	r2, [pc, #136]	; (8004600 <HAL_CRC_Init+0xc4>)
 8004578:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	689a      	ldr	r2, [r3, #8]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f022 0218 	bic.w	r2, r2, #24
 8004588:	609a      	str	r2, [r3, #8]
 800458a:	e00c      	b.n	80045a6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6899      	ldr	r1, [r3, #8]
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	461a      	mov	r2, r3
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 f834 	bl	8004604 <HAL_CRCEx_Polynomial_Set>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d001      	beq.n	80045a6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e028      	b.n	80045f8 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	795b      	ldrb	r3, [r3, #5]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d105      	bne.n	80045ba <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f04f 32ff 	mov.w	r2, #4294967295
 80045b6:	611a      	str	r2, [r3, #16]
 80045b8:	e004      	b.n	80045c4 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	687a      	ldr	r2, [r7, #4]
 80045c0:	6912      	ldr	r2, [r2, #16]
 80045c2:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	695a      	ldr	r2, [r3, #20]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	430a      	orrs	r2, r1
 80045d8:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	699a      	ldr	r2, [r3, #24]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2201      	movs	r2, #1
 80045f4:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
}
 80045f8:	4618      	mov	r0, r3
 80045fa:	3708      	adds	r7, #8
 80045fc:	46bd      	mov	sp, r7
 80045fe:	bd80      	pop	{r7, pc}
 8004600:	04c11db7 	.word	0x04c11db7

08004604 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8004604:	b480      	push	{r7}
 8004606:	b087      	sub	sp, #28
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004610:	2300      	movs	r3, #0
 8004612:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8004614:	231f      	movs	r3, #31
 8004616:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004618:	bf00      	nop
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	1e5a      	subs	r2, r3, #1
 800461e:	613a      	str	r2, [r7, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d009      	beq.n	8004638 <HAL_CRCEx_Polynomial_Set+0x34>
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	f003 031f 	and.w	r3, r3, #31
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	fa22 f303 	lsr.w	r3, r2, r3
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b00      	cmp	r3, #0
 8004636:	d0f0      	beq.n	800461a <HAL_CRCEx_Polynomial_Set+0x16>
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b18      	cmp	r3, #24
 800463c:	d846      	bhi.n	80046cc <HAL_CRCEx_Polynomial_Set+0xc8>
 800463e:	a201      	add	r2, pc, #4	; (adr r2, 8004644 <HAL_CRCEx_Polynomial_Set+0x40>)
 8004640:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004644:	080046d3 	.word	0x080046d3
 8004648:	080046cd 	.word	0x080046cd
 800464c:	080046cd 	.word	0x080046cd
 8004650:	080046cd 	.word	0x080046cd
 8004654:	080046cd 	.word	0x080046cd
 8004658:	080046cd 	.word	0x080046cd
 800465c:	080046cd 	.word	0x080046cd
 8004660:	080046cd 	.word	0x080046cd
 8004664:	080046c1 	.word	0x080046c1
 8004668:	080046cd 	.word	0x080046cd
 800466c:	080046cd 	.word	0x080046cd
 8004670:	080046cd 	.word	0x080046cd
 8004674:	080046cd 	.word	0x080046cd
 8004678:	080046cd 	.word	0x080046cd
 800467c:	080046cd 	.word	0x080046cd
 8004680:	080046cd 	.word	0x080046cd
 8004684:	080046b5 	.word	0x080046b5
 8004688:	080046cd 	.word	0x080046cd
 800468c:	080046cd 	.word	0x080046cd
 8004690:	080046cd 	.word	0x080046cd
 8004694:	080046cd 	.word	0x080046cd
 8004698:	080046cd 	.word	0x080046cd
 800469c:	080046cd 	.word	0x080046cd
 80046a0:	080046cd 	.word	0x080046cd
 80046a4:	080046a9 	.word	0x080046a9
  }

  switch (PolyLength)
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	2b06      	cmp	r3, #6
 80046ac:	d913      	bls.n	80046d6 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80046b2:	e010      	b.n	80046d6 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	2b07      	cmp	r3, #7
 80046b8:	d90f      	bls.n	80046da <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80046be:	e00c      	b.n	80046da <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	2b0f      	cmp	r3, #15
 80046c4:	d90b      	bls.n	80046de <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	75fb      	strb	r3, [r7, #23]
      }
      break;
 80046ca:	e008      	b.n	80046de <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 80046cc:	2301      	movs	r3, #1
 80046ce:	75fb      	strb	r3, [r7, #23]
      break;
 80046d0:	e006      	b.n	80046e0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80046d2:	bf00      	nop
 80046d4:	e004      	b.n	80046e0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80046d6:	bf00      	nop
 80046d8:	e002      	b.n	80046e0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80046da:	bf00      	nop
 80046dc:	e000      	b.n	80046e0 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 80046de:	bf00      	nop
  }
  if (status == HAL_OK)
 80046e0:	7dfb      	ldrb	r3, [r7, #23]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10d      	bne.n	8004702 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68ba      	ldr	r2, [r7, #8]
 80046ec:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	689b      	ldr	r3, [r3, #8]
 80046f4:	f023 0118 	bic.w	r1, r3, #24
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	430a      	orrs	r2, r1
 8004700:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8004702:	7dfb      	ldrb	r3, [r7, #23]
}
 8004704:	4618      	mov	r0, r3
 8004706:	371c      	adds	r7, #28
 8004708:	46bd      	mov	sp, r7
 800470a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800470e:	4770      	bx	lr

08004710 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b082      	sub	sp, #8
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d101      	bne.n	8004722 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e014      	b.n	800474c <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	791b      	ldrb	r3, [r3, #4]
 8004726:	b2db      	uxtb	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d105      	bne.n	8004738 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004732:	6878      	ldr	r0, [r7, #4]
 8004734:	f7fe fa1c 	bl	8002b70 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2202      	movs	r2, #2
 800473c:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2201      	movs	r2, #1
 8004748:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3708      	adds	r7, #8
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	795b      	ldrb	r3, [r3, #5]
 8004768:	2b01      	cmp	r3, #1
 800476a:	d101      	bne.n	8004770 <HAL_DAC_ConfigChannel+0x1c>
 800476c:	2302      	movs	r3, #2
 800476e:	e107      	b.n	8004980 <HAL_DAC_ConfigChannel+0x22c>
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2201      	movs	r2, #1
 8004774:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2202      	movs	r2, #2
 800477a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2b04      	cmp	r3, #4
 8004782:	d174      	bne.n	800486e <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8004784:	f7fe fee4 	bl	8003550 <HAL_GetTick>
 8004788:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d134      	bne.n	80047fa <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004790:	e011      	b.n	80047b6 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004792:	f7fe fedd 	bl	8003550 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	69fb      	ldr	r3, [r7, #28]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b01      	cmp	r3, #1
 800479e:	d90a      	bls.n	80047b6 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	691b      	ldr	r3, [r3, #16]
 80047a4:	f043 0208 	orr.w	r2, r3, #8
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2203      	movs	r2, #3
 80047b0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e0e4      	b.n	8004980 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d1e6      	bne.n	8004792 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80047c4:	2001      	movs	r0, #1
 80047c6:	f7fe fecf 	bl	8003568 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	68ba      	ldr	r2, [r7, #8]
 80047d0:	6992      	ldr	r2, [r2, #24]
 80047d2:	641a      	str	r2, [r3, #64]	; 0x40
 80047d4:	e01e      	b.n	8004814 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80047d6:	f7fe febb 	bl	8003550 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	69fb      	ldr	r3, [r7, #28]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d90a      	bls.n	80047fa <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	691b      	ldr	r3, [r3, #16]
 80047e8:	f043 0208 	orr.w	r2, r3, #8
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2203      	movs	r2, #3
 80047f4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	e0c2      	b.n	8004980 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004800:	2b00      	cmp	r3, #0
 8004802:	dbe8      	blt.n	80047d6 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8004804:	2001      	movs	r0, #1
 8004806:	f7fe feaf 	bl	8003568 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	6992      	ldr	r2, [r2, #24]
 8004812:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f003 0310 	and.w	r3, r3, #16
 8004820:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8004824:	fa01 f303 	lsl.w	r3, r1, r3
 8004828:	43db      	mvns	r3, r3
 800482a:	ea02 0103 	and.w	r1, r2, r3
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	69da      	ldr	r2, [r3, #28]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	f003 0310 	and.w	r3, r3, #16
 8004838:	409a      	lsls	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	430a      	orrs	r2, r1
 8004840:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f003 0310 	and.w	r3, r3, #16
 800484e:	21ff      	movs	r1, #255	; 0xff
 8004850:	fa01 f303 	lsl.w	r3, r1, r3
 8004854:	43db      	mvns	r3, r3
 8004856:	ea02 0103 	and.w	r1, r2, r3
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	6a1a      	ldr	r2, [r3, #32]
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	f003 0310 	and.w	r3, r3, #16
 8004864:	409a      	lsls	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	430a      	orrs	r2, r1
 800486c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	691b      	ldr	r3, [r3, #16]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d11d      	bne.n	80048b2 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800487c:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f003 0310 	and.w	r3, r3, #16
 8004884:	221f      	movs	r2, #31
 8004886:	fa02 f303 	lsl.w	r3, r2, r3
 800488a:	43db      	mvns	r3, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f003 0310 	and.w	r3, r3, #16
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	fa02 f303 	lsl.w	r3, r2, r3
 80048a4:	69ba      	ldr	r2, [r7, #24]
 80048a6:	4313      	orrs	r3, r2
 80048a8:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048b8:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2207      	movs	r2, #7
 80048c2:	fa02 f303 	lsl.w	r3, r2, r3
 80048c6:	43db      	mvns	r3, r3
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	4013      	ands	r3, r2
 80048cc:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	681a      	ldr	r2, [r3, #0]
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	431a      	orrs	r2, r3
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	4313      	orrs	r3, r2
 80048de:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f003 0310 	and.w	r3, r3, #16
 80048e6:	697a      	ldr	r2, [r7, #20]
 80048e8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ec:	69ba      	ldr	r2, [r7, #24]
 80048ee:	4313      	orrs	r3, r2
 80048f0:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	6819      	ldr	r1, [r3, #0]
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f003 0310 	and.w	r3, r3, #16
 8004906:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800490a:	fa02 f303 	lsl.w	r3, r2, r3
 800490e:	43da      	mvns	r2, r3
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	400a      	ands	r2, r1
 8004916:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f003 0310 	and.w	r3, r3, #16
 8004926:	f640 72fc 	movw	r2, #4092	; 0xffc
 800492a:	fa02 f303 	lsl.w	r3, r2, r3
 800492e:	43db      	mvns	r3, r3
 8004930:	69ba      	ldr	r2, [r7, #24]
 8004932:	4013      	ands	r3, r2
 8004934:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	f003 0310 	and.w	r3, r3, #16
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	69ba      	ldr	r2, [r7, #24]
 800494a:	4313      	orrs	r3, r2
 800494c:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	69ba      	ldr	r2, [r7, #24]
 8004954:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	6819      	ldr	r1, [r3, #0]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f003 0310 	and.w	r3, r3, #16
 8004962:	22c0      	movs	r2, #192	; 0xc0
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	43da      	mvns	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	400a      	ands	r2, r1
 8004970:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2201      	movs	r2, #1
 8004976:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	2200      	movs	r2, #0
 800497c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3720      	adds	r7, #32
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e098      	b.n	8004acc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	461a      	mov	r2, r3
 80049a0:	4b4d      	ldr	r3, [pc, #308]	; (8004ad8 <HAL_DMA_Init+0x150>)
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d80f      	bhi.n	80049c6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	461a      	mov	r2, r3
 80049ac:	4b4b      	ldr	r3, [pc, #300]	; (8004adc <HAL_DMA_Init+0x154>)
 80049ae:	4413      	add	r3, r2
 80049b0:	4a4b      	ldr	r2, [pc, #300]	; (8004ae0 <HAL_DMA_Init+0x158>)
 80049b2:	fba2 2303 	umull	r2, r3, r2, r3
 80049b6:	091b      	lsrs	r3, r3, #4
 80049b8:	009a      	lsls	r2, r3, #2
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a48      	ldr	r2, [pc, #288]	; (8004ae4 <HAL_DMA_Init+0x15c>)
 80049c2:	641a      	str	r2, [r3, #64]	; 0x40
 80049c4:	e00e      	b.n	80049e4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	461a      	mov	r2, r3
 80049cc:	4b46      	ldr	r3, [pc, #280]	; (8004ae8 <HAL_DMA_Init+0x160>)
 80049ce:	4413      	add	r3, r2
 80049d0:	4a43      	ldr	r2, [pc, #268]	; (8004ae0 <HAL_DMA_Init+0x158>)
 80049d2:	fba2 2303 	umull	r2, r3, r2, r3
 80049d6:	091b      	lsrs	r3, r3, #4
 80049d8:	009a      	lsls	r2, r3, #2
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a42      	ldr	r2, [pc, #264]	; (8004aec <HAL_DMA_Init+0x164>)
 80049e2:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2202      	movs	r2, #2
 80049e8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80049fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049fe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004a08:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004a14:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	699b      	ldr	r3, [r3, #24]
 8004a1a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004a20:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6a1b      	ldr	r3, [r3, #32]
 8004a26:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	68fa      	ldr	r2, [r7, #12]
 8004a34:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004a3e:	d039      	beq.n	8004ab4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a44:	4a27      	ldr	r2, [pc, #156]	; (8004ae4 <HAL_DMA_Init+0x15c>)
 8004a46:	4293      	cmp	r3, r2
 8004a48:	d11a      	bne.n	8004a80 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004a4a:	4b29      	ldr	r3, [pc, #164]	; (8004af0 <HAL_DMA_Init+0x168>)
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a52:	f003 031c 	and.w	r3, r3, #28
 8004a56:	210f      	movs	r1, #15
 8004a58:	fa01 f303 	lsl.w	r3, r1, r3
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	4924      	ldr	r1, [pc, #144]	; (8004af0 <HAL_DMA_Init+0x168>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004a64:	4b22      	ldr	r3, [pc, #136]	; (8004af0 <HAL_DMA_Init+0x168>)
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6859      	ldr	r1, [r3, #4]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a70:	f003 031c 	and.w	r3, r3, #28
 8004a74:	fa01 f303 	lsl.w	r3, r1, r3
 8004a78:	491d      	ldr	r1, [pc, #116]	; (8004af0 <HAL_DMA_Init+0x168>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	600b      	str	r3, [r1, #0]
 8004a7e:	e019      	b.n	8004ab4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004a80:	4b1c      	ldr	r3, [pc, #112]	; (8004af4 <HAL_DMA_Init+0x16c>)
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a88:	f003 031c 	and.w	r3, r3, #28
 8004a8c:	210f      	movs	r1, #15
 8004a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a92:	43db      	mvns	r3, r3
 8004a94:	4917      	ldr	r1, [pc, #92]	; (8004af4 <HAL_DMA_Init+0x16c>)
 8004a96:	4013      	ands	r3, r2
 8004a98:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004a9a:	4b16      	ldr	r3, [pc, #88]	; (8004af4 <HAL_DMA_Init+0x16c>)
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6859      	ldr	r1, [r3, #4]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004aa6:	f003 031c 	and.w	r3, r3, #28
 8004aaa:	fa01 f303 	lsl.w	r3, r1, r3
 8004aae:	4911      	ldr	r1, [pc, #68]	; (8004af4 <HAL_DMA_Init+0x16c>)
 8004ab0:	4313      	orrs	r3, r2
 8004ab2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3714      	adds	r7, #20
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr
 8004ad8:	40020407 	.word	0x40020407
 8004adc:	bffdfff8 	.word	0xbffdfff8
 8004ae0:	cccccccd 	.word	0xcccccccd
 8004ae4:	40020000 	.word	0x40020000
 8004ae8:	bffdfbf8 	.word	0xbffdfbf8
 8004aec:	40020400 	.word	0x40020400
 8004af0:	400200a8 	.word	0x400200a8
 8004af4:	400204a8 	.word	0x400204a8

08004af8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b084      	sub	sp, #16
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b14:	f003 031c 	and.w	r3, r3, #28
 8004b18:	2204      	movs	r2, #4
 8004b1a:	409a      	lsls	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d026      	beq.n	8004b72 <HAL_DMA_IRQHandler+0x7a>
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	f003 0304 	and.w	r3, r3, #4
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d021      	beq.n	8004b72 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0320 	and.w	r3, r3, #32
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d107      	bne.n	8004b4c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f022 0204 	bic.w	r2, r2, #4
 8004b4a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b50:	f003 021c 	and.w	r2, r3, #28
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b58:	2104      	movs	r1, #4
 8004b5a:	fa01 f202 	lsl.w	r2, r1, r2
 8004b5e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d071      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004b70:	e06c      	b.n	8004c4c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b76:	f003 031c 	and.w	r3, r3, #28
 8004b7a:	2202      	movs	r2, #2
 8004b7c:	409a      	lsls	r2, r3
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4013      	ands	r3, r2
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d02e      	beq.n	8004be4 <HAL_DMA_IRQHandler+0xec>
 8004b86:	68bb      	ldr	r3, [r7, #8]
 8004b88:	f003 0302 	and.w	r3, r3, #2
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d029      	beq.n	8004be4 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0320 	and.w	r3, r3, #32
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10b      	bne.n	8004bb6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 020a 	bic.w	r2, r2, #10
 8004bac:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bba:	f003 021c 	and.w	r2, r3, #28
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bc2:	2102      	movs	r1, #2
 8004bc4:	fa01 f202 	lsl.w	r2, r1, r2
 8004bc8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d038      	beq.n	8004c4c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004be2:	e033      	b.n	8004c4c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be8:	f003 031c 	and.w	r3, r3, #28
 8004bec:	2208      	movs	r2, #8
 8004bee:	409a      	lsls	r2, r3
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d02a      	beq.n	8004c4e <HAL_DMA_IRQHandler+0x156>
 8004bf8:	68bb      	ldr	r3, [r7, #8]
 8004bfa:	f003 0308 	and.w	r3, r3, #8
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d025      	beq.n	8004c4e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	681a      	ldr	r2, [r3, #0]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f022 020e 	bic.w	r2, r2, #14
 8004c10:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c16:	f003 021c 	and.w	r2, r3, #28
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c1e:	2101      	movs	r1, #1
 8004c20:	fa01 f202 	lsl.w	r2, r1, r2
 8004c24:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	2201      	movs	r2, #1
 8004c30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d004      	beq.n	8004c4e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004c4c:	bf00      	nop
 8004c4e:	bf00      	nop
}
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
	...

08004c58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c58:	b480      	push	{r7}
 8004c5a:	b087      	sub	sp, #28
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004c62:	2300      	movs	r3, #0
 8004c64:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004c66:	e154      	b.n	8004f12 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	2101      	movs	r1, #1
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	fa01 f303 	lsl.w	r3, r1, r3
 8004c74:	4013      	ands	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 8146 	beq.w	8004f0c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f003 0303 	and.w	r3, r3, #3
 8004c88:	2b01      	cmp	r3, #1
 8004c8a:	d005      	beq.n	8004c98 <HAL_GPIO_Init+0x40>
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	f003 0303 	and.w	r3, r3, #3
 8004c94:	2b02      	cmp	r3, #2
 8004c96:	d130      	bne.n	8004cfa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	005b      	lsls	r3, r3, #1
 8004ca2:	2203      	movs	r2, #3
 8004ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca8:	43db      	mvns	r3, r3
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	4013      	ands	r3, r2
 8004cae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	68da      	ldr	r2, [r3, #12]
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	005b      	lsls	r3, r3, #1
 8004cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cbc:	693a      	ldr	r2, [r7, #16]
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	693a      	ldr	r2, [r7, #16]
 8004cc6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004cce:	2201      	movs	r2, #1
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd6:	43db      	mvns	r3, r3
 8004cd8:	693a      	ldr	r2, [r7, #16]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	685b      	ldr	r3, [r3, #4]
 8004ce2:	091b      	lsrs	r3, r3, #4
 8004ce4:	f003 0201 	and.w	r2, r3, #1
 8004ce8:	697b      	ldr	r3, [r7, #20]
 8004cea:	fa02 f303 	lsl.w	r3, r2, r3
 8004cee:	693a      	ldr	r2, [r7, #16]
 8004cf0:	4313      	orrs	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	693a      	ldr	r2, [r7, #16]
 8004cf8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f003 0303 	and.w	r3, r3, #3
 8004d02:	2b03      	cmp	r3, #3
 8004d04:	d017      	beq.n	8004d36 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	68db      	ldr	r3, [r3, #12]
 8004d0a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d0c:	697b      	ldr	r3, [r7, #20]
 8004d0e:	005b      	lsls	r3, r3, #1
 8004d10:	2203      	movs	r2, #3
 8004d12:	fa02 f303 	lsl.w	r3, r2, r3
 8004d16:	43db      	mvns	r3, r3
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	4013      	ands	r3, r2
 8004d1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	689a      	ldr	r2, [r3, #8]
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	005b      	lsls	r3, r3, #1
 8004d26:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2a:	693a      	ldr	r2, [r7, #16]
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	693a      	ldr	r2, [r7, #16]
 8004d34:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f003 0303 	and.w	r3, r3, #3
 8004d3e:	2b02      	cmp	r3, #2
 8004d40:	d123      	bne.n	8004d8a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	08da      	lsrs	r2, r3, #3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	3208      	adds	r2, #8
 8004d4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d4e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	f003 0307 	and.w	r3, r3, #7
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	220f      	movs	r2, #15
 8004d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5e:	43db      	mvns	r3, r3
 8004d60:	693a      	ldr	r2, [r7, #16]
 8004d62:	4013      	ands	r3, r2
 8004d64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	691a      	ldr	r2, [r3, #16]
 8004d6a:	697b      	ldr	r3, [r7, #20]
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	009b      	lsls	r3, r3, #2
 8004d72:	fa02 f303 	lsl.w	r3, r2, r3
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	08da      	lsrs	r2, r3, #3
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	3208      	adds	r2, #8
 8004d84:	6939      	ldr	r1, [r7, #16]
 8004d86:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004d90:	697b      	ldr	r3, [r7, #20]
 8004d92:	005b      	lsls	r3, r3, #1
 8004d94:	2203      	movs	r2, #3
 8004d96:	fa02 f303 	lsl.w	r3, r2, r3
 8004d9a:	43db      	mvns	r3, r3
 8004d9c:	693a      	ldr	r2, [r7, #16]
 8004d9e:	4013      	ands	r3, r2
 8004da0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f003 0203 	and.w	r2, r3, #3
 8004daa:	697b      	ldr	r3, [r7, #20]
 8004dac:	005b      	lsls	r3, r3, #1
 8004dae:	fa02 f303 	lsl.w	r3, r2, r3
 8004db2:	693a      	ldr	r2, [r7, #16]
 8004db4:	4313      	orrs	r3, r2
 8004db6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	693a      	ldr	r2, [r7, #16]
 8004dbc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f000 80a0 	beq.w	8004f0c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dcc:	4b58      	ldr	r3, [pc, #352]	; (8004f30 <HAL_GPIO_Init+0x2d8>)
 8004dce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dd0:	4a57      	ldr	r2, [pc, #348]	; (8004f30 <HAL_GPIO_Init+0x2d8>)
 8004dd2:	f043 0301 	orr.w	r3, r3, #1
 8004dd6:	6613      	str	r3, [r2, #96]	; 0x60
 8004dd8:	4b55      	ldr	r3, [pc, #340]	; (8004f30 <HAL_GPIO_Init+0x2d8>)
 8004dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	60bb      	str	r3, [r7, #8]
 8004de2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004de4:	4a53      	ldr	r2, [pc, #332]	; (8004f34 <HAL_GPIO_Init+0x2dc>)
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	089b      	lsrs	r3, r3, #2
 8004dea:	3302      	adds	r3, #2
 8004dec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f003 0303 	and.w	r3, r3, #3
 8004df8:	009b      	lsls	r3, r3, #2
 8004dfa:	220f      	movs	r2, #15
 8004dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8004e00:	43db      	mvns	r3, r3
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	4013      	ands	r3, r2
 8004e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004e0e:	d019      	beq.n	8004e44 <HAL_GPIO_Init+0x1ec>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	4a49      	ldr	r2, [pc, #292]	; (8004f38 <HAL_GPIO_Init+0x2e0>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d013      	beq.n	8004e40 <HAL_GPIO_Init+0x1e8>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a48      	ldr	r2, [pc, #288]	; (8004f3c <HAL_GPIO_Init+0x2e4>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d00d      	beq.n	8004e3c <HAL_GPIO_Init+0x1e4>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	4a47      	ldr	r2, [pc, #284]	; (8004f40 <HAL_GPIO_Init+0x2e8>)
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d007      	beq.n	8004e38 <HAL_GPIO_Init+0x1e0>
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	4a46      	ldr	r2, [pc, #280]	; (8004f44 <HAL_GPIO_Init+0x2ec>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d101      	bne.n	8004e34 <HAL_GPIO_Init+0x1dc>
 8004e30:	2304      	movs	r3, #4
 8004e32:	e008      	b.n	8004e46 <HAL_GPIO_Init+0x1ee>
 8004e34:	2307      	movs	r3, #7
 8004e36:	e006      	b.n	8004e46 <HAL_GPIO_Init+0x1ee>
 8004e38:	2303      	movs	r3, #3
 8004e3a:	e004      	b.n	8004e46 <HAL_GPIO_Init+0x1ee>
 8004e3c:	2302      	movs	r3, #2
 8004e3e:	e002      	b.n	8004e46 <HAL_GPIO_Init+0x1ee>
 8004e40:	2301      	movs	r3, #1
 8004e42:	e000      	b.n	8004e46 <HAL_GPIO_Init+0x1ee>
 8004e44:	2300      	movs	r3, #0
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	f002 0203 	and.w	r2, r2, #3
 8004e4c:	0092      	lsls	r2, r2, #2
 8004e4e:	4093      	lsls	r3, r2
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e56:	4937      	ldr	r1, [pc, #220]	; (8004f34 <HAL_GPIO_Init+0x2dc>)
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	089b      	lsrs	r3, r3, #2
 8004e5c:	3302      	adds	r3, #2
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e64:	4b38      	ldr	r3, [pc, #224]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004e66:	689b      	ldr	r3, [r3, #8]
 8004e68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	43db      	mvns	r3, r3
 8004e6e:	693a      	ldr	r2, [r7, #16]
 8004e70:	4013      	ands	r3, r2
 8004e72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d003      	beq.n	8004e88 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	4313      	orrs	r3, r2
 8004e86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004e88:	4a2f      	ldr	r2, [pc, #188]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004e8e:	4b2e      	ldr	r3, [pc, #184]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	43db      	mvns	r3, r3
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	685b      	ldr	r3, [r3, #4]
 8004ea2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d003      	beq.n	8004eb2 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8004eaa:	693a      	ldr	r2, [r7, #16]
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004eb2:	4a25      	ldr	r2, [pc, #148]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004eb8:	4b23      	ldr	r3, [pc, #140]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	43db      	mvns	r3, r3
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d003      	beq.n	8004edc <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8004ed4:	693a      	ldr	r2, [r7, #16]
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004edc:	4a1a      	ldr	r2, [pc, #104]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004ede:	693b      	ldr	r3, [r7, #16]
 8004ee0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004ee2:	4b19      	ldr	r3, [pc, #100]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	43db      	mvns	r3, r3
 8004eec:	693a      	ldr	r2, [r7, #16]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004efe:	693a      	ldr	r2, [r7, #16]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004f06:	4a10      	ldr	r2, [pc, #64]	; (8004f48 <HAL_GPIO_Init+0x2f0>)
 8004f08:	693b      	ldr	r3, [r7, #16]
 8004f0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	3301      	adds	r3, #1
 8004f10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	fa22 f303 	lsr.w	r3, r2, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	f47f aea3 	bne.w	8004c68 <HAL_GPIO_Init+0x10>
  }
}
 8004f22:	bf00      	nop
 8004f24:	bf00      	nop
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2e:	4770      	bx	lr
 8004f30:	40021000 	.word	0x40021000
 8004f34:	40010000 	.word	0x40010000
 8004f38:	48000400 	.word	0x48000400
 8004f3c:	48000800 	.word	0x48000800
 8004f40:	48000c00 	.word	0x48000c00
 8004f44:	48001000 	.word	0x48001000
 8004f48:	40010400 	.word	0x40010400

08004f4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
 8004f54:	460b      	mov	r3, r1
 8004f56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	691a      	ldr	r2, [r3, #16]
 8004f5c:	887b      	ldrh	r3, [r7, #2]
 8004f5e:	4013      	ands	r3, r2
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d002      	beq.n	8004f6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004f64:	2301      	movs	r3, #1
 8004f66:	73fb      	strb	r3, [r7, #15]
 8004f68:	e001      	b.n	8004f6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004f6a:	2300      	movs	r3, #0
 8004f6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3714      	adds	r7, #20
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	807b      	strh	r3, [r7, #2]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f8c:	787b      	ldrb	r3, [r7, #1]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004f92:	887a      	ldrh	r2, [r7, #2]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004f98:	e002      	b.n	8004fa0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004f9a:	887a      	ldrh	r2, [r7, #2]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	460b      	mov	r3, r1
 8004fb6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004fbe:	887a      	ldrh	r2, [r7, #2]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	4013      	ands	r3, r2
 8004fc4:	041a      	lsls	r2, r3, #16
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	43d9      	mvns	r1, r3
 8004fca:	887b      	ldrh	r3, [r7, #2]
 8004fcc:	400b      	ands	r3, r1
 8004fce:	431a      	orrs	r2, r3
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	619a      	str	r2, [r3, #24]
}
 8004fd4:	bf00      	nop
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr

08004fe0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fe2:	b08b      	sub	sp, #44	; 0x2c
 8004fe4:	af06      	add	r7, sp, #24
 8004fe6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e109      	b.n	8005206 <HAL_PCD_Init+0x226>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	f893 32ad 	ldrb.w	r3, [r3, #685]	; 0x2ad
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d106      	bne.n	800500c <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005006:	6878      	ldr	r0, [r7, #4]
 8005008:	f007 fe62 	bl	800ccd0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2203      	movs	r2, #3
 8005010:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4618      	mov	r0, r3
 800501a:	f003 ffa5 	bl	8008f68 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	687e      	ldr	r6, [r7, #4]
 8005026:	466d      	mov	r5, sp
 8005028:	f106 0410 	add.w	r4, r6, #16
 800502c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800502e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005030:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005034:	e885 0003 	stmia.w	r5, {r0, r1}
 8005038:	1d33      	adds	r3, r6, #4
 800503a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800503c:	6838      	ldr	r0, [r7, #0]
 800503e:	f003 ff6b 	bl	8008f18 <USB_CoreInit>
 8005042:	4603      	mov	r3, r0
 8005044:	2b00      	cmp	r3, #0
 8005046:	d005      	beq.n	8005054 <HAL_PCD_Init+0x74>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2202      	movs	r2, #2
 800504c:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e0d8      	b.n	8005206 <HAL_PCD_Init+0x226>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2100      	movs	r1, #0
 800505a:	4618      	mov	r0, r3
 800505c:	f003 ff9f 	bl	8008f9e <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005060:	2300      	movs	r3, #0
 8005062:	73fb      	strb	r3, [r7, #15]
 8005064:	e04d      	b.n	8005102 <HAL_PCD_Init+0x122>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005066:	7bfb      	ldrb	r3, [r7, #15]
 8005068:	6879      	ldr	r1, [r7, #4]
 800506a:	1c5a      	adds	r2, r3, #1
 800506c:	4613      	mov	r3, r2
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4413      	add	r3, r2
 8005072:	00db      	lsls	r3, r3, #3
 8005074:	440b      	add	r3, r1
 8005076:	3305      	adds	r3, #5
 8005078:	2201      	movs	r2, #1
 800507a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800507c:	7bfb      	ldrb	r3, [r7, #15]
 800507e:	6879      	ldr	r1, [r7, #4]
 8005080:	1c5a      	adds	r2, r3, #1
 8005082:	4613      	mov	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	4413      	add	r3, r2
 8005088:	00db      	lsls	r3, r3, #3
 800508a:	440b      	add	r3, r1
 800508c:	3304      	adds	r3, #4
 800508e:	7bfa      	ldrb	r2, [r7, #15]
 8005090:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005092:	7bfa      	ldrb	r2, [r7, #15]
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	b298      	uxth	r0, r3
 8005098:	6879      	ldr	r1, [r7, #4]
 800509a:	4613      	mov	r3, r2
 800509c:	009b      	lsls	r3, r3, #2
 800509e:	4413      	add	r3, r2
 80050a0:	00db      	lsls	r3, r3, #3
 80050a2:	440b      	add	r3, r1
 80050a4:	333a      	adds	r3, #58	; 0x3a
 80050a6:	4602      	mov	r2, r0
 80050a8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80050aa:	7bfb      	ldrb	r3, [r7, #15]
 80050ac:	6879      	ldr	r1, [r7, #4]
 80050ae:	1c5a      	adds	r2, r3, #1
 80050b0:	4613      	mov	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	440b      	add	r3, r1
 80050ba:	3307      	adds	r3, #7
 80050bc:	2200      	movs	r2, #0
 80050be:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80050c0:	7bfa      	ldrb	r2, [r7, #15]
 80050c2:	6879      	ldr	r1, [r7, #4]
 80050c4:	4613      	mov	r3, r2
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	4413      	add	r3, r2
 80050ca:	00db      	lsls	r3, r3, #3
 80050cc:	440b      	add	r3, r1
 80050ce:	333c      	adds	r3, #60	; 0x3c
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80050d4:	7bfa      	ldrb	r2, [r7, #15]
 80050d6:	6879      	ldr	r1, [r7, #4]
 80050d8:	4613      	mov	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	00db      	lsls	r3, r3, #3
 80050e0:	440b      	add	r3, r1
 80050e2:	3340      	adds	r3, #64	; 0x40
 80050e4:	2200      	movs	r2, #0
 80050e6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80050e8:	7bfa      	ldrb	r2, [r7, #15]
 80050ea:	6879      	ldr	r1, [r7, #4]
 80050ec:	4613      	mov	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4413      	add	r3, r2
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	440b      	add	r3, r1
 80050f6:	3344      	adds	r3, #68	; 0x44
 80050f8:	2200      	movs	r2, #0
 80050fa:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050fc:	7bfb      	ldrb	r3, [r7, #15]
 80050fe:	3301      	adds	r3, #1
 8005100:	73fb      	strb	r3, [r7, #15]
 8005102:	7bfa      	ldrb	r2, [r7, #15]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	429a      	cmp	r2, r3
 800510a:	d3ac      	bcc.n	8005066 <HAL_PCD_Init+0x86>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800510c:	2300      	movs	r3, #0
 800510e:	73fb      	strb	r3, [r7, #15]
 8005110:	e044      	b.n	800519c <HAL_PCD_Init+0x1bc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005112:	7bfa      	ldrb	r2, [r7, #15]
 8005114:	6879      	ldr	r1, [r7, #4]
 8005116:	4613      	mov	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	00db      	lsls	r3, r3, #3
 800511e:	440b      	add	r3, r1
 8005120:	f203 136d 	addw	r3, r3, #365	; 0x16d
 8005124:	2200      	movs	r2, #0
 8005126:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005128:	7bfa      	ldrb	r2, [r7, #15]
 800512a:	6879      	ldr	r1, [r7, #4]
 800512c:	4613      	mov	r3, r2
 800512e:	009b      	lsls	r3, r3, #2
 8005130:	4413      	add	r3, r2
 8005132:	00db      	lsls	r3, r3, #3
 8005134:	440b      	add	r3, r1
 8005136:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 800513a:	7bfa      	ldrb	r2, [r7, #15]
 800513c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800513e:	7bfa      	ldrb	r2, [r7, #15]
 8005140:	6879      	ldr	r1, [r7, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	4413      	add	r3, r2
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	440b      	add	r3, r1
 800514c:	f203 136f 	addw	r3, r3, #367	; 0x16f
 8005150:	2200      	movs	r2, #0
 8005152:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005154:	7bfa      	ldrb	r2, [r7, #15]
 8005156:	6879      	ldr	r1, [r7, #4]
 8005158:	4613      	mov	r3, r2
 800515a:	009b      	lsls	r3, r3, #2
 800515c:	4413      	add	r3, r2
 800515e:	00db      	lsls	r3, r3, #3
 8005160:	440b      	add	r3, r1
 8005162:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8005166:	2200      	movs	r2, #0
 8005168:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800516a:	7bfa      	ldrb	r2, [r7, #15]
 800516c:	6879      	ldr	r1, [r7, #4]
 800516e:	4613      	mov	r3, r2
 8005170:	009b      	lsls	r3, r3, #2
 8005172:	4413      	add	r3, r2
 8005174:	00db      	lsls	r3, r3, #3
 8005176:	440b      	add	r3, r1
 8005178:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800517c:	2200      	movs	r2, #0
 800517e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005180:	7bfa      	ldrb	r2, [r7, #15]
 8005182:	6879      	ldr	r1, [r7, #4]
 8005184:	4613      	mov	r3, r2
 8005186:	009b      	lsls	r3, r3, #2
 8005188:	4413      	add	r3, r2
 800518a:	00db      	lsls	r3, r3, #3
 800518c:	440b      	add	r3, r1
 800518e:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8005192:	2200      	movs	r2, #0
 8005194:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005196:	7bfb      	ldrb	r3, [r7, #15]
 8005198:	3301      	adds	r3, #1
 800519a:	73fb      	strb	r3, [r7, #15]
 800519c:	7bfa      	ldrb	r2, [r7, #15]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	429a      	cmp	r2, r3
 80051a4:	d3b5      	bcc.n	8005112 <HAL_PCD_Init+0x132>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	687e      	ldr	r6, [r7, #4]
 80051ae:	466d      	mov	r5, sp
 80051b0:	f106 0410 	add.w	r4, r6, #16
 80051b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80051b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80051b8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80051bc:	e885 0003 	stmia.w	r5, {r0, r1}
 80051c0:	1d33      	adds	r3, r6, #4
 80051c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80051c4:	6838      	ldr	r0, [r7, #0]
 80051c6:	f003 fef7 	bl	8008fb8 <USB_DevInit>
 80051ca:	4603      	mov	r3, r0
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d005      	beq.n	80051dc <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2202      	movs	r2, #2
 80051d4:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad
    return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e014      	b.n	8005206 <HAL_PCD_Init+0x226>
  }

  hpcd->USB_Address = 0U;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  hpcd->State = HAL_PCD_STATE_READY;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 22ad 	strb.w	r2, [r3, #685]	; 0x2ad

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	69db      	ldr	r3, [r3, #28]
 80051f0:	2b01      	cmp	r3, #1
 80051f2:	d102      	bne.n	80051fa <HAL_PCD_Init+0x21a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f001 fc55 	bl	8006aa4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4618      	mov	r0, r3
 8005200:	f005 fe9f 	bl	800af42 <USB_DevDisconnect>

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3714      	adds	r7, #20
 800520a:	46bd      	mov	sp, r7
 800520c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800520e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b082      	sub	sp, #8
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_PCD_Start+0x16>
 8005220:	2302      	movs	r3, #2
 8005222:	e012      	b.n	800524a <HAL_PCD_Start+0x3c>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4618      	mov	r0, r3
 8005232:	f003 fe82 	bl	8008f3a <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4618      	mov	r0, r3
 800523c:	f005 fe6a 	bl	800af14 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}

08005252 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005252:	b580      	push	{r7, lr}
 8005254:	b084      	sub	sp, #16
 8005256:	af00      	add	r7, sp, #0
 8005258:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4618      	mov	r0, r3
 8005260:	f005 fe84 	bl	800af6c <USB_ReadInterrupts>
 8005264:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d003      	beq.n	8005278 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 fb3e 	bl	80058f2 <PCD_EP_ISR_Handler>

    return;
 8005276:	e110      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800527e:	2b00      	cmp	r3, #0
 8005280:	d013      	beq.n	80052aa <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800528a:	b29a      	uxth	r2, r3
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005294:	b292      	uxth	r2, r2
 8005296:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800529a:	6878      	ldr	r0, [r7, #4]
 800529c:	f007 fda9 	bl	800cdf2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80052a0:	2100      	movs	r1, #0
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f000 f8fc 	bl	80054a0 <HAL_PCD_SetAddress>

    return;
 80052a8:	e0f7      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d00c      	beq.n	80052ce <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80052bc:	b29a      	uxth	r2, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80052c6:	b292      	uxth	r2, r2
 80052c8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80052cc:	e0e5      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d00c      	beq.n	80052f2 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80052ea:	b292      	uxth	r2, r2
 80052ec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 80052f0:	e0d3      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d034      	beq.n	8005366 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005304:	b29a      	uxth	r2, r3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0204 	bic.w	r2, r2, #4
 800530e:	b292      	uxth	r2, r2
 8005310:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800531c:	b29a      	uxth	r2, r3
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f022 0208 	bic.w	r2, r2, #8
 8005326:	b292      	uxth	r2, r2
 8005328:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 8005332:	2b01      	cmp	r3, #1
 8005334:	d107      	bne.n	8005346 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2200      	movs	r2, #0
 800533a:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800533e:	2100      	movs	r1, #0
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f008 f807 	bl	800d354 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f007 fd8c 	bl	800ce64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005354:	b29a      	uxth	r2, r3
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800535e:	b292      	uxth	r2, r2
 8005360:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005364:	e099      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800536c:	2b00      	cmp	r3, #0
 800536e:	d027      	beq.n	80053c0 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005378:	b29a      	uxth	r2, r3
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f042 0208 	orr.w	r2, r2, #8
 8005382:	b292      	uxth	r2, r2
 8005384:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005390:	b29a      	uxth	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800539a:	b292      	uxth	r2, r2
 800539c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f042 0204 	orr.w	r2, r2, #4
 80053b2:	b292      	uxth	r2, r2
 80053b4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f007 fd39 	bl	800ce30 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80053be:	e06c      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d040      	beq.n	800544c <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80053d2:	b29a      	uxth	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053dc:	b292      	uxth	r2, r2
 80053de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	f893 32e4 	ldrb.w	r3, [r3, #740]	; 0x2e4
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d12b      	bne.n	8005444 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80053f4:	b29a      	uxth	r2, r3
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f042 0204 	orr.w	r2, r2, #4
 80053fe:	b292      	uxth	r2, r2
 8005400:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800540c:	b29a      	uxth	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f042 0208 	orr.w	r2, r2, #8
 8005416:	b292      	uxth	r2, r2
 8005418:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800542c:	b29b      	uxth	r3, r3
 800542e:	089b      	lsrs	r3, r3, #2
 8005430:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	f8c3 22e8 	str.w	r2, [r3, #744]	; 0x2e8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800543a:	2101      	movs	r1, #1
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f007 ff89 	bl	800d354 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8005442:	e02a      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f007 fcf3 	bl	800ce30 <HAL_PCD_SuspendCallback>
    return;
 800544a:	e026      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005452:	2b00      	cmp	r3, #0
 8005454:	d00f      	beq.n	8005476 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800545e:	b29a      	uxth	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005468:	b292      	uxth	r2, r2
 800546a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f007 fcb1 	bl	800cdd6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005474:	e011      	b.n	800549a <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800547c:	2b00      	cmp	r3, #0
 800547e:	d00c      	beq.n	800549a <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005488:	b29a      	uxth	r2, r3
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005492:	b292      	uxth	r2, r2
 8005494:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005498:	bf00      	nop
  }
}
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b082      	sub	sp, #8
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	460b      	mov	r3, r1
 80054aa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d101      	bne.n	80054ba <HAL_PCD_SetAddress+0x1a>
 80054b6:	2302      	movs	r3, #2
 80054b8:	e013      	b.n	80054e2 <HAL_PCD_SetAddress+0x42>
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2201      	movs	r2, #1
 80054be:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  hpcd->USB_Address = address;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	78fa      	ldrb	r2, [r7, #3]
 80054c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	78fa      	ldrb	r2, [r7, #3]
 80054d0:	4611      	mov	r1, r2
 80054d2:	4618      	mov	r0, r3
 80054d4:	f005 fd0a 	bl	800aeec <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 80054e0:	2300      	movs	r3, #0
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3708      	adds	r7, #8
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b084      	sub	sp, #16
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
 80054f2:	4608      	mov	r0, r1
 80054f4:	4611      	mov	r1, r2
 80054f6:	461a      	mov	r2, r3
 80054f8:	4603      	mov	r3, r0
 80054fa:	70fb      	strb	r3, [r7, #3]
 80054fc:	460b      	mov	r3, r1
 80054fe:	803b      	strh	r3, [r7, #0]
 8005500:	4613      	mov	r3, r2
 8005502:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005504:	2300      	movs	r3, #0
 8005506:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005508:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800550c:	2b00      	cmp	r3, #0
 800550e:	da0f      	bge.n	8005530 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005510:	78fb      	ldrb	r3, [r7, #3]
 8005512:	f003 0307 	and.w	r3, r3, #7
 8005516:	1c5a      	adds	r2, r3, #1
 8005518:	4613      	mov	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4413      	add	r3, r2
 800551e:	00db      	lsls	r3, r3, #3
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	4413      	add	r3, r2
 8005524:	3304      	adds	r3, #4
 8005526:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	705a      	strb	r2, [r3, #1]
 800552e:	e00f      	b.n	8005550 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005530:	78fb      	ldrb	r3, [r7, #3]
 8005532:	f003 0207 	and.w	r2, r3, #7
 8005536:	4613      	mov	r3, r2
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	4413      	add	r3, r2
 800553c:	00db      	lsls	r3, r3, #3
 800553e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005542:	687a      	ldr	r2, [r7, #4]
 8005544:	4413      	add	r3, r2
 8005546:	3304      	adds	r3, #4
 8005548:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005550:	78fb      	ldrb	r3, [r7, #3]
 8005552:	f003 0307 	and.w	r3, r3, #7
 8005556:	b2da      	uxtb	r2, r3
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800555c:	883a      	ldrh	r2, [r7, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	78ba      	ldrb	r2, [r7, #2]
 8005566:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	785b      	ldrb	r3, [r3, #1]
 800556c:	2b00      	cmp	r3, #0
 800556e:	d004      	beq.n	800557a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	781b      	ldrb	r3, [r3, #0]
 8005574:	b29a      	uxth	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800557a:	78bb      	ldrb	r3, [r7, #2]
 800557c:	2b02      	cmp	r3, #2
 800557e:	d102      	bne.n	8005586 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	2200      	movs	r2, #0
 8005584:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 800558c:	2b01      	cmp	r3, #1
 800558e:	d101      	bne.n	8005594 <HAL_PCD_EP_Open+0xaa>
 8005590:	2302      	movs	r3, #2
 8005592:	e00e      	b.n	80055b2 <HAL_PCD_EP_Open+0xc8>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	68f9      	ldr	r1, [r7, #12]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f003 fd2a 	bl	8008ffc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return ret;
 80055b0:	7afb      	ldrb	r3, [r7, #11]
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	460b      	mov	r3, r1
 80055c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80055c6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	da0f      	bge.n	80055ee <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055ce:	78fb      	ldrb	r3, [r7, #3]
 80055d0:	f003 0307 	and.w	r3, r3, #7
 80055d4:	1c5a      	adds	r2, r3, #1
 80055d6:	4613      	mov	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	4413      	add	r3, r2
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	4413      	add	r3, r2
 80055e2:	3304      	adds	r3, #4
 80055e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2201      	movs	r2, #1
 80055ea:	705a      	strb	r2, [r3, #1]
 80055ec:	e00f      	b.n	800560e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80055ee:	78fb      	ldrb	r3, [r7, #3]
 80055f0:	f003 0207 	and.w	r2, r3, #7
 80055f4:	4613      	mov	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4413      	add	r3, r2
 80055fa:	00db      	lsls	r3, r3, #3
 80055fc:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	4413      	add	r3, r2
 8005604:	3304      	adds	r3, #4
 8005606:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2200      	movs	r2, #0
 800560c:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800560e:	78fb      	ldrb	r3, [r7, #3]
 8005610:	f003 0307 	and.w	r3, r3, #7
 8005614:	b2da      	uxtb	r2, r3
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 8005620:	2b01      	cmp	r3, #1
 8005622:	d101      	bne.n	8005628 <HAL_PCD_EP_Close+0x6e>
 8005624:	2302      	movs	r3, #2
 8005626:	e00e      	b.n	8005646 <HAL_PCD_EP_Close+0x8c>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	68f9      	ldr	r1, [r7, #12]
 8005636:	4618      	mov	r0, r3
 8005638:	f004 f89a 	bl	8009770 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  return HAL_OK;
 8005644:	2300      	movs	r3, #0
}
 8005646:	4618      	mov	r0, r3
 8005648:	3710      	adds	r7, #16
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b086      	sub	sp, #24
 8005652:	af00      	add	r7, sp, #0
 8005654:	60f8      	str	r0, [r7, #12]
 8005656:	607a      	str	r2, [r7, #4]
 8005658:	603b      	str	r3, [r7, #0]
 800565a:	460b      	mov	r3, r1
 800565c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800565e:	7afb      	ldrb	r3, [r7, #11]
 8005660:	f003 0207 	and.w	r2, r3, #7
 8005664:	4613      	mov	r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	4413      	add	r3, r2
 800566a:	00db      	lsls	r3, r3, #3
 800566c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005670:	68fa      	ldr	r2, [r7, #12]
 8005672:	4413      	add	r3, r2
 8005674:	3304      	adds	r3, #4
 8005676:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	683a      	ldr	r2, [r7, #0]
 8005682:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	2200      	movs	r2, #0
 8005688:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2200      	movs	r2, #0
 800568e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005690:	7afb      	ldrb	r3, [r7, #11]
 8005692:	f003 0307 	and.w	r3, r3, #7
 8005696:	b2da      	uxtb	r2, r3
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800569c:	7afb      	ldrb	r3, [r7, #11]
 800569e:	f003 0307 	and.w	r3, r3, #7
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d106      	bne.n	80056b4 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	6979      	ldr	r1, [r7, #20]
 80056ac:	4618      	mov	r0, r3
 80056ae:	f004 fa4c 	bl	8009b4a <USB_EPStartXfer>
 80056b2:	e005      	b.n	80056c0 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6979      	ldr	r1, [r7, #20]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f004 fa45 	bl	8009b4a <USB_EPStartXfer>
  }

  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3718      	adds	r7, #24
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}

080056ca <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b083      	sub	sp, #12
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	6078      	str	r0, [r7, #4]
 80056d2:	460b      	mov	r3, r1
 80056d4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80056d6:	78fb      	ldrb	r3, [r7, #3]
 80056d8:	f003 0207 	and.w	r2, r3, #7
 80056dc:	6879      	ldr	r1, [r7, #4]
 80056de:	4613      	mov	r3, r2
 80056e0:	009b      	lsls	r3, r3, #2
 80056e2:	4413      	add	r3, r2
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	440b      	add	r3, r1
 80056e8:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80056ec:	681b      	ldr	r3, [r3, #0]
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f8:	4770      	bx	lr

080056fa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80056fa:	b580      	push	{r7, lr}
 80056fc:	b086      	sub	sp, #24
 80056fe:	af00      	add	r7, sp, #0
 8005700:	60f8      	str	r0, [r7, #12]
 8005702:	607a      	str	r2, [r7, #4]
 8005704:	603b      	str	r3, [r7, #0]
 8005706:	460b      	mov	r3, r1
 8005708:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800570a:	7afb      	ldrb	r3, [r7, #11]
 800570c:	f003 0307 	and.w	r3, r3, #7
 8005710:	1c5a      	adds	r2, r3, #1
 8005712:	4613      	mov	r3, r2
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	00db      	lsls	r3, r3, #3
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	4413      	add	r3, r2
 800571e:	3304      	adds	r3, #4
 8005720:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	683a      	ldr	r2, [r7, #0]
 800572c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	2201      	movs	r2, #1
 8005732:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	683a      	ldr	r2, [r7, #0]
 800573a:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2200      	movs	r2, #0
 8005740:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005742:	697b      	ldr	r3, [r7, #20]
 8005744:	2201      	movs	r2, #1
 8005746:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005748:	7afb      	ldrb	r3, [r7, #11]
 800574a:	f003 0307 	and.w	r3, r3, #7
 800574e:	b2da      	uxtb	r2, r3
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005754:	7afb      	ldrb	r3, [r7, #11]
 8005756:	f003 0307 	and.w	r3, r3, #7
 800575a:	2b00      	cmp	r3, #0
 800575c:	d106      	bne.n	800576c <HAL_PCD_EP_Transmit+0x72>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	6979      	ldr	r1, [r7, #20]
 8005764:	4618      	mov	r0, r3
 8005766:	f004 f9f0 	bl	8009b4a <USB_EPStartXfer>
 800576a:	e005      	b.n	8005778 <HAL_PCD_EP_Transmit+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	6979      	ldr	r1, [r7, #20]
 8005772:	4618      	mov	r0, r3
 8005774:	f004 f9e9 	bl	8009b4a <USB_EPStartXfer>
  }

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3718      	adds	r7, #24
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b084      	sub	sp, #16
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
 800578a:	460b      	mov	r3, r1
 800578c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800578e:	78fb      	ldrb	r3, [r7, #3]
 8005790:	f003 0207 	and.w	r2, r3, #7
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	685b      	ldr	r3, [r3, #4]
 8005798:	429a      	cmp	r2, r3
 800579a:	d901      	bls.n	80057a0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800579c:	2301      	movs	r3, #1
 800579e:	e04e      	b.n	800583e <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80057a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	da0f      	bge.n	80057c8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80057a8:	78fb      	ldrb	r3, [r7, #3]
 80057aa:	f003 0307 	and.w	r3, r3, #7
 80057ae:	1c5a      	adds	r2, r3, #1
 80057b0:	4613      	mov	r3, r2
 80057b2:	009b      	lsls	r3, r3, #2
 80057b4:	4413      	add	r3, r2
 80057b6:	00db      	lsls	r3, r3, #3
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	4413      	add	r3, r2
 80057bc:	3304      	adds	r3, #4
 80057be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2201      	movs	r2, #1
 80057c4:	705a      	strb	r2, [r3, #1]
 80057c6:	e00d      	b.n	80057e4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80057c8:	78fa      	ldrb	r2, [r7, #3]
 80057ca:	4613      	mov	r3, r2
 80057cc:	009b      	lsls	r3, r3, #2
 80057ce:	4413      	add	r3, r2
 80057d0:	00db      	lsls	r3, r3, #3
 80057d2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	4413      	add	r3, r2
 80057da:	3304      	adds	r3, #4
 80057dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2200      	movs	r2, #0
 80057e2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2201      	movs	r2, #1
 80057e8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80057ea:	78fb      	ldrb	r3, [r7, #3]
 80057ec:	f003 0307 	and.w	r3, r3, #7
 80057f0:	b2da      	uxtb	r2, r3
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d101      	bne.n	8005804 <HAL_PCD_EP_SetStall+0x82>
 8005800:	2302      	movs	r3, #2
 8005802:	e01c      	b.n	800583e <HAL_PCD_EP_SetStall+0xbc>
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	2201      	movs	r2, #1
 8005808:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	68f9      	ldr	r1, [r7, #12]
 8005812:	4618      	mov	r0, r3
 8005814:	f005 fa6b 	bl	800acee <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005818:	78fb      	ldrb	r3, [r7, #3]
 800581a:	f003 0307 	and.w	r3, r3, #7
 800581e:	2b00      	cmp	r3, #0
 8005820:	d108      	bne.n	8005834 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 800582c:	4619      	mov	r1, r3
 800582e:	4610      	mov	r0, r2
 8005830:	f005 fbac 	bl	800af8c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	3710      	adds	r7, #16
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b084      	sub	sp, #16
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
 800584e:	460b      	mov	r3, r1
 8005850:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005852:	78fb      	ldrb	r3, [r7, #3]
 8005854:	f003 020f 	and.w	r2, r3, #15
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	429a      	cmp	r2, r3
 800585e:	d901      	bls.n	8005864 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e042      	b.n	80058ea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005864:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005868:	2b00      	cmp	r3, #0
 800586a:	da0f      	bge.n	800588c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800586c:	78fb      	ldrb	r3, [r7, #3]
 800586e:	f003 0307 	and.w	r3, r3, #7
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	4613      	mov	r3, r2
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	4413      	add	r3, r2
 800587a:	00db      	lsls	r3, r3, #3
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	4413      	add	r3, r2
 8005880:	3304      	adds	r3, #4
 8005882:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2201      	movs	r2, #1
 8005888:	705a      	strb	r2, [r3, #1]
 800588a:	e00f      	b.n	80058ac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800588c:	78fb      	ldrb	r3, [r7, #3]
 800588e:	f003 0207 	and.w	r2, r3, #7
 8005892:	4613      	mov	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	4413      	add	r3, r2
 8005898:	00db      	lsls	r3, r3, #3
 800589a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	4413      	add	r3, r2
 80058a2:	3304      	adds	r3, #4
 80058a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80058b2:	78fb      	ldrb	r3, [r7, #3]
 80058b4:	f003 0307 	and.w	r3, r3, #7
 80058b8:	b2da      	uxtb	r2, r3
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d101      	bne.n	80058cc <HAL_PCD_EP_ClrStall+0x86>
 80058c8:	2302      	movs	r3, #2
 80058ca:	e00e      	b.n	80058ea <HAL_PCD_EP_ClrStall+0xa4>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	68f9      	ldr	r1, [r7, #12]
 80058da:	4618      	mov	r0, r3
 80058dc:	f005 fa58 	bl	800ad90 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	3710      	adds	r7, #16
 80058ee:	46bd      	mov	sp, r7
 80058f0:	bd80      	pop	{r7, pc}

080058f2 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80058f2:	b580      	push	{r7, lr}
 80058f4:	b096      	sub	sp, #88	; 0x58
 80058f6:	af00      	add	r7, sp, #0
 80058f8:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80058fa:	e3a9      	b.n	8006050 <PCD_EP_ISR_Handler+0x75e>
  {
    wIstr = hpcd->Instance->ISTR;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005904:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8005908:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800590c:	b2db      	uxtb	r3, r3
 800590e:	f003 030f 	and.w	r3, r3, #15
 8005912:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

    if (epindex == 0U)
 8005916:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800591a:	2b00      	cmp	r3, #0
 800591c:	f040 8169 	bne.w	8005bf2 <PCD_EP_ISR_Handler+0x300>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8005920:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8005924:	f003 0310 	and.w	r3, r3, #16
 8005928:	2b00      	cmp	r3, #0
 800592a:	d150      	bne.n	80059ce <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	881b      	ldrh	r3, [r3, #0]
 8005932:	b29b      	uxth	r3, r3
 8005934:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005938:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800593c:	81fb      	strh	r3, [r7, #14]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	89fb      	ldrh	r3, [r7, #14]
 8005944:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005948:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800594c:	b29b      	uxth	r3, r3
 800594e:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	332c      	adds	r3, #44	; 0x2c
 8005954:	64fb      	str	r3, [r7, #76]	; 0x4c

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800595e:	b29b      	uxth	r3, r3
 8005960:	461a      	mov	r2, r3
 8005962:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	4413      	add	r3, r2
 800596a:	687a      	ldr	r2, [r7, #4]
 800596c:	6812      	ldr	r2, [r2, #0]
 800596e:	4413      	add	r3, r2
 8005970:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005974:	881b      	ldrh	r3, [r3, #0]
 8005976:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800597a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800597c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800597e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005980:	695a      	ldr	r2, [r3, #20]
 8005982:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005984:	69db      	ldr	r3, [r3, #28]
 8005986:	441a      	add	r2, r3
 8005988:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800598a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800598c:	2100      	movs	r1, #0
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f007 fa07 	bl	800cda2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800599a:	b2db      	uxtb	r3, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 8357 	beq.w	8006050 <PCD_EP_ISR_Handler+0x75e>
 80059a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059a4:	699b      	ldr	r3, [r3, #24]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	f040 8352 	bne.w	8006050 <PCD_EP_ISR_Handler+0x75e>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80059b8:	b2da      	uxtb	r2, r3
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	b292      	uxth	r2, r2
 80059c0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 80059cc:	e340      	b.n	8006050 <PCD_EP_ISR_Handler+0x75e>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 80059d4:	64fb      	str	r3, [r7, #76]	; 0x4c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	881b      	ldrh	r3, [r3, #0]
 80059dc:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80059e0:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 80059e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d032      	beq.n	8005a52 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	461a      	mov	r2, r3
 80059f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	00db      	lsls	r3, r3, #3
 80059fe:	4413      	add	r3, r2
 8005a00:	687a      	ldr	r2, [r7, #4]
 8005a02:	6812      	ldr	r2, [r2, #0]
 8005a04:	4413      	add	r3, r2
 8005a06:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005a0a:	881b      	ldrh	r3, [r3, #0]
 8005a0c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005a10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a12:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6818      	ldr	r0, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f503 712d 	add.w	r1, r3, #692	; 0x2b4
 8005a1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a20:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8005a22:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a24:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8005a26:	b29b      	uxth	r3, r3
 8005a28:	f005 fafe 	bl	800b028 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	881b      	ldrh	r3, [r3, #0]
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005a38:	4013      	ands	r3, r2
 8005a3a:	823b      	strh	r3, [r7, #16]
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	8a3a      	ldrh	r2, [r7, #16]
 8005a42:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a46:	b292      	uxth	r2, r2
 8005a48:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005a4a:	6878      	ldr	r0, [r7, #4]
 8005a4c:	f007 f97c 	bl	800cd48 <HAL_PCD_SetupStageCallback>
 8005a50:	e2fe      	b.n	8006050 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005a52:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f280 82fa 	bge.w	8006050 <PCD_EP_ISR_Handler+0x75e>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	881b      	ldrh	r3, [r3, #0]
 8005a62:	b29a      	uxth	r2, r3
 8005a64:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005a68:	4013      	ands	r3, r2
 8005a6a:	83fb      	strh	r3, [r7, #30]
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	8bfa      	ldrh	r2, [r7, #30]
 8005a72:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005a76:	b292      	uxth	r2, r2
 8005a78:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a82:	b29b      	uxth	r3, r3
 8005a84:	461a      	mov	r2, r3
 8005a86:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a88:	781b      	ldrb	r3, [r3, #0]
 8005a8a:	00db      	lsls	r3, r3, #3
 8005a8c:	4413      	add	r3, r2
 8005a8e:	687a      	ldr	r2, [r7, #4]
 8005a90:	6812      	ldr	r2, [r2, #0]
 8005a92:	4413      	add	r3, r2
 8005a94:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005a98:	881b      	ldrh	r3, [r3, #0]
 8005a9a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005a9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aa0:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8005aa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aa4:	69db      	ldr	r3, [r3, #28]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d019      	beq.n	8005ade <PCD_EP_ISR_Handler+0x1ec>
 8005aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aac:	695b      	ldr	r3, [r3, #20]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d015      	beq.n	8005ade <PCD_EP_ISR_Handler+0x1ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6818      	ldr	r0, [r3, #0]
 8005ab6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ab8:	6959      	ldr	r1, [r3, #20]
 8005aba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005abc:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005abe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ac0:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8005ac2:	b29b      	uxth	r3, r3
 8005ac4:	f005 fab0 	bl	800b028 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005ac8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aca:	695a      	ldr	r2, [r3, #20]
 8005acc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ace:	69db      	ldr	r3, [r3, #28]
 8005ad0:	441a      	add	r2, r3
 8005ad2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ad4:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8005ad6:	2100      	movs	r1, #0
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f007 f947 	bl	800cd6c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	881b      	ldrh	r3, [r3, #0]
 8005ae4:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8005ae8:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005aec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	f040 82ad 	bne.w	8006050 <PCD_EP_ISR_Handler+0x75e>
 8005af6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005afa:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005afe:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005b02:	f000 82a5 	beq.w	8006050 <PCD_EP_ISR_Handler+0x75e>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	61bb      	str	r3, [r7, #24]
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	461a      	mov	r2, r3
 8005b18:	69bb      	ldr	r3, [r7, #24]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	61bb      	str	r3, [r7, #24]
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005b24:	617b      	str	r3, [r7, #20]
 8005b26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b28:	691b      	ldr	r3, [r3, #16]
 8005b2a:	2b3e      	cmp	r3, #62	; 0x3e
 8005b2c:	d918      	bls.n	8005b60 <PCD_EP_ISR_Handler+0x26e>
 8005b2e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b30:	691b      	ldr	r3, [r3, #16]
 8005b32:	095b      	lsrs	r3, r3, #5
 8005b34:	647b      	str	r3, [r7, #68]	; 0x44
 8005b36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	f003 031f 	and.w	r3, r3, #31
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d102      	bne.n	8005b48 <PCD_EP_ISR_Handler+0x256>
 8005b42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b44:	3b01      	subs	r3, #1
 8005b46:	647b      	str	r3, [r7, #68]	; 0x44
 8005b48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	029b      	lsls	r3, r3, #10
 8005b4e:	b29b      	uxth	r3, r3
 8005b50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b58:	b29a      	uxth	r2, r3
 8005b5a:	697b      	ldr	r3, [r7, #20]
 8005b5c:	801a      	strh	r2, [r3, #0]
 8005b5e:	e029      	b.n	8005bb4 <PCD_EP_ISR_Handler+0x2c2>
 8005b60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d112      	bne.n	8005b8e <PCD_EP_ISR_Handler+0x29c>
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	881b      	ldrh	r3, [r3, #0]
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	801a      	strh	r2, [r3, #0]
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	881b      	ldrh	r3, [r3, #0]
 8005b7c:	b29b      	uxth	r3, r3
 8005b7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005b82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005b86:	b29a      	uxth	r2, r3
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	801a      	strh	r2, [r3, #0]
 8005b8c:	e012      	b.n	8005bb4 <PCD_EP_ISR_Handler+0x2c2>
 8005b8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b90:	691b      	ldr	r3, [r3, #16]
 8005b92:	085b      	lsrs	r3, r3, #1
 8005b94:	647b      	str	r3, [r7, #68]	; 0x44
 8005b96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	f003 0301 	and.w	r3, r3, #1
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d002      	beq.n	8005ba8 <PCD_EP_ISR_Handler+0x2b6>
 8005ba2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ba4:	3301      	adds	r3, #1
 8005ba6:	647b      	str	r3, [r7, #68]	; 0x44
 8005ba8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005baa:	b29b      	uxth	r3, r3
 8005bac:	029b      	lsls	r3, r3, #10
 8005bae:	b29a      	uxth	r2, r3
 8005bb0:	697b      	ldr	r3, [r7, #20]
 8005bb2:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	881b      	ldrh	r3, [r3, #0]
 8005bba:	b29b      	uxth	r3, r3
 8005bbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005bc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005bc4:	827b      	strh	r3, [r7, #18]
 8005bc6:	8a7b      	ldrh	r3, [r7, #18]
 8005bc8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8005bcc:	827b      	strh	r3, [r7, #18]
 8005bce:	8a7b      	ldrh	r3, [r7, #18]
 8005bd0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8005bd4:	827b      	strh	r3, [r7, #18]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681a      	ldr	r2, [r3, #0]
 8005bda:	8a7b      	ldrh	r3, [r7, #18]
 8005bdc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005be0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005be4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005be8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bec:	b29b      	uxth	r3, r3
 8005bee:	8013      	strh	r3, [r2, #0]
 8005bf0:	e22e      	b.n	8006050 <PCD_EP_ISR_Handler+0x75e>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005bfc:	009b      	lsls	r3, r3, #2
 8005bfe:	4413      	add	r3, r2
 8005c00:	881b      	ldrh	r3, [r3, #0]
 8005c02:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005c06:	f9b7 3052 	ldrsh.w	r3, [r7, #82]	; 0x52
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f280 80f7 	bge.w	8005dfe <PCD_EP_ISR_Handler+0x50c>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	461a      	mov	r2, r3
 8005c16:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	4413      	add	r3, r2
 8005c1e:	881b      	ldrh	r3, [r3, #0]
 8005c20:	b29a      	uxth	r2, r3
 8005c22:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005c26:	4013      	ands	r3, r2
 8005c28:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	461a      	mov	r2, r3
 8005c32:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8005c3e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005c42:	b292      	uxth	r2, r2
 8005c44:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005c46:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8005c4a:	4613      	mov	r3, r2
 8005c4c:	009b      	lsls	r3, r3, #2
 8005c4e:	4413      	add	r3, r2
 8005c50:	00db      	lsls	r3, r3, #3
 8005c52:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	4413      	add	r3, r2
 8005c5a:	3304      	adds	r3, #4
 8005c5c:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005c5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c60:	7b1b      	ldrb	r3, [r3, #12]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d123      	bne.n	8005cae <PCD_EP_ISR_Handler+0x3bc>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	461a      	mov	r2, r3
 8005c72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	00db      	lsls	r3, r3, #3
 8005c78:	4413      	add	r3, r2
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	6812      	ldr	r2, [r2, #0]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005c84:	881b      	ldrh	r3, [r3, #0]
 8005c86:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005c8a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

          if (count != 0U)
 8005c8e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	f000 808e 	beq.w	8005db4 <PCD_EP_ISR_Handler+0x4c2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6818      	ldr	r0, [r3, #0]
 8005c9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005c9e:	6959      	ldr	r1, [r3, #20]
 8005ca0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ca2:	88da      	ldrh	r2, [r3, #6]
 8005ca4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005ca8:	f005 f9be 	bl	800b028 <USB_ReadPMA>
 8005cac:	e082      	b.n	8005db4 <PCD_EP_ISR_Handler+0x4c2>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8005cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cb0:	78db      	ldrb	r3, [r3, #3]
 8005cb2:	2b02      	cmp	r3, #2
 8005cb4:	d10a      	bne.n	8005ccc <PCD_EP_ISR_Handler+0x3da>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8005cb6:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005cba:	461a      	mov	r2, r3
 8005cbc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 f9d4 	bl	800606c <HAL_PCD_EP_DB_Receive>
 8005cc4:	4603      	mov	r3, r0
 8005cc6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8005cca:	e073      	b.n	8005db4 <PCD_EP_ISR_Handler+0x4c2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	461a      	mov	r2, r3
 8005cd2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cd4:	781b      	ldrb	r3, [r3, #0]
 8005cd6:	009b      	lsls	r3, r3, #2
 8005cd8:	4413      	add	r3, r2
 8005cda:	881b      	ldrh	r3, [r3, #0]
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ce6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	009b      	lsls	r3, r3, #2
 8005cf6:	441a      	add	r2, r3
 8005cf8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005cfc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005d00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005d04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	461a      	mov	r2, r3
 8005d16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	009b      	lsls	r3, r3, #2
 8005d1c:	4413      	add	r3, r2
 8005d1e:	881b      	ldrh	r3, [r3, #0]
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d022      	beq.n	8005d70 <PCD_EP_ISR_Handler+0x47e>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d32:	b29b      	uxth	r3, r3
 8005d34:	461a      	mov	r2, r3
 8005d36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d38:	781b      	ldrb	r3, [r3, #0]
 8005d3a:	00db      	lsls	r3, r3, #3
 8005d3c:	4413      	add	r3, r2
 8005d3e:	687a      	ldr	r2, [r7, #4]
 8005d40:	6812      	ldr	r2, [r2, #0]
 8005d42:	4413      	add	r3, r2
 8005d44:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005d48:	881b      	ldrh	r3, [r3, #0]
 8005d4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d4e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 8005d52:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d02c      	beq.n	8005db4 <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6818      	ldr	r0, [r3, #0]
 8005d5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d60:	6959      	ldr	r1, [r3, #20]
 8005d62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d64:	891a      	ldrh	r2, [r3, #8]
 8005d66:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d6a:	f005 f95d 	bl	800b028 <USB_ReadPMA>
 8005d6e:	e021      	b.n	8005db4 <PCD_EP_ISR_Handler+0x4c2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d78:	b29b      	uxth	r3, r3
 8005d7a:	461a      	mov	r2, r3
 8005d7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	00db      	lsls	r3, r3, #3
 8005d82:	4413      	add	r3, r2
 8005d84:	687a      	ldr	r2, [r7, #4]
 8005d86:	6812      	ldr	r2, [r2, #0]
 8005d88:	4413      	add	r3, r2
 8005d8a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005d8e:	881b      	ldrh	r3, [r3, #0]
 8005d90:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005d94:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

              if (count != 0U)
 8005d98:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d009      	beq.n	8005db4 <PCD_EP_ISR_Handler+0x4c2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6818      	ldr	r0, [r3, #0]
 8005da4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005da6:	6959      	ldr	r1, [r3, #20]
 8005da8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005daa:	895a      	ldrh	r2, [r3, #10]
 8005dac:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005db0:	f005 f93a 	bl	800b028 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8005db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005db6:	69da      	ldr	r2, [r3, #28]
 8005db8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005dbc:	441a      	add	r2, r3
 8005dbe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dc0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8005dc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dc4:	695a      	ldr	r2, [r3, #20]
 8005dc6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005dca:	441a      	add	r2, r3
 8005dcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dce:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005dd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d005      	beq.n	8005de4 <PCD_EP_ISR_Handler+0x4f2>
 8005dd8:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8005ddc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d206      	bcs.n	8005df2 <PCD_EP_ISR_Handler+0x500>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005de4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005de6:	781b      	ldrb	r3, [r3, #0]
 8005de8:	4619      	mov	r1, r3
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f006 ffbe 	bl	800cd6c <HAL_PCD_DataOutStageCallback>
 8005df0:	e005      	b.n	8005dfe <PCD_EP_ISR_Handler+0x50c>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f003 fea6 	bl	8009b4a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005dfe:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005e02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	f000 8122 	beq.w	8006050 <PCD_EP_ISR_Handler+0x75e>
      {
        ep = &hpcd->IN_ep[epindex];
 8005e0c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005e10:	1c5a      	adds	r2, r3, #1
 8005e12:	4613      	mov	r3, r2
 8005e14:	009b      	lsls	r3, r3, #2
 8005e16:	4413      	add	r3, r2
 8005e18:	00db      	lsls	r3, r3, #3
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	4413      	add	r3, r2
 8005e1e:	3304      	adds	r3, #4
 8005e20:	64fb      	str	r3, [r7, #76]	; 0x4c

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	461a      	mov	r2, r3
 8005e28:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005e2c:	009b      	lsls	r3, r3, #2
 8005e2e:	4413      	add	r3, r2
 8005e30:	881b      	ldrh	r3, [r3, #0]
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005e38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e3c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	461a      	mov	r2, r3
 8005e46:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8005e4a:	009b      	lsls	r3, r3, #2
 8005e4c:	441a      	add	r2, r3
 8005e4e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005e52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8005e5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e60:	78db      	ldrb	r3, [r3, #3]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	f040 80a2 	bne.w	8005fac <PCD_EP_ISR_Handler+0x6ba>
        {
          ep->xfer_len = 0U;
 8005e68:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e6a:	2200      	movs	r2, #0
 8005e6c:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8005e6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e70:	7b1b      	ldrb	r3, [r3, #12]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 8093 	beq.w	8005f9e <PCD_EP_ISR_Handler+0x6ac>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005e78:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005e7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d046      	beq.n	8005f12 <PCD_EP_ISR_Handler+0x620>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005e84:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e86:	785b      	ldrb	r3, [r3, #1]
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d126      	bne.n	8005eda <PCD_EP_ISR_Handler+0x5e8>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	627b      	str	r3, [r7, #36]	; 0x24
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	461a      	mov	r2, r3
 8005e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ea0:	4413      	add	r3, r2
 8005ea2:	627b      	str	r3, [r7, #36]	; 0x24
 8005ea4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ea6:	781b      	ldrb	r3, [r3, #0]
 8005ea8:	00da      	lsls	r2, r3, #3
 8005eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eac:	4413      	add	r3, r2
 8005eae:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005eb2:	623b      	str	r3, [r7, #32]
 8005eb4:	6a3b      	ldr	r3, [r7, #32]
 8005eb6:	881b      	ldrh	r3, [r3, #0]
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	6a3b      	ldr	r3, [r7, #32]
 8005ec2:	801a      	strh	r2, [r3, #0]
 8005ec4:	6a3b      	ldr	r3, [r7, #32]
 8005ec6:	881b      	ldrh	r3, [r3, #0]
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ece:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ed2:	b29a      	uxth	r2, r3
 8005ed4:	6a3b      	ldr	r3, [r7, #32]
 8005ed6:	801a      	strh	r2, [r3, #0]
 8005ed8:	e061      	b.n	8005f9e <PCD_EP_ISR_Handler+0x6ac>
 8005eda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005edc:	785b      	ldrb	r3, [r3, #1]
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d15d      	bne.n	8005f9e <PCD_EP_ISR_Handler+0x6ac>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ef0:	b29b      	uxth	r3, r3
 8005ef2:	461a      	mov	r2, r3
 8005ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ef6:	4413      	add	r3, r2
 8005ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005efa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005efc:	781b      	ldrb	r3, [r3, #0]
 8005efe:	00da      	lsls	r2, r3, #3
 8005f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f02:	4413      	add	r3, r2
 8005f04:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005f08:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	801a      	strh	r2, [r3, #0]
 8005f10:	e045      	b.n	8005f9e <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f1a:	785b      	ldrb	r3, [r3, #1]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d126      	bne.n	8005f6e <PCD_EP_ISR_Handler+0x67c>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	637b      	str	r3, [r7, #52]	; 0x34
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f2e:	b29b      	uxth	r3, r3
 8005f30:	461a      	mov	r2, r3
 8005f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f34:	4413      	add	r3, r2
 8005f36:	637b      	str	r3, [r7, #52]	; 0x34
 8005f38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f3a:	781b      	ldrb	r3, [r3, #0]
 8005f3c:	00da      	lsls	r2, r3, #3
 8005f3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f40:	4413      	add	r3, r2
 8005f42:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005f46:	633b      	str	r3, [r7, #48]	; 0x30
 8005f48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f4a:	881b      	ldrh	r3, [r3, #0]
 8005f4c:	b29b      	uxth	r3, r3
 8005f4e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f52:	b29a      	uxth	r2, r3
 8005f54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f56:	801a      	strh	r2, [r3, #0]
 8005f58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f5a:	881b      	ldrh	r3, [r3, #0]
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f62:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f66:	b29a      	uxth	r2, r3
 8005f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f6a:	801a      	strh	r2, [r3, #0]
 8005f6c:	e017      	b.n	8005f9e <PCD_EP_ISR_Handler+0x6ac>
 8005f6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f70:	785b      	ldrb	r3, [r3, #1]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d113      	bne.n	8005f9e <PCD_EP_ISR_Handler+0x6ac>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f7e:	b29b      	uxth	r3, r3
 8005f80:	461a      	mov	r2, r3
 8005f82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f84:	4413      	add	r3, r2
 8005f86:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f8a:	781b      	ldrb	r3, [r3, #0]
 8005f8c:	00da      	lsls	r2, r3, #3
 8005f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f90:	4413      	add	r3, r2
 8005f92:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8005f96:	63bb      	str	r3, [r7, #56]	; 0x38
 8005f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005f9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fa0:	781b      	ldrb	r3, [r3, #0]
 8005fa2:	4619      	mov	r1, r3
 8005fa4:	6878      	ldr	r0, [r7, #4]
 8005fa6:	f006 fefc 	bl	800cda2 <HAL_PCD_DataInStageCallback>
 8005faa:	e051      	b.n	8006050 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8005fac:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8005fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d144      	bne.n	8006042 <PCD_EP_ISR_Handler+0x750>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	461a      	mov	r2, r3
 8005fc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	00db      	lsls	r3, r3, #3
 8005fca:	4413      	add	r3, r2
 8005fcc:	687a      	ldr	r2, [r7, #4]
 8005fce:	6812      	ldr	r2, [r2, #0]
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8005fd6:	881b      	ldrh	r3, [r3, #0]
 8005fd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005fdc:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 8005fe0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fe2:	699a      	ldr	r2, [r3, #24]
 8005fe4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005fe8:	429a      	cmp	r2, r3
 8005fea:	d907      	bls.n	8005ffc <PCD_EP_ISR_Handler+0x70a>
            {
              ep->xfer_len -= TxPctSize;
 8005fec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fee:	699a      	ldr	r2, [r3, #24]
 8005ff0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8005ff4:	1ad2      	subs	r2, r2, r3
 8005ff6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ff8:	619a      	str	r2, [r3, #24]
 8005ffa:	e002      	b.n	8006002 <PCD_EP_ISR_Handler+0x710>
            }
            else
            {
              ep->xfer_len = 0U;
 8005ffc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ffe:	2200      	movs	r2, #0
 8006000:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8006002:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006004:	699b      	ldr	r3, [r3, #24]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d106      	bne.n	8006018 <PCD_EP_ISR_Handler+0x726>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800600a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	4619      	mov	r1, r3
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f006 fec6 	bl	800cda2 <HAL_PCD_DataInStageCallback>
 8006016:	e01b      	b.n	8006050 <PCD_EP_ISR_Handler+0x75e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8006018:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800601a:	695a      	ldr	r2, [r3, #20]
 800601c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006020:	441a      	add	r2, r3
 8006022:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006024:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8006026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006028:	69da      	ldr	r2, [r3, #28]
 800602a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800602e:	441a      	add	r2, r3
 8006030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006032:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800603a:	4618      	mov	r0, r3
 800603c:	f003 fd85 	bl	8009b4a <USB_EPStartXfer>
 8006040:	e006      	b.n	8006050 <PCD_EP_ISR_Handler+0x75e>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8006042:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8006046:	461a      	mov	r2, r3
 8006048:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 f917 	bl	800627e <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006058:	b29b      	uxth	r3, r3
 800605a:	b21b      	sxth	r3, r3
 800605c:	2b00      	cmp	r3, #0
 800605e:	f6ff ac4d 	blt.w	80058fc <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3758      	adds	r7, #88	; 0x58
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b088      	sub	sp, #32
 8006070:	af00      	add	r7, sp, #0
 8006072:	60f8      	str	r0, [r7, #12]
 8006074:	60b9      	str	r1, [r7, #8]
 8006076:	4613      	mov	r3, r2
 8006078:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800607a:	88fb      	ldrh	r3, [r7, #6]
 800607c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006080:	2b00      	cmp	r3, #0
 8006082:	d07c      	beq.n	800617e <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800608c:	b29b      	uxth	r3, r3
 800608e:	461a      	mov	r2, r3
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	781b      	ldrb	r3, [r3, #0]
 8006094:	00db      	lsls	r3, r3, #3
 8006096:	4413      	add	r3, r2
 8006098:	68fa      	ldr	r2, [r7, #12]
 800609a:	6812      	ldr	r2, [r2, #0]
 800609c:	4413      	add	r3, r2
 800609e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80060a2:	881b      	ldrh	r3, [r3, #0]
 80060a4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80060a8:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	699a      	ldr	r2, [r3, #24]
 80060ae:	8b7b      	ldrh	r3, [r7, #26]
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d306      	bcc.n	80060c2 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	699a      	ldr	r2, [r3, #24]
 80060b8:	8b7b      	ldrh	r3, [r7, #26]
 80060ba:	1ad2      	subs	r2, r2, r3
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	619a      	str	r2, [r3, #24]
 80060c0:	e002      	b.n	80060c8 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 80060c2:	68bb      	ldr	r3, [r7, #8]
 80060c4:	2200      	movs	r2, #0
 80060c6:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	699b      	ldr	r3, [r3, #24]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d123      	bne.n	8006118 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	461a      	mov	r2, r3
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	781b      	ldrb	r3, [r3, #0]
 80060da:	009b      	lsls	r3, r3, #2
 80060dc:	4413      	add	r3, r2
 80060de:	881b      	ldrh	r3, [r3, #0]
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80060e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ea:	833b      	strh	r3, [r7, #24]
 80060ec:	8b3b      	ldrh	r3, [r7, #24]
 80060ee:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80060f2:	833b      	strh	r3, [r7, #24]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	461a      	mov	r2, r3
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	781b      	ldrb	r3, [r3, #0]
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	441a      	add	r2, r3
 8006102:	8b3b      	ldrh	r3, [r7, #24]
 8006104:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006108:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800610c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006110:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006114:	b29b      	uxth	r3, r3
 8006116:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006118:	88fb      	ldrh	r3, [r7, #6]
 800611a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800611e:	2b00      	cmp	r3, #0
 8006120:	d01f      	beq.n	8006162 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	461a      	mov	r2, r3
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	781b      	ldrb	r3, [r3, #0]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4413      	add	r3, r2
 8006130:	881b      	ldrh	r3, [r3, #0]
 8006132:	b29b      	uxth	r3, r3
 8006134:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006138:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800613c:	82fb      	strh	r3, [r7, #22]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	461a      	mov	r2, r3
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	009b      	lsls	r3, r3, #2
 800614a:	441a      	add	r2, r3
 800614c:	8afb      	ldrh	r3, [r7, #22]
 800614e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006152:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006156:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800615a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800615e:	b29b      	uxth	r3, r3
 8006160:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006162:	8b7b      	ldrh	r3, [r7, #26]
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 8085 	beq.w	8006274 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	6818      	ldr	r0, [r3, #0]
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	6959      	ldr	r1, [r3, #20]
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	891a      	ldrh	r2, [r3, #8]
 8006176:	8b7b      	ldrh	r3, [r7, #26]
 8006178:	f004 ff56 	bl	800b028 <USB_ReadPMA>
 800617c:	e07a      	b.n	8006274 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006186:	b29b      	uxth	r3, r3
 8006188:	461a      	mov	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	781b      	ldrb	r3, [r3, #0]
 800618e:	00db      	lsls	r3, r3, #3
 8006190:	4413      	add	r3, r2
 8006192:	68fa      	ldr	r2, [r7, #12]
 8006194:	6812      	ldr	r2, [r2, #0]
 8006196:	4413      	add	r3, r2
 8006198:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800619c:	881b      	ldrh	r3, [r3, #0]
 800619e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80061a2:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	699a      	ldr	r2, [r3, #24]
 80061a8:	8b7b      	ldrh	r3, [r7, #26]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d306      	bcc.n	80061bc <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	699a      	ldr	r2, [r3, #24]
 80061b2:	8b7b      	ldrh	r3, [r7, #26]
 80061b4:	1ad2      	subs	r2, r2, r3
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	619a      	str	r2, [r3, #24]
 80061ba:	e002      	b.n	80061c2 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	2200      	movs	r2, #0
 80061c0:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80061c2:	68bb      	ldr	r3, [r7, #8]
 80061c4:	699b      	ldr	r3, [r3, #24]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d123      	bne.n	8006212 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	461a      	mov	r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	781b      	ldrb	r3, [r3, #0]
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	881b      	ldrh	r3, [r3, #0]
 80061da:	b29b      	uxth	r3, r3
 80061dc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80061e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061e4:	83fb      	strh	r3, [r7, #30]
 80061e6:	8bfb      	ldrh	r3, [r7, #30]
 80061e8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80061ec:	83fb      	strh	r3, [r7, #30]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	461a      	mov	r2, r3
 80061f4:	68bb      	ldr	r3, [r7, #8]
 80061f6:	781b      	ldrb	r3, [r3, #0]
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	441a      	add	r2, r3
 80061fc:	8bfb      	ldrh	r3, [r7, #30]
 80061fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006202:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006206:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800620a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800620e:	b29b      	uxth	r3, r3
 8006210:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8006212:	88fb      	ldrh	r3, [r7, #6]
 8006214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006218:	2b00      	cmp	r3, #0
 800621a:	d11f      	bne.n	800625c <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	461a      	mov	r2, r3
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	4413      	add	r3, r2
 800622a:	881b      	ldrh	r3, [r3, #0]
 800622c:	b29b      	uxth	r3, r3
 800622e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006236:	83bb      	strh	r3, [r7, #28]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	461a      	mov	r2, r3
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	781b      	ldrb	r3, [r3, #0]
 8006242:	009b      	lsls	r3, r3, #2
 8006244:	441a      	add	r2, r3
 8006246:	8bbb      	ldrh	r3, [r7, #28]
 8006248:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800624c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006250:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006254:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006258:	b29b      	uxth	r3, r3
 800625a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800625c:	8b7b      	ldrh	r3, [r7, #26]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d008      	beq.n	8006274 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	6818      	ldr	r0, [r3, #0]
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	6959      	ldr	r1, [r3, #20]
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	895a      	ldrh	r2, [r3, #10]
 800626e:	8b7b      	ldrh	r3, [r7, #26]
 8006270:	f004 feda 	bl	800b028 <USB_ReadPMA>
    }
  }

  return count;
 8006274:	8b7b      	ldrh	r3, [r7, #26]
}
 8006276:	4618      	mov	r0, r3
 8006278:	3720      	adds	r7, #32
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b0a2      	sub	sp, #136	; 0x88
 8006282:	af00      	add	r7, sp, #0
 8006284:	60f8      	str	r0, [r7, #12]
 8006286:	60b9      	str	r1, [r7, #8]
 8006288:	4613      	mov	r3, r2
 800628a:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800628c:	88fb      	ldrh	r3, [r7, #6]
 800628e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006292:	2b00      	cmp	r3, #0
 8006294:	f000 81c5 	beq.w	8006622 <HAL_PCD_EP_DB_Transmit+0x3a4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	461a      	mov	r2, r3
 80062a4:	68bb      	ldr	r3, [r7, #8]
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	00db      	lsls	r3, r3, #3
 80062aa:	4413      	add	r3, r2
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	6812      	ldr	r2, [r2, #0]
 80062b0:	4413      	add	r3, r2
 80062b2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80062b6:	881b      	ldrh	r3, [r3, #0]
 80062b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062bc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxPctSize)
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	699a      	ldr	r2, [r3, #24]
 80062c4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d907      	bls.n	80062dc <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	699a      	ldr	r2, [r3, #24]
 80062d0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80062d4:	1ad2      	subs	r2, r2, r3
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	619a      	str	r2, [r3, #24]
 80062da:	e002      	b.n	80062e2 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	2200      	movs	r2, #0
 80062e0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	699b      	ldr	r3, [r3, #24]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	f040 80b9 	bne.w	800645e <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	785b      	ldrb	r3, [r3, #1]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d126      	bne.n	8006342 <HAL_PCD_EP_DB_Transmit+0xc4>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	62bb      	str	r3, [r7, #40]	; 0x28
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006302:	b29b      	uxth	r3, r3
 8006304:	461a      	mov	r2, r3
 8006306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006308:	4413      	add	r3, r2
 800630a:	62bb      	str	r3, [r7, #40]	; 0x28
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	781b      	ldrb	r3, [r3, #0]
 8006310:	00da      	lsls	r2, r3, #3
 8006312:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006314:	4413      	add	r3, r2
 8006316:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800631a:	627b      	str	r3, [r7, #36]	; 0x24
 800631c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800631e:	881b      	ldrh	r3, [r3, #0]
 8006320:	b29b      	uxth	r3, r3
 8006322:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006326:	b29a      	uxth	r2, r3
 8006328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632a:	801a      	strh	r2, [r3, #0]
 800632c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800632e:	881b      	ldrh	r3, [r3, #0]
 8006330:	b29b      	uxth	r3, r3
 8006332:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006336:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800633a:	b29a      	uxth	r2, r3
 800633c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800633e:	801a      	strh	r2, [r3, #0]
 8006340:	e01a      	b.n	8006378 <HAL_PCD_EP_DB_Transmit+0xfa>
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	785b      	ldrb	r3, [r3, #1]
 8006346:	2b01      	cmp	r3, #1
 8006348:	d116      	bne.n	8006378 <HAL_PCD_EP_DB_Transmit+0xfa>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	633b      	str	r3, [r7, #48]	; 0x30
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006358:	b29b      	uxth	r3, r3
 800635a:	461a      	mov	r2, r3
 800635c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800635e:	4413      	add	r3, r2
 8006360:	633b      	str	r3, [r7, #48]	; 0x30
 8006362:	68bb      	ldr	r3, [r7, #8]
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	00da      	lsls	r2, r3, #3
 8006368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800636a:	4413      	add	r3, r2
 800636c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006370:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006372:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006374:	2200      	movs	r2, #0
 8006376:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	623b      	str	r3, [r7, #32]
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	785b      	ldrb	r3, [r3, #1]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d126      	bne.n	80063d4 <HAL_PCD_EP_DB_Transmit+0x156>
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	61bb      	str	r3, [r7, #24]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006394:	b29b      	uxth	r3, r3
 8006396:	461a      	mov	r2, r3
 8006398:	69bb      	ldr	r3, [r7, #24]
 800639a:	4413      	add	r3, r2
 800639c:	61bb      	str	r3, [r7, #24]
 800639e:	68bb      	ldr	r3, [r7, #8]
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	00da      	lsls	r2, r3, #3
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	4413      	add	r3, r2
 80063a8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80063ac:	617b      	str	r3, [r7, #20]
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	881b      	ldrh	r3, [r3, #0]
 80063b2:	b29b      	uxth	r3, r3
 80063b4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	801a      	strh	r2, [r3, #0]
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	881b      	ldrh	r3, [r3, #0]
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80063cc:	b29a      	uxth	r2, r3
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	801a      	strh	r2, [r3, #0]
 80063d2:	e017      	b.n	8006404 <HAL_PCD_EP_DB_Transmit+0x186>
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	785b      	ldrb	r3, [r3, #1]
 80063d8:	2b01      	cmp	r3, #1
 80063da:	d113      	bne.n	8006404 <HAL_PCD_EP_DB_Transmit+0x186>
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	461a      	mov	r2, r3
 80063e8:	6a3b      	ldr	r3, [r7, #32]
 80063ea:	4413      	add	r3, r2
 80063ec:	623b      	str	r3, [r7, #32]
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	781b      	ldrb	r3, [r3, #0]
 80063f2:	00da      	lsls	r2, r3, #3
 80063f4:	6a3b      	ldr	r3, [r7, #32]
 80063f6:	4413      	add	r3, r2
 80063f8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80063fc:	61fb      	str	r3, [r7, #28]
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	2200      	movs	r2, #0
 8006402:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	781b      	ldrb	r3, [r3, #0]
 8006408:	4619      	mov	r1, r3
 800640a:	68f8      	ldr	r0, [r7, #12]
 800640c:	f006 fcc9 	bl	800cda2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006410:	88fb      	ldrh	r3, [r7, #6]
 8006412:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006416:	2b00      	cmp	r3, #0
 8006418:	f000 82d2 	beq.w	80069c0 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	461a      	mov	r2, r3
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	781b      	ldrb	r3, [r3, #0]
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	4413      	add	r3, r2
 800642a:	881b      	ldrh	r3, [r3, #0]
 800642c:	b29b      	uxth	r3, r3
 800642e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006432:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006436:	827b      	strh	r3, [r7, #18]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	461a      	mov	r2, r3
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	009b      	lsls	r3, r3, #2
 8006444:	441a      	add	r2, r3
 8006446:	8a7b      	ldrh	r3, [r7, #18]
 8006448:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800644c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006450:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006458:	b29b      	uxth	r3, r3
 800645a:	8013      	strh	r3, [r2, #0]
 800645c:	e2b0      	b.n	80069c0 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800645e:	88fb      	ldrh	r3, [r7, #6]
 8006460:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006464:	2b00      	cmp	r3, #0
 8006466:	d021      	beq.n	80064ac <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	461a      	mov	r2, r3
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	881b      	ldrh	r3, [r3, #0]
 8006478:	b29b      	uxth	r3, r3
 800647a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800647e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006482:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	461a      	mov	r2, r3
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	781b      	ldrb	r3, [r3, #0]
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	441a      	add	r2, r3
 8006494:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8006498:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800649c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80064a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80064a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	f040 8284 	bne.w	80069c0 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	695a      	ldr	r2, [r3, #20]
 80064bc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80064c0:	441a      	add	r2, r3
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	69da      	ldr	r2, [r3, #28]
 80064ca:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80064ce:	441a      	add	r2, r3
 80064d0:	68bb      	ldr	r3, [r7, #8]
 80064d2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	6a1a      	ldr	r2, [r3, #32]
 80064d8:	68bb      	ldr	r3, [r7, #8]
 80064da:	691b      	ldr	r3, [r3, #16]
 80064dc:	429a      	cmp	r2, r3
 80064de:	d309      	bcc.n	80064f4 <HAL_PCD_EP_DB_Transmit+0x276>
        {
          len = ep->maxpacket;
 80064e0:	68bb      	ldr	r3, [r7, #8]
 80064e2:	691b      	ldr	r3, [r3, #16]
 80064e4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80064e6:	68bb      	ldr	r3, [r7, #8]
 80064e8:	6a1a      	ldr	r2, [r3, #32]
 80064ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064ec:	1ad2      	subs	r2, r2, r3
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	621a      	str	r2, [r3, #32]
 80064f2:	e015      	b.n	8006520 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else if (ep->xfer_len_db == 0U)
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	6a1b      	ldr	r3, [r3, #32]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d107      	bne.n	800650c <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 80064fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006500:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8006502:	68bb      	ldr	r3, [r7, #8]
 8006504:	2200      	movs	r2, #0
 8006506:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800650a:	e009      	b.n	8006520 <HAL_PCD_EP_DB_Transmit+0x2a2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2200      	movs	r2, #0
 800651e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006520:	68bb      	ldr	r3, [r7, #8]
 8006522:	785b      	ldrb	r3, [r3, #1]
 8006524:	2b00      	cmp	r3, #0
 8006526:	d155      	bne.n	80065d4 <HAL_PCD_EP_DB_Transmit+0x356>
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	63bb      	str	r3, [r7, #56]	; 0x38
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006536:	b29b      	uxth	r3, r3
 8006538:	461a      	mov	r2, r3
 800653a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800653c:	4413      	add	r3, r2
 800653e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	781b      	ldrb	r3, [r3, #0]
 8006544:	00da      	lsls	r2, r3, #3
 8006546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006548:	4413      	add	r3, r2
 800654a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800654e:	637b      	str	r3, [r7, #52]	; 0x34
 8006550:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006552:	2b3e      	cmp	r3, #62	; 0x3e
 8006554:	d916      	bls.n	8006584 <HAL_PCD_EP_DB_Transmit+0x306>
 8006556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006558:	095b      	lsrs	r3, r3, #5
 800655a:	64bb      	str	r3, [r7, #72]	; 0x48
 800655c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800655e:	f003 031f 	and.w	r3, r3, #31
 8006562:	2b00      	cmp	r3, #0
 8006564:	d102      	bne.n	800656c <HAL_PCD_EP_DB_Transmit+0x2ee>
 8006566:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006568:	3b01      	subs	r3, #1
 800656a:	64bb      	str	r3, [r7, #72]	; 0x48
 800656c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800656e:	b29b      	uxth	r3, r3
 8006570:	029b      	lsls	r3, r3, #10
 8006572:	b29b      	uxth	r3, r3
 8006574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800657c:	b29a      	uxth	r2, r3
 800657e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006580:	801a      	strh	r2, [r3, #0]
 8006582:	e043      	b.n	800660c <HAL_PCD_EP_DB_Transmit+0x38e>
 8006584:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006586:	2b00      	cmp	r3, #0
 8006588:	d112      	bne.n	80065b0 <HAL_PCD_EP_DB_Transmit+0x332>
 800658a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800658c:	881b      	ldrh	r3, [r3, #0]
 800658e:	b29b      	uxth	r3, r3
 8006590:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006594:	b29a      	uxth	r2, r3
 8006596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006598:	801a      	strh	r2, [r3, #0]
 800659a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800659c:	881b      	ldrh	r3, [r3, #0]
 800659e:	b29b      	uxth	r3, r3
 80065a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065ac:	801a      	strh	r2, [r3, #0]
 80065ae:	e02d      	b.n	800660c <HAL_PCD_EP_DB_Transmit+0x38e>
 80065b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065b2:	085b      	lsrs	r3, r3, #1
 80065b4:	64bb      	str	r3, [r7, #72]	; 0x48
 80065b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d002      	beq.n	80065c6 <HAL_PCD_EP_DB_Transmit+0x348>
 80065c0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065c2:	3301      	adds	r3, #1
 80065c4:	64bb      	str	r3, [r7, #72]	; 0x48
 80065c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	029b      	lsls	r3, r3, #10
 80065cc:	b29a      	uxth	r2, r3
 80065ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065d0:	801a      	strh	r2, [r3, #0]
 80065d2:	e01b      	b.n	800660c <HAL_PCD_EP_DB_Transmit+0x38e>
 80065d4:	68bb      	ldr	r3, [r7, #8]
 80065d6:	785b      	ldrb	r3, [r3, #1]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d117      	bne.n	800660c <HAL_PCD_EP_DB_Transmit+0x38e>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	643b      	str	r3, [r7, #64]	; 0x40
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065ea:	b29b      	uxth	r3, r3
 80065ec:	461a      	mov	r2, r3
 80065ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065f0:	4413      	add	r3, r2
 80065f2:	643b      	str	r3, [r7, #64]	; 0x40
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	00da      	lsls	r2, r3, #3
 80065fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065fc:	4413      	add	r3, r2
 80065fe:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8006602:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006604:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006606:	b29a      	uxth	r2, r3
 8006608:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800660a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	6818      	ldr	r0, [r3, #0]
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	6959      	ldr	r1, [r3, #20]
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	891a      	ldrh	r2, [r3, #8]
 8006618:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800661a:	b29b      	uxth	r3, r3
 800661c:	f004 fcc2 	bl	800afa4 <USB_WritePMA>
 8006620:	e1ce      	b.n	80069c0 <HAL_PCD_EP_DB_Transmit+0x742>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800662a:	b29b      	uxth	r3, r3
 800662c:	461a      	mov	r2, r3
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	781b      	ldrb	r3, [r3, #0]
 8006632:	00db      	lsls	r3, r3, #3
 8006634:	4413      	add	r3, r2
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	6812      	ldr	r2, [r2, #0]
 800663a:	4413      	add	r3, r2
 800663c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006640:	881b      	ldrh	r3, [r3, #0]
 8006642:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006646:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxPctSize)
 800664a:	68bb      	ldr	r3, [r7, #8]
 800664c:	699a      	ldr	r2, [r3, #24]
 800664e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006652:	429a      	cmp	r2, r3
 8006654:	d307      	bcc.n	8006666 <HAL_PCD_EP_DB_Transmit+0x3e8>
    {
      ep->xfer_len -= TxPctSize;
 8006656:	68bb      	ldr	r3, [r7, #8]
 8006658:	699a      	ldr	r2, [r3, #24]
 800665a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800665e:	1ad2      	subs	r2, r2, r3
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	619a      	str	r2, [r3, #24]
 8006664:	e002      	b.n	800666c <HAL_PCD_EP_DB_Transmit+0x3ee>
    }
    else
    {
      ep->xfer_len = 0U;
 8006666:	68bb      	ldr	r3, [r7, #8]
 8006668:	2200      	movs	r2, #0
 800666a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800666c:	68bb      	ldr	r3, [r7, #8]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	2b00      	cmp	r3, #0
 8006672:	f040 80c4 	bne.w	80067fe <HAL_PCD_EP_DB_Transmit+0x580>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	785b      	ldrb	r3, [r3, #1]
 800667a:	2b00      	cmp	r3, #0
 800667c:	d126      	bne.n	80066cc <HAL_PCD_EP_DB_Transmit+0x44e>
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	66bb      	str	r3, [r7, #104]	; 0x68
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800668c:	b29b      	uxth	r3, r3
 800668e:	461a      	mov	r2, r3
 8006690:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006692:	4413      	add	r3, r2
 8006694:	66bb      	str	r3, [r7, #104]	; 0x68
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	00da      	lsls	r2, r3, #3
 800669c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800669e:	4413      	add	r3, r2
 80066a0:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80066a4:	667b      	str	r3, [r7, #100]	; 0x64
 80066a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066a8:	881b      	ldrh	r3, [r3, #0]
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80066b0:	b29a      	uxth	r2, r3
 80066b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066b4:	801a      	strh	r2, [r3, #0]
 80066b6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066b8:	881b      	ldrh	r3, [r3, #0]
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066c4:	b29a      	uxth	r2, r3
 80066c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80066c8:	801a      	strh	r2, [r3, #0]
 80066ca:	e01a      	b.n	8006702 <HAL_PCD_EP_DB_Transmit+0x484>
 80066cc:	68bb      	ldr	r3, [r7, #8]
 80066ce:	785b      	ldrb	r3, [r3, #1]
 80066d0:	2b01      	cmp	r3, #1
 80066d2:	d116      	bne.n	8006702 <HAL_PCD_EP_DB_Transmit+0x484>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	673b      	str	r3, [r7, #112]	; 0x70
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066e2:	b29b      	uxth	r3, r3
 80066e4:	461a      	mov	r2, r3
 80066e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066e8:	4413      	add	r3, r2
 80066ea:	673b      	str	r3, [r7, #112]	; 0x70
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	781b      	ldrb	r3, [r3, #0]
 80066f0:	00da      	lsls	r2, r3, #3
 80066f2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066f4:	4413      	add	r3, r2
 80066f6:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80066fa:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80066fe:	2200      	movs	r2, #0
 8006700:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	785b      	ldrb	r3, [r3, #1]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d12f      	bne.n	8006770 <HAL_PCD_EP_DB_Transmit+0x4f2>
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006720:	b29b      	uxth	r3, r3
 8006722:	461a      	mov	r2, r3
 8006724:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006728:	4413      	add	r3, r2
 800672a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	00da      	lsls	r2, r3, #3
 8006734:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006738:	4413      	add	r3, r2
 800673a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800673e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006742:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006746:	881b      	ldrh	r3, [r3, #0]
 8006748:	b29b      	uxth	r3, r3
 800674a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800674e:	b29a      	uxth	r2, r3
 8006750:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006754:	801a      	strh	r2, [r3, #0]
 8006756:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800675a:	881b      	ldrh	r3, [r3, #0]
 800675c:	b29b      	uxth	r3, r3
 800675e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006762:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006766:	b29a      	uxth	r2, r3
 8006768:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800676c:	801a      	strh	r2, [r3, #0]
 800676e:	e017      	b.n	80067a0 <HAL_PCD_EP_DB_Transmit+0x522>
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	785b      	ldrb	r3, [r3, #1]
 8006774:	2b01      	cmp	r3, #1
 8006776:	d113      	bne.n	80067a0 <HAL_PCD_EP_DB_Transmit+0x522>
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006780:	b29b      	uxth	r3, r3
 8006782:	461a      	mov	r2, r3
 8006784:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006786:	4413      	add	r3, r2
 8006788:	67fb      	str	r3, [r7, #124]	; 0x7c
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	781b      	ldrb	r3, [r3, #0]
 800678e:	00da      	lsls	r2, r3, #3
 8006790:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006792:	4413      	add	r3, r2
 8006794:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8006798:	67bb      	str	r3, [r7, #120]	; 0x78
 800679a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800679c:	2200      	movs	r2, #0
 800679e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	4619      	mov	r1, r3
 80067a6:	68f8      	ldr	r0, [r7, #12]
 80067a8:	f006 fafb 	bl	800cda2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80067ac:	88fb      	ldrh	r3, [r7, #6]
 80067ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	f040 8104 	bne.w	80069c0 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	461a      	mov	r2, r3
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	4413      	add	r3, r2
 80067c6:	881b      	ldrh	r3, [r3, #0]
 80067c8:	b29b      	uxth	r3, r3
 80067ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80067ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067d2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	461a      	mov	r2, r3
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	781b      	ldrb	r3, [r3, #0]
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	441a      	add	r2, r3
 80067e4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 80067e8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80067ec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80067f0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80067f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	8013      	strh	r3, [r2, #0]
 80067fc:	e0e0      	b.n	80069c0 <HAL_PCD_EP_DB_Transmit+0x742>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80067fe:	88fb      	ldrh	r3, [r7, #6]
 8006800:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d121      	bne.n	800684c <HAL_PCD_EP_DB_Transmit+0x5ce>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	461a      	mov	r2, r3
 800680e:	68bb      	ldr	r3, [r7, #8]
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	009b      	lsls	r3, r3, #2
 8006814:	4413      	add	r3, r2
 8006816:	881b      	ldrh	r3, [r3, #0]
 8006818:	b29b      	uxth	r3, r3
 800681a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800681e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006822:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	461a      	mov	r2, r3
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	441a      	add	r2, r3
 8006834:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8006838:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800683c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006840:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006848:	b29b      	uxth	r3, r3
 800684a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006852:	2b01      	cmp	r3, #1
 8006854:	f040 80b4 	bne.w	80069c0 <HAL_PCD_EP_DB_Transmit+0x742>
      {
        ep->xfer_buff += TxPctSize;
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	695a      	ldr	r2, [r3, #20]
 800685c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006860:	441a      	add	r2, r3
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	69da      	ldr	r2, [r3, #28]
 800686a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800686e:	441a      	add	r2, r3
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	6a1a      	ldr	r2, [r3, #32]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	691b      	ldr	r3, [r3, #16]
 800687c:	429a      	cmp	r2, r3
 800687e:	d309      	bcc.n	8006894 <HAL_PCD_EP_DB_Transmit+0x616>
        {
          len = ep->maxpacket;
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	691b      	ldr	r3, [r3, #16]
 8006884:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	6a1a      	ldr	r2, [r3, #32]
 800688a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800688c:	1ad2      	subs	r2, r2, r3
 800688e:	68bb      	ldr	r3, [r7, #8]
 8006890:	621a      	str	r2, [r3, #32]
 8006892:	e015      	b.n	80068c0 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else if (ep->xfer_len_db == 0U)
 8006894:	68bb      	ldr	r3, [r7, #8]
 8006896:	6a1b      	ldr	r3, [r3, #32]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d107      	bne.n	80068ac <HAL_PCD_EP_DB_Transmit+0x62e>
        {
          len = TxPctSize;
 800689c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80068a0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80068a2:	68bb      	ldr	r3, [r7, #8]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80068aa:	e009      	b.n	80068c0 <HAL_PCD_EP_DB_Transmit+0x642>
        }
        else
        {
          len = ep->xfer_len_db;
 80068ac:	68bb      	ldr	r3, [r7, #8]
 80068ae:	6a1b      	ldr	r3, [r3, #32]
 80068b0:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	2200      	movs	r2, #0
 80068b6:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	663b      	str	r3, [r7, #96]	; 0x60
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	785b      	ldrb	r3, [r3, #1]
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d155      	bne.n	800697a <HAL_PCD_EP_DB_Transmit+0x6fc>
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	65bb      	str	r3, [r7, #88]	; 0x58
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068dc:	b29b      	uxth	r3, r3
 80068de:	461a      	mov	r2, r3
 80068e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80068e2:	4413      	add	r3, r2
 80068e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	781b      	ldrb	r3, [r3, #0]
 80068ea:	00da      	lsls	r2, r3, #3
 80068ec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80068ee:	4413      	add	r3, r2
 80068f0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80068f4:	657b      	str	r3, [r7, #84]	; 0x54
 80068f6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068f8:	2b3e      	cmp	r3, #62	; 0x3e
 80068fa:	d916      	bls.n	800692a <HAL_PCD_EP_DB_Transmit+0x6ac>
 80068fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80068fe:	095b      	lsrs	r3, r3, #5
 8006900:	677b      	str	r3, [r7, #116]	; 0x74
 8006902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006904:	f003 031f 	and.w	r3, r3, #31
 8006908:	2b00      	cmp	r3, #0
 800690a:	d102      	bne.n	8006912 <HAL_PCD_EP_DB_Transmit+0x694>
 800690c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800690e:	3b01      	subs	r3, #1
 8006910:	677b      	str	r3, [r7, #116]	; 0x74
 8006912:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006914:	b29b      	uxth	r3, r3
 8006916:	029b      	lsls	r3, r3, #10
 8006918:	b29b      	uxth	r3, r3
 800691a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800691e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006922:	b29a      	uxth	r2, r3
 8006924:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006926:	801a      	strh	r2, [r3, #0]
 8006928:	e040      	b.n	80069ac <HAL_PCD_EP_DB_Transmit+0x72e>
 800692a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800692c:	2b00      	cmp	r3, #0
 800692e:	d112      	bne.n	8006956 <HAL_PCD_EP_DB_Transmit+0x6d8>
 8006930:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006932:	881b      	ldrh	r3, [r3, #0]
 8006934:	b29b      	uxth	r3, r3
 8006936:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800693a:	b29a      	uxth	r2, r3
 800693c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800693e:	801a      	strh	r2, [r3, #0]
 8006940:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	b29b      	uxth	r3, r3
 8006946:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800694a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800694e:	b29a      	uxth	r2, r3
 8006950:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006952:	801a      	strh	r2, [r3, #0]
 8006954:	e02a      	b.n	80069ac <HAL_PCD_EP_DB_Transmit+0x72e>
 8006956:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006958:	085b      	lsrs	r3, r3, #1
 800695a:	677b      	str	r3, [r7, #116]	; 0x74
 800695c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800695e:	f003 0301 	and.w	r3, r3, #1
 8006962:	2b00      	cmp	r3, #0
 8006964:	d002      	beq.n	800696c <HAL_PCD_EP_DB_Transmit+0x6ee>
 8006966:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006968:	3301      	adds	r3, #1
 800696a:	677b      	str	r3, [r7, #116]	; 0x74
 800696c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800696e:	b29b      	uxth	r3, r3
 8006970:	029b      	lsls	r3, r3, #10
 8006972:	b29a      	uxth	r2, r3
 8006974:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006976:	801a      	strh	r2, [r3, #0]
 8006978:	e018      	b.n	80069ac <HAL_PCD_EP_DB_Transmit+0x72e>
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	785b      	ldrb	r3, [r3, #1]
 800697e:	2b01      	cmp	r3, #1
 8006980:	d114      	bne.n	80069ac <HAL_PCD_EP_DB_Transmit+0x72e>
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800698a:	b29b      	uxth	r3, r3
 800698c:	461a      	mov	r2, r3
 800698e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006990:	4413      	add	r3, r2
 8006992:	663b      	str	r3, [r7, #96]	; 0x60
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	00da      	lsls	r2, r3, #3
 800699a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800699c:	4413      	add	r3, r2
 800699e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80069a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80069a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069a6:	b29a      	uxth	r2, r3
 80069a8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80069aa:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6818      	ldr	r0, [r3, #0]
 80069b0:	68bb      	ldr	r3, [r7, #8]
 80069b2:	6959      	ldr	r1, [r3, #20]
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	895a      	ldrh	r2, [r3, #10]
 80069b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	f004 faf2 	bl	800afa4 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	461a      	mov	r2, r3
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	881b      	ldrh	r3, [r3, #0]
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80069da:	823b      	strh	r3, [r7, #16]
 80069dc:	8a3b      	ldrh	r3, [r7, #16]
 80069de:	f083 0310 	eor.w	r3, r3, #16
 80069e2:	823b      	strh	r3, [r7, #16]
 80069e4:	8a3b      	ldrh	r3, [r7, #16]
 80069e6:	f083 0320 	eor.w	r3, r3, #32
 80069ea:	823b      	strh	r3, [r7, #16]
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	461a      	mov	r2, r3
 80069f2:	68bb      	ldr	r3, [r7, #8]
 80069f4:	781b      	ldrb	r3, [r3, #0]
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	441a      	add	r2, r3
 80069fa:	8a3b      	ldrh	r3, [r7, #16]
 80069fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006a00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006a04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a0c:	b29b      	uxth	r3, r3
 8006a0e:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3788      	adds	r7, #136	; 0x88
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}

08006a1a <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8006a1a:	b480      	push	{r7}
 8006a1c:	b087      	sub	sp, #28
 8006a1e:	af00      	add	r7, sp, #0
 8006a20:	60f8      	str	r0, [r7, #12]
 8006a22:	607b      	str	r3, [r7, #4]
 8006a24:	460b      	mov	r3, r1
 8006a26:	817b      	strh	r3, [r7, #10]
 8006a28:	4613      	mov	r3, r2
 8006a2a:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8006a2c:	897b      	ldrh	r3, [r7, #10]
 8006a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a32:	b29b      	uxth	r3, r3
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d00c      	beq.n	8006a52 <HAL_PCDEx_PMAConfig+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a38:	897b      	ldrh	r3, [r7, #10]
 8006a3a:	f003 0307 	and.w	r3, r3, #7
 8006a3e:	1c5a      	adds	r2, r3, #1
 8006a40:	4613      	mov	r3, r2
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	4413      	add	r3, r2
 8006a46:	00db      	lsls	r3, r3, #3
 8006a48:	68fa      	ldr	r2, [r7, #12]
 8006a4a:	4413      	add	r3, r2
 8006a4c:	3304      	adds	r3, #4
 8006a4e:	617b      	str	r3, [r7, #20]
 8006a50:	e00a      	b.n	8006a68 <HAL_PCDEx_PMAConfig+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006a52:	897a      	ldrh	r2, [r7, #10]
 8006a54:	4613      	mov	r3, r2
 8006a56:	009b      	lsls	r3, r3, #2
 8006a58:	4413      	add	r3, r2
 8006a5a:	00db      	lsls	r3, r3, #3
 8006a5c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006a60:	68fa      	ldr	r2, [r7, #12]
 8006a62:	4413      	add	r3, r2
 8006a64:	3304      	adds	r3, #4
 8006a66:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8006a68:	893b      	ldrh	r3, [r7, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d107      	bne.n	8006a7e <HAL_PCDEx_PMAConfig+0x64>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	2200      	movs	r2, #0
 8006a72:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	b29a      	uxth	r2, r3
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	80da      	strh	r2, [r3, #6]
 8006a7c:	e00b      	b.n	8006a96 <HAL_PCDEx_PMAConfig+0x7c>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2201      	movs	r2, #1
 8006a82:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	697b      	ldr	r3, [r7, #20]
 8006a8a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	0c1b      	lsrs	r3, r3, #16
 8006a90:	b29a      	uxth	r2, r3
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006a96:	2300      	movs	r3, #0
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	371c      	adds	r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b085      	sub	sp, #20
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2201      	movs	r2, #1
 8006ab6:	f8c3 22f0 	str.w	r2, [r3, #752]	; 0x2f0
  hpcd->LPM_State = LPM_L0;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	f043 0301 	orr.w	r3, r3, #1
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8006adc:	b29b      	uxth	r3, r3
 8006ade:	f043 0302 	orr.w	r3, r3, #2
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8006aea:	2300      	movs	r3, #0
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3714      	adds	r7, #20
 8006af0:	46bd      	mov	sp, r7
 8006af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af6:	4770      	bx	lr

08006af8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006af8:	b480      	push	{r7}
 8006afa:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006afc:	4b04      	ldr	r3, [pc, #16]	; (8006b10 <HAL_PWREx_GetVoltageRange+0x18>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006b04:	4618      	mov	r0, r3
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr
 8006b0e:	bf00      	nop
 8006b10:	40007000 	.word	0x40007000

08006b14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b22:	d130      	bne.n	8006b86 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006b24:	4b23      	ldr	r3, [pc, #140]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006b2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b30:	d038      	beq.n	8006ba4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006b32:	4b20      	ldr	r3, [pc, #128]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006b3a:	4a1e      	ldr	r2, [pc, #120]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006b40:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006b42:	4b1d      	ldr	r3, [pc, #116]	; (8006bb8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2232      	movs	r2, #50	; 0x32
 8006b48:	fb02 f303 	mul.w	r3, r2, r3
 8006b4c:	4a1b      	ldr	r2, [pc, #108]	; (8006bbc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b52:	0c9b      	lsrs	r3, r3, #18
 8006b54:	3301      	adds	r3, #1
 8006b56:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b58:	e002      	b.n	8006b60 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	3b01      	subs	r3, #1
 8006b5e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006b60:	4b14      	ldr	r3, [pc, #80]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b62:	695b      	ldr	r3, [r3, #20]
 8006b64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b68:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b6c:	d102      	bne.n	8006b74 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d1f2      	bne.n	8006b5a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006b74:	4b0f      	ldr	r3, [pc, #60]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b76:	695b      	ldr	r3, [r3, #20]
 8006b78:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b80:	d110      	bne.n	8006ba4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	e00f      	b.n	8006ba6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006b86:	4b0b      	ldr	r3, [pc, #44]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006b8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006b92:	d007      	beq.n	8006ba4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006b94:	4b07      	ldr	r3, [pc, #28]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006b9c:	4a05      	ldr	r2, [pc, #20]	; (8006bb4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006b9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006ba2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3714      	adds	r7, #20
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	40007000 	.word	0x40007000
 8006bb8:	20000000 	.word	0x20000000
 8006bbc:	431bde83 	.word	0x431bde83

08006bc0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8006bc4:	4b05      	ldr	r3, [pc, #20]	; (8006bdc <HAL_PWREx_EnableVddUSB+0x1c>)
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	4a04      	ldr	r2, [pc, #16]	; (8006bdc <HAL_PWREx_EnableVddUSB+0x1c>)
 8006bca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006bce:	6053      	str	r3, [r2, #4]
}
 8006bd0:	bf00      	nop
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd8:	4770      	bx	lr
 8006bda:	bf00      	nop
 8006bdc:	40007000 	.word	0x40007000

08006be0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b088      	sub	sp, #32
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e3fe      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bf2:	4ba1      	ldr	r3, [pc, #644]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f003 030c 	and.w	r3, r3, #12
 8006bfa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bfc:	4b9e      	ldr	r3, [pc, #632]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006bfe:	68db      	ldr	r3, [r3, #12]
 8006c00:	f003 0303 	and.w	r3, r3, #3
 8006c04:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f003 0310 	and.w	r3, r3, #16
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	f000 80e4 	beq.w	8006ddc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006c14:	69bb      	ldr	r3, [r7, #24]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d007      	beq.n	8006c2a <HAL_RCC_OscConfig+0x4a>
 8006c1a:	69bb      	ldr	r3, [r7, #24]
 8006c1c:	2b0c      	cmp	r3, #12
 8006c1e:	f040 808b 	bne.w	8006d38 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	f040 8087 	bne.w	8006d38 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006c2a:	4b93      	ldr	r3, [pc, #588]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f003 0302 	and.w	r3, r3, #2
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d005      	beq.n	8006c42 <HAL_RCC_OscConfig+0x62>
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	699b      	ldr	r3, [r3, #24]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d101      	bne.n	8006c42 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006c3e:	2301      	movs	r3, #1
 8006c40:	e3d6      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6a1a      	ldr	r2, [r3, #32]
 8006c46:	4b8c      	ldr	r3, [pc, #560]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 0308 	and.w	r3, r3, #8
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d004      	beq.n	8006c5c <HAL_RCC_OscConfig+0x7c>
 8006c52:	4b89      	ldr	r3, [pc, #548]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c5a:	e005      	b.n	8006c68 <HAL_RCC_OscConfig+0x88>
 8006c5c:	4b86      	ldr	r3, [pc, #536]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c62:	091b      	lsrs	r3, r3, #4
 8006c64:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d223      	bcs.n	8006cb4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a1b      	ldr	r3, [r3, #32]
 8006c70:	4618      	mov	r0, r3
 8006c72:	f000 fd5f 	bl	8007734 <RCC_SetFlashLatencyFromMSIRange>
 8006c76:	4603      	mov	r3, r0
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d001      	beq.n	8006c80 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	e3b7      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006c80:	4b7d      	ldr	r3, [pc, #500]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a7c      	ldr	r2, [pc, #496]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c86:	f043 0308 	orr.w	r3, r3, #8
 8006c8a:	6013      	str	r3, [r2, #0]
 8006c8c:	4b7a      	ldr	r3, [pc, #488]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6a1b      	ldr	r3, [r3, #32]
 8006c98:	4977      	ldr	r1, [pc, #476]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006c9a:	4313      	orrs	r3, r2
 8006c9c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006c9e:	4b76      	ldr	r3, [pc, #472]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006ca0:	685b      	ldr	r3, [r3, #4]
 8006ca2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	69db      	ldr	r3, [r3, #28]
 8006caa:	021b      	lsls	r3, r3, #8
 8006cac:	4972      	ldr	r1, [pc, #456]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	604b      	str	r3, [r1, #4]
 8006cb2:	e025      	b.n	8006d00 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006cb4:	4b70      	ldr	r3, [pc, #448]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4a6f      	ldr	r2, [pc, #444]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006cba:	f043 0308 	orr.w	r3, r3, #8
 8006cbe:	6013      	str	r3, [r2, #0]
 8006cc0:	4b6d      	ldr	r3, [pc, #436]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6a1b      	ldr	r3, [r3, #32]
 8006ccc:	496a      	ldr	r1, [pc, #424]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006cd2:	4b69      	ldr	r3, [pc, #420]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	69db      	ldr	r3, [r3, #28]
 8006cde:	021b      	lsls	r3, r3, #8
 8006ce0:	4965      	ldr	r1, [pc, #404]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006ce6:	69bb      	ldr	r3, [r7, #24]
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d109      	bne.n	8006d00 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6a1b      	ldr	r3, [r3, #32]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f000 fd1f 	bl	8007734 <RCC_SetFlashLatencyFromMSIRange>
 8006cf6:	4603      	mov	r3, r0
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d001      	beq.n	8006d00 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	e377      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d00:	f000 fc80 	bl	8007604 <HAL_RCC_GetSysClockFreq>
 8006d04:	4602      	mov	r2, r0
 8006d06:	4b5c      	ldr	r3, [pc, #368]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	091b      	lsrs	r3, r3, #4
 8006d0c:	f003 030f 	and.w	r3, r3, #15
 8006d10:	495a      	ldr	r1, [pc, #360]	; (8006e7c <HAL_RCC_OscConfig+0x29c>)
 8006d12:	5ccb      	ldrb	r3, [r1, r3]
 8006d14:	f003 031f 	and.w	r3, r3, #31
 8006d18:	fa22 f303 	lsr.w	r3, r2, r3
 8006d1c:	4a58      	ldr	r2, [pc, #352]	; (8006e80 <HAL_RCC_OscConfig+0x2a0>)
 8006d1e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006d20:	4b58      	ldr	r3, [pc, #352]	; (8006e84 <HAL_RCC_OscConfig+0x2a4>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4618      	mov	r0, r3
 8006d26:	f7fc fbc3 	bl	80034b0 <HAL_InitTick>
 8006d2a:	4603      	mov	r3, r0
 8006d2c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006d2e:	7bfb      	ldrb	r3, [r7, #15]
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d052      	beq.n	8006dda <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006d34:	7bfb      	ldrb	r3, [r7, #15]
 8006d36:	e35b      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	699b      	ldr	r3, [r3, #24]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d032      	beq.n	8006da6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006d40:	4b4d      	ldr	r3, [pc, #308]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a4c      	ldr	r2, [pc, #304]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d46:	f043 0301 	orr.w	r3, r3, #1
 8006d4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006d4c:	f7fc fc00 	bl	8003550 <HAL_GetTick>
 8006d50:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d52:	e008      	b.n	8006d66 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006d54:	f7fc fbfc 	bl	8003550 <HAL_GetTick>
 8006d58:	4602      	mov	r2, r0
 8006d5a:	693b      	ldr	r3, [r7, #16]
 8006d5c:	1ad3      	subs	r3, r2, r3
 8006d5e:	2b02      	cmp	r3, #2
 8006d60:	d901      	bls.n	8006d66 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006d62:	2303      	movs	r3, #3
 8006d64:	e344      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006d66:	4b44      	ldr	r3, [pc, #272]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f003 0302 	and.w	r3, r3, #2
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d0f0      	beq.n	8006d54 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006d72:	4b41      	ldr	r3, [pc, #260]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a40      	ldr	r2, [pc, #256]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d78:	f043 0308 	orr.w	r3, r3, #8
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	4b3e      	ldr	r3, [pc, #248]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	493b      	ldr	r1, [pc, #236]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006d90:	4b39      	ldr	r3, [pc, #228]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	69db      	ldr	r3, [r3, #28]
 8006d9c:	021b      	lsls	r3, r3, #8
 8006d9e:	4936      	ldr	r1, [pc, #216]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006da0:	4313      	orrs	r3, r2
 8006da2:	604b      	str	r3, [r1, #4]
 8006da4:	e01a      	b.n	8006ddc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006da6:	4b34      	ldr	r3, [pc, #208]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	4a33      	ldr	r2, [pc, #204]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006dac:	f023 0301 	bic.w	r3, r3, #1
 8006db0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006db2:	f7fc fbcd 	bl	8003550 <HAL_GetTick>
 8006db6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006db8:	e008      	b.n	8006dcc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006dba:	f7fc fbc9 	bl	8003550 <HAL_GetTick>
 8006dbe:	4602      	mov	r2, r0
 8006dc0:	693b      	ldr	r3, [r7, #16]
 8006dc2:	1ad3      	subs	r3, r2, r3
 8006dc4:	2b02      	cmp	r3, #2
 8006dc6:	d901      	bls.n	8006dcc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006dc8:	2303      	movs	r3, #3
 8006dca:	e311      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006dcc:	4b2a      	ldr	r3, [pc, #168]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f003 0302 	and.w	r3, r3, #2
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d1f0      	bne.n	8006dba <HAL_RCC_OscConfig+0x1da>
 8006dd8:	e000      	b.n	8006ddc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006dda:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0301 	and.w	r3, r3, #1
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d074      	beq.n	8006ed2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006de8:	69bb      	ldr	r3, [r7, #24]
 8006dea:	2b08      	cmp	r3, #8
 8006dec:	d005      	beq.n	8006dfa <HAL_RCC_OscConfig+0x21a>
 8006dee:	69bb      	ldr	r3, [r7, #24]
 8006df0:	2b0c      	cmp	r3, #12
 8006df2:	d10e      	bne.n	8006e12 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006df4:	697b      	ldr	r3, [r7, #20]
 8006df6:	2b03      	cmp	r3, #3
 8006df8:	d10b      	bne.n	8006e12 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dfa:	4b1f      	ldr	r3, [pc, #124]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d064      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x2f0>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	685b      	ldr	r3, [r3, #4]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d160      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006e0e:	2301      	movs	r3, #1
 8006e10:	e2ee      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	685b      	ldr	r3, [r3, #4]
 8006e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e1a:	d106      	bne.n	8006e2a <HAL_RCC_OscConfig+0x24a>
 8006e1c:	4b16      	ldr	r3, [pc, #88]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a15      	ldr	r2, [pc, #84]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e22:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e26:	6013      	str	r3, [r2, #0]
 8006e28:	e01d      	b.n	8006e66 <HAL_RCC_OscConfig+0x286>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	685b      	ldr	r3, [r3, #4]
 8006e2e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006e32:	d10c      	bne.n	8006e4e <HAL_RCC_OscConfig+0x26e>
 8006e34:	4b10      	ldr	r3, [pc, #64]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a0f      	ldr	r2, [pc, #60]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e3a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	4b0d      	ldr	r3, [pc, #52]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a0c      	ldr	r2, [pc, #48]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e4a:	6013      	str	r3, [r2, #0]
 8006e4c:	e00b      	b.n	8006e66 <HAL_RCC_OscConfig+0x286>
 8006e4e:	4b0a      	ldr	r3, [pc, #40]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a09      	ldr	r2, [pc, #36]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e58:	6013      	str	r3, [r2, #0]
 8006e5a:	4b07      	ldr	r3, [pc, #28]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4a06      	ldr	r2, [pc, #24]	; (8006e78 <HAL_RCC_OscConfig+0x298>)
 8006e60:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e64:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	685b      	ldr	r3, [r3, #4]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d01c      	beq.n	8006ea8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e6e:	f7fc fb6f 	bl	8003550 <HAL_GetTick>
 8006e72:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e74:	e011      	b.n	8006e9a <HAL_RCC_OscConfig+0x2ba>
 8006e76:	bf00      	nop
 8006e78:	40021000 	.word	0x40021000
 8006e7c:	0800d4d4 	.word	0x0800d4d4
 8006e80:	20000000 	.word	0x20000000
 8006e84:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e88:	f7fc fb62 	bl	8003550 <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	2b64      	cmp	r3, #100	; 0x64
 8006e94:	d901      	bls.n	8006e9a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006e96:	2303      	movs	r3, #3
 8006e98:	e2aa      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006e9a:	4baf      	ldr	r3, [pc, #700]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d0f0      	beq.n	8006e88 <HAL_RCC_OscConfig+0x2a8>
 8006ea6:	e014      	b.n	8006ed2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ea8:	f7fc fb52 	bl	8003550 <HAL_GetTick>
 8006eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006eae:	e008      	b.n	8006ec2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006eb0:	f7fc fb4e 	bl	8003550 <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	2b64      	cmp	r3, #100	; 0x64
 8006ebc:	d901      	bls.n	8006ec2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e296      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ec2:	4ba5      	ldr	r3, [pc, #660]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1f0      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x2d0>
 8006ece:	e000      	b.n	8006ed2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0302 	and.w	r3, r3, #2
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d060      	beq.n	8006fa0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b04      	cmp	r3, #4
 8006ee2:	d005      	beq.n	8006ef0 <HAL_RCC_OscConfig+0x310>
 8006ee4:	69bb      	ldr	r3, [r7, #24]
 8006ee6:	2b0c      	cmp	r3, #12
 8006ee8:	d119      	bne.n	8006f1e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	2b02      	cmp	r3, #2
 8006eee:	d116      	bne.n	8006f1e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006ef0:	4b99      	ldr	r3, [pc, #612]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d005      	beq.n	8006f08 <HAL_RCC_OscConfig+0x328>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d101      	bne.n	8006f08 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e273      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f08:	4b93      	ldr	r3, [pc, #588]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	061b      	lsls	r3, r3, #24
 8006f16:	4990      	ldr	r1, [pc, #576]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006f1c:	e040      	b.n	8006fa0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d023      	beq.n	8006f6e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f26:	4b8c      	ldr	r3, [pc, #560]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	4a8b      	ldr	r2, [pc, #556]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f32:	f7fc fb0d 	bl	8003550 <HAL_GetTick>
 8006f36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f38:	e008      	b.n	8006f4c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f3a:	f7fc fb09 	bl	8003550 <HAL_GetTick>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	1ad3      	subs	r3, r2, r3
 8006f44:	2b02      	cmp	r3, #2
 8006f46:	d901      	bls.n	8006f4c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006f48:	2303      	movs	r3, #3
 8006f4a:	e251      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f4c:	4b82      	ldr	r3, [pc, #520]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d0f0      	beq.n	8006f3a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f58:	4b7f      	ldr	r3, [pc, #508]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	691b      	ldr	r3, [r3, #16]
 8006f64:	061b      	lsls	r3, r3, #24
 8006f66:	497c      	ldr	r1, [pc, #496]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	604b      	str	r3, [r1, #4]
 8006f6c:	e018      	b.n	8006fa0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f6e:	4b7a      	ldr	r3, [pc, #488]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4a79      	ldr	r2, [pc, #484]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f74:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006f78:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f7a:	f7fc fae9 	bl	8003550 <HAL_GetTick>
 8006f7e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f80:	e008      	b.n	8006f94 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f82:	f7fc fae5 	bl	8003550 <HAL_GetTick>
 8006f86:	4602      	mov	r2, r0
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d901      	bls.n	8006f94 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006f90:	2303      	movs	r3, #3
 8006f92:	e22d      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f94:	4b70      	ldr	r3, [pc, #448]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d1f0      	bne.n	8006f82 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0308 	and.w	r3, r3, #8
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d03c      	beq.n	8007026 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d01c      	beq.n	8006fee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fb4:	4b68      	ldr	r3, [pc, #416]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fba:	4a67      	ldr	r2, [pc, #412]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006fbc:	f043 0301 	orr.w	r3, r3, #1
 8006fc0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fc4:	f7fc fac4 	bl	8003550 <HAL_GetTick>
 8006fc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fca:	e008      	b.n	8006fde <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fcc:	f7fc fac0 	bl	8003550 <HAL_GetTick>
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	693b      	ldr	r3, [r7, #16]
 8006fd4:	1ad3      	subs	r3, r2, r3
 8006fd6:	2b02      	cmp	r3, #2
 8006fd8:	d901      	bls.n	8006fde <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e208      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006fde:	4b5e      	ldr	r3, [pc, #376]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006fe4:	f003 0302 	and.w	r3, r3, #2
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d0ef      	beq.n	8006fcc <HAL_RCC_OscConfig+0x3ec>
 8006fec:	e01b      	b.n	8007026 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fee:	4b5a      	ldr	r3, [pc, #360]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ff4:	4a58      	ldr	r2, [pc, #352]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8006ff6:	f023 0301 	bic.w	r3, r3, #1
 8006ffa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ffe:	f7fc faa7 	bl	8003550 <HAL_GetTick>
 8007002:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007004:	e008      	b.n	8007018 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007006:	f7fc faa3 	bl	8003550 <HAL_GetTick>
 800700a:	4602      	mov	r2, r0
 800700c:	693b      	ldr	r3, [r7, #16]
 800700e:	1ad3      	subs	r3, r2, r3
 8007010:	2b02      	cmp	r3, #2
 8007012:	d901      	bls.n	8007018 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8007014:	2303      	movs	r3, #3
 8007016:	e1eb      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007018:	4b4f      	ldr	r3, [pc, #316]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 800701a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800701e:	f003 0302 	and.w	r3, r3, #2
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1ef      	bne.n	8007006 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	f003 0304 	and.w	r3, r3, #4
 800702e:	2b00      	cmp	r3, #0
 8007030:	f000 80a6 	beq.w	8007180 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007034:	2300      	movs	r3, #0
 8007036:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007038:	4b47      	ldr	r3, [pc, #284]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 800703a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800703c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007040:	2b00      	cmp	r3, #0
 8007042:	d10d      	bne.n	8007060 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007044:	4b44      	ldr	r3, [pc, #272]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8007046:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007048:	4a43      	ldr	r2, [pc, #268]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 800704a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800704e:	6593      	str	r3, [r2, #88]	; 0x58
 8007050:	4b41      	ldr	r3, [pc, #260]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 8007052:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007058:	60bb      	str	r3, [r7, #8]
 800705a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800705c:	2301      	movs	r3, #1
 800705e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007060:	4b3e      	ldr	r3, [pc, #248]	; (800715c <HAL_RCC_OscConfig+0x57c>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007068:	2b00      	cmp	r3, #0
 800706a:	d118      	bne.n	800709e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800706c:	4b3b      	ldr	r3, [pc, #236]	; (800715c <HAL_RCC_OscConfig+0x57c>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4a3a      	ldr	r2, [pc, #232]	; (800715c <HAL_RCC_OscConfig+0x57c>)
 8007072:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007076:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007078:	f7fc fa6a 	bl	8003550 <HAL_GetTick>
 800707c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800707e:	e008      	b.n	8007092 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007080:	f7fc fa66 	bl	8003550 <HAL_GetTick>
 8007084:	4602      	mov	r2, r0
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	1ad3      	subs	r3, r2, r3
 800708a:	2b02      	cmp	r3, #2
 800708c:	d901      	bls.n	8007092 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e1ae      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007092:	4b32      	ldr	r3, [pc, #200]	; (800715c <HAL_RCC_OscConfig+0x57c>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800709a:	2b00      	cmp	r3, #0
 800709c:	d0f0      	beq.n	8007080 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	2b01      	cmp	r3, #1
 80070a4:	d108      	bne.n	80070b8 <HAL_RCC_OscConfig+0x4d8>
 80070a6:	4b2c      	ldr	r3, [pc, #176]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070ac:	4a2a      	ldr	r2, [pc, #168]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070ae:	f043 0301 	orr.w	r3, r3, #1
 80070b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80070b6:	e024      	b.n	8007102 <HAL_RCC_OscConfig+0x522>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	2b05      	cmp	r3, #5
 80070be:	d110      	bne.n	80070e2 <HAL_RCC_OscConfig+0x502>
 80070c0:	4b25      	ldr	r3, [pc, #148]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070c6:	4a24      	ldr	r2, [pc, #144]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070c8:	f043 0304 	orr.w	r3, r3, #4
 80070cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80070d0:	4b21      	ldr	r3, [pc, #132]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070d6:	4a20      	ldr	r2, [pc, #128]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070d8:	f043 0301 	orr.w	r3, r3, #1
 80070dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80070e0:	e00f      	b.n	8007102 <HAL_RCC_OscConfig+0x522>
 80070e2:	4b1d      	ldr	r3, [pc, #116]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070e8:	4a1b      	ldr	r2, [pc, #108]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070ea:	f023 0301 	bic.w	r3, r3, #1
 80070ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80070f2:	4b19      	ldr	r3, [pc, #100]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80070f8:	4a17      	ldr	r2, [pc, #92]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 80070fa:	f023 0304 	bic.w	r3, r3, #4
 80070fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	689b      	ldr	r3, [r3, #8]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d016      	beq.n	8007138 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800710a:	f7fc fa21 	bl	8003550 <HAL_GetTick>
 800710e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007110:	e00a      	b.n	8007128 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007112:	f7fc fa1d 	bl	8003550 <HAL_GetTick>
 8007116:	4602      	mov	r2, r0
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	1ad3      	subs	r3, r2, r3
 800711c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007120:	4293      	cmp	r3, r2
 8007122:	d901      	bls.n	8007128 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8007124:	2303      	movs	r3, #3
 8007126:	e163      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007128:	4b0b      	ldr	r3, [pc, #44]	; (8007158 <HAL_RCC_OscConfig+0x578>)
 800712a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800712e:	f003 0302 	and.w	r3, r3, #2
 8007132:	2b00      	cmp	r3, #0
 8007134:	d0ed      	beq.n	8007112 <HAL_RCC_OscConfig+0x532>
 8007136:	e01a      	b.n	800716e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007138:	f7fc fa0a 	bl	8003550 <HAL_GetTick>
 800713c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800713e:	e00f      	b.n	8007160 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007140:	f7fc fa06 	bl	8003550 <HAL_GetTick>
 8007144:	4602      	mov	r2, r0
 8007146:	693b      	ldr	r3, [r7, #16]
 8007148:	1ad3      	subs	r3, r2, r3
 800714a:	f241 3288 	movw	r2, #5000	; 0x1388
 800714e:	4293      	cmp	r3, r2
 8007150:	d906      	bls.n	8007160 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007152:	2303      	movs	r3, #3
 8007154:	e14c      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
 8007156:	bf00      	nop
 8007158:	40021000 	.word	0x40021000
 800715c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007160:	4ba5      	ldr	r3, [pc, #660]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007166:	f003 0302 	and.w	r3, r3, #2
 800716a:	2b00      	cmp	r3, #0
 800716c:	d1e8      	bne.n	8007140 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800716e:	7ffb      	ldrb	r3, [r7, #31]
 8007170:	2b01      	cmp	r3, #1
 8007172:	d105      	bne.n	8007180 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007174:	4ba0      	ldr	r3, [pc, #640]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007176:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007178:	4a9f      	ldr	r2, [pc, #636]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 800717a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800717e:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f003 0320 	and.w	r3, r3, #32
 8007188:	2b00      	cmp	r3, #0
 800718a:	d03c      	beq.n	8007206 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007190:	2b00      	cmp	r3, #0
 8007192:	d01c      	beq.n	80071ce <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8007194:	4b98      	ldr	r3, [pc, #608]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007196:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800719a:	4a97      	ldr	r2, [pc, #604]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 800719c:	f043 0301 	orr.w	r3, r3, #1
 80071a0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071a4:	f7fc f9d4 	bl	8003550 <HAL_GetTick>
 80071a8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071aa:	e008      	b.n	80071be <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071ac:	f7fc f9d0 	bl	8003550 <HAL_GetTick>
 80071b0:	4602      	mov	r2, r0
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	1ad3      	subs	r3, r2, r3
 80071b6:	2b02      	cmp	r3, #2
 80071b8:	d901      	bls.n	80071be <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80071ba:	2303      	movs	r3, #3
 80071bc:	e118      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80071be:	4b8e      	ldr	r3, [pc, #568]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80071c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80071c4:	f003 0302 	and.w	r3, r3, #2
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d0ef      	beq.n	80071ac <HAL_RCC_OscConfig+0x5cc>
 80071cc:	e01b      	b.n	8007206 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80071ce:	4b8a      	ldr	r3, [pc, #552]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80071d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80071d4:	4a88      	ldr	r2, [pc, #544]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80071d6:	f023 0301 	bic.w	r3, r3, #1
 80071da:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071de:	f7fc f9b7 	bl	8003550 <HAL_GetTick>
 80071e2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071e4:	e008      	b.n	80071f8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80071e6:	f7fc f9b3 	bl	8003550 <HAL_GetTick>
 80071ea:	4602      	mov	r2, r0
 80071ec:	693b      	ldr	r3, [r7, #16]
 80071ee:	1ad3      	subs	r3, r2, r3
 80071f0:	2b02      	cmp	r3, #2
 80071f2:	d901      	bls.n	80071f8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80071f4:	2303      	movs	r3, #3
 80071f6:	e0fb      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80071f8:	4b7f      	ldr	r3, [pc, #508]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80071fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80071fe:	f003 0302 	and.w	r3, r3, #2
 8007202:	2b00      	cmp	r3, #0
 8007204:	d1ef      	bne.n	80071e6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800720a:	2b00      	cmp	r3, #0
 800720c:	f000 80ef 	beq.w	80073ee <HAL_RCC_OscConfig+0x80e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007214:	2b02      	cmp	r3, #2
 8007216:	f040 80c5 	bne.w	80073a4 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800721a:	4b77      	ldr	r3, [pc, #476]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 800721c:	68db      	ldr	r3, [r3, #12]
 800721e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007220:	697b      	ldr	r3, [r7, #20]
 8007222:	f003 0203 	and.w	r2, r3, #3
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800722a:	429a      	cmp	r2, r3
 800722c:	d12c      	bne.n	8007288 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007238:	3b01      	subs	r3, #1
 800723a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800723c:	429a      	cmp	r2, r3
 800723e:	d123      	bne.n	8007288 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007240:	697b      	ldr	r3, [r7, #20]
 8007242:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800724a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800724c:	429a      	cmp	r2, r3
 800724e:	d11b      	bne.n	8007288 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800725a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800725c:	429a      	cmp	r2, r3
 800725e:	d113      	bne.n	8007288 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800726a:	085b      	lsrs	r3, r3, #1
 800726c:	3b01      	subs	r3, #1
 800726e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8007270:	429a      	cmp	r2, r3
 8007272:	d109      	bne.n	8007288 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007274:	697b      	ldr	r3, [r7, #20]
 8007276:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800727e:	085b      	lsrs	r3, r3, #1
 8007280:	3b01      	subs	r3, #1
 8007282:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007284:	429a      	cmp	r2, r3
 8007286:	d067      	beq.n	8007358 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007288:	69bb      	ldr	r3, [r7, #24]
 800728a:	2b0c      	cmp	r3, #12
 800728c:	d062      	beq.n	8007354 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800728e:	4b5a      	ldr	r3, [pc, #360]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007296:	2b00      	cmp	r3, #0
 8007298:	d001      	beq.n	800729e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e0a8      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800729e:	4b56      	ldr	r3, [pc, #344]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a55      	ldr	r2, [pc, #340]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80072a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072a8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80072aa:	f7fc f951 	bl	8003550 <HAL_GetTick>
 80072ae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072b0:	e008      	b.n	80072c4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072b2:	f7fc f94d 	bl	8003550 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b02      	cmp	r3, #2
 80072be:	d901      	bls.n	80072c4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80072c0:	2303      	movs	r3, #3
 80072c2:	e095      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80072c4:	4b4c      	ldr	r3, [pc, #304]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d1f0      	bne.n	80072b2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80072d0:	4b49      	ldr	r3, [pc, #292]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80072d2:	68da      	ldr	r2, [r3, #12]
 80072d4:	4b49      	ldr	r3, [pc, #292]	; (80073fc <HAL_RCC_OscConfig+0x81c>)
 80072d6:	4013      	ands	r3, r2
 80072d8:	687a      	ldr	r2, [r7, #4]
 80072da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80072dc:	687a      	ldr	r2, [r7, #4]
 80072de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80072e0:	3a01      	subs	r2, #1
 80072e2:	0112      	lsls	r2, r2, #4
 80072e4:	4311      	orrs	r1, r2
 80072e6:	687a      	ldr	r2, [r7, #4]
 80072e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80072ea:	0212      	lsls	r2, r2, #8
 80072ec:	4311      	orrs	r1, r2
 80072ee:	687a      	ldr	r2, [r7, #4]
 80072f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80072f2:	0852      	lsrs	r2, r2, #1
 80072f4:	3a01      	subs	r2, #1
 80072f6:	0552      	lsls	r2, r2, #21
 80072f8:	4311      	orrs	r1, r2
 80072fa:	687a      	ldr	r2, [r7, #4]
 80072fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80072fe:	0852      	lsrs	r2, r2, #1
 8007300:	3a01      	subs	r2, #1
 8007302:	0652      	lsls	r2, r2, #25
 8007304:	4311      	orrs	r1, r2
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800730a:	06d2      	lsls	r2, r2, #27
 800730c:	430a      	orrs	r2, r1
 800730e:	493a      	ldr	r1, [pc, #232]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007310:	4313      	orrs	r3, r2
 8007312:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8007314:	4b38      	ldr	r3, [pc, #224]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007316:	681b      	ldr	r3, [r3, #0]
 8007318:	4a37      	ldr	r2, [pc, #220]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 800731a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800731e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007320:	4b35      	ldr	r3, [pc, #212]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007322:	68db      	ldr	r3, [r3, #12]
 8007324:	4a34      	ldr	r2, [pc, #208]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007326:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800732a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800732c:	f7fc f910 	bl	8003550 <HAL_GetTick>
 8007330:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007332:	e008      	b.n	8007346 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007334:	f7fc f90c 	bl	8003550 <HAL_GetTick>
 8007338:	4602      	mov	r2, r0
 800733a:	693b      	ldr	r3, [r7, #16]
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d901      	bls.n	8007346 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	e054      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007346:	4b2c      	ldr	r3, [pc, #176]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800734e:	2b00      	cmp	r3, #0
 8007350:	d0f0      	beq.n	8007334 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8007352:	e04c      	b.n	80073ee <HAL_RCC_OscConfig+0x80e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8007354:	2301      	movs	r3, #1
 8007356:	e04b      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007358:	4b27      	ldr	r3, [pc, #156]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007360:	2b00      	cmp	r3, #0
 8007362:	d144      	bne.n	80073ee <HAL_RCC_OscConfig+0x80e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007364:	4b24      	ldr	r3, [pc, #144]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a23      	ldr	r2, [pc, #140]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 800736a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800736e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007370:	4b21      	ldr	r3, [pc, #132]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	4a20      	ldr	r2, [pc, #128]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800737a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800737c:	f7fc f8e8 	bl	8003550 <HAL_GetTick>
 8007380:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007382:	e008      	b.n	8007396 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007384:	f7fc f8e4 	bl	8003550 <HAL_GetTick>
 8007388:	4602      	mov	r2, r0
 800738a:	693b      	ldr	r3, [r7, #16]
 800738c:	1ad3      	subs	r3, r2, r3
 800738e:	2b02      	cmp	r3, #2
 8007390:	d901      	bls.n	8007396 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 8007392:	2303      	movs	r3, #3
 8007394:	e02c      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007396:	4b18      	ldr	r3, [pc, #96]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d0f0      	beq.n	8007384 <HAL_RCC_OscConfig+0x7a4>
 80073a2:	e024      	b.n	80073ee <HAL_RCC_OscConfig+0x80e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	2b0c      	cmp	r3, #12
 80073a8:	d01f      	beq.n	80073ea <HAL_RCC_OscConfig+0x80a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80073aa:	4b13      	ldr	r3, [pc, #76]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4a12      	ldr	r2, [pc, #72]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80073b0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80073b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073b6:	f7fc f8cb 	bl	8003550 <HAL_GetTick>
 80073ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073bc:	e008      	b.n	80073d0 <HAL_RCC_OscConfig+0x7f0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073be:	f7fc f8c7 	bl	8003550 <HAL_GetTick>
 80073c2:	4602      	mov	r2, r0
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	2b02      	cmp	r3, #2
 80073ca:	d901      	bls.n	80073d0 <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 80073cc:	2303      	movs	r3, #3
 80073ce:	e00f      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80073d0:	4b09      	ldr	r3, [pc, #36]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d1f0      	bne.n	80073be <HAL_RCC_OscConfig+0x7de>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80073dc:	4b06      	ldr	r3, [pc, #24]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80073de:	68da      	ldr	r2, [r3, #12]
 80073e0:	4905      	ldr	r1, [pc, #20]	; (80073f8 <HAL_RCC_OscConfig+0x818>)
 80073e2:	4b07      	ldr	r3, [pc, #28]	; (8007400 <HAL_RCC_OscConfig+0x820>)
 80073e4:	4013      	ands	r3, r2
 80073e6:	60cb      	str	r3, [r1, #12]
 80073e8:	e001      	b.n	80073ee <HAL_RCC_OscConfig+0x80e>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80073ea:	2301      	movs	r3, #1
 80073ec:	e000      	b.n	80073f0 <HAL_RCC_OscConfig+0x810>
      }
    }
  }
  return HAL_OK;
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3720      	adds	r7, #32
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	40021000 	.word	0x40021000
 80073fc:	019d808c 	.word	0x019d808c
 8007400:	feeefffc 	.word	0xfeeefffc

08007404 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b084      	sub	sp, #16
 8007408:	af00      	add	r7, sp, #0
 800740a:	6078      	str	r0, [r7, #4]
 800740c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d101      	bne.n	8007418 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e0e7      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007418:	4b75      	ldr	r3, [pc, #468]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f003 0307 	and.w	r3, r3, #7
 8007420:	683a      	ldr	r2, [r7, #0]
 8007422:	429a      	cmp	r2, r3
 8007424:	d910      	bls.n	8007448 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007426:	4b72      	ldr	r3, [pc, #456]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f023 0207 	bic.w	r2, r3, #7
 800742e:	4970      	ldr	r1, [pc, #448]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	4313      	orrs	r3, r2
 8007434:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007436:	4b6e      	ldr	r3, [pc, #440]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0307 	and.w	r3, r3, #7
 800743e:	683a      	ldr	r2, [r7, #0]
 8007440:	429a      	cmp	r2, r3
 8007442:	d001      	beq.n	8007448 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	e0cf      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	f003 0302 	and.w	r3, r3, #2
 8007450:	2b00      	cmp	r3, #0
 8007452:	d010      	beq.n	8007476 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	689a      	ldr	r2, [r3, #8]
 8007458:	4b66      	ldr	r3, [pc, #408]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 800745a:	689b      	ldr	r3, [r3, #8]
 800745c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007460:	429a      	cmp	r2, r3
 8007462:	d908      	bls.n	8007476 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007464:	4b63      	ldr	r3, [pc, #396]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	4960      	ldr	r1, [pc, #384]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 8007472:	4313      	orrs	r3, r2
 8007474:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f003 0301 	and.w	r3, r3, #1
 800747e:	2b00      	cmp	r3, #0
 8007480:	d04c      	beq.n	800751c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	685b      	ldr	r3, [r3, #4]
 8007486:	2b03      	cmp	r3, #3
 8007488:	d107      	bne.n	800749a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800748a:	4b5a      	ldr	r3, [pc, #360]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007492:	2b00      	cmp	r3, #0
 8007494:	d121      	bne.n	80074da <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007496:	2301      	movs	r3, #1
 8007498:	e0a6      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	2b02      	cmp	r3, #2
 80074a0:	d107      	bne.n	80074b2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074a2:	4b54      	ldr	r3, [pc, #336]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d115      	bne.n	80074da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80074ae:	2301      	movs	r3, #1
 80074b0:	e09a      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	685b      	ldr	r3, [r3, #4]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d107      	bne.n	80074ca <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80074ba:	4b4e      	ldr	r3, [pc, #312]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d109      	bne.n	80074da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e08e      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074ca:	4b4a      	ldr	r3, [pc, #296]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d101      	bne.n	80074da <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80074d6:	2301      	movs	r3, #1
 80074d8:	e086      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80074da:	4b46      	ldr	r3, [pc, #280]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80074dc:	689b      	ldr	r3, [r3, #8]
 80074de:	f023 0203 	bic.w	r2, r3, #3
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	4943      	ldr	r1, [pc, #268]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80074e8:	4313      	orrs	r3, r2
 80074ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80074ec:	f7fc f830 	bl	8003550 <HAL_GetTick>
 80074f0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80074f2:	e00a      	b.n	800750a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80074f4:	f7fc f82c 	bl	8003550 <HAL_GetTick>
 80074f8:	4602      	mov	r2, r0
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8007502:	4293      	cmp	r3, r2
 8007504:	d901      	bls.n	800750a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007506:	2303      	movs	r3, #3
 8007508:	e06e      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800750a:	4b3a      	ldr	r3, [pc, #232]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f003 020c 	and.w	r2, r3, #12
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	685b      	ldr	r3, [r3, #4]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	429a      	cmp	r2, r3
 800751a:	d1eb      	bne.n	80074f4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f003 0302 	and.w	r3, r3, #2
 8007524:	2b00      	cmp	r3, #0
 8007526:	d010      	beq.n	800754a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	689a      	ldr	r2, [r3, #8]
 800752c:	4b31      	ldr	r3, [pc, #196]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007534:	429a      	cmp	r2, r3
 8007536:	d208      	bcs.n	800754a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007538:	4b2e      	ldr	r3, [pc, #184]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	492b      	ldr	r1, [pc, #172]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 8007546:	4313      	orrs	r3, r2
 8007548:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800754a:	4b29      	ldr	r3, [pc, #164]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0307 	and.w	r3, r3, #7
 8007552:	683a      	ldr	r2, [r7, #0]
 8007554:	429a      	cmp	r2, r3
 8007556:	d210      	bcs.n	800757a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007558:	4b25      	ldr	r3, [pc, #148]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	f023 0207 	bic.w	r2, r3, #7
 8007560:	4923      	ldr	r1, [pc, #140]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	4313      	orrs	r3, r2
 8007566:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007568:	4b21      	ldr	r3, [pc, #132]	; (80075f0 <HAL_RCC_ClockConfig+0x1ec>)
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	f003 0307 	and.w	r3, r3, #7
 8007570:	683a      	ldr	r2, [r7, #0]
 8007572:	429a      	cmp	r2, r3
 8007574:	d001      	beq.n	800757a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8007576:	2301      	movs	r3, #1
 8007578:	e036      	b.n	80075e8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	f003 0304 	and.w	r3, r3, #4
 8007582:	2b00      	cmp	r3, #0
 8007584:	d008      	beq.n	8007598 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007586:	4b1b      	ldr	r3, [pc, #108]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	4918      	ldr	r1, [pc, #96]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 8007594:	4313      	orrs	r3, r2
 8007596:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	f003 0308 	and.w	r3, r3, #8
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d009      	beq.n	80075b8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80075a4:	4b13      	ldr	r3, [pc, #76]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	691b      	ldr	r3, [r3, #16]
 80075b0:	00db      	lsls	r3, r3, #3
 80075b2:	4910      	ldr	r1, [pc, #64]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80075b4:	4313      	orrs	r3, r2
 80075b6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80075b8:	f000 f824 	bl	8007604 <HAL_RCC_GetSysClockFreq>
 80075bc:	4602      	mov	r2, r0
 80075be:	4b0d      	ldr	r3, [pc, #52]	; (80075f4 <HAL_RCC_ClockConfig+0x1f0>)
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	091b      	lsrs	r3, r3, #4
 80075c4:	f003 030f 	and.w	r3, r3, #15
 80075c8:	490b      	ldr	r1, [pc, #44]	; (80075f8 <HAL_RCC_ClockConfig+0x1f4>)
 80075ca:	5ccb      	ldrb	r3, [r1, r3]
 80075cc:	f003 031f 	and.w	r3, r3, #31
 80075d0:	fa22 f303 	lsr.w	r3, r2, r3
 80075d4:	4a09      	ldr	r2, [pc, #36]	; (80075fc <HAL_RCC_ClockConfig+0x1f8>)
 80075d6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80075d8:	4b09      	ldr	r3, [pc, #36]	; (8007600 <HAL_RCC_ClockConfig+0x1fc>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4618      	mov	r0, r3
 80075de:	f7fb ff67 	bl	80034b0 <HAL_InitTick>
 80075e2:	4603      	mov	r3, r0
 80075e4:	72fb      	strb	r3, [r7, #11]

  return status;
 80075e6:	7afb      	ldrb	r3, [r7, #11]
}
 80075e8:	4618      	mov	r0, r3
 80075ea:	3710      	adds	r7, #16
 80075ec:	46bd      	mov	sp, r7
 80075ee:	bd80      	pop	{r7, pc}
 80075f0:	40022000 	.word	0x40022000
 80075f4:	40021000 	.word	0x40021000
 80075f8:	0800d4d4 	.word	0x0800d4d4
 80075fc:	20000000 	.word	0x20000000
 8007600:	20000004 	.word	0x20000004

08007604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007604:	b480      	push	{r7}
 8007606:	b089      	sub	sp, #36	; 0x24
 8007608:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	61fb      	str	r3, [r7, #28]
 800760e:	2300      	movs	r3, #0
 8007610:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007612:	4b3e      	ldr	r3, [pc, #248]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	f003 030c 	and.w	r3, r3, #12
 800761a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800761c:	4b3b      	ldr	r3, [pc, #236]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	f003 0303 	and.w	r3, r3, #3
 8007624:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d005      	beq.n	8007638 <HAL_RCC_GetSysClockFreq+0x34>
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	2b0c      	cmp	r3, #12
 8007630:	d121      	bne.n	8007676 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d11e      	bne.n	8007676 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007638:	4b34      	ldr	r3, [pc, #208]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f003 0308 	and.w	r3, r3, #8
 8007640:	2b00      	cmp	r3, #0
 8007642:	d107      	bne.n	8007654 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007644:	4b31      	ldr	r3, [pc, #196]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 8007646:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800764a:	0a1b      	lsrs	r3, r3, #8
 800764c:	f003 030f 	and.w	r3, r3, #15
 8007650:	61fb      	str	r3, [r7, #28]
 8007652:	e005      	b.n	8007660 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007654:	4b2d      	ldr	r3, [pc, #180]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	091b      	lsrs	r3, r3, #4
 800765a:	f003 030f 	and.w	r3, r3, #15
 800765e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007660:	4a2b      	ldr	r2, [pc, #172]	; (8007710 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007662:	69fb      	ldr	r3, [r7, #28]
 8007664:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007668:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800766a:	693b      	ldr	r3, [r7, #16]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d10d      	bne.n	800768c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007670:	69fb      	ldr	r3, [r7, #28]
 8007672:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007674:	e00a      	b.n	800768c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007676:	693b      	ldr	r3, [r7, #16]
 8007678:	2b04      	cmp	r3, #4
 800767a:	d102      	bne.n	8007682 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800767c:	4b25      	ldr	r3, [pc, #148]	; (8007714 <HAL_RCC_GetSysClockFreq+0x110>)
 800767e:	61bb      	str	r3, [r7, #24]
 8007680:	e004      	b.n	800768c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	2b08      	cmp	r3, #8
 8007686:	d101      	bne.n	800768c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007688:	4b23      	ldr	r3, [pc, #140]	; (8007718 <HAL_RCC_GetSysClockFreq+0x114>)
 800768a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800768c:	693b      	ldr	r3, [r7, #16]
 800768e:	2b0c      	cmp	r3, #12
 8007690:	d134      	bne.n	80076fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007692:	4b1e      	ldr	r3, [pc, #120]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 8007694:	68db      	ldr	r3, [r3, #12]
 8007696:	f003 0303 	and.w	r3, r3, #3
 800769a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	2b02      	cmp	r3, #2
 80076a0:	d003      	beq.n	80076aa <HAL_RCC_GetSysClockFreq+0xa6>
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	2b03      	cmp	r3, #3
 80076a6:	d003      	beq.n	80076b0 <HAL_RCC_GetSysClockFreq+0xac>
 80076a8:	e005      	b.n	80076b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80076aa:	4b1a      	ldr	r3, [pc, #104]	; (8007714 <HAL_RCC_GetSysClockFreq+0x110>)
 80076ac:	617b      	str	r3, [r7, #20]
      break;
 80076ae:	e005      	b.n	80076bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80076b0:	4b19      	ldr	r3, [pc, #100]	; (8007718 <HAL_RCC_GetSysClockFreq+0x114>)
 80076b2:	617b      	str	r3, [r7, #20]
      break;
 80076b4:	e002      	b.n	80076bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80076b6:	69fb      	ldr	r3, [r7, #28]
 80076b8:	617b      	str	r3, [r7, #20]
      break;
 80076ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80076bc:	4b13      	ldr	r3, [pc, #76]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	091b      	lsrs	r3, r3, #4
 80076c2:	f003 0307 	and.w	r3, r3, #7
 80076c6:	3301      	adds	r3, #1
 80076c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80076ca:	4b10      	ldr	r3, [pc, #64]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 80076cc:	68db      	ldr	r3, [r3, #12]
 80076ce:	0a1b      	lsrs	r3, r3, #8
 80076d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076d4:	697a      	ldr	r2, [r7, #20]
 80076d6:	fb02 f203 	mul.w	r2, r2, r3
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076e2:	4b0a      	ldr	r3, [pc, #40]	; (800770c <HAL_RCC_GetSysClockFreq+0x108>)
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	0e5b      	lsrs	r3, r3, #25
 80076e8:	f003 0303 	and.w	r3, r3, #3
 80076ec:	3301      	adds	r3, #1
 80076ee:	005b      	lsls	r3, r3, #1
 80076f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80076f2:	697a      	ldr	r2, [r7, #20]
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80076fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80076fc:	69bb      	ldr	r3, [r7, #24]
}
 80076fe:	4618      	mov	r0, r3
 8007700:	3724      	adds	r7, #36	; 0x24
 8007702:	46bd      	mov	sp, r7
 8007704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007708:	4770      	bx	lr
 800770a:	bf00      	nop
 800770c:	40021000 	.word	0x40021000
 8007710:	0800d4e4 	.word	0x0800d4e4
 8007714:	00f42400 	.word	0x00f42400
 8007718:	007a1200 	.word	0x007a1200

0800771c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800771c:	b480      	push	{r7}
 800771e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007720:	4b03      	ldr	r3, [pc, #12]	; (8007730 <HAL_RCC_GetHCLKFreq+0x14>)
 8007722:	681b      	ldr	r3, [r3, #0]
}
 8007724:	4618      	mov	r0, r3
 8007726:	46bd      	mov	sp, r7
 8007728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800772c:	4770      	bx	lr
 800772e:	bf00      	nop
 8007730:	20000000 	.word	0x20000000

08007734 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b086      	sub	sp, #24
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800773c:	2300      	movs	r3, #0
 800773e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007740:	4b2a      	ldr	r3, [pc, #168]	; (80077ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007744:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007748:	2b00      	cmp	r3, #0
 800774a:	d003      	beq.n	8007754 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800774c:	f7ff f9d4 	bl	8006af8 <HAL_PWREx_GetVoltageRange>
 8007750:	6178      	str	r0, [r7, #20]
 8007752:	e014      	b.n	800777e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007754:	4b25      	ldr	r3, [pc, #148]	; (80077ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007758:	4a24      	ldr	r2, [pc, #144]	; (80077ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800775a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800775e:	6593      	str	r3, [r2, #88]	; 0x58
 8007760:	4b22      	ldr	r3, [pc, #136]	; (80077ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007764:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007768:	60fb      	str	r3, [r7, #12]
 800776a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800776c:	f7ff f9c4 	bl	8006af8 <HAL_PWREx_GetVoltageRange>
 8007770:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007772:	4b1e      	ldr	r3, [pc, #120]	; (80077ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007776:	4a1d      	ldr	r2, [pc, #116]	; (80077ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007778:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800777c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007784:	d10b      	bne.n	800779e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2b80      	cmp	r3, #128	; 0x80
 800778a:	d919      	bls.n	80077c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2ba0      	cmp	r3, #160	; 0xa0
 8007790:	d902      	bls.n	8007798 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007792:	2302      	movs	r3, #2
 8007794:	613b      	str	r3, [r7, #16]
 8007796:	e013      	b.n	80077c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007798:	2301      	movs	r3, #1
 800779a:	613b      	str	r3, [r7, #16]
 800779c:	e010      	b.n	80077c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2b80      	cmp	r3, #128	; 0x80
 80077a2:	d902      	bls.n	80077aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80077a4:	2303      	movs	r3, #3
 80077a6:	613b      	str	r3, [r7, #16]
 80077a8:	e00a      	b.n	80077c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b80      	cmp	r3, #128	; 0x80
 80077ae:	d102      	bne.n	80077b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80077b0:	2302      	movs	r3, #2
 80077b2:	613b      	str	r3, [r7, #16]
 80077b4:	e004      	b.n	80077c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2b70      	cmp	r3, #112	; 0x70
 80077ba:	d101      	bne.n	80077c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80077bc:	2301      	movs	r3, #1
 80077be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80077c0:	4b0b      	ldr	r3, [pc, #44]	; (80077f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f023 0207 	bic.w	r2, r3, #7
 80077c8:	4909      	ldr	r1, [pc, #36]	; (80077f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80077ca:	693b      	ldr	r3, [r7, #16]
 80077cc:	4313      	orrs	r3, r2
 80077ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80077d0:	4b07      	ldr	r3, [pc, #28]	; (80077f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f003 0307 	and.w	r3, r3, #7
 80077d8:	693a      	ldr	r2, [r7, #16]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d001      	beq.n	80077e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80077de:	2301      	movs	r3, #1
 80077e0:	e000      	b.n	80077e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3718      	adds	r7, #24
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	40021000 	.word	0x40021000
 80077f0:	40022000 	.word	0x40022000

080077f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80077f4:	b580      	push	{r7, lr}
 80077f6:	b086      	sub	sp, #24
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80077fc:	2300      	movs	r3, #0
 80077fe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007800:	2300      	movs	r3, #0
 8007802:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800780c:	2b00      	cmp	r3, #0
 800780e:	d031      	beq.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007814:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007818:	d01a      	beq.n	8007850 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800781a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800781e:	d814      	bhi.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007820:	2b00      	cmp	r3, #0
 8007822:	d009      	beq.n	8007838 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007824:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007828:	d10f      	bne.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 800782a:	4b5d      	ldr	r3, [pc, #372]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	4a5c      	ldr	r2, [pc, #368]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007830:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007834:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007836:	e00c      	b.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	3304      	adds	r3, #4
 800783c:	2100      	movs	r1, #0
 800783e:	4618      	mov	r0, r3
 8007840:	f000 fa1e 	bl	8007c80 <RCCEx_PLLSAI1_Config>
 8007844:	4603      	mov	r3, r0
 8007846:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007848:	e003      	b.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800784a:	2301      	movs	r3, #1
 800784c:	74fb      	strb	r3, [r7, #19]
      break;
 800784e:	e000      	b.n	8007852 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8007850:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007852:	7cfb      	ldrb	r3, [r7, #19]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d10b      	bne.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007858:	4b51      	ldr	r3, [pc, #324]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800785a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800785e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007866:	494e      	ldr	r1, [pc, #312]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007868:	4313      	orrs	r3, r2
 800786a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800786e:	e001      	b.n	8007874 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007870:	7cfb      	ldrb	r3, [r7, #19]
 8007872:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800787c:	2b00      	cmp	r3, #0
 800787e:	f000 809e 	beq.w	80079be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007882:	2300      	movs	r3, #0
 8007884:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007886:	4b46      	ldr	r3, [pc, #280]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800788a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d101      	bne.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8007892:	2301      	movs	r3, #1
 8007894:	e000      	b.n	8007898 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8007896:	2300      	movs	r3, #0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00d      	beq.n	80078b8 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800789c:	4b40      	ldr	r3, [pc, #256]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800789e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078a0:	4a3f      	ldr	r2, [pc, #252]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80078a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078a6:	6593      	str	r3, [r2, #88]	; 0x58
 80078a8:	4b3d      	ldr	r3, [pc, #244]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80078aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80078ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078b0:	60bb      	str	r3, [r7, #8]
 80078b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80078b4:	2301      	movs	r3, #1
 80078b6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80078b8:	4b3a      	ldr	r3, [pc, #232]	; (80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a39      	ldr	r2, [pc, #228]	; (80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80078be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80078c2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80078c4:	f7fb fe44 	bl	8003550 <HAL_GetTick>
 80078c8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80078ca:	e009      	b.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078cc:	f7fb fe40 	bl	8003550 <HAL_GetTick>
 80078d0:	4602      	mov	r2, r0
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	1ad3      	subs	r3, r2, r3
 80078d6:	2b02      	cmp	r3, #2
 80078d8:	d902      	bls.n	80078e0 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80078da:	2303      	movs	r3, #3
 80078dc:	74fb      	strb	r3, [r7, #19]
        break;
 80078de:	e005      	b.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80078e0:	4b30      	ldr	r3, [pc, #192]	; (80079a4 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d0ef      	beq.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80078ec:	7cfb      	ldrb	r3, [r7, #19]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d15a      	bne.n	80079a8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80078f2:	4b2b      	ldr	r3, [pc, #172]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80078f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078f8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078fc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d01e      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007908:	697a      	ldr	r2, [r7, #20]
 800790a:	429a      	cmp	r2, r3
 800790c:	d019      	beq.n	8007942 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800790e:	4b24      	ldr	r3, [pc, #144]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007910:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007914:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007918:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800791a:	4b21      	ldr	r3, [pc, #132]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800791c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007920:	4a1f      	ldr	r2, [pc, #124]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007922:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007926:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800792a:	4b1d      	ldr	r3, [pc, #116]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800792c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007930:	4a1b      	ldr	r2, [pc, #108]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007932:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007936:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800793a:	4a19      	ldr	r2, [pc, #100]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	f003 0301 	and.w	r3, r3, #1
 8007948:	2b00      	cmp	r3, #0
 800794a:	d016      	beq.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800794c:	f7fb fe00 	bl	8003550 <HAL_GetTick>
 8007950:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007952:	e00b      	b.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007954:	f7fb fdfc 	bl	8003550 <HAL_GetTick>
 8007958:	4602      	mov	r2, r0
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	1ad3      	subs	r3, r2, r3
 800795e:	f241 3288 	movw	r2, #5000	; 0x1388
 8007962:	4293      	cmp	r3, r2
 8007964:	d902      	bls.n	800796c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8007966:	2303      	movs	r3, #3
 8007968:	74fb      	strb	r3, [r7, #19]
            break;
 800796a:	e006      	b.n	800797a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800796c:	4b0c      	ldr	r3, [pc, #48]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800796e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007972:	f003 0302 	and.w	r3, r3, #2
 8007976:	2b00      	cmp	r3, #0
 8007978:	d0ec      	beq.n	8007954 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800797a:	7cfb      	ldrb	r3, [r7, #19]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d10b      	bne.n	8007998 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007980:	4b07      	ldr	r3, [pc, #28]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007986:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800798e:	4904      	ldr	r1, [pc, #16]	; (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8007990:	4313      	orrs	r3, r2
 8007992:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007996:	e009      	b.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007998:	7cfb      	ldrb	r3, [r7, #19]
 800799a:	74bb      	strb	r3, [r7, #18]
 800799c:	e006      	b.n	80079ac <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800799e:	bf00      	nop
 80079a0:	40021000 	.word	0x40021000
 80079a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079a8:	7cfb      	ldrb	r3, [r7, #19]
 80079aa:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80079ac:	7c7b      	ldrb	r3, [r7, #17]
 80079ae:	2b01      	cmp	r3, #1
 80079b0:	d105      	bne.n	80079be <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80079b2:	4bb2      	ldr	r3, [pc, #712]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079b6:	4ab1      	ldr	r2, [pc, #708]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80079bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 0301 	and.w	r3, r3, #1
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d00a      	beq.n	80079e0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80079ca:	4bac      	ldr	r3, [pc, #688]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079d0:	f023 0203 	bic.w	r2, r3, #3
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a1b      	ldr	r3, [r3, #32]
 80079d8:	49a8      	ldr	r1, [pc, #672]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079da:	4313      	orrs	r3, r2
 80079dc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0302 	and.w	r3, r3, #2
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00a      	beq.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80079ec:	4ba3      	ldr	r3, [pc, #652]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079f2:	f023 020c 	bic.w	r2, r3, #12
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079fa:	49a0      	ldr	r1, [pc, #640]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80079fc:	4313      	orrs	r3, r2
 80079fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f003 0304 	and.w	r3, r3, #4
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d00a      	beq.n	8007a24 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007a0e:	4b9b      	ldr	r3, [pc, #620]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a14:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a1c:	4997      	ldr	r1, [pc, #604]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f003 0320 	and.w	r3, r3, #32
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d00a      	beq.n	8007a46 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a30:	4b92      	ldr	r3, [pc, #584]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a36:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a3e:	498f      	ldr	r1, [pc, #572]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a40:	4313      	orrs	r3, r2
 8007a42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d00a      	beq.n	8007a68 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a52:	4b8a      	ldr	r3, [pc, #552]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a58:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a60:	4986      	ldr	r1, [pc, #536]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a62:	4313      	orrs	r3, r2
 8007a64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d00a      	beq.n	8007a8a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007a74:	4b81      	ldr	r3, [pc, #516]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a7a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a82:	497e      	ldr	r1, [pc, #504]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a84:	4313      	orrs	r3, r2
 8007a86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d00a      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007a96:	4b79      	ldr	r3, [pc, #484]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a9c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007aa4:	4975      	ldr	r1, [pc, #468]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d00a      	beq.n	8007ace <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007ab8:	4b70      	ldr	r3, [pc, #448]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007abe:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ac6:	496d      	ldr	r1, [pc, #436]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007ac8:	4313      	orrs	r3, r2
 8007aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d00a      	beq.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007ada:	4b68      	ldr	r3, [pc, #416]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ae0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ae8:	4964      	ldr	r1, [pc, #400]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007aea:	4313      	orrs	r3, r2
 8007aec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d028      	beq.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007afc:	4b5f      	ldr	r3, [pc, #380]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b0a:	495c      	ldr	r1, [pc, #368]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b0c:	4313      	orrs	r3, r2
 8007b0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b1a:	d106      	bne.n	8007b2a <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b1c:	4b57      	ldr	r3, [pc, #348]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	4a56      	ldr	r2, [pc, #344]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b26:	60d3      	str	r3, [r2, #12]
 8007b28:	e011      	b.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007b2e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007b32:	d10c      	bne.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	3304      	adds	r3, #4
 8007b38:	2101      	movs	r1, #1
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f000 f8a0 	bl	8007c80 <RCCEx_PLLSAI1_Config>
 8007b40:	4603      	mov	r3, r0
 8007b42:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007b44:	7cfb      	ldrb	r3, [r7, #19]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d001      	beq.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8007b4a:	7cfb      	ldrb	r3, [r7, #19]
 8007b4c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d028      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007b5a:	4b48      	ldr	r3, [pc, #288]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b60:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b68:	4944      	ldr	r1, [pc, #272]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b74:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b78:	d106      	bne.n	8007b88 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b7a:	4b40      	ldr	r3, [pc, #256]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b7c:	68db      	ldr	r3, [r3, #12]
 8007b7e:	4a3f      	ldr	r2, [pc, #252]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007b80:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b84:	60d3      	str	r3, [r2, #12]
 8007b86:	e011      	b.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007b8c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007b90:	d10c      	bne.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	3304      	adds	r3, #4
 8007b96:	2101      	movs	r1, #1
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f000 f871 	bl	8007c80 <RCCEx_PLLSAI1_Config>
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007ba2:	7cfb      	ldrb	r3, [r7, #19]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d001      	beq.n	8007bac <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8007ba8:	7cfb      	ldrb	r3, [r7, #19]
 8007baa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d028      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007bb8:	4b30      	ldr	r3, [pc, #192]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bbe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bc6:	492d      	ldr	r1, [pc, #180]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bd2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007bd6:	d106      	bne.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x3f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007bd8:	4b28      	ldr	r3, [pc, #160]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bda:	68db      	ldr	r3, [r3, #12]
 8007bdc:	4a27      	ldr	r2, [pc, #156]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007bde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007be2:	60d3      	str	r3, [r2, #12]
 8007be4:	e011      	b.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x416>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bea:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007bee:	d10c      	bne.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x416>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	3304      	adds	r3, #4
 8007bf4:	2101      	movs	r1, #1
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f000 f842 	bl	8007c80 <RCCEx_PLLSAI1_Config>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c00:	7cfb      	ldrb	r3, [r7, #19]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d001      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0x416>
      {
        /* set overall return value */
        status = ret;
 8007c06:	7cfb      	ldrb	r3, [r7, #19]
 8007c08:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d01c      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007c16:	4b19      	ldr	r3, [pc, #100]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c1c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c24:	4915      	ldr	r1, [pc, #84]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c30:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007c34:	d10c      	bne.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	3304      	adds	r3, #4
 8007c3a:	2102      	movs	r1, #2
 8007c3c:	4618      	mov	r0, r3
 8007c3e:	f000 f81f 	bl	8007c80 <RCCEx_PLLSAI1_Config>
 8007c42:	4603      	mov	r3, r0
 8007c44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c46:	7cfb      	ldrb	r3, [r7, #19]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d001      	beq.n	8007c50 <HAL_RCCEx_PeriphCLKConfig+0x45c>
      {
        /* set overall return value */
        status = ret;
 8007c4c:	7cfb      	ldrb	r3, [r7, #19]
 8007c4e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d00a      	beq.n	8007c72 <HAL_RCCEx_PeriphCLKConfig+0x47e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007c5c:	4b07      	ldr	r3, [pc, #28]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c62:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c6a:	4904      	ldr	r1, [pc, #16]	; (8007c7c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007c72:	7cbb      	ldrb	r3, [r7, #18]
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3718      	adds	r7, #24
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}
 8007c7c:	40021000 	.word	0x40021000

08007c80 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b084      	sub	sp, #16
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007c8a:	2300      	movs	r3, #0
 8007c8c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007c8e:	4b74      	ldr	r3, [pc, #464]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007c90:	68db      	ldr	r3, [r3, #12]
 8007c92:	f003 0303 	and.w	r3, r3, #3
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d018      	beq.n	8007ccc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007c9a:	4b71      	ldr	r3, [pc, #452]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	f003 0203 	and.w	r2, r3, #3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	429a      	cmp	r2, r3
 8007ca8:	d10d      	bne.n	8007cc6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
       ||
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d009      	beq.n	8007cc6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007cb2:	4b6b      	ldr	r3, [pc, #428]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007cb4:	68db      	ldr	r3, [r3, #12]
 8007cb6:	091b      	lsrs	r3, r3, #4
 8007cb8:	f003 0307 	and.w	r3, r3, #7
 8007cbc:	1c5a      	adds	r2, r3, #1
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	685b      	ldr	r3, [r3, #4]
       ||
 8007cc2:	429a      	cmp	r2, r3
 8007cc4:	d047      	beq.n	8007d56 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	73fb      	strb	r3, [r7, #15]
 8007cca:	e044      	b.n	8007d56 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	2b03      	cmp	r3, #3
 8007cd2:	d018      	beq.n	8007d06 <RCCEx_PLLSAI1_Config+0x86>
 8007cd4:	2b03      	cmp	r3, #3
 8007cd6:	d825      	bhi.n	8007d24 <RCCEx_PLLSAI1_Config+0xa4>
 8007cd8:	2b01      	cmp	r3, #1
 8007cda:	d002      	beq.n	8007ce2 <RCCEx_PLLSAI1_Config+0x62>
 8007cdc:	2b02      	cmp	r3, #2
 8007cde:	d009      	beq.n	8007cf4 <RCCEx_PLLSAI1_Config+0x74>
 8007ce0:	e020      	b.n	8007d24 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007ce2:	4b5f      	ldr	r3, [pc, #380]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f003 0302 	and.w	r3, r3, #2
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d11d      	bne.n	8007d2a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007cf2:	e01a      	b.n	8007d2a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007cf4:	4b5a      	ldr	r3, [pc, #360]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d116      	bne.n	8007d2e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007d00:	2301      	movs	r3, #1
 8007d02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007d04:	e013      	b.n	8007d2e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007d06:	4b56      	ldr	r3, [pc, #344]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d10f      	bne.n	8007d32 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007d12:	4b53      	ldr	r3, [pc, #332]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d109      	bne.n	8007d32 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007d1e:	2301      	movs	r3, #1
 8007d20:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007d22:	e006      	b.n	8007d32 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007d24:	2301      	movs	r3, #1
 8007d26:	73fb      	strb	r3, [r7, #15]
      break;
 8007d28:	e004      	b.n	8007d34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007d2a:	bf00      	nop
 8007d2c:	e002      	b.n	8007d34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007d2e:	bf00      	nop
 8007d30:	e000      	b.n	8007d34 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007d32:	bf00      	nop
    }

    if(status == HAL_OK)
 8007d34:	7bfb      	ldrb	r3, [r7, #15]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d10d      	bne.n	8007d56 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007d3a:	4b49      	ldr	r3, [pc, #292]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6819      	ldr	r1, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	685b      	ldr	r3, [r3, #4]
 8007d4a:	3b01      	subs	r3, #1
 8007d4c:	011b      	lsls	r3, r3, #4
 8007d4e:	430b      	orrs	r3, r1
 8007d50:	4943      	ldr	r1, [pc, #268]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d52:	4313      	orrs	r3, r2
 8007d54:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d17c      	bne.n	8007e56 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007d5c:	4b40      	ldr	r3, [pc, #256]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a3f      	ldr	r2, [pc, #252]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d62:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007d66:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d68:	f7fb fbf2 	bl	8003550 <HAL_GetTick>
 8007d6c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007d6e:	e009      	b.n	8007d84 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007d70:	f7fb fbee 	bl	8003550 <HAL_GetTick>
 8007d74:	4602      	mov	r2, r0
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	2b02      	cmp	r3, #2
 8007d7c:	d902      	bls.n	8007d84 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	73fb      	strb	r3, [r7, #15]
        break;
 8007d82:	e005      	b.n	8007d90 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007d84:	4b36      	ldr	r3, [pc, #216]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d1ef      	bne.n	8007d70 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007d90:	7bfb      	ldrb	r3, [r7, #15]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d15f      	bne.n	8007e56 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d110      	bne.n	8007dbe <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007d9c:	4b30      	ldr	r3, [pc, #192]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007da4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007da8:	687a      	ldr	r2, [r7, #4]
 8007daa:	6892      	ldr	r2, [r2, #8]
 8007dac:	0211      	lsls	r1, r2, #8
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	68d2      	ldr	r2, [r2, #12]
 8007db2:	06d2      	lsls	r2, r2, #27
 8007db4:	430a      	orrs	r2, r1
 8007db6:	492a      	ldr	r1, [pc, #168]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007db8:	4313      	orrs	r3, r2
 8007dba:	610b      	str	r3, [r1, #16]
 8007dbc:	e027      	b.n	8007e0e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d112      	bne.n	8007dea <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007dc4:	4b26      	ldr	r3, [pc, #152]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007dc6:	691b      	ldr	r3, [r3, #16]
 8007dc8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007dcc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	6892      	ldr	r2, [r2, #8]
 8007dd4:	0211      	lsls	r1, r2, #8
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	6912      	ldr	r2, [r2, #16]
 8007dda:	0852      	lsrs	r2, r2, #1
 8007ddc:	3a01      	subs	r2, #1
 8007dde:	0552      	lsls	r2, r2, #21
 8007de0:	430a      	orrs	r2, r1
 8007de2:	491f      	ldr	r1, [pc, #124]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007de4:	4313      	orrs	r3, r2
 8007de6:	610b      	str	r3, [r1, #16]
 8007de8:	e011      	b.n	8007e0e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007dea:	4b1d      	ldr	r3, [pc, #116]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007df2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007df6:	687a      	ldr	r2, [r7, #4]
 8007df8:	6892      	ldr	r2, [r2, #8]
 8007dfa:	0211      	lsls	r1, r2, #8
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	6952      	ldr	r2, [r2, #20]
 8007e00:	0852      	lsrs	r2, r2, #1
 8007e02:	3a01      	subs	r2, #1
 8007e04:	0652      	lsls	r2, r2, #25
 8007e06:	430a      	orrs	r2, r1
 8007e08:	4915      	ldr	r1, [pc, #84]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e0a:	4313      	orrs	r3, r2
 8007e0c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007e0e:	4b14      	ldr	r3, [pc, #80]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	4a13      	ldr	r2, [pc, #76]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007e18:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007e1a:	f7fb fb99 	bl	8003550 <HAL_GetTick>
 8007e1e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007e20:	e009      	b.n	8007e36 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007e22:	f7fb fb95 	bl	8003550 <HAL_GetTick>
 8007e26:	4602      	mov	r2, r0
 8007e28:	68bb      	ldr	r3, [r7, #8]
 8007e2a:	1ad3      	subs	r3, r2, r3
 8007e2c:	2b02      	cmp	r3, #2
 8007e2e:	d902      	bls.n	8007e36 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007e30:	2303      	movs	r3, #3
 8007e32:	73fb      	strb	r3, [r7, #15]
          break;
 8007e34:	e005      	b.n	8007e42 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007e36:	4b0a      	ldr	r3, [pc, #40]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d0ef      	beq.n	8007e22 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007e42:	7bfb      	ldrb	r3, [r7, #15]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d106      	bne.n	8007e56 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007e48:	4b05      	ldr	r3, [pc, #20]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e4a:	691a      	ldr	r2, [r3, #16]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	699b      	ldr	r3, [r3, #24]
 8007e50:	4903      	ldr	r1, [pc, #12]	; (8007e60 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007e52:	4313      	orrs	r3, r2
 8007e54:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e58:	4618      	mov	r0, r3
 8007e5a:	3710      	adds	r7, #16
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bd80      	pop	{r7, pc}
 8007e60:	40021000 	.word	0x40021000

08007e64 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b084      	sub	sp, #16
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d101      	bne.n	8007e76 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e72:	2301      	movs	r3, #1
 8007e74:	e095      	b.n	8007fa2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d108      	bne.n	8007e90 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	685b      	ldr	r3, [r3, #4]
 8007e82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e86:	d009      	beq.n	8007e9c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	61da      	str	r2, [r3, #28]
 8007e8e:	e005      	b.n	8007e9c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2200      	movs	r2, #0
 8007e94:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007ea8:	b2db      	uxtb	r3, r3
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d106      	bne.n	8007ebc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7fb f93c 	bl	8003134 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ed2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	68db      	ldr	r3, [r3, #12]
 8007ed8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007edc:	d902      	bls.n	8007ee4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	60fb      	str	r3, [r7, #12]
 8007ee2:	e002      	b.n	8007eea <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007ee4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ee8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	68db      	ldr	r3, [r3, #12]
 8007eee:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007ef2:	d007      	beq.n	8007f04 <HAL_SPI_Init+0xa0>
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	68db      	ldr	r3, [r3, #12]
 8007ef8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007efc:	d002      	beq.n	8007f04 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	2200      	movs	r2, #0
 8007f02:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	689b      	ldr	r3, [r3, #8]
 8007f10:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007f14:	431a      	orrs	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	691b      	ldr	r3, [r3, #16]
 8007f1a:	f003 0302 	and.w	r3, r3, #2
 8007f1e:	431a      	orrs	r2, r3
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	695b      	ldr	r3, [r3, #20]
 8007f24:	f003 0301 	and.w	r3, r3, #1
 8007f28:	431a      	orrs	r2, r3
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	699b      	ldr	r3, [r3, #24]
 8007f2e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007f32:	431a      	orrs	r2, r3
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	69db      	ldr	r3, [r3, #28]
 8007f38:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007f3c:	431a      	orrs	r2, r3
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f46:	ea42 0103 	orr.w	r1, r2, r3
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007f4e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	430a      	orrs	r2, r1
 8007f58:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	0c1b      	lsrs	r3, r3, #16
 8007f60:	f003 0204 	and.w	r2, r3, #4
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f68:	f003 0310 	and.w	r3, r3, #16
 8007f6c:	431a      	orrs	r2, r3
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f72:	f003 0308 	and.w	r3, r3, #8
 8007f76:	431a      	orrs	r2, r3
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	68db      	ldr	r3, [r3, #12]
 8007f7c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007f80:	ea42 0103 	orr.w	r1, r2, r3
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	430a      	orrs	r2, r1
 8007f90:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2200      	movs	r2, #0
 8007f96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}

08007faa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007faa:	b580      	push	{r7, lr}
 8007fac:	b088      	sub	sp, #32
 8007fae:	af00      	add	r7, sp, #0
 8007fb0:	60f8      	str	r0, [r7, #12]
 8007fb2:	60b9      	str	r1, [r7, #8]
 8007fb4:	603b      	str	r3, [r7, #0]
 8007fb6:	4613      	mov	r3, r2
 8007fb8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007fc4:	2b01      	cmp	r3, #1
 8007fc6:	d101      	bne.n	8007fcc <HAL_SPI_Transmit+0x22>
 8007fc8:	2302      	movs	r3, #2
 8007fca:	e158      	b.n	800827e <HAL_SPI_Transmit+0x2d4>
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007fd4:	f7fb fabc 	bl	8003550 <HAL_GetTick>
 8007fd8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007fda:	88fb      	ldrh	r3, [r7, #6]
 8007fdc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	2b01      	cmp	r3, #1
 8007fe8:	d002      	beq.n	8007ff0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007fea:	2302      	movs	r3, #2
 8007fec:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007fee:	e13d      	b.n	800826c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d002      	beq.n	8007ffc <HAL_SPI_Transmit+0x52>
 8007ff6:	88fb      	ldrh	r3, [r7, #6]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d102      	bne.n	8008002 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008000:	e134      	b.n	800826c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2203      	movs	r2, #3
 8008006:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	2200      	movs	r2, #0
 800800e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	68ba      	ldr	r2, [r7, #8]
 8008014:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	88fa      	ldrh	r2, [r7, #6]
 800801a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	88fa      	ldrh	r2, [r7, #6]
 8008020:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2200      	movs	r2, #0
 800802c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2200      	movs	r2, #0
 8008042:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800804c:	d10f      	bne.n	800806e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	681a      	ldr	r2, [r3, #0]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800805c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	681a      	ldr	r2, [r3, #0]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800806c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008078:	2b40      	cmp	r3, #64	; 0x40
 800807a:	d007      	beq.n	800808c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681a      	ldr	r2, [r3, #0]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800808a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008094:	d94b      	bls.n	800812e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	685b      	ldr	r3, [r3, #4]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d002      	beq.n	80080a4 <HAL_SPI_Transmit+0xfa>
 800809e:	8afb      	ldrh	r3, [r7, #22]
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	d13e      	bne.n	8008122 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a8:	881a      	ldrh	r2, [r3, #0]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080b4:	1c9a      	adds	r2, r3, #2
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080be:	b29b      	uxth	r3, r3
 80080c0:	3b01      	subs	r3, #1
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80080c8:	e02b      	b.n	8008122 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	689b      	ldr	r3, [r3, #8]
 80080d0:	f003 0302 	and.w	r3, r3, #2
 80080d4:	2b02      	cmp	r3, #2
 80080d6:	d112      	bne.n	80080fe <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080dc:	881a      	ldrh	r2, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e8:	1c9a      	adds	r2, r3, #2
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	3b01      	subs	r3, #1
 80080f6:	b29a      	uxth	r2, r3
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80080fc:	e011      	b.n	8008122 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80080fe:	f7fb fa27 	bl	8003550 <HAL_GetTick>
 8008102:	4602      	mov	r2, r0
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	1ad3      	subs	r3, r2, r3
 8008108:	683a      	ldr	r2, [r7, #0]
 800810a:	429a      	cmp	r2, r3
 800810c:	d803      	bhi.n	8008116 <HAL_SPI_Transmit+0x16c>
 800810e:	683b      	ldr	r3, [r7, #0]
 8008110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008114:	d102      	bne.n	800811c <HAL_SPI_Transmit+0x172>
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d102      	bne.n	8008122 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800811c:	2303      	movs	r3, #3
 800811e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008120:	e0a4      	b.n	800826c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008126:	b29b      	uxth	r3, r3
 8008128:	2b00      	cmp	r3, #0
 800812a:	d1ce      	bne.n	80080ca <HAL_SPI_Transmit+0x120>
 800812c:	e07c      	b.n	8008228 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	685b      	ldr	r3, [r3, #4]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d002      	beq.n	800813c <HAL_SPI_Transmit+0x192>
 8008136:	8afb      	ldrh	r3, [r7, #22]
 8008138:	2b01      	cmp	r3, #1
 800813a:	d170      	bne.n	800821e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008140:	b29b      	uxth	r3, r3
 8008142:	2b01      	cmp	r3, #1
 8008144:	d912      	bls.n	800816c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800814a:	881a      	ldrh	r2, [r3, #0]
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008156:	1c9a      	adds	r2, r3, #2
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008160:	b29b      	uxth	r3, r3
 8008162:	3b02      	subs	r3, #2
 8008164:	b29a      	uxth	r2, r3
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	87da      	strh	r2, [r3, #62]	; 0x3e
 800816a:	e058      	b.n	800821e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	330c      	adds	r3, #12
 8008176:	7812      	ldrb	r2, [r2, #0]
 8008178:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800817e:	1c5a      	adds	r2, r3, #1
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008188:	b29b      	uxth	r3, r3
 800818a:	3b01      	subs	r3, #1
 800818c:	b29a      	uxth	r2, r3
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8008192:	e044      	b.n	800821e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	f003 0302 	and.w	r3, r3, #2
 800819e:	2b02      	cmp	r3, #2
 80081a0:	d12b      	bne.n	80081fa <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d912      	bls.n	80081d2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081b0:	881a      	ldrh	r2, [r3, #0]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081bc:	1c9a      	adds	r2, r3, #2
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	3b02      	subs	r3, #2
 80081ca:	b29a      	uxth	r2, r3
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80081d0:	e025      	b.n	800821e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	330c      	adds	r3, #12
 80081dc:	7812      	ldrb	r2, [r2, #0]
 80081de:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e4:	1c5a      	adds	r2, r3, #1
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081ee:	b29b      	uxth	r3, r3
 80081f0:	3b01      	subs	r3, #1
 80081f2:	b29a      	uxth	r2, r3
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80081f8:	e011      	b.n	800821e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80081fa:	f7fb f9a9 	bl	8003550 <HAL_GetTick>
 80081fe:	4602      	mov	r2, r0
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	1ad3      	subs	r3, r2, r3
 8008204:	683a      	ldr	r2, [r7, #0]
 8008206:	429a      	cmp	r2, r3
 8008208:	d803      	bhi.n	8008212 <HAL_SPI_Transmit+0x268>
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008210:	d102      	bne.n	8008218 <HAL_SPI_Transmit+0x26e>
 8008212:	683b      	ldr	r3, [r7, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d102      	bne.n	800821e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8008218:	2303      	movs	r3, #3
 800821a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800821c:	e026      	b.n	800826c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008222:	b29b      	uxth	r3, r3
 8008224:	2b00      	cmp	r3, #0
 8008226:	d1b5      	bne.n	8008194 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008228:	69ba      	ldr	r2, [r7, #24]
 800822a:	6839      	ldr	r1, [r7, #0]
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 fb5b 	bl	80088e8 <SPI_EndRxTxTransaction>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d002      	beq.n	800823e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	2220      	movs	r2, #32
 800823c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	689b      	ldr	r3, [r3, #8]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d10a      	bne.n	800825c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008246:	2300      	movs	r3, #0
 8008248:	613b      	str	r3, [r7, #16]
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	613b      	str	r3, [r7, #16]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	689b      	ldr	r3, [r3, #8]
 8008258:	613b      	str	r3, [r7, #16]
 800825a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008260:	2b00      	cmp	r3, #0
 8008262:	d002      	beq.n	800826a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8008264:	2301      	movs	r3, #1
 8008266:	77fb      	strb	r3, [r7, #31]
 8008268:	e000      	b.n	800826c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800826a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2200      	movs	r2, #0
 8008278:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800827c:	7ffb      	ldrb	r3, [r7, #31]
}
 800827e:	4618      	mov	r0, r3
 8008280:	3720      	adds	r7, #32
 8008282:	46bd      	mov	sp, r7
 8008284:	bd80      	pop	{r7, pc}

08008286 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8008286:	b580      	push	{r7, lr}
 8008288:	b08a      	sub	sp, #40	; 0x28
 800828a:	af00      	add	r7, sp, #0
 800828c:	60f8      	str	r0, [r7, #12]
 800828e:	60b9      	str	r1, [r7, #8]
 8008290:	607a      	str	r2, [r7, #4]
 8008292:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008294:	2301      	movs	r3, #1
 8008296:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008298:	2300      	movs	r3, #0
 800829a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d101      	bne.n	80082ac <HAL_SPI_TransmitReceive+0x26>
 80082a8:	2302      	movs	r3, #2
 80082aa:	e1fb      	b.n	80086a4 <HAL_SPI_TransmitReceive+0x41e>
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80082b4:	f7fb f94c 	bl	8003550 <HAL_GetTick>
 80082b8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80082c0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80082c8:	887b      	ldrh	r3, [r7, #2]
 80082ca:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80082cc:	887b      	ldrh	r3, [r7, #2]
 80082ce:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80082d0:	7efb      	ldrb	r3, [r7, #27]
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d00e      	beq.n	80082f4 <HAL_SPI_TransmitReceive+0x6e>
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80082dc:	d106      	bne.n	80082ec <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	689b      	ldr	r3, [r3, #8]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d102      	bne.n	80082ec <HAL_SPI_TransmitReceive+0x66>
 80082e6:	7efb      	ldrb	r3, [r7, #27]
 80082e8:	2b04      	cmp	r3, #4
 80082ea:	d003      	beq.n	80082f4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80082ec:	2302      	movs	r3, #2
 80082ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80082f2:	e1cd      	b.n	8008690 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80082f4:	68bb      	ldr	r3, [r7, #8]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d005      	beq.n	8008306 <HAL_SPI_TransmitReceive+0x80>
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d002      	beq.n	8008306 <HAL_SPI_TransmitReceive+0x80>
 8008300:	887b      	ldrh	r3, [r7, #2]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d103      	bne.n	800830e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008306:	2301      	movs	r3, #1
 8008308:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800830c:	e1c0      	b.n	8008690 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8008314:	b2db      	uxtb	r3, r3
 8008316:	2b04      	cmp	r3, #4
 8008318:	d003      	beq.n	8008322 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	2205      	movs	r2, #5
 800831e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2200      	movs	r2, #0
 8008326:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	887a      	ldrh	r2, [r7, #2]
 8008332:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	887a      	ldrh	r2, [r7, #2]
 800833a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	68ba      	ldr	r2, [r7, #8]
 8008342:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	887a      	ldrh	r2, [r7, #2]
 8008348:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	887a      	ldrh	r2, [r7, #2]
 800834e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	68db      	ldr	r3, [r3, #12]
 8008360:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8008364:	d802      	bhi.n	800836c <HAL_SPI_TransmitReceive+0xe6>
 8008366:	8a3b      	ldrh	r3, [r7, #16]
 8008368:	2b01      	cmp	r3, #1
 800836a:	d908      	bls.n	800837e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800837a:	605a      	str	r2, [r3, #4]
 800837c:	e007      	b.n	800838e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	685a      	ldr	r2, [r3, #4]
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800838c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008398:	2b40      	cmp	r3, #64	; 0x40
 800839a:	d007      	beq.n	80083ac <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80083aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80083b4:	d97c      	bls.n	80084b0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	685b      	ldr	r3, [r3, #4]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d002      	beq.n	80083c4 <HAL_SPI_TransmitReceive+0x13e>
 80083be:	8a7b      	ldrh	r3, [r7, #18]
 80083c0:	2b01      	cmp	r3, #1
 80083c2:	d169      	bne.n	8008498 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083c8:	881a      	ldrh	r2, [r3, #0]
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083d4:	1c9a      	adds	r2, r3, #2
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083de:	b29b      	uxth	r3, r3
 80083e0:	3b01      	subs	r3, #1
 80083e2:	b29a      	uxth	r2, r3
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083e8:	e056      	b.n	8008498 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	f003 0302 	and.w	r3, r3, #2
 80083f4:	2b02      	cmp	r3, #2
 80083f6:	d11b      	bne.n	8008430 <HAL_SPI_TransmitReceive+0x1aa>
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d016      	beq.n	8008430 <HAL_SPI_TransmitReceive+0x1aa>
 8008402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008404:	2b01      	cmp	r3, #1
 8008406:	d113      	bne.n	8008430 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800840c:	881a      	ldrh	r2, [r3, #0]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008418:	1c9a      	adds	r2, r3, #2
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008422:	b29b      	uxth	r3, r3
 8008424:	3b01      	subs	r3, #1
 8008426:	b29a      	uxth	r2, r3
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800842c:	2300      	movs	r3, #0
 800842e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	f003 0301 	and.w	r3, r3, #1
 800843a:	2b01      	cmp	r3, #1
 800843c:	d11c      	bne.n	8008478 <HAL_SPI_TransmitReceive+0x1f2>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008444:	b29b      	uxth	r3, r3
 8008446:	2b00      	cmp	r3, #0
 8008448:	d016      	beq.n	8008478 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	68da      	ldr	r2, [r3, #12]
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008454:	b292      	uxth	r2, r2
 8008456:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800845c:	1c9a      	adds	r2, r3, #2
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008468:	b29b      	uxth	r3, r3
 800846a:	3b01      	subs	r3, #1
 800846c:	b29a      	uxth	r2, r3
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008474:	2301      	movs	r3, #1
 8008476:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8008478:	f7fb f86a 	bl	8003550 <HAL_GetTick>
 800847c:	4602      	mov	r2, r0
 800847e:	69fb      	ldr	r3, [r7, #28]
 8008480:	1ad3      	subs	r3, r2, r3
 8008482:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008484:	429a      	cmp	r2, r3
 8008486:	d807      	bhi.n	8008498 <HAL_SPI_TransmitReceive+0x212>
 8008488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800848a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800848e:	d003      	beq.n	8008498 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8008490:	2303      	movs	r3, #3
 8008492:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008496:	e0fb      	b.n	8008690 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800849c:	b29b      	uxth	r3, r3
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d1a3      	bne.n	80083ea <HAL_SPI_TransmitReceive+0x164>
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80084a8:	b29b      	uxth	r3, r3
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d19d      	bne.n	80083ea <HAL_SPI_TransmitReceive+0x164>
 80084ae:	e0df      	b.n	8008670 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d003      	beq.n	80084c0 <HAL_SPI_TransmitReceive+0x23a>
 80084b8:	8a7b      	ldrh	r3, [r7, #18]
 80084ba:	2b01      	cmp	r3, #1
 80084bc:	f040 80cb 	bne.w	8008656 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084c4:	b29b      	uxth	r3, r3
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	d912      	bls.n	80084f0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ce:	881a      	ldrh	r2, [r3, #0]
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084da:	1c9a      	adds	r2, r3, #2
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	3b02      	subs	r3, #2
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80084ee:	e0b2      	b.n	8008656 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	330c      	adds	r3, #12
 80084fa:	7812      	ldrb	r2, [r2, #0]
 80084fc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008502:	1c5a      	adds	r2, r3, #1
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800850c:	b29b      	uxth	r3, r3
 800850e:	3b01      	subs	r3, #1
 8008510:	b29a      	uxth	r2, r3
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008516:	e09e      	b.n	8008656 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f003 0302 	and.w	r3, r3, #2
 8008522:	2b02      	cmp	r3, #2
 8008524:	d134      	bne.n	8008590 <HAL_SPI_TransmitReceive+0x30a>
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800852a:	b29b      	uxth	r3, r3
 800852c:	2b00      	cmp	r3, #0
 800852e:	d02f      	beq.n	8008590 <HAL_SPI_TransmitReceive+0x30a>
 8008530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008532:	2b01      	cmp	r3, #1
 8008534:	d12c      	bne.n	8008590 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800853a:	b29b      	uxth	r3, r3
 800853c:	2b01      	cmp	r3, #1
 800853e:	d912      	bls.n	8008566 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008544:	881a      	ldrh	r2, [r3, #0]
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008550:	1c9a      	adds	r2, r3, #2
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800855a:	b29b      	uxth	r3, r3
 800855c:	3b02      	subs	r3, #2
 800855e:	b29a      	uxth	r2, r3
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008564:	e012      	b.n	800858c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	330c      	adds	r3, #12
 8008570:	7812      	ldrb	r2, [r2, #0]
 8008572:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008578:	1c5a      	adds	r2, r3, #1
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008582:	b29b      	uxth	r3, r3
 8008584:	3b01      	subs	r3, #1
 8008586:	b29a      	uxth	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800858c:	2300      	movs	r3, #0
 800858e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	689b      	ldr	r3, [r3, #8]
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	2b01      	cmp	r3, #1
 800859c:	d148      	bne.n	8008630 <HAL_SPI_TransmitReceive+0x3aa>
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80085a4:	b29b      	uxth	r3, r3
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d042      	beq.n	8008630 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	2b01      	cmp	r3, #1
 80085b4:	d923      	bls.n	80085fe <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	68da      	ldr	r2, [r3, #12]
 80085bc:	68fb      	ldr	r3, [r7, #12]
 80085be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c0:	b292      	uxth	r2, r2
 80085c2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085c8:	1c9a      	adds	r2, r3, #2
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	3b02      	subs	r3, #2
 80085d8:	b29a      	uxth	r2, r3
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80085e6:	b29b      	uxth	r3, r3
 80085e8:	2b01      	cmp	r3, #1
 80085ea:	d81f      	bhi.n	800862c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	685a      	ldr	r2, [r3, #4]
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80085fa:	605a      	str	r2, [r3, #4]
 80085fc:	e016      	b.n	800862c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f103 020c 	add.w	r2, r3, #12
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860a:	7812      	ldrb	r2, [r2, #0]
 800860c:	b2d2      	uxtb	r2, r2
 800860e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008614:	1c5a      	adds	r2, r3, #1
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008620:	b29b      	uxth	r3, r3
 8008622:	3b01      	subs	r3, #1
 8008624:	b29a      	uxth	r2, r3
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800862c:	2301      	movs	r3, #1
 800862e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008630:	f7fa ff8e 	bl	8003550 <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	69fb      	ldr	r3, [r7, #28]
 8008638:	1ad3      	subs	r3, r2, r3
 800863a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800863c:	429a      	cmp	r2, r3
 800863e:	d803      	bhi.n	8008648 <HAL_SPI_TransmitReceive+0x3c2>
 8008640:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008646:	d102      	bne.n	800864e <HAL_SPI_TransmitReceive+0x3c8>
 8008648:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800864a:	2b00      	cmp	r3, #0
 800864c:	d103      	bne.n	8008656 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800864e:	2303      	movs	r3, #3
 8008650:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8008654:	e01c      	b.n	8008690 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800865a:	b29b      	uxth	r3, r3
 800865c:	2b00      	cmp	r3, #0
 800865e:	f47f af5b 	bne.w	8008518 <HAL_SPI_TransmitReceive+0x292>
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008668:	b29b      	uxth	r3, r3
 800866a:	2b00      	cmp	r3, #0
 800866c:	f47f af54 	bne.w	8008518 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008670:	69fa      	ldr	r2, [r7, #28]
 8008672:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008674:	68f8      	ldr	r0, [r7, #12]
 8008676:	f000 f937 	bl	80088e8 <SPI_EndRxTxTransaction>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d006      	beq.n	800868e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8008680:	2301      	movs	r3, #1
 8008682:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	2220      	movs	r2, #32
 800868a:	661a      	str	r2, [r3, #96]	; 0x60
 800868c:	e000      	b.n	8008690 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800868e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2200      	movs	r2, #0
 800869c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80086a0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3728      	adds	r7, #40	; 0x28
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}

080086ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80086ac:	b580      	push	{r7, lr}
 80086ae:	b088      	sub	sp, #32
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	60f8      	str	r0, [r7, #12]
 80086b4:	60b9      	str	r1, [r7, #8]
 80086b6:	603b      	str	r3, [r7, #0]
 80086b8:	4613      	mov	r3, r2
 80086ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80086bc:	f7fa ff48 	bl	8003550 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c4:	1a9b      	subs	r3, r3, r2
 80086c6:	683a      	ldr	r2, [r7, #0]
 80086c8:	4413      	add	r3, r2
 80086ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80086cc:	f7fa ff40 	bl	8003550 <HAL_GetTick>
 80086d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80086d2:	4b39      	ldr	r3, [pc, #228]	; (80087b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	015b      	lsls	r3, r3, #5
 80086d8:	0d1b      	lsrs	r3, r3, #20
 80086da:	69fa      	ldr	r2, [r7, #28]
 80086dc:	fb02 f303 	mul.w	r3, r2, r3
 80086e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80086e2:	e054      	b.n	800878e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086ea:	d050      	beq.n	800878e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80086ec:	f7fa ff30 	bl	8003550 <HAL_GetTick>
 80086f0:	4602      	mov	r2, r0
 80086f2:	69bb      	ldr	r3, [r7, #24]
 80086f4:	1ad3      	subs	r3, r2, r3
 80086f6:	69fa      	ldr	r2, [r7, #28]
 80086f8:	429a      	cmp	r2, r3
 80086fa:	d902      	bls.n	8008702 <SPI_WaitFlagStateUntilTimeout+0x56>
 80086fc:	69fb      	ldr	r3, [r7, #28]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d13d      	bne.n	800877e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008702:	68fb      	ldr	r3, [r7, #12]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	685a      	ldr	r2, [r3, #4]
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008710:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800871a:	d111      	bne.n	8008740 <SPI_WaitFlagStateUntilTimeout+0x94>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008724:	d004      	beq.n	8008730 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	689b      	ldr	r3, [r3, #8]
 800872a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800872e:	d107      	bne.n	8008740 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	681a      	ldr	r2, [r3, #0]
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800873e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008744:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008748:	d10f      	bne.n	800876a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	681a      	ldr	r2, [r3, #0]
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008758:	601a      	str	r2, [r3, #0]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	681a      	ldr	r2, [r3, #0]
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008768:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	2201      	movs	r2, #1
 800876e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	2200      	movs	r2, #0
 8008776:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800877a:	2303      	movs	r3, #3
 800877c:	e017      	b.n	80087ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d101      	bne.n	8008788 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008784:	2300      	movs	r3, #0
 8008786:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	3b01      	subs	r3, #1
 800878c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800878e:	68fb      	ldr	r3, [r7, #12]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	689a      	ldr	r2, [r3, #8]
 8008794:	68bb      	ldr	r3, [r7, #8]
 8008796:	4013      	ands	r3, r2
 8008798:	68ba      	ldr	r2, [r7, #8]
 800879a:	429a      	cmp	r2, r3
 800879c:	bf0c      	ite	eq
 800879e:	2301      	moveq	r3, #1
 80087a0:	2300      	movne	r3, #0
 80087a2:	b2db      	uxtb	r3, r3
 80087a4:	461a      	mov	r2, r3
 80087a6:	79fb      	ldrb	r3, [r7, #7]
 80087a8:	429a      	cmp	r2, r3
 80087aa:	d19b      	bne.n	80086e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3720      	adds	r7, #32
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop
 80087b8:	20000000 	.word	0x20000000

080087bc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80087bc:	b580      	push	{r7, lr}
 80087be:	b08a      	sub	sp, #40	; 0x28
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	60f8      	str	r0, [r7, #12]
 80087c4:	60b9      	str	r1, [r7, #8]
 80087c6:	607a      	str	r2, [r7, #4]
 80087c8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80087ca:	2300      	movs	r3, #0
 80087cc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80087ce:	f7fa febf 	bl	8003550 <HAL_GetTick>
 80087d2:	4602      	mov	r2, r0
 80087d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087d6:	1a9b      	subs	r3, r3, r2
 80087d8:	683a      	ldr	r2, [r7, #0]
 80087da:	4413      	add	r3, r2
 80087dc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80087de:	f7fa feb7 	bl	8003550 <HAL_GetTick>
 80087e2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	330c      	adds	r3, #12
 80087ea:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80087ec:	4b3d      	ldr	r3, [pc, #244]	; (80088e4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80087ee:	681a      	ldr	r2, [r3, #0]
 80087f0:	4613      	mov	r3, r2
 80087f2:	009b      	lsls	r3, r3, #2
 80087f4:	4413      	add	r3, r2
 80087f6:	00da      	lsls	r2, r3, #3
 80087f8:	1ad3      	subs	r3, r2, r3
 80087fa:	0d1b      	lsrs	r3, r3, #20
 80087fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80087fe:	fb02 f303 	mul.w	r3, r2, r3
 8008802:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008804:	e060      	b.n	80088c8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800880c:	d107      	bne.n	800881e <SPI_WaitFifoStateUntilTimeout+0x62>
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d104      	bne.n	800881e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	781b      	ldrb	r3, [r3, #0]
 8008818:	b2db      	uxtb	r3, r3
 800881a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800881c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008824:	d050      	beq.n	80088c8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008826:	f7fa fe93 	bl	8003550 <HAL_GetTick>
 800882a:	4602      	mov	r2, r0
 800882c:	6a3b      	ldr	r3, [r7, #32]
 800882e:	1ad3      	subs	r3, r2, r3
 8008830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008832:	429a      	cmp	r2, r3
 8008834:	d902      	bls.n	800883c <SPI_WaitFifoStateUntilTimeout+0x80>
 8008836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008838:	2b00      	cmp	r3, #0
 800883a:	d13d      	bne.n	80088b8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	685a      	ldr	r2, [r3, #4]
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800884a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008854:	d111      	bne.n	800887a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	689b      	ldr	r3, [r3, #8]
 800885a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800885e:	d004      	beq.n	800886a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008868:	d107      	bne.n	800887a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008878:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800887e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008882:	d10f      	bne.n	80088a4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008892:	601a      	str	r2, [r3, #0]
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	681a      	ldr	r2, [r3, #0]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80088a2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	2200      	movs	r2, #0
 80088b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80088b4:	2303      	movs	r3, #3
 80088b6:	e010      	b.n	80088da <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80088b8:	69bb      	ldr	r3, [r7, #24]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d101      	bne.n	80088c2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80088be:	2300      	movs	r3, #0
 80088c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80088c2:	69bb      	ldr	r3, [r7, #24]
 80088c4:	3b01      	subs	r3, #1
 80088c6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	689a      	ldr	r2, [r3, #8]
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	4013      	ands	r3, r2
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d196      	bne.n	8008806 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80088d8:	2300      	movs	r3, #0
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3728      	adds	r7, #40	; 0x28
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	20000000 	.word	0x20000000

080088e8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b086      	sub	sp, #24
 80088ec:	af02      	add	r7, sp, #8
 80088ee:	60f8      	str	r0, [r7, #12]
 80088f0:	60b9      	str	r1, [r7, #8]
 80088f2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	9300      	str	r3, [sp, #0]
 80088f8:	68bb      	ldr	r3, [r7, #8]
 80088fa:	2200      	movs	r2, #0
 80088fc:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f7ff ff5b 	bl	80087bc <SPI_WaitFifoStateUntilTimeout>
 8008906:	4603      	mov	r3, r0
 8008908:	2b00      	cmp	r3, #0
 800890a:	d007      	beq.n	800891c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008910:	f043 0220 	orr.w	r2, r3, #32
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008918:	2303      	movs	r3, #3
 800891a:	e027      	b.n	800896c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	9300      	str	r3, [sp, #0]
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	2200      	movs	r2, #0
 8008924:	2180      	movs	r1, #128	; 0x80
 8008926:	68f8      	ldr	r0, [r7, #12]
 8008928:	f7ff fec0 	bl	80086ac <SPI_WaitFlagStateUntilTimeout>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d007      	beq.n	8008942 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008936:	f043 0220 	orr.w	r2, r3, #32
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800893e:	2303      	movs	r3, #3
 8008940:	e014      	b.n	800896c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	9300      	str	r3, [sp, #0]
 8008946:	68bb      	ldr	r3, [r7, #8]
 8008948:	2200      	movs	r2, #0
 800894a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800894e:	68f8      	ldr	r0, [r7, #12]
 8008950:	f7ff ff34 	bl	80087bc <SPI_WaitFifoStateUntilTimeout>
 8008954:	4603      	mov	r3, r0
 8008956:	2b00      	cmp	r3, #0
 8008958:	d007      	beq.n	800896a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800895e:	f043 0220 	orr.w	r2, r3, #32
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8008966:	2303      	movs	r3, #3
 8008968:	e000      	b.n	800896c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800896a:	2300      	movs	r3, #0
}
 800896c:	4618      	mov	r0, r3
 800896e:	3710      	adds	r7, #16
 8008970:	46bd      	mov	sp, r7
 8008972:	bd80      	pop	{r7, pc}

08008974 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b082      	sub	sp, #8
 8008978:	af00      	add	r7, sp, #0
 800897a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d101      	bne.n	8008986 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e049      	b.n	8008a1a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800898c:	b2db      	uxtb	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d106      	bne.n	80089a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f7fa fd0c 	bl	80033b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2202      	movs	r2, #2
 80089a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681a      	ldr	r2, [r3, #0]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	3304      	adds	r3, #4
 80089b0:	4619      	mov	r1, r3
 80089b2:	4610      	mov	r0, r2
 80089b4:	f000 f9c8 	bl	8008d48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2201      	movs	r2, #1
 80089c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2201      	movs	r2, #1
 80089d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2201      	movs	r2, #1
 80089dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2201      	movs	r2, #1
 80089ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2201      	movs	r2, #1
 80089f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	2201      	movs	r2, #1
 80089fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2201      	movs	r2, #1
 8008a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008a18:	2300      	movs	r3, #0
}
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	3708      	adds	r7, #8
 8008a1e:	46bd      	mov	sp, r7
 8008a20:	bd80      	pop	{r7, pc}
	...

08008a24 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b085      	sub	sp, #20
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a32:	b2db      	uxtb	r3, r3
 8008a34:	2b01      	cmp	r3, #1
 8008a36:	d001      	beq.n	8008a3c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008a38:	2301      	movs	r3, #1
 8008a3a:	e03b      	b.n	8008ab4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2202      	movs	r2, #2
 8008a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	68da      	ldr	r2, [r3, #12]
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	f042 0201 	orr.w	r2, r2, #1
 8008a52:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a19      	ldr	r2, [pc, #100]	; (8008ac0 <HAL_TIM_Base_Start_IT+0x9c>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d009      	beq.n	8008a72 <HAL_TIM_Base_Start_IT+0x4e>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a66:	d004      	beq.n	8008a72 <HAL_TIM_Base_Start_IT+0x4e>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	4a15      	ldr	r2, [pc, #84]	; (8008ac4 <HAL_TIM_Base_Start_IT+0xa0>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d115      	bne.n	8008a9e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	689a      	ldr	r2, [r3, #8]
 8008a78:	4b13      	ldr	r3, [pc, #76]	; (8008ac8 <HAL_TIM_Base_Start_IT+0xa4>)
 8008a7a:	4013      	ands	r3, r2
 8008a7c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	2b06      	cmp	r3, #6
 8008a82:	d015      	beq.n	8008ab0 <HAL_TIM_Base_Start_IT+0x8c>
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a8a:	d011      	beq.n	8008ab0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	681a      	ldr	r2, [r3, #0]
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	f042 0201 	orr.w	r2, r2, #1
 8008a9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a9c:	e008      	b.n	8008ab0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f042 0201 	orr.w	r2, r2, #1
 8008aac:	601a      	str	r2, [r3, #0]
 8008aae:	e000      	b.n	8008ab2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ab0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3714      	adds	r7, #20
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr
 8008ac0:	40012c00 	.word	0x40012c00
 8008ac4:	40014000 	.word	0x40014000
 8008ac8:	00010007 	.word	0x00010007

08008acc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	f003 0302 	and.w	r3, r3, #2
 8008ade:	2b02      	cmp	r3, #2
 8008ae0:	d122      	bne.n	8008b28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	68db      	ldr	r3, [r3, #12]
 8008ae8:	f003 0302 	and.w	r3, r3, #2
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	d11b      	bne.n	8008b28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f06f 0202 	mvn.w	r2, #2
 8008af8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	2201      	movs	r2, #1
 8008afe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	699b      	ldr	r3, [r3, #24]
 8008b06:	f003 0303 	and.w	r3, r3, #3
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d003      	beq.n	8008b16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f905 	bl	8008d1e <HAL_TIM_IC_CaptureCallback>
 8008b14:	e005      	b.n	8008b22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f8f7 	bl	8008d0a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f7fa fa9d 	bl	800305c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	f003 0304 	and.w	r3, r3, #4
 8008b32:	2b04      	cmp	r3, #4
 8008b34:	d122      	bne.n	8008b7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	f003 0304 	and.w	r3, r3, #4
 8008b40:	2b04      	cmp	r3, #4
 8008b42:	d11b      	bne.n	8008b7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f06f 0204 	mvn.w	r2, #4
 8008b4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2202      	movs	r2, #2
 8008b52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	699b      	ldr	r3, [r3, #24]
 8008b5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d003      	beq.n	8008b6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b62:	6878      	ldr	r0, [r7, #4]
 8008b64:	f000 f8db 	bl	8008d1e <HAL_TIM_IC_CaptureCallback>
 8008b68:	e005      	b.n	8008b76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f000 f8cd 	bl	8008d0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f7fa fa73 	bl	800305c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	2200      	movs	r2, #0
 8008b7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	691b      	ldr	r3, [r3, #16]
 8008b82:	f003 0308 	and.w	r3, r3, #8
 8008b86:	2b08      	cmp	r3, #8
 8008b88:	d122      	bne.n	8008bd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	68db      	ldr	r3, [r3, #12]
 8008b90:	f003 0308 	and.w	r3, r3, #8
 8008b94:	2b08      	cmp	r3, #8
 8008b96:	d11b      	bne.n	8008bd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f06f 0208 	mvn.w	r2, #8
 8008ba0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	2204      	movs	r2, #4
 8008ba6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	69db      	ldr	r3, [r3, #28]
 8008bae:	f003 0303 	and.w	r3, r3, #3
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d003      	beq.n	8008bbe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f000 f8b1 	bl	8008d1e <HAL_TIM_IC_CaptureCallback>
 8008bbc:	e005      	b.n	8008bca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f000 f8a3 	bl	8008d0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7fa fa49 	bl	800305c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	691b      	ldr	r3, [r3, #16]
 8008bd6:	f003 0310 	and.w	r3, r3, #16
 8008bda:	2b10      	cmp	r3, #16
 8008bdc:	d122      	bne.n	8008c24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	68db      	ldr	r3, [r3, #12]
 8008be4:	f003 0310 	and.w	r3, r3, #16
 8008be8:	2b10      	cmp	r3, #16
 8008bea:	d11b      	bne.n	8008c24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f06f 0210 	mvn.w	r2, #16
 8008bf4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2208      	movs	r2, #8
 8008bfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	69db      	ldr	r3, [r3, #28]
 8008c02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d003      	beq.n	8008c12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	f000 f887 	bl	8008d1e <HAL_TIM_IC_CaptureCallback>
 8008c10:	e005      	b.n	8008c1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 f879 	bl	8008d0a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f7fa fa1f 	bl	800305c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2200      	movs	r2, #0
 8008c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	691b      	ldr	r3, [r3, #16]
 8008c2a:	f003 0301 	and.w	r3, r3, #1
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d10e      	bne.n	8008c50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f003 0301 	and.w	r3, r3, #1
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d107      	bne.n	8008c50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	f06f 0201 	mvn.w	r2, #1
 8008c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f7fa f9f2 	bl	8003034 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	691b      	ldr	r3, [r3, #16]
 8008c56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c5a:	2b80      	cmp	r3, #128	; 0x80
 8008c5c:	d10e      	bne.n	8008c7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	68db      	ldr	r3, [r3, #12]
 8008c64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c68:	2b80      	cmp	r3, #128	; 0x80
 8008c6a:	d107      	bne.n	8008c7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008c74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	f000 f93a 	bl	8008ef0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	691b      	ldr	r3, [r3, #16]
 8008c82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c86:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c8a:	d10e      	bne.n	8008caa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c96:	2b80      	cmp	r3, #128	; 0x80
 8008c98:	d107      	bne.n	8008caa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 f92d 	bl	8008f04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	691b      	ldr	r3, [r3, #16]
 8008cb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cb4:	2b40      	cmp	r3, #64	; 0x40
 8008cb6:	d10e      	bne.n	8008cd6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68db      	ldr	r3, [r3, #12]
 8008cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cc2:	2b40      	cmp	r3, #64	; 0x40
 8008cc4:	d107      	bne.n	8008cd6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008cce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f000 f82e 	bl	8008d32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	691b      	ldr	r3, [r3, #16]
 8008cdc:	f003 0320 	and.w	r3, r3, #32
 8008ce0:	2b20      	cmp	r3, #32
 8008ce2:	d10e      	bne.n	8008d02 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	68db      	ldr	r3, [r3, #12]
 8008cea:	f003 0320 	and.w	r3, r3, #32
 8008cee:	2b20      	cmp	r3, #32
 8008cf0:	d107      	bne.n	8008d02 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f06f 0220 	mvn.w	r2, #32
 8008cfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 f8ed 	bl	8008edc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008d02:	bf00      	nop
 8008d04:	3708      	adds	r7, #8
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}

08008d0a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d0a:	b480      	push	{r7}
 8008d0c:	b083      	sub	sp, #12
 8008d0e:	af00      	add	r7, sp, #0
 8008d10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d12:	bf00      	nop
 8008d14:	370c      	adds	r7, #12
 8008d16:	46bd      	mov	sp, r7
 8008d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d1c:	4770      	bx	lr

08008d1e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d1e:	b480      	push	{r7}
 8008d20:	b083      	sub	sp, #12
 8008d22:	af00      	add	r7, sp, #0
 8008d24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d26:	bf00      	nop
 8008d28:	370c      	adds	r7, #12
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d30:	4770      	bx	lr

08008d32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008d32:	b480      	push	{r7}
 8008d34:	b083      	sub	sp, #12
 8008d36:	af00      	add	r7, sp, #0
 8008d38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008d3a:	bf00      	nop
 8008d3c:	370c      	adds	r7, #12
 8008d3e:	46bd      	mov	sp, r7
 8008d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d44:	4770      	bx	lr
	...

08008d48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b085      	sub	sp, #20
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	4a2a      	ldr	r2, [pc, #168]	; (8008e04 <TIM_Base_SetConfig+0xbc>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d003      	beq.n	8008d68 <TIM_Base_SetConfig+0x20>
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d66:	d108      	bne.n	8008d7a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	4313      	orrs	r3, r2
 8008d78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	4a21      	ldr	r2, [pc, #132]	; (8008e04 <TIM_Base_SetConfig+0xbc>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d00b      	beq.n	8008d9a <TIM_Base_SetConfig+0x52>
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d88:	d007      	beq.n	8008d9a <TIM_Base_SetConfig+0x52>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	4a1e      	ldr	r2, [pc, #120]	; (8008e08 <TIM_Base_SetConfig+0xc0>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d003      	beq.n	8008d9a <TIM_Base_SetConfig+0x52>
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	4a1d      	ldr	r2, [pc, #116]	; (8008e0c <TIM_Base_SetConfig+0xc4>)
 8008d96:	4293      	cmp	r3, r2
 8008d98:	d108      	bne.n	8008dac <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	68db      	ldr	r3, [r3, #12]
 8008da6:	68fa      	ldr	r2, [r7, #12]
 8008da8:	4313      	orrs	r3, r2
 8008daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	68fa      	ldr	r2, [r7, #12]
 8008dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008dc0:	683b      	ldr	r3, [r7, #0]
 8008dc2:	689a      	ldr	r2, [r3, #8]
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	681a      	ldr	r2, [r3, #0]
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	4a0c      	ldr	r2, [pc, #48]	; (8008e04 <TIM_Base_SetConfig+0xbc>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	d007      	beq.n	8008de8 <TIM_Base_SetConfig+0xa0>
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a0b      	ldr	r2, [pc, #44]	; (8008e08 <TIM_Base_SetConfig+0xc0>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d003      	beq.n	8008de8 <TIM_Base_SetConfig+0xa0>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	4a0a      	ldr	r2, [pc, #40]	; (8008e0c <TIM_Base_SetConfig+0xc4>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d103      	bne.n	8008df0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	691a      	ldr	r2, [r3, #16]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2201      	movs	r2, #1
 8008df4:	615a      	str	r2, [r3, #20]
}
 8008df6:	bf00      	nop
 8008df8:	3714      	adds	r7, #20
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e00:	4770      	bx	lr
 8008e02:	bf00      	nop
 8008e04:	40012c00 	.word	0x40012c00
 8008e08:	40014000 	.word	0x40014000
 8008e0c:	40014400 	.word	0x40014400

08008e10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d101      	bne.n	8008e28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008e24:	2302      	movs	r3, #2
 8008e26:	e04f      	b.n	8008ec8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2202      	movs	r2, #2
 8008e34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	689b      	ldr	r3, [r3, #8]
 8008e46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a21      	ldr	r2, [pc, #132]	; (8008ed4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008e4e:	4293      	cmp	r3, r2
 8008e50:	d108      	bne.n	8008e64 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008e58:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	685b      	ldr	r3, [r3, #4]
 8008e5e:	68fa      	ldr	r2, [r7, #12]
 8008e60:	4313      	orrs	r3, r2
 8008e62:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	68fa      	ldr	r2, [r7, #12]
 8008e72:	4313      	orrs	r3, r2
 8008e74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	68fa      	ldr	r2, [r7, #12]
 8008e7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	4a14      	ldr	r2, [pc, #80]	; (8008ed4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008e84:	4293      	cmp	r3, r2
 8008e86:	d009      	beq.n	8008e9c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e90:	d004      	beq.n	8008e9c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	4a10      	ldr	r2, [pc, #64]	; (8008ed8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d10c      	bne.n	8008eb6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008ea2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	689b      	ldr	r3, [r3, #8]
 8008ea8:	68ba      	ldr	r2, [r7, #8]
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	68ba      	ldr	r2, [r7, #8]
 8008eb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2201      	movs	r2, #1
 8008eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3714      	adds	r7, #20
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr
 8008ed4:	40012c00 	.word	0x40012c00
 8008ed8:	40014000 	.word	0x40014000

08008edc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008ee4:	bf00      	nop
 8008ee6:	370c      	adds	r7, #12
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eee:	4770      	bx	lr

08008ef0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ef0:	b480      	push	{r7}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008ef8:	bf00      	nop
 8008efa:	370c      	adds	r7, #12
 8008efc:	46bd      	mov	sp, r7
 8008efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f02:	4770      	bx	lr

08008f04 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008f04:	b480      	push	{r7}
 8008f06:	b083      	sub	sp, #12
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008f0c:	bf00      	nop
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr

08008f18 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008f18:	b084      	sub	sp, #16
 8008f1a:	b480      	push	{r7}
 8008f1c:	b083      	sub	sp, #12
 8008f1e:	af00      	add	r7, sp, #0
 8008f20:	6078      	str	r0, [r7, #4]
 8008f22:	f107 0014 	add.w	r0, r7, #20
 8008f26:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008f2a:	2300      	movs	r3, #0
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	b004      	add	sp, #16
 8008f38:	4770      	bx	lr

08008f3a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8008f3a:	b480      	push	{r7}
 8008f3c:	b085      	sub	sp, #20
 8008f3e:	af00      	add	r7, sp, #0
 8008f40:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	2200      	movs	r2, #0
 8008f46:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008f4a:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8008f4e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	b29a      	uxth	r2, r3
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008f5a:	2300      	movs	r3, #0
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3714      	adds	r7, #20
 8008f60:	46bd      	mov	sp, r7
 8008f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f66:	4770      	bx	lr

08008f68 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008f68:	b480      	push	{r7}
 8008f6a:	b085      	sub	sp, #20
 8008f6c:	af00      	add	r7, sp, #0
 8008f6e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008f70:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8008f74:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8008f7c:	b29a      	uxth	r2, r3
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	b29b      	uxth	r3, r3
 8008f82:	43db      	mvns	r3, r3
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	4013      	ands	r3, r2
 8008f88:	b29a      	uxth	r2, r3
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008f90:	2300      	movs	r3, #0
}
 8008f92:	4618      	mov	r0, r3
 8008f94:	3714      	adds	r7, #20
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr

08008f9e <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8008f9e:	b480      	push	{r7}
 8008fa0:	b083      	sub	sp, #12
 8008fa2:	af00      	add	r7, sp, #0
 8008fa4:	6078      	str	r0, [r7, #4]
 8008fa6:	460b      	mov	r3, r1
 8008fa8:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8008faa:	2300      	movs	r3, #0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	370c      	adds	r7, #12
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008fb8:	b084      	sub	sp, #16
 8008fba:	b480      	push	{r7}
 8008fbc:	b083      	sub	sp, #12
 8008fbe:	af00      	add	r7, sp, #0
 8008fc0:	6078      	str	r0, [r7, #4]
 8008fc2:	f107 0014 	add.w	r0, r7, #20
 8008fc6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2201      	movs	r2, #1
 8008fce:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2200      	movs	r2, #0
 8008fde:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8008fea:	2300      	movs	r3, #0
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff6:	b004      	add	sp, #16
 8008ff8:	4770      	bx	lr
	...

08008ffc <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b09d      	sub	sp, #116	; 0x74
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
 8009004:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009006:	2300      	movs	r3, #0
 8009008:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	4413      	add	r3, r2
 8009016:	881b      	ldrh	r3, [r3, #0]
 8009018:	b29b      	uxth	r3, r3
 800901a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800901e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009022:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	78db      	ldrb	r3, [r3, #3]
 800902a:	2b03      	cmp	r3, #3
 800902c:	d81f      	bhi.n	800906e <USB_ActivateEndpoint+0x72>
 800902e:	a201      	add	r2, pc, #4	; (adr r2, 8009034 <USB_ActivateEndpoint+0x38>)
 8009030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009034:	08009045 	.word	0x08009045
 8009038:	08009061 	.word	0x08009061
 800903c:	08009077 	.word	0x08009077
 8009040:	08009053 	.word	0x08009053
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8009044:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009048:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800904c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 8009050:	e012      	b.n	8009078 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8009052:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009056:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800905a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800905e:	e00b      	b.n	8009078 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009060:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009064:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009068:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800906c:	e004      	b.n	8009078 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800906e:	2301      	movs	r3, #1
 8009070:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 8009074:	e000      	b.n	8009078 <USB_ActivateEndpoint+0x7c>
      break;
 8009076:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	781b      	ldrb	r3, [r3, #0]
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	441a      	add	r2, r3
 8009082:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009086:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800908a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800908e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009092:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009096:	b29b      	uxth	r3, r3
 8009098:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800909a:	687a      	ldr	r2, [r7, #4]
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	781b      	ldrb	r3, [r3, #0]
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	4413      	add	r3, r2
 80090a4:	881b      	ldrh	r3, [r3, #0]
 80090a6:	b29b      	uxth	r3, r3
 80090a8:	b21b      	sxth	r3, r3
 80090aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090b2:	b21a      	sxth	r2, r3
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	781b      	ldrb	r3, [r3, #0]
 80090b8:	b21b      	sxth	r3, r3
 80090ba:	4313      	orrs	r3, r2
 80090bc:	b21b      	sxth	r3, r3
 80090be:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80090c2:	687a      	ldr	r2, [r7, #4]
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	441a      	add	r2, r3
 80090cc:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80090d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80090d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80090d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80090dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090e0:	b29b      	uxth	r3, r3
 80090e2:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	7b1b      	ldrb	r3, [r3, #12]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	f040 816e 	bne.w	80093ca <USB_ActivateEndpoint+0x3ce>
  {
    if (ep->is_in != 0U)
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	785b      	ldrb	r3, [r3, #1]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 8084 	beq.w	8009200 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	61bb      	str	r3, [r7, #24]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009102:	b29b      	uxth	r3, r3
 8009104:	461a      	mov	r2, r3
 8009106:	69bb      	ldr	r3, [r7, #24]
 8009108:	4413      	add	r3, r2
 800910a:	61bb      	str	r3, [r7, #24]
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	00da      	lsls	r2, r3, #3
 8009112:	69bb      	ldr	r3, [r7, #24]
 8009114:	4413      	add	r3, r2
 8009116:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800911a:	617b      	str	r3, [r7, #20]
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	88db      	ldrh	r3, [r3, #6]
 8009120:	085b      	lsrs	r3, r3, #1
 8009122:	b29b      	uxth	r3, r3
 8009124:	005b      	lsls	r3, r3, #1
 8009126:	b29a      	uxth	r2, r3
 8009128:	697b      	ldr	r3, [r7, #20]
 800912a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800912c:	687a      	ldr	r2, [r7, #4]
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	781b      	ldrb	r3, [r3, #0]
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	4413      	add	r3, r2
 8009136:	881b      	ldrh	r3, [r3, #0]
 8009138:	827b      	strh	r3, [r7, #18]
 800913a:	8a7b      	ldrh	r3, [r7, #18]
 800913c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009140:	2b00      	cmp	r3, #0
 8009142:	d01b      	beq.n	800917c <USB_ActivateEndpoint+0x180>
 8009144:	687a      	ldr	r2, [r7, #4]
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	4413      	add	r3, r2
 800914e:	881b      	ldrh	r3, [r3, #0]
 8009150:	b29b      	uxth	r3, r3
 8009152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800915a:	823b      	strh	r3, [r7, #16]
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	441a      	add	r2, r3
 8009166:	8a3b      	ldrh	r3, [r7, #16]
 8009168:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800916c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009170:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009174:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009178:	b29b      	uxth	r3, r3
 800917a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	78db      	ldrb	r3, [r3, #3]
 8009180:	2b01      	cmp	r3, #1
 8009182:	d020      	beq.n	80091c6 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009184:	687a      	ldr	r2, [r7, #4]
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	781b      	ldrb	r3, [r3, #0]
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	4413      	add	r3, r2
 800918e:	881b      	ldrh	r3, [r3, #0]
 8009190:	b29b      	uxth	r3, r3
 8009192:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009196:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800919a:	81bb      	strh	r3, [r7, #12]
 800919c:	89bb      	ldrh	r3, [r7, #12]
 800919e:	f083 0320 	eor.w	r3, r3, #32
 80091a2:	81bb      	strh	r3, [r7, #12]
 80091a4:	687a      	ldr	r2, [r7, #4]
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	781b      	ldrb	r3, [r3, #0]
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	441a      	add	r2, r3
 80091ae:	89bb      	ldrh	r3, [r7, #12]
 80091b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80091b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80091b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091c0:	b29b      	uxth	r3, r3
 80091c2:	8013      	strh	r3, [r2, #0]
 80091c4:	e2cb      	b.n	800975e <USB_ActivateEndpoint+0x762>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	4413      	add	r3, r2
 80091d0:	881b      	ldrh	r3, [r3, #0]
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091dc:	81fb      	strh	r3, [r7, #14]
 80091de:	687a      	ldr	r2, [r7, #4]
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	781b      	ldrb	r3, [r3, #0]
 80091e4:	009b      	lsls	r3, r3, #2
 80091e6:	441a      	add	r2, r3
 80091e8:	89fb      	ldrh	r3, [r7, #14]
 80091ea:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80091ee:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80091f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80091f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091fa:	b29b      	uxth	r3, r3
 80091fc:	8013      	strh	r3, [r2, #0]
 80091fe:	e2ae      	b.n	800975e <USB_ActivateEndpoint+0x762>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	633b      	str	r3, [r7, #48]	; 0x30
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800920a:	b29b      	uxth	r3, r3
 800920c:	461a      	mov	r2, r3
 800920e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009210:	4413      	add	r3, r2
 8009212:	633b      	str	r3, [r7, #48]	; 0x30
 8009214:	683b      	ldr	r3, [r7, #0]
 8009216:	781b      	ldrb	r3, [r3, #0]
 8009218:	00da      	lsls	r2, r3, #3
 800921a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800921c:	4413      	add	r3, r2
 800921e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009222:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	88db      	ldrh	r3, [r3, #6]
 8009228:	085b      	lsrs	r3, r3, #1
 800922a:	b29b      	uxth	r3, r3
 800922c:	005b      	lsls	r3, r3, #1
 800922e:	b29a      	uxth	r2, r3
 8009230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009232:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	62bb      	str	r3, [r7, #40]	; 0x28
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800923e:	b29b      	uxth	r3, r3
 8009240:	461a      	mov	r2, r3
 8009242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009244:	4413      	add	r3, r2
 8009246:	62bb      	str	r3, [r7, #40]	; 0x28
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	00da      	lsls	r2, r3, #3
 800924e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009250:	4413      	add	r3, r2
 8009252:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009256:	627b      	str	r3, [r7, #36]	; 0x24
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	691b      	ldr	r3, [r3, #16]
 800925c:	2b3e      	cmp	r3, #62	; 0x3e
 800925e:	d918      	bls.n	8009292 <USB_ActivateEndpoint+0x296>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	691b      	ldr	r3, [r3, #16]
 8009264:	095b      	lsrs	r3, r3, #5
 8009266:	66bb      	str	r3, [r7, #104]	; 0x68
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	691b      	ldr	r3, [r3, #16]
 800926c:	f003 031f 	and.w	r3, r3, #31
 8009270:	2b00      	cmp	r3, #0
 8009272:	d102      	bne.n	800927a <USB_ActivateEndpoint+0x27e>
 8009274:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009276:	3b01      	subs	r3, #1
 8009278:	66bb      	str	r3, [r7, #104]	; 0x68
 800927a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800927c:	b29b      	uxth	r3, r3
 800927e:	029b      	lsls	r3, r3, #10
 8009280:	b29b      	uxth	r3, r3
 8009282:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009286:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800928a:	b29a      	uxth	r2, r3
 800928c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800928e:	801a      	strh	r2, [r3, #0]
 8009290:	e029      	b.n	80092e6 <USB_ActivateEndpoint+0x2ea>
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	691b      	ldr	r3, [r3, #16]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d112      	bne.n	80092c0 <USB_ActivateEndpoint+0x2c4>
 800929a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800929c:	881b      	ldrh	r3, [r3, #0]
 800929e:	b29b      	uxth	r3, r3
 80092a0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80092a4:	b29a      	uxth	r2, r3
 80092a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092a8:	801a      	strh	r2, [r3, #0]
 80092aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092ac:	881b      	ldrh	r3, [r3, #0]
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092bc:	801a      	strh	r2, [r3, #0]
 80092be:	e012      	b.n	80092e6 <USB_ActivateEndpoint+0x2ea>
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	691b      	ldr	r3, [r3, #16]
 80092c4:	085b      	lsrs	r3, r3, #1
 80092c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80092c8:	683b      	ldr	r3, [r7, #0]
 80092ca:	691b      	ldr	r3, [r3, #16]
 80092cc:	f003 0301 	and.w	r3, r3, #1
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d002      	beq.n	80092da <USB_ActivateEndpoint+0x2de>
 80092d4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092d6:	3301      	adds	r3, #1
 80092d8:	66bb      	str	r3, [r7, #104]	; 0x68
 80092da:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092dc:	b29b      	uxth	r3, r3
 80092de:	029b      	lsls	r3, r3, #10
 80092e0:	b29a      	uxth	r2, r3
 80092e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092e4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80092e6:	687a      	ldr	r2, [r7, #4]
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	781b      	ldrb	r3, [r3, #0]
 80092ec:	009b      	lsls	r3, r3, #2
 80092ee:	4413      	add	r3, r2
 80092f0:	881b      	ldrh	r3, [r3, #0]
 80092f2:	847b      	strh	r3, [r7, #34]	; 0x22
 80092f4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80092f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d01b      	beq.n	8009336 <USB_ActivateEndpoint+0x33a>
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	781b      	ldrb	r3, [r3, #0]
 8009304:	009b      	lsls	r3, r3, #2
 8009306:	4413      	add	r3, r2
 8009308:	881b      	ldrh	r3, [r3, #0]
 800930a:	b29b      	uxth	r3, r3
 800930c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009310:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009314:	843b      	strh	r3, [r7, #32]
 8009316:	687a      	ldr	r2, [r7, #4]
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	781b      	ldrb	r3, [r3, #0]
 800931c:	009b      	lsls	r3, r3, #2
 800931e:	441a      	add	r2, r3
 8009320:	8c3b      	ldrh	r3, [r7, #32]
 8009322:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009326:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800932a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800932e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009332:	b29b      	uxth	r3, r3
 8009334:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	781b      	ldrb	r3, [r3, #0]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d124      	bne.n	8009388 <USB_ActivateEndpoint+0x38c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800933e:	687a      	ldr	r2, [r7, #4]
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	009b      	lsls	r3, r3, #2
 8009346:	4413      	add	r3, r2
 8009348:	881b      	ldrh	r3, [r3, #0]
 800934a:	b29b      	uxth	r3, r3
 800934c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009354:	83bb      	strh	r3, [r7, #28]
 8009356:	8bbb      	ldrh	r3, [r7, #28]
 8009358:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800935c:	83bb      	strh	r3, [r7, #28]
 800935e:	8bbb      	ldrh	r3, [r7, #28]
 8009360:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009364:	83bb      	strh	r3, [r7, #28]
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	009b      	lsls	r3, r3, #2
 800936e:	441a      	add	r2, r3
 8009370:	8bbb      	ldrh	r3, [r7, #28]
 8009372:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009376:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800937a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800937e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009382:	b29b      	uxth	r3, r3
 8009384:	8013      	strh	r3, [r2, #0]
 8009386:	e1ea      	b.n	800975e <USB_ActivateEndpoint+0x762>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009388:	687a      	ldr	r2, [r7, #4]
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	781b      	ldrb	r3, [r3, #0]
 800938e:	009b      	lsls	r3, r3, #2
 8009390:	4413      	add	r3, r2
 8009392:	881b      	ldrh	r3, [r3, #0]
 8009394:	b29b      	uxth	r3, r3
 8009396:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800939a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800939e:	83fb      	strh	r3, [r7, #30]
 80093a0:	8bfb      	ldrh	r3, [r7, #30]
 80093a2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80093a6:	83fb      	strh	r3, [r7, #30]
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	781b      	ldrb	r3, [r3, #0]
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	441a      	add	r2, r3
 80093b2:	8bfb      	ldrh	r3, [r7, #30]
 80093b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093c4:	b29b      	uxth	r3, r3
 80093c6:	8013      	strh	r3, [r2, #0]
 80093c8:	e1c9      	b.n	800975e <USB_ActivateEndpoint+0x762>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	78db      	ldrb	r3, [r3, #3]
 80093ce:	2b02      	cmp	r3, #2
 80093d0:	d11e      	bne.n	8009410 <USB_ActivateEndpoint+0x414>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80093d2:	687a      	ldr	r2, [r7, #4]
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	781b      	ldrb	r3, [r3, #0]
 80093d8:	009b      	lsls	r3, r3, #2
 80093da:	4413      	add	r3, r2
 80093dc:	881b      	ldrh	r3, [r3, #0]
 80093de:	b29b      	uxth	r3, r3
 80093e0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093e8:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	441a      	add	r2, r3
 80093f6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 80093fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009402:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009406:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800940a:	b29b      	uxth	r3, r3
 800940c:	8013      	strh	r3, [r2, #0]
 800940e:	e01d      	b.n	800944c <USB_ActivateEndpoint+0x450>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009410:	687a      	ldr	r2, [r7, #4]
 8009412:	683b      	ldr	r3, [r7, #0]
 8009414:	781b      	ldrb	r3, [r3, #0]
 8009416:	009b      	lsls	r3, r3, #2
 8009418:	4413      	add	r3, r2
 800941a:	881b      	ldrh	r3, [r3, #0]
 800941c:	b29b      	uxth	r3, r3
 800941e:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8009422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009426:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	781b      	ldrb	r3, [r3, #0]
 8009430:	009b      	lsls	r3, r3, #2
 8009432:	441a      	add	r2, r3
 8009434:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8009438:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800943c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009440:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009444:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009448:	b29b      	uxth	r3, r3
 800944a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009456:	b29b      	uxth	r3, r3
 8009458:	461a      	mov	r2, r3
 800945a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800945c:	4413      	add	r3, r2
 800945e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	781b      	ldrb	r3, [r3, #0]
 8009464:	00da      	lsls	r2, r3, #3
 8009466:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009468:	4413      	add	r3, r2
 800946a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800946e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	891b      	ldrh	r3, [r3, #8]
 8009474:	085b      	lsrs	r3, r3, #1
 8009476:	b29b      	uxth	r3, r3
 8009478:	005b      	lsls	r3, r3, #1
 800947a:	b29a      	uxth	r2, r3
 800947c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800947e:	801a      	strh	r2, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	657b      	str	r3, [r7, #84]	; 0x54
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800948a:	b29b      	uxth	r3, r3
 800948c:	461a      	mov	r2, r3
 800948e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009490:	4413      	add	r3, r2
 8009492:	657b      	str	r3, [r7, #84]	; 0x54
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	781b      	ldrb	r3, [r3, #0]
 8009498:	00da      	lsls	r2, r3, #3
 800949a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800949c:	4413      	add	r3, r2
 800949e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80094a2:	653b      	str	r3, [r7, #80]	; 0x50
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	895b      	ldrh	r3, [r3, #10]
 80094a8:	085b      	lsrs	r3, r3, #1
 80094aa:	b29b      	uxth	r3, r3
 80094ac:	005b      	lsls	r3, r3, #1
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80094b2:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	785b      	ldrb	r3, [r3, #1]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	f040 8093 	bne.w	80095e4 <USB_ActivateEndpoint+0x5e8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80094be:	687a      	ldr	r2, [r7, #4]
 80094c0:	683b      	ldr	r3, [r7, #0]
 80094c2:	781b      	ldrb	r3, [r3, #0]
 80094c4:	009b      	lsls	r3, r3, #2
 80094c6:	4413      	add	r3, r2
 80094c8:	881b      	ldrh	r3, [r3, #0]
 80094ca:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80094ce:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80094d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d01b      	beq.n	8009512 <USB_ActivateEndpoint+0x516>
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	781b      	ldrb	r3, [r3, #0]
 80094e0:	009b      	lsls	r3, r3, #2
 80094e2:	4413      	add	r3, r2
 80094e4:	881b      	ldrh	r3, [r3, #0]
 80094e6:	b29b      	uxth	r3, r3
 80094e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094f0:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	781b      	ldrb	r3, [r3, #0]
 80094f8:	009b      	lsls	r3, r3, #2
 80094fa:	441a      	add	r2, r3
 80094fc:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80094fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009502:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009506:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800950a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800950e:	b29b      	uxth	r3, r3
 8009510:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009512:	687a      	ldr	r2, [r7, #4]
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	781b      	ldrb	r3, [r3, #0]
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	4413      	add	r3, r2
 800951c:	881b      	ldrh	r3, [r3, #0]
 800951e:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8009520:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8009522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009526:	2b00      	cmp	r3, #0
 8009528:	d01b      	beq.n	8009562 <USB_ActivateEndpoint+0x566>
 800952a:	687a      	ldr	r2, [r7, #4]
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	781b      	ldrb	r3, [r3, #0]
 8009530:	009b      	lsls	r3, r3, #2
 8009532:	4413      	add	r3, r2
 8009534:	881b      	ldrh	r3, [r3, #0]
 8009536:	b29b      	uxth	r3, r3
 8009538:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800953c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009540:	877b      	strh	r3, [r7, #58]	; 0x3a
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	781b      	ldrb	r3, [r3, #0]
 8009548:	009b      	lsls	r3, r3, #2
 800954a:	441a      	add	r2, r3
 800954c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800954e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009552:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009556:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800955a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800955e:	b29b      	uxth	r3, r3
 8009560:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009562:	687a      	ldr	r2, [r7, #4]
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	009b      	lsls	r3, r3, #2
 800956a:	4413      	add	r3, r2
 800956c:	881b      	ldrh	r3, [r3, #0]
 800956e:	b29b      	uxth	r3, r3
 8009570:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009574:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009578:	873b      	strh	r3, [r7, #56]	; 0x38
 800957a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800957c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009580:	873b      	strh	r3, [r7, #56]	; 0x38
 8009582:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009584:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8009588:	873b      	strh	r3, [r7, #56]	; 0x38
 800958a:	687a      	ldr	r2, [r7, #4]
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	781b      	ldrb	r3, [r3, #0]
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	441a      	add	r2, r3
 8009594:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8009596:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800959a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800959e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095a6:	b29b      	uxth	r3, r3
 80095a8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80095aa:	687a      	ldr	r2, [r7, #4]
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	881b      	ldrh	r3, [r3, #0]
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80095bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80095c0:	86fb      	strh	r3, [r7, #54]	; 0x36
 80095c2:	687a      	ldr	r2, [r7, #4]
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	781b      	ldrb	r3, [r3, #0]
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	441a      	add	r2, r3
 80095cc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80095ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80095d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80095d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80095da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095de:	b29b      	uxth	r3, r3
 80095e0:	8013      	strh	r3, [r2, #0]
 80095e2:	e0bc      	b.n	800975e <USB_ActivateEndpoint+0x762>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	4413      	add	r3, r2
 80095ee:	881b      	ldrh	r3, [r3, #0]
 80095f0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80095f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80095f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d01d      	beq.n	800963c <USB_ActivateEndpoint+0x640>
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	683b      	ldr	r3, [r7, #0]
 8009604:	781b      	ldrb	r3, [r3, #0]
 8009606:	009b      	lsls	r3, r3, #2
 8009608:	4413      	add	r3, r2
 800960a:	881b      	ldrh	r3, [r3, #0]
 800960c:	b29b      	uxth	r3, r3
 800960e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009616:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800961a:	687a      	ldr	r2, [r7, #4]
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	781b      	ldrb	r3, [r3, #0]
 8009620:	009b      	lsls	r3, r3, #2
 8009622:	441a      	add	r2, r3
 8009624:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8009628:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800962c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009630:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009634:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009638:	b29b      	uxth	r3, r3
 800963a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800963c:	687a      	ldr	r2, [r7, #4]
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	009b      	lsls	r3, r3, #2
 8009644:	4413      	add	r3, r2
 8009646:	881b      	ldrh	r3, [r3, #0]
 8009648:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800964c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8009650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009654:	2b00      	cmp	r3, #0
 8009656:	d01d      	beq.n	8009694 <USB_ActivateEndpoint+0x698>
 8009658:	687a      	ldr	r2, [r7, #4]
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	781b      	ldrb	r3, [r3, #0]
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	4413      	add	r3, r2
 8009662:	881b      	ldrh	r3, [r3, #0]
 8009664:	b29b      	uxth	r3, r3
 8009666:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800966a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800966e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8009672:	687a      	ldr	r2, [r7, #4]
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	781b      	ldrb	r3, [r3, #0]
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	441a      	add	r2, r3
 800967c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8009680:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009684:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009688:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800968c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009690:	b29b      	uxth	r3, r3
 8009692:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	78db      	ldrb	r3, [r3, #3]
 8009698:	2b01      	cmp	r3, #1
 800969a:	d024      	beq.n	80096e6 <USB_ActivateEndpoint+0x6ea>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	683b      	ldr	r3, [r7, #0]
 80096a0:	781b      	ldrb	r3, [r3, #0]
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	4413      	add	r3, r2
 80096a6:	881b      	ldrh	r3, [r3, #0]
 80096a8:	b29b      	uxth	r3, r3
 80096aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096ae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096b2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80096b6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80096ba:	f083 0320 	eor.w	r3, r3, #32
 80096be:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 80096c2:	687a      	ldr	r2, [r7, #4]
 80096c4:	683b      	ldr	r3, [r7, #0]
 80096c6:	781b      	ldrb	r3, [r3, #0]
 80096c8:	009b      	lsls	r3, r3, #2
 80096ca:	441a      	add	r2, r3
 80096cc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80096d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80096d4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80096d8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80096dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	8013      	strh	r3, [r2, #0]
 80096e4:	e01d      	b.n	8009722 <USB_ActivateEndpoint+0x726>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	781b      	ldrb	r3, [r3, #0]
 80096ec:	009b      	lsls	r3, r3, #2
 80096ee:	4413      	add	r3, r2
 80096f0:	881b      	ldrh	r3, [r3, #0]
 80096f2:	b29b      	uxth	r3, r3
 80096f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80096f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096fc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8009700:	687a      	ldr	r2, [r7, #4]
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	009b      	lsls	r3, r3, #2
 8009708:	441a      	add	r2, r3
 800970a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800970e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009712:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009716:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800971a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800971e:	b29b      	uxth	r3, r3
 8009720:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009722:	687a      	ldr	r2, [r7, #4]
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	4413      	add	r3, r2
 800972c:	881b      	ldrh	r3, [r3, #0]
 800972e:	b29b      	uxth	r3, r3
 8009730:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009734:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009738:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800973c:	687a      	ldr	r2, [r7, #4]
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	781b      	ldrb	r3, [r3, #0]
 8009742:	009b      	lsls	r3, r3, #2
 8009744:	441a      	add	r2, r3
 8009746:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800974a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800974e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009752:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800975a:	b29b      	uxth	r3, r3
 800975c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800975e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8009762:	4618      	mov	r0, r3
 8009764:	3774      	adds	r7, #116	; 0x74
 8009766:	46bd      	mov	sp, r7
 8009768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800976c:	4770      	bx	lr
 800976e:	bf00      	nop

08009770 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009770:	b480      	push	{r7}
 8009772:	b08d      	sub	sp, #52	; 0x34
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	7b1b      	ldrb	r3, [r3, #12]
 800977e:	2b00      	cmp	r3, #0
 8009780:	f040 808e 	bne.w	80098a0 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8009784:	683b      	ldr	r3, [r7, #0]
 8009786:	785b      	ldrb	r3, [r3, #1]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d044      	beq.n	8009816 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800978c:	687a      	ldr	r2, [r7, #4]
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	781b      	ldrb	r3, [r3, #0]
 8009792:	009b      	lsls	r3, r3, #2
 8009794:	4413      	add	r3, r2
 8009796:	881b      	ldrh	r3, [r3, #0]
 8009798:	81bb      	strh	r3, [r7, #12]
 800979a:	89bb      	ldrh	r3, [r7, #12]
 800979c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d01b      	beq.n	80097dc <USB_DeactivateEndpoint+0x6c>
 80097a4:	687a      	ldr	r2, [r7, #4]
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	781b      	ldrb	r3, [r3, #0]
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	4413      	add	r3, r2
 80097ae:	881b      	ldrh	r3, [r3, #0]
 80097b0:	b29b      	uxth	r3, r3
 80097b2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097ba:	817b      	strh	r3, [r7, #10]
 80097bc:	687a      	ldr	r2, [r7, #4]
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	781b      	ldrb	r3, [r3, #0]
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	441a      	add	r2, r3
 80097c6:	897b      	ldrh	r3, [r7, #10]
 80097c8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80097cc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80097d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80097d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80097d8:	b29b      	uxth	r3, r3
 80097da:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80097dc:	687a      	ldr	r2, [r7, #4]
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	4413      	add	r3, r2
 80097e6:	881b      	ldrh	r3, [r3, #0]
 80097e8:	b29b      	uxth	r3, r3
 80097ea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097f2:	813b      	strh	r3, [r7, #8]
 80097f4:	687a      	ldr	r2, [r7, #4]
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	781b      	ldrb	r3, [r3, #0]
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	441a      	add	r2, r3
 80097fe:	893b      	ldrh	r3, [r7, #8]
 8009800:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009804:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009808:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800980c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009810:	b29b      	uxth	r3, r3
 8009812:	8013      	strh	r3, [r2, #0]
 8009814:	e192      	b.n	8009b3c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	009b      	lsls	r3, r3, #2
 800981e:	4413      	add	r3, r2
 8009820:	881b      	ldrh	r3, [r3, #0]
 8009822:	827b      	strh	r3, [r7, #18]
 8009824:	8a7b      	ldrh	r3, [r7, #18]
 8009826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800982a:	2b00      	cmp	r3, #0
 800982c:	d01b      	beq.n	8009866 <USB_DeactivateEndpoint+0xf6>
 800982e:	687a      	ldr	r2, [r7, #4]
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	781b      	ldrb	r3, [r3, #0]
 8009834:	009b      	lsls	r3, r3, #2
 8009836:	4413      	add	r3, r2
 8009838:	881b      	ldrh	r3, [r3, #0]
 800983a:	b29b      	uxth	r3, r3
 800983c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009840:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009844:	823b      	strh	r3, [r7, #16]
 8009846:	687a      	ldr	r2, [r7, #4]
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	781b      	ldrb	r3, [r3, #0]
 800984c:	009b      	lsls	r3, r3, #2
 800984e:	441a      	add	r2, r3
 8009850:	8a3b      	ldrh	r3, [r7, #16]
 8009852:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009856:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800985a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800985e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009862:	b29b      	uxth	r3, r3
 8009864:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009866:	687a      	ldr	r2, [r7, #4]
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	781b      	ldrb	r3, [r3, #0]
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	4413      	add	r3, r2
 8009870:	881b      	ldrh	r3, [r3, #0]
 8009872:	b29b      	uxth	r3, r3
 8009874:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009878:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800987c:	81fb      	strh	r3, [r7, #14]
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	009b      	lsls	r3, r3, #2
 8009886:	441a      	add	r2, r3
 8009888:	89fb      	ldrh	r3, [r7, #14]
 800988a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800988e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009892:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009896:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800989a:	b29b      	uxth	r3, r3
 800989c:	8013      	strh	r3, [r2, #0]
 800989e:	e14d      	b.n	8009b3c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	785b      	ldrb	r3, [r3, #1]
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	f040 80a5 	bne.w	80099f4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80098aa:	687a      	ldr	r2, [r7, #4]
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	009b      	lsls	r3, r3, #2
 80098b2:	4413      	add	r3, r2
 80098b4:	881b      	ldrh	r3, [r3, #0]
 80098b6:	843b      	strh	r3, [r7, #32]
 80098b8:	8c3b      	ldrh	r3, [r7, #32]
 80098ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d01b      	beq.n	80098fa <USB_DeactivateEndpoint+0x18a>
 80098c2:	687a      	ldr	r2, [r7, #4]
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	781b      	ldrb	r3, [r3, #0]
 80098c8:	009b      	lsls	r3, r3, #2
 80098ca:	4413      	add	r3, r2
 80098cc:	881b      	ldrh	r3, [r3, #0]
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098d8:	83fb      	strh	r3, [r7, #30]
 80098da:	687a      	ldr	r2, [r7, #4]
 80098dc:	683b      	ldr	r3, [r7, #0]
 80098de:	781b      	ldrb	r3, [r3, #0]
 80098e0:	009b      	lsls	r3, r3, #2
 80098e2:	441a      	add	r2, r3
 80098e4:	8bfb      	ldrh	r3, [r7, #30]
 80098e6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80098ea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80098ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80098f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80098f6:	b29b      	uxth	r3, r3
 80098f8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80098fa:	687a      	ldr	r2, [r7, #4]
 80098fc:	683b      	ldr	r3, [r7, #0]
 80098fe:	781b      	ldrb	r3, [r3, #0]
 8009900:	009b      	lsls	r3, r3, #2
 8009902:	4413      	add	r3, r2
 8009904:	881b      	ldrh	r3, [r3, #0]
 8009906:	83bb      	strh	r3, [r7, #28]
 8009908:	8bbb      	ldrh	r3, [r7, #28]
 800990a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800990e:	2b00      	cmp	r3, #0
 8009910:	d01b      	beq.n	800994a <USB_DeactivateEndpoint+0x1da>
 8009912:	687a      	ldr	r2, [r7, #4]
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	781b      	ldrb	r3, [r3, #0]
 8009918:	009b      	lsls	r3, r3, #2
 800991a:	4413      	add	r3, r2
 800991c:	881b      	ldrh	r3, [r3, #0]
 800991e:	b29b      	uxth	r3, r3
 8009920:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009924:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009928:	837b      	strh	r3, [r7, #26]
 800992a:	687a      	ldr	r2, [r7, #4]
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	441a      	add	r2, r3
 8009934:	8b7b      	ldrh	r3, [r7, #26]
 8009936:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800993a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800993e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009942:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009946:	b29b      	uxth	r3, r3
 8009948:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800994a:	687a      	ldr	r2, [r7, #4]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	009b      	lsls	r3, r3, #2
 8009952:	4413      	add	r3, r2
 8009954:	881b      	ldrh	r3, [r3, #0]
 8009956:	b29b      	uxth	r3, r3
 8009958:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800995c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009960:	833b      	strh	r3, [r7, #24]
 8009962:	687a      	ldr	r2, [r7, #4]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	009b      	lsls	r3, r3, #2
 800996a:	441a      	add	r2, r3
 800996c:	8b3b      	ldrh	r3, [r7, #24]
 800996e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009972:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009976:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800997a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800997e:	b29b      	uxth	r3, r3
 8009980:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009982:	687a      	ldr	r2, [r7, #4]
 8009984:	683b      	ldr	r3, [r7, #0]
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	009b      	lsls	r3, r3, #2
 800998a:	4413      	add	r3, r2
 800998c:	881b      	ldrh	r3, [r3, #0]
 800998e:	b29b      	uxth	r3, r3
 8009990:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009998:	82fb      	strh	r3, [r7, #22]
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	441a      	add	r2, r3
 80099a4:	8afb      	ldrh	r3, [r7, #22]
 80099a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099b6:	b29b      	uxth	r3, r3
 80099b8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80099ba:	687a      	ldr	r2, [r7, #4]
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	781b      	ldrb	r3, [r3, #0]
 80099c0:	009b      	lsls	r3, r3, #2
 80099c2:	4413      	add	r3, r2
 80099c4:	881b      	ldrh	r3, [r3, #0]
 80099c6:	b29b      	uxth	r3, r3
 80099c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80099cc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80099d0:	82bb      	strh	r3, [r7, #20]
 80099d2:	687a      	ldr	r2, [r7, #4]
 80099d4:	683b      	ldr	r3, [r7, #0]
 80099d6:	781b      	ldrb	r3, [r3, #0]
 80099d8:	009b      	lsls	r3, r3, #2
 80099da:	441a      	add	r2, r3
 80099dc:	8abb      	ldrh	r3, [r7, #20]
 80099de:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80099e2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80099e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80099ea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099ee:	b29b      	uxth	r3, r3
 80099f0:	8013      	strh	r3, [r2, #0]
 80099f2:	e0a3      	b.n	8009b3c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80099f4:	687a      	ldr	r2, [r7, #4]
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	009b      	lsls	r3, r3, #2
 80099fc:	4413      	add	r3, r2
 80099fe:	881b      	ldrh	r3, [r3, #0]
 8009a00:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8009a02:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009a04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d01b      	beq.n	8009a44 <USB_DeactivateEndpoint+0x2d4>
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	683b      	ldr	r3, [r7, #0]
 8009a10:	781b      	ldrb	r3, [r3, #0]
 8009a12:	009b      	lsls	r3, r3, #2
 8009a14:	4413      	add	r3, r2
 8009a16:	881b      	ldrh	r3, [r3, #0]
 8009a18:	b29b      	uxth	r3, r3
 8009a1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a22:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8009a24:	687a      	ldr	r2, [r7, #4]
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	009b      	lsls	r3, r3, #2
 8009a2c:	441a      	add	r2, r3
 8009a2e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8009a30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a38:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009a3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a40:	b29b      	uxth	r3, r3
 8009a42:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	781b      	ldrb	r3, [r3, #0]
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	4413      	add	r3, r2
 8009a4e:	881b      	ldrh	r3, [r3, #0]
 8009a50:	857b      	strh	r3, [r7, #42]	; 0x2a
 8009a52:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8009a54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d01b      	beq.n	8009a94 <USB_DeactivateEndpoint+0x324>
 8009a5c:	687a      	ldr	r2, [r7, #4]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	009b      	lsls	r3, r3, #2
 8009a64:	4413      	add	r3, r2
 8009a66:	881b      	ldrh	r3, [r3, #0]
 8009a68:	b29b      	uxth	r3, r3
 8009a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a72:	853b      	strh	r3, [r7, #40]	; 0x28
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	781b      	ldrb	r3, [r3, #0]
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	441a      	add	r2, r3
 8009a7e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009a80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009a84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009a88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a8c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009a90:	b29b      	uxth	r3, r3
 8009a92:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009a94:	687a      	ldr	r2, [r7, #4]
 8009a96:	683b      	ldr	r3, [r7, #0]
 8009a98:	781b      	ldrb	r3, [r3, #0]
 8009a9a:	009b      	lsls	r3, r3, #2
 8009a9c:	4413      	add	r3, r2
 8009a9e:	881b      	ldrh	r3, [r3, #0]
 8009aa0:	b29b      	uxth	r3, r3
 8009aa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aaa:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009aac:	687a      	ldr	r2, [r7, #4]
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	781b      	ldrb	r3, [r3, #0]
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	441a      	add	r2, r3
 8009ab6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009ab8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009abc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009ac0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009ac4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ac8:	b29b      	uxth	r3, r3
 8009aca:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009acc:	687a      	ldr	r2, [r7, #4]
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	781b      	ldrb	r3, [r3, #0]
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	4413      	add	r3, r2
 8009ad6:	881b      	ldrh	r3, [r3, #0]
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009ade:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ae2:	84bb      	strh	r3, [r7, #36]	; 0x24
 8009ae4:	687a      	ldr	r2, [r7, #4]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	009b      	lsls	r3, r3, #2
 8009aec:	441a      	add	r2, r3
 8009aee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009af0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009af4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009af8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009afc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009b04:	687a      	ldr	r2, [r7, #4]
 8009b06:	683b      	ldr	r3, [r7, #0]
 8009b08:	781b      	ldrb	r3, [r3, #0]
 8009b0a:	009b      	lsls	r3, r3, #2
 8009b0c:	4413      	add	r3, r2
 8009b0e:	881b      	ldrh	r3, [r3, #0]
 8009b10:	b29b      	uxth	r3, r3
 8009b12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009b16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b1a:	847b      	strh	r3, [r7, #34]	; 0x22
 8009b1c:	687a      	ldr	r2, [r7, #4]
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	781b      	ldrb	r3, [r3, #0]
 8009b22:	009b      	lsls	r3, r3, #2
 8009b24:	441a      	add	r2, r3
 8009b26:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8009b28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009b2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009b30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b38:	b29b      	uxth	r3, r3
 8009b3a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009b3c:	2300      	movs	r3, #0
}
 8009b3e:	4618      	mov	r0, r3
 8009b40:	3734      	adds	r7, #52	; 0x34
 8009b42:	46bd      	mov	sp, r7
 8009b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b48:	4770      	bx	lr

08009b4a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009b4a:	b580      	push	{r7, lr}
 8009b4c:	b0c2      	sub	sp, #264	; 0x108
 8009b4e:	af00      	add	r7, sp, #0
 8009b50:	1d3b      	adds	r3, r7, #4
 8009b52:	6018      	str	r0, [r3, #0]
 8009b54:	463b      	mov	r3, r7
 8009b56:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009b58:	463b      	mov	r3, r7
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	785b      	ldrb	r3, [r3, #1]
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	f040 8509 	bne.w	800a576 <USB_EPStartXfer+0xa2c>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8009b64:	463b      	mov	r3, r7
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	699a      	ldr	r2, [r3, #24]
 8009b6a:	463b      	mov	r3, r7
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	429a      	cmp	r2, r3
 8009b72:	d905      	bls.n	8009b80 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8009b74:	463b      	mov	r3, r7
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	691b      	ldr	r3, [r3, #16]
 8009b7a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8009b7e:	e004      	b.n	8009b8a <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8009b80:	463b      	mov	r3, r7
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	699b      	ldr	r3, [r3, #24]
 8009b86:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009b8a:	463b      	mov	r3, r7
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	7b1b      	ldrb	r3, [r3, #12]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d128      	bne.n	8009be6 <USB_EPStartXfer+0x9c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009b94:	463b      	mov	r3, r7
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	6959      	ldr	r1, [r3, #20]
 8009b9a:	463b      	mov	r3, r7
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	88da      	ldrh	r2, [r3, #6]
 8009ba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ba4:	b29b      	uxth	r3, r3
 8009ba6:	1d38      	adds	r0, r7, #4
 8009ba8:	6800      	ldr	r0, [r0, #0]
 8009baa:	f001 f9fb 	bl	800afa4 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009bae:	1d3b      	adds	r3, r7, #4
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	613b      	str	r3, [r7, #16]
 8009bb4:	1d3b      	adds	r3, r7, #4
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009bbc:	b29b      	uxth	r3, r3
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	693b      	ldr	r3, [r7, #16]
 8009bc2:	4413      	add	r3, r2
 8009bc4:	613b      	str	r3, [r7, #16]
 8009bc6:	463b      	mov	r3, r7
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	781b      	ldrb	r3, [r3, #0]
 8009bcc:	00da      	lsls	r2, r3, #3
 8009bce:	693b      	ldr	r3, [r7, #16]
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009bd6:	60fb      	str	r3, [r7, #12]
 8009bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009bdc:	b29a      	uxth	r2, r3
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	801a      	strh	r2, [r3, #0]
 8009be2:	f000 bc9f 	b.w	800a524 <USB_EPStartXfer+0x9da>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8009be6:	463b      	mov	r3, r7
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	78db      	ldrb	r3, [r3, #3]
 8009bec:	2b02      	cmp	r3, #2
 8009bee:	f040 8347 	bne.w	800a280 <USB_EPStartXfer+0x736>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8009bf2:	463b      	mov	r3, r7
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	6a1a      	ldr	r2, [r3, #32]
 8009bf8:	463b      	mov	r3, r7
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	691b      	ldr	r3, [r3, #16]
 8009bfe:	429a      	cmp	r2, r3
 8009c00:	f240 82eb 	bls.w	800a1da <USB_EPStartXfer+0x690>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009c04:	1d3b      	adds	r3, r7, #4
 8009c06:	681a      	ldr	r2, [r3, #0]
 8009c08:	463b      	mov	r3, r7
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	781b      	ldrb	r3, [r3, #0]
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	4413      	add	r3, r2
 8009c12:	881b      	ldrh	r3, [r3, #0]
 8009c14:	b29b      	uxth	r3, r3
 8009c16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009c1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009c1e:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 8009c22:	1d3b      	adds	r3, r7, #4
 8009c24:	681a      	ldr	r2, [r3, #0]
 8009c26:	463b      	mov	r3, r7
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	781b      	ldrb	r3, [r3, #0]
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	441a      	add	r2, r3
 8009c30:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8009c34:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009c38:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009c3c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8009c40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8009c48:	463b      	mov	r3, r7
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	6a1a      	ldr	r2, [r3, #32]
 8009c4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009c52:	1ad2      	subs	r2, r2, r3
 8009c54:	463b      	mov	r3, r7
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009c5a:	1d3b      	adds	r3, r7, #4
 8009c5c:	681a      	ldr	r2, [r3, #0]
 8009c5e:	463b      	mov	r3, r7
 8009c60:	681b      	ldr	r3, [r3, #0]
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	009b      	lsls	r3, r3, #2
 8009c66:	4413      	add	r3, r2
 8009c68:	881b      	ldrh	r3, [r3, #0]
 8009c6a:	b29b      	uxth	r3, r3
 8009c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	f000 8159 	beq.w	8009f28 <USB_EPStartXfer+0x3de>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009c76:	1d3b      	adds	r3, r7, #4
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	633b      	str	r3, [r7, #48]	; 0x30
 8009c7c:	463b      	mov	r3, r7
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	785b      	ldrb	r3, [r3, #1]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d164      	bne.n	8009d50 <USB_EPStartXfer+0x206>
 8009c86:	1d3b      	adds	r3, r7, #4
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c8c:	1d3b      	adds	r3, r7, #4
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	461a      	mov	r2, r3
 8009c98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c9a:	4413      	add	r3, r2
 8009c9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8009c9e:	463b      	mov	r3, r7
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	00da      	lsls	r2, r3, #3
 8009ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ca8:	4413      	add	r3, r2
 8009caa:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009cae:	627b      	str	r3, [r7, #36]	; 0x24
 8009cb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009cb4:	2b3e      	cmp	r3, #62	; 0x3e
 8009cb6:	d91c      	bls.n	8009cf2 <USB_EPStartXfer+0x1a8>
 8009cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009cbc:	095b      	lsrs	r3, r3, #5
 8009cbe:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009cc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009cc6:	f003 031f 	and.w	r3, r3, #31
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d104      	bne.n	8009cd8 <USB_EPStartXfer+0x18e>
 8009cce:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009cd2:	3b01      	subs	r3, #1
 8009cd4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009cd8:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009cdc:	b29b      	uxth	r3, r3
 8009cde:	029b      	lsls	r3, r3, #10
 8009ce0:	b29b      	uxth	r3, r3
 8009ce2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ce6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009cea:	b29a      	uxth	r2, r3
 8009cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cee:	801a      	strh	r2, [r3, #0]
 8009cf0:	e04a      	b.n	8009d88 <USB_EPStartXfer+0x23e>
 8009cf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d112      	bne.n	8009d20 <USB_EPStartXfer+0x1d6>
 8009cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfc:	881b      	ldrh	r3, [r3, #0]
 8009cfe:	b29b      	uxth	r3, r3
 8009d00:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009d04:	b29a      	uxth	r2, r3
 8009d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d08:	801a      	strh	r2, [r3, #0]
 8009d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d0c:	881b      	ldrh	r3, [r3, #0]
 8009d0e:	b29b      	uxth	r3, r3
 8009d10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009d18:	b29a      	uxth	r2, r3
 8009d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d1c:	801a      	strh	r2, [r3, #0]
 8009d1e:	e033      	b.n	8009d88 <USB_EPStartXfer+0x23e>
 8009d20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d24:	085b      	lsrs	r3, r3, #1
 8009d26:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009d2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d2e:	f003 0301 	and.w	r3, r3, #1
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d004      	beq.n	8009d40 <USB_EPStartXfer+0x1f6>
 8009d36:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009d3a:	3301      	adds	r3, #1
 8009d3c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8009d40:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	029b      	lsls	r3, r3, #10
 8009d48:	b29a      	uxth	r2, r3
 8009d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d4c:	801a      	strh	r2, [r3, #0]
 8009d4e:	e01b      	b.n	8009d88 <USB_EPStartXfer+0x23e>
 8009d50:	463b      	mov	r3, r7
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	785b      	ldrb	r3, [r3, #1]
 8009d56:	2b01      	cmp	r3, #1
 8009d58:	d116      	bne.n	8009d88 <USB_EPStartXfer+0x23e>
 8009d5a:	1d3b      	adds	r3, r7, #4
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	461a      	mov	r2, r3
 8009d66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d68:	4413      	add	r3, r2
 8009d6a:	633b      	str	r3, [r7, #48]	; 0x30
 8009d6c:	463b      	mov	r3, r7
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	00da      	lsls	r2, r3, #3
 8009d74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d76:	4413      	add	r3, r2
 8009d78:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009d7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d82:	b29a      	uxth	r2, r3
 8009d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d86:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8009d88:	463b      	mov	r3, r7
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	895b      	ldrh	r3, [r3, #10]
 8009d8e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d92:	463b      	mov	r3, r7
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	6959      	ldr	r1, [r3, #20]
 8009d98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009d9c:	b29b      	uxth	r3, r3
 8009d9e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009da2:	1d38      	adds	r0, r7, #4
 8009da4:	6800      	ldr	r0, [r0, #0]
 8009da6:	f001 f8fd 	bl	800afa4 <USB_WritePMA>
            ep->xfer_buff += len;
 8009daa:	463b      	mov	r3, r7
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	695a      	ldr	r2, [r3, #20]
 8009db0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009db4:	441a      	add	r2, r3
 8009db6:	463b      	mov	r3, r7
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8009dbc:	463b      	mov	r3, r7
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	6a1a      	ldr	r2, [r3, #32]
 8009dc2:	463b      	mov	r3, r7
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	691b      	ldr	r3, [r3, #16]
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d909      	bls.n	8009de0 <USB_EPStartXfer+0x296>
            {
              ep->xfer_len_db -= len;
 8009dcc:	463b      	mov	r3, r7
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	6a1a      	ldr	r2, [r3, #32]
 8009dd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009dd6:	1ad2      	subs	r2, r2, r3
 8009dd8:	463b      	mov	r3, r7
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	621a      	str	r2, [r3, #32]
 8009dde:	e008      	b.n	8009df2 <USB_EPStartXfer+0x2a8>
            }
            else
            {
              len = ep->xfer_len_db;
 8009de0:	463b      	mov	r3, r7
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	6a1b      	ldr	r3, [r3, #32]
 8009de6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 8009dea:	463b      	mov	r3, r7
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	2200      	movs	r2, #0
 8009df0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009df2:	463b      	mov	r3, r7
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	785b      	ldrb	r3, [r3, #1]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d164      	bne.n	8009ec6 <USB_EPStartXfer+0x37c>
 8009dfc:	1d3b      	adds	r3, r7, #4
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	61bb      	str	r3, [r7, #24]
 8009e02:	1d3b      	adds	r3, r7, #4
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009e0a:	b29b      	uxth	r3, r3
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	4413      	add	r3, r2
 8009e12:	61bb      	str	r3, [r7, #24]
 8009e14:	463b      	mov	r3, r7
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	00da      	lsls	r2, r3, #3
 8009e1c:	69bb      	ldr	r3, [r7, #24]
 8009e1e:	4413      	add	r3, r2
 8009e20:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009e24:	617b      	str	r3, [r7, #20]
 8009e26:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e2a:	2b3e      	cmp	r3, #62	; 0x3e
 8009e2c:	d91c      	bls.n	8009e68 <USB_EPStartXfer+0x31e>
 8009e2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e32:	095b      	lsrs	r3, r3, #5
 8009e34:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e3c:	f003 031f 	and.w	r3, r3, #31
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d104      	bne.n	8009e4e <USB_EPStartXfer+0x304>
 8009e44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e48:	3b01      	subs	r3, #1
 8009e4a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009e4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e52:	b29b      	uxth	r3, r3
 8009e54:	029b      	lsls	r3, r3, #10
 8009e56:	b29b      	uxth	r3, r3
 8009e58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e60:	b29a      	uxth	r2, r3
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	801a      	strh	r2, [r3, #0]
 8009e66:	e04d      	b.n	8009f04 <USB_EPStartXfer+0x3ba>
 8009e68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d112      	bne.n	8009e96 <USB_EPStartXfer+0x34c>
 8009e70:	697b      	ldr	r3, [r7, #20]
 8009e72:	881b      	ldrh	r3, [r3, #0]
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	801a      	strh	r2, [r3, #0]
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	881b      	ldrh	r3, [r3, #0]
 8009e84:	b29b      	uxth	r3, r3
 8009e86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e8e:	b29a      	uxth	r2, r3
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	801a      	strh	r2, [r3, #0]
 8009e94:	e036      	b.n	8009f04 <USB_EPStartXfer+0x3ba>
 8009e96:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009e9a:	085b      	lsrs	r3, r3, #1
 8009e9c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009ea0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009ea4:	f003 0301 	and.w	r3, r3, #1
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d004      	beq.n	8009eb6 <USB_EPStartXfer+0x36c>
 8009eac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009eb0:	3301      	adds	r3, #1
 8009eb2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8009eb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009eba:	b29b      	uxth	r3, r3
 8009ebc:	029b      	lsls	r3, r3, #10
 8009ebe:	b29a      	uxth	r2, r3
 8009ec0:	697b      	ldr	r3, [r7, #20]
 8009ec2:	801a      	strh	r2, [r3, #0]
 8009ec4:	e01e      	b.n	8009f04 <USB_EPStartXfer+0x3ba>
 8009ec6:	463b      	mov	r3, r7
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	785b      	ldrb	r3, [r3, #1]
 8009ecc:	2b01      	cmp	r3, #1
 8009ece:	d119      	bne.n	8009f04 <USB_EPStartXfer+0x3ba>
 8009ed0:	1d3b      	adds	r3, r7, #4
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	623b      	str	r3, [r7, #32]
 8009ed6:	1d3b      	adds	r3, r7, #4
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	461a      	mov	r2, r3
 8009ee2:	6a3b      	ldr	r3, [r7, #32]
 8009ee4:	4413      	add	r3, r2
 8009ee6:	623b      	str	r3, [r7, #32]
 8009ee8:	463b      	mov	r3, r7
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	00da      	lsls	r2, r3, #3
 8009ef0:	6a3b      	ldr	r3, [r7, #32]
 8009ef2:	4413      	add	r3, r2
 8009ef4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009ef8:	61fb      	str	r3, [r7, #28]
 8009efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009efe:	b29a      	uxth	r2, r3
 8009f00:	69fb      	ldr	r3, [r7, #28]
 8009f02:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8009f04:	463b      	mov	r3, r7
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	891b      	ldrh	r3, [r3, #8]
 8009f0a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009f0e:	463b      	mov	r3, r7
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	6959      	ldr	r1, [r3, #20]
 8009f14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f18:	b29b      	uxth	r3, r3
 8009f1a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 8009f1e:	1d38      	adds	r0, r7, #4
 8009f20:	6800      	ldr	r0, [r0, #0]
 8009f22:	f001 f83f 	bl	800afa4 <USB_WritePMA>
 8009f26:	e2fd      	b.n	800a524 <USB_EPStartXfer+0x9da>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009f28:	463b      	mov	r3, r7
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	785b      	ldrb	r3, [r3, #1]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d164      	bne.n	8009ffc <USB_EPStartXfer+0x4b2>
 8009f32:	1d3b      	adds	r3, r7, #4
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	64bb      	str	r3, [r7, #72]	; 0x48
 8009f38:	1d3b      	adds	r3, r7, #4
 8009f3a:	681b      	ldr	r3, [r3, #0]
 8009f3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	461a      	mov	r2, r3
 8009f44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f46:	4413      	add	r3, r2
 8009f48:	64bb      	str	r3, [r7, #72]	; 0x48
 8009f4a:	463b      	mov	r3, r7
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	781b      	ldrb	r3, [r3, #0]
 8009f50:	00da      	lsls	r2, r3, #3
 8009f52:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009f54:	4413      	add	r3, r2
 8009f56:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009f5a:	647b      	str	r3, [r7, #68]	; 0x44
 8009f5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f60:	2b3e      	cmp	r3, #62	; 0x3e
 8009f62:	d91c      	bls.n	8009f9e <USB_EPStartXfer+0x454>
 8009f64:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f68:	095b      	lsrs	r3, r3, #5
 8009f6a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009f6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009f72:	f003 031f 	and.w	r3, r3, #31
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d104      	bne.n	8009f84 <USB_EPStartXfer+0x43a>
 8009f7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009f7e:	3b01      	subs	r3, #1
 8009f80:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009f84:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	029b      	lsls	r3, r3, #10
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009f92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009f96:	b29a      	uxth	r2, r3
 8009f98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f9a:	801a      	strh	r2, [r3, #0]
 8009f9c:	e04d      	b.n	800a03a <USB_EPStartXfer+0x4f0>
 8009f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d112      	bne.n	8009fcc <USB_EPStartXfer+0x482>
 8009fa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fa8:	881b      	ldrh	r3, [r3, #0]
 8009faa:	b29b      	uxth	r3, r3
 8009fac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009fb0:	b29a      	uxth	r2, r3
 8009fb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fb4:	801a      	strh	r2, [r3, #0]
 8009fb6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fb8:	881b      	ldrh	r3, [r3, #0]
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009fc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009fc4:	b29a      	uxth	r2, r3
 8009fc6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009fc8:	801a      	strh	r2, [r3, #0]
 8009fca:	e036      	b.n	800a03a <USB_EPStartXfer+0x4f0>
 8009fcc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fd0:	085b      	lsrs	r3, r3, #1
 8009fd2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009fd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8009fda:	f003 0301 	and.w	r3, r3, #1
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d004      	beq.n	8009fec <USB_EPStartXfer+0x4a2>
 8009fe2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009fe6:	3301      	adds	r3, #1
 8009fe8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8009fec:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	029b      	lsls	r3, r3, #10
 8009ff4:	b29a      	uxth	r2, r3
 8009ff6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ff8:	801a      	strh	r2, [r3, #0]
 8009ffa:	e01e      	b.n	800a03a <USB_EPStartXfer+0x4f0>
 8009ffc:	463b      	mov	r3, r7
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	785b      	ldrb	r3, [r3, #1]
 800a002:	2b01      	cmp	r3, #1
 800a004:	d119      	bne.n	800a03a <USB_EPStartXfer+0x4f0>
 800a006:	1d3b      	adds	r3, r7, #4
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	653b      	str	r3, [r7, #80]	; 0x50
 800a00c:	1d3b      	adds	r3, r7, #4
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a014:	b29b      	uxth	r3, r3
 800a016:	461a      	mov	r2, r3
 800a018:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a01a:	4413      	add	r3, r2
 800a01c:	653b      	str	r3, [r7, #80]	; 0x50
 800a01e:	463b      	mov	r3, r7
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	781b      	ldrb	r3, [r3, #0]
 800a024:	00da      	lsls	r2, r3, #3
 800a026:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a028:	4413      	add	r3, r2
 800a02a:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a02e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a030:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a034:	b29a      	uxth	r2, r3
 800a036:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a038:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a03a:	463b      	mov	r3, r7
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	891b      	ldrh	r3, [r3, #8]
 800a040:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a044:	463b      	mov	r3, r7
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	6959      	ldr	r1, [r3, #20]
 800a04a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a04e:	b29b      	uxth	r3, r3
 800a050:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a054:	1d38      	adds	r0, r7, #4
 800a056:	6800      	ldr	r0, [r0, #0]
 800a058:	f000 ffa4 	bl	800afa4 <USB_WritePMA>
            ep->xfer_buff += len;
 800a05c:	463b      	mov	r3, r7
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	695a      	ldr	r2, [r3, #20]
 800a062:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a066:	441a      	add	r2, r3
 800a068:	463b      	mov	r3, r7
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a06e:	463b      	mov	r3, r7
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	6a1a      	ldr	r2, [r3, #32]
 800a074:	463b      	mov	r3, r7
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	429a      	cmp	r2, r3
 800a07c:	d909      	bls.n	800a092 <USB_EPStartXfer+0x548>
            {
              ep->xfer_len_db -= len;
 800a07e:	463b      	mov	r3, r7
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	6a1a      	ldr	r2, [r3, #32]
 800a084:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a088:	1ad2      	subs	r2, r2, r3
 800a08a:	463b      	mov	r3, r7
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	621a      	str	r2, [r3, #32]
 800a090:	e008      	b.n	800a0a4 <USB_EPStartXfer+0x55a>
            }
            else
            {
              len = ep->xfer_len_db;
 800a092:	463b      	mov	r3, r7
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	6a1b      	ldr	r3, [r3, #32]
 800a098:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800a09c:	463b      	mov	r3, r7
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a0a4:	1d3b      	adds	r3, r7, #4
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	643b      	str	r3, [r7, #64]	; 0x40
 800a0aa:	463b      	mov	r3, r7
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	785b      	ldrb	r3, [r3, #1]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d164      	bne.n	800a17e <USB_EPStartXfer+0x634>
 800a0b4:	1d3b      	adds	r3, r7, #4
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	63bb      	str	r3, [r7, #56]	; 0x38
 800a0ba:	1d3b      	adds	r3, r7, #4
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a0c2:	b29b      	uxth	r3, r3
 800a0c4:	461a      	mov	r2, r3
 800a0c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0c8:	4413      	add	r3, r2
 800a0ca:	63bb      	str	r3, [r7, #56]	; 0x38
 800a0cc:	463b      	mov	r3, r7
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	781b      	ldrb	r3, [r3, #0]
 800a0d2:	00da      	lsls	r2, r3, #3
 800a0d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a0d6:	4413      	add	r3, r2
 800a0d8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a0dc:	637b      	str	r3, [r7, #52]	; 0x34
 800a0de:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0e2:	2b3e      	cmp	r3, #62	; 0x3e
 800a0e4:	d91c      	bls.n	800a120 <USB_EPStartXfer+0x5d6>
 800a0e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0ea:	095b      	lsrs	r3, r3, #5
 800a0ec:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a0f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a0f4:	f003 031f 	and.w	r3, r3, #31
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d104      	bne.n	800a106 <USB_EPStartXfer+0x5bc>
 800a0fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a100:	3b01      	subs	r3, #1
 800a102:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	029b      	lsls	r3, r3, #10
 800a10e:	b29b      	uxth	r3, r3
 800a110:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a114:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a118:	b29a      	uxth	r2, r3
 800a11a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a11c:	801a      	strh	r2, [r3, #0]
 800a11e:	e04a      	b.n	800a1b6 <USB_EPStartXfer+0x66c>
 800a120:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a124:	2b00      	cmp	r3, #0
 800a126:	d112      	bne.n	800a14e <USB_EPStartXfer+0x604>
 800a128:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a12a:	881b      	ldrh	r3, [r3, #0]
 800a12c:	b29b      	uxth	r3, r3
 800a12e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a132:	b29a      	uxth	r2, r3
 800a134:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a136:	801a      	strh	r2, [r3, #0]
 800a138:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a13a:	881b      	ldrh	r3, [r3, #0]
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a142:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a146:	b29a      	uxth	r2, r3
 800a148:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a14a:	801a      	strh	r2, [r3, #0]
 800a14c:	e033      	b.n	800a1b6 <USB_EPStartXfer+0x66c>
 800a14e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a152:	085b      	lsrs	r3, r3, #1
 800a154:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a158:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a15c:	f003 0301 	and.w	r3, r3, #1
 800a160:	2b00      	cmp	r3, #0
 800a162:	d004      	beq.n	800a16e <USB_EPStartXfer+0x624>
 800a164:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a168:	3301      	adds	r3, #1
 800a16a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800a16e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a172:	b29b      	uxth	r3, r3
 800a174:	029b      	lsls	r3, r3, #10
 800a176:	b29a      	uxth	r2, r3
 800a178:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a17a:	801a      	strh	r2, [r3, #0]
 800a17c:	e01b      	b.n	800a1b6 <USB_EPStartXfer+0x66c>
 800a17e:	463b      	mov	r3, r7
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	785b      	ldrb	r3, [r3, #1]
 800a184:	2b01      	cmp	r3, #1
 800a186:	d116      	bne.n	800a1b6 <USB_EPStartXfer+0x66c>
 800a188:	1d3b      	adds	r3, r7, #4
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a190:	b29b      	uxth	r3, r3
 800a192:	461a      	mov	r2, r3
 800a194:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a196:	4413      	add	r3, r2
 800a198:	643b      	str	r3, [r7, #64]	; 0x40
 800a19a:	463b      	mov	r3, r7
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	781b      	ldrb	r3, [r3, #0]
 800a1a0:	00da      	lsls	r2, r3, #3
 800a1a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a1a4:	4413      	add	r3, r2
 800a1a6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a1aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a1ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1b0:	b29a      	uxth	r2, r3
 800a1b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a1b4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a1b6:	463b      	mov	r3, r7
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	895b      	ldrh	r3, [r3, #10]
 800a1bc:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a1c0:	463b      	mov	r3, r7
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	6959      	ldr	r1, [r3, #20]
 800a1c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a1ca:	b29b      	uxth	r3, r3
 800a1cc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a1d0:	1d38      	adds	r0, r7, #4
 800a1d2:	6800      	ldr	r0, [r0, #0]
 800a1d4:	f000 fee6 	bl	800afa4 <USB_WritePMA>
 800a1d8:	e1a4      	b.n	800a524 <USB_EPStartXfer+0x9da>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a1da:	463b      	mov	r3, r7
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	6a1b      	ldr	r3, [r3, #32]
 800a1e0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a1e4:	1d3b      	adds	r3, r7, #4
 800a1e6:	681a      	ldr	r2, [r3, #0]
 800a1e8:	463b      	mov	r3, r7
 800a1ea:	681b      	ldr	r3, [r3, #0]
 800a1ec:	781b      	ldrb	r3, [r3, #0]
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	4413      	add	r3, r2
 800a1f2:	881b      	ldrh	r3, [r3, #0]
 800a1f4:	b29b      	uxth	r3, r3
 800a1f6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800a1fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a1fe:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800a202:	1d3b      	adds	r3, r7, #4
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	463b      	mov	r3, r7
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	781b      	ldrb	r3, [r3, #0]
 800a20c:	009b      	lsls	r3, r3, #2
 800a20e:	441a      	add	r2, r3
 800a210:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800a214:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a218:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a21c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a224:	b29b      	uxth	r3, r3
 800a226:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a228:	1d3b      	adds	r3, r7, #4
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a22e:	1d3b      	adds	r3, r7, #4
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a236:	b29b      	uxth	r3, r3
 800a238:	461a      	mov	r2, r3
 800a23a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a23c:	4413      	add	r3, r2
 800a23e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a240:	463b      	mov	r3, r7
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	781b      	ldrb	r3, [r3, #0]
 800a246:	00da      	lsls	r2, r3, #3
 800a248:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a24a:	4413      	add	r3, r2
 800a24c:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a250:	65bb      	str	r3, [r7, #88]	; 0x58
 800a252:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a256:	b29a      	uxth	r2, r3
 800a258:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a25a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a25c:	463b      	mov	r3, r7
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	891b      	ldrh	r3, [r3, #8]
 800a262:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a266:	463b      	mov	r3, r7
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	6959      	ldr	r1, [r3, #20]
 800a26c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a270:	b29b      	uxth	r3, r3
 800a272:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a276:	1d38      	adds	r0, r7, #4
 800a278:	6800      	ldr	r0, [r0, #0]
 800a27a:	f000 fe93 	bl	800afa4 <USB_WritePMA>
 800a27e:	e151      	b.n	800a524 <USB_EPStartXfer+0x9da>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a280:	463b      	mov	r3, r7
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	6a1a      	ldr	r2, [r3, #32]
 800a286:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a28a:	1ad2      	subs	r2, r2, r3
 800a28c:	463b      	mov	r3, r7
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a292:	1d3b      	adds	r3, r7, #4
 800a294:	681a      	ldr	r2, [r3, #0]
 800a296:	463b      	mov	r3, r7
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	009b      	lsls	r3, r3, #2
 800a29e:	4413      	add	r3, r2
 800a2a0:	881b      	ldrh	r3, [r3, #0]
 800a2a2:	b29b      	uxth	r3, r3
 800a2a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	f000 809b 	beq.w	800a3e4 <USB_EPStartXfer+0x89a>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a2ae:	1d3b      	adds	r3, r7, #4
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	673b      	str	r3, [r7, #112]	; 0x70
 800a2b4:	463b      	mov	r3, r7
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	785b      	ldrb	r3, [r3, #1]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d164      	bne.n	800a388 <USB_EPStartXfer+0x83e>
 800a2be:	1d3b      	adds	r3, r7, #4
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	66bb      	str	r3, [r7, #104]	; 0x68
 800a2c4:	1d3b      	adds	r3, r7, #4
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a2d2:	4413      	add	r3, r2
 800a2d4:	66bb      	str	r3, [r7, #104]	; 0x68
 800a2d6:	463b      	mov	r3, r7
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	781b      	ldrb	r3, [r3, #0]
 800a2dc:	00da      	lsls	r2, r3, #3
 800a2de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a2e0:	4413      	add	r3, r2
 800a2e2:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a2e6:	667b      	str	r3, [r7, #100]	; 0x64
 800a2e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2ec:	2b3e      	cmp	r3, #62	; 0x3e
 800a2ee:	d91c      	bls.n	800a32a <USB_EPStartXfer+0x7e0>
 800a2f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2f4:	095b      	lsrs	r3, r3, #5
 800a2f6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a2fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a2fe:	f003 031f 	and.w	r3, r3, #31
 800a302:	2b00      	cmp	r3, #0
 800a304:	d104      	bne.n	800a310 <USB_EPStartXfer+0x7c6>
 800a306:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a30a:	3b01      	subs	r3, #1
 800a30c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a310:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a314:	b29b      	uxth	r3, r3
 800a316:	029b      	lsls	r3, r3, #10
 800a318:	b29b      	uxth	r3, r3
 800a31a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a31e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a322:	b29a      	uxth	r2, r3
 800a324:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a326:	801a      	strh	r2, [r3, #0]
 800a328:	e04a      	b.n	800a3c0 <USB_EPStartXfer+0x876>
 800a32a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d112      	bne.n	800a358 <USB_EPStartXfer+0x80e>
 800a332:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a334:	881b      	ldrh	r3, [r3, #0]
 800a336:	b29b      	uxth	r3, r3
 800a338:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a33c:	b29a      	uxth	r2, r3
 800a33e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a340:	801a      	strh	r2, [r3, #0]
 800a342:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a344:	881b      	ldrh	r3, [r3, #0]
 800a346:	b29b      	uxth	r3, r3
 800a348:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a34c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a350:	b29a      	uxth	r2, r3
 800a352:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a354:	801a      	strh	r2, [r3, #0]
 800a356:	e033      	b.n	800a3c0 <USB_EPStartXfer+0x876>
 800a358:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a35c:	085b      	lsrs	r3, r3, #1
 800a35e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a362:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a366:	f003 0301 	and.w	r3, r3, #1
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d004      	beq.n	800a378 <USB_EPStartXfer+0x82e>
 800a36e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a372:	3301      	adds	r3, #1
 800a374:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800a378:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800a37c:	b29b      	uxth	r3, r3
 800a37e:	029b      	lsls	r3, r3, #10
 800a380:	b29a      	uxth	r2, r3
 800a382:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a384:	801a      	strh	r2, [r3, #0]
 800a386:	e01b      	b.n	800a3c0 <USB_EPStartXfer+0x876>
 800a388:	463b      	mov	r3, r7
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	785b      	ldrb	r3, [r3, #1]
 800a38e:	2b01      	cmp	r3, #1
 800a390:	d116      	bne.n	800a3c0 <USB_EPStartXfer+0x876>
 800a392:	1d3b      	adds	r3, r7, #4
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a39a:	b29b      	uxth	r3, r3
 800a39c:	461a      	mov	r2, r3
 800a39e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a3a0:	4413      	add	r3, r2
 800a3a2:	673b      	str	r3, [r7, #112]	; 0x70
 800a3a4:	463b      	mov	r3, r7
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	781b      	ldrb	r3, [r3, #0]
 800a3aa:	00da      	lsls	r2, r3, #3
 800a3ac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a3ae:	4413      	add	r3, r2
 800a3b0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a3b4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a3b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3ba:	b29a      	uxth	r2, r3
 800a3bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3be:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a3c0:	463b      	mov	r3, r7
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	895b      	ldrh	r3, [r3, #10]
 800a3c6:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a3ca:	463b      	mov	r3, r7
 800a3cc:	681b      	ldr	r3, [r3, #0]
 800a3ce:	6959      	ldr	r1, [r3, #20]
 800a3d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a3da:	1d38      	adds	r0, r7, #4
 800a3dc:	6800      	ldr	r0, [r0, #0]
 800a3de:	f000 fde1 	bl	800afa4 <USB_WritePMA>
 800a3e2:	e09f      	b.n	800a524 <USB_EPStartXfer+0x9da>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a3e4:	463b      	mov	r3, r7
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	785b      	ldrb	r3, [r3, #1]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d164      	bne.n	800a4b8 <USB_EPStartXfer+0x96e>
 800a3ee:	1d3b      	adds	r3, r7, #4
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a3f4:	1d3b      	adds	r3, r7, #4
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a3fc:	b29b      	uxth	r3, r3
 800a3fe:	461a      	mov	r2, r3
 800a400:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a402:	4413      	add	r3, r2
 800a404:	67fb      	str	r3, [r7, #124]	; 0x7c
 800a406:	463b      	mov	r3, r7
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	781b      	ldrb	r3, [r3, #0]
 800a40c:	00da      	lsls	r2, r3, #3
 800a40e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a410:	4413      	add	r3, r2
 800a412:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a416:	67bb      	str	r3, [r7, #120]	; 0x78
 800a418:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a41c:	2b3e      	cmp	r3, #62	; 0x3e
 800a41e:	d91c      	bls.n	800a45a <USB_EPStartXfer+0x910>
 800a420:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a424:	095b      	lsrs	r3, r3, #5
 800a426:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a42a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a42e:	f003 031f 	and.w	r3, r3, #31
 800a432:	2b00      	cmp	r3, #0
 800a434:	d104      	bne.n	800a440 <USB_EPStartXfer+0x8f6>
 800a436:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a43a:	3b01      	subs	r3, #1
 800a43c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a440:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a444:	b29b      	uxth	r3, r3
 800a446:	029b      	lsls	r3, r3, #10
 800a448:	b29b      	uxth	r3, r3
 800a44a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a44e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a452:	b29a      	uxth	r2, r3
 800a454:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a456:	801a      	strh	r2, [r3, #0]
 800a458:	e053      	b.n	800a502 <USB_EPStartXfer+0x9b8>
 800a45a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d112      	bne.n	800a488 <USB_EPStartXfer+0x93e>
 800a462:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a464:	881b      	ldrh	r3, [r3, #0]
 800a466:	b29b      	uxth	r3, r3
 800a468:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a46c:	b29a      	uxth	r2, r3
 800a46e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a470:	801a      	strh	r2, [r3, #0]
 800a472:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a474:	881b      	ldrh	r3, [r3, #0]
 800a476:	b29b      	uxth	r3, r3
 800a478:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a47c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a480:	b29a      	uxth	r2, r3
 800a482:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a484:	801a      	strh	r2, [r3, #0]
 800a486:	e03c      	b.n	800a502 <USB_EPStartXfer+0x9b8>
 800a488:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a48c:	085b      	lsrs	r3, r3, #1
 800a48e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a492:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a496:	f003 0301 	and.w	r3, r3, #1
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d004      	beq.n	800a4a8 <USB_EPStartXfer+0x95e>
 800a49e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a4a2:	3301      	adds	r3, #1
 800a4a4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800a4a8:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800a4ac:	b29b      	uxth	r3, r3
 800a4ae:	029b      	lsls	r3, r3, #10
 800a4b0:	b29a      	uxth	r2, r3
 800a4b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a4b4:	801a      	strh	r2, [r3, #0]
 800a4b6:	e024      	b.n	800a502 <USB_EPStartXfer+0x9b8>
 800a4b8:	463b      	mov	r3, r7
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	785b      	ldrb	r3, [r3, #1]
 800a4be:	2b01      	cmp	r3, #1
 800a4c0:	d11f      	bne.n	800a502 <USB_EPStartXfer+0x9b8>
 800a4c2:	1d3b      	adds	r3, r7, #4
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a4ca:	1d3b      	adds	r3, r7, #4
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a4d2:	b29b      	uxth	r3, r3
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a4da:	4413      	add	r3, r2
 800a4dc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800a4e0:	463b      	mov	r3, r7
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	781b      	ldrb	r3, [r3, #0]
 800a4e6:	00da      	lsls	r2, r3, #3
 800a4e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a4ec:	4413      	add	r3, r2
 800a4ee:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a4f2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a4f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a4fa:	b29a      	uxth	r2, r3
 800a4fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a500:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a502:	463b      	mov	r3, r7
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	891b      	ldrh	r3, [r3, #8]
 800a508:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a50c:	463b      	mov	r3, r7
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	6959      	ldr	r1, [r3, #20]
 800a512:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a516:	b29b      	uxth	r3, r3
 800a518:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800a51c:	1d38      	adds	r0, r7, #4
 800a51e:	6800      	ldr	r0, [r0, #0]
 800a520:	f000 fd40 	bl	800afa4 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800a524:	1d3b      	adds	r3, r7, #4
 800a526:	681a      	ldr	r2, [r3, #0]
 800a528:	463b      	mov	r3, r7
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	781b      	ldrb	r3, [r3, #0]
 800a52e:	009b      	lsls	r3, r3, #2
 800a530:	4413      	add	r3, r2
 800a532:	881b      	ldrh	r3, [r3, #0]
 800a534:	b29b      	uxth	r3, r3
 800a536:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a53a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a53e:	817b      	strh	r3, [r7, #10]
 800a540:	897b      	ldrh	r3, [r7, #10]
 800a542:	f083 0310 	eor.w	r3, r3, #16
 800a546:	817b      	strh	r3, [r7, #10]
 800a548:	897b      	ldrh	r3, [r7, #10]
 800a54a:	f083 0320 	eor.w	r3, r3, #32
 800a54e:	817b      	strh	r3, [r7, #10]
 800a550:	1d3b      	adds	r3, r7, #4
 800a552:	681a      	ldr	r2, [r3, #0]
 800a554:	463b      	mov	r3, r7
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	781b      	ldrb	r3, [r3, #0]
 800a55a:	009b      	lsls	r3, r3, #2
 800a55c:	441a      	add	r2, r3
 800a55e:	897b      	ldrh	r3, [r7, #10]
 800a560:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a564:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a568:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a56c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a570:	b29b      	uxth	r3, r3
 800a572:	8013      	strh	r3, [r2, #0]
 800a574:	e3b5      	b.n	800ace2 <USB_EPStartXfer+0x1198>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800a576:	463b      	mov	r3, r7
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	7b1b      	ldrb	r3, [r3, #12]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	f040 8090 	bne.w	800a6a2 <USB_EPStartXfer+0xb58>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800a582:	463b      	mov	r3, r7
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	699a      	ldr	r2, [r3, #24]
 800a588:	463b      	mov	r3, r7
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	691b      	ldr	r3, [r3, #16]
 800a58e:	429a      	cmp	r2, r3
 800a590:	d90e      	bls.n	800a5b0 <USB_EPStartXfer+0xa66>
      {
        len = ep->maxpacket;
 800a592:	463b      	mov	r3, r7
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	691b      	ldr	r3, [r3, #16]
 800a598:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800a59c:	463b      	mov	r3, r7
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	699a      	ldr	r2, [r3, #24]
 800a5a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5a6:	1ad2      	subs	r2, r2, r3
 800a5a8:	463b      	mov	r3, r7
 800a5aa:	681b      	ldr	r3, [r3, #0]
 800a5ac:	619a      	str	r2, [r3, #24]
 800a5ae:	e008      	b.n	800a5c2 <USB_EPStartXfer+0xa78>
      }
      else
      {
        len = ep->xfer_len;
 800a5b0:	463b      	mov	r3, r7
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	699b      	ldr	r3, [r3, #24]
 800a5b6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800a5ba:	463b      	mov	r3, r7
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800a5c2:	1d3b      	adds	r3, r7, #4
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a5ca:	1d3b      	adds	r3, r7, #4
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a5d2:	b29b      	uxth	r3, r3
 800a5d4:	461a      	mov	r2, r3
 800a5d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a5da:	4413      	add	r3, r2
 800a5dc:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800a5e0:	463b      	mov	r3, r7
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	781b      	ldrb	r3, [r3, #0]
 800a5e6:	00da      	lsls	r2, r3, #3
 800a5e8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a5ec:	4413      	add	r3, r2
 800a5ee:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a5f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800a5f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a5fa:	2b3e      	cmp	r3, #62	; 0x3e
 800a5fc:	d91d      	bls.n	800a63a <USB_EPStartXfer+0xaf0>
 800a5fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a602:	095b      	lsrs	r3, r3, #5
 800a604:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a608:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a60c:	f003 031f 	and.w	r3, r3, #31
 800a610:	2b00      	cmp	r3, #0
 800a612:	d104      	bne.n	800a61e <USB_EPStartXfer+0xad4>
 800a614:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a618:	3b01      	subs	r3, #1
 800a61a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a61e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a622:	b29b      	uxth	r3, r3
 800a624:	029b      	lsls	r3, r3, #10
 800a626:	b29b      	uxth	r3, r3
 800a628:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a62c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a630:	b29a      	uxth	r2, r3
 800a632:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a636:	801a      	strh	r2, [r3, #0]
 800a638:	e325      	b.n	800ac86 <USB_EPStartXfer+0x113c>
 800a63a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d116      	bne.n	800a670 <USB_EPStartXfer+0xb26>
 800a642:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a646:	881b      	ldrh	r3, [r3, #0]
 800a648:	b29b      	uxth	r3, r3
 800a64a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a64e:	b29a      	uxth	r2, r3
 800a650:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a654:	801a      	strh	r2, [r3, #0]
 800a656:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a65a:	881b      	ldrh	r3, [r3, #0]
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a662:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a666:	b29a      	uxth	r2, r3
 800a668:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a66c:	801a      	strh	r2, [r3, #0]
 800a66e:	e30a      	b.n	800ac86 <USB_EPStartXfer+0x113c>
 800a670:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a674:	085b      	lsrs	r3, r3, #1
 800a676:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a67a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a67e:	f003 0301 	and.w	r3, r3, #1
 800a682:	2b00      	cmp	r3, #0
 800a684:	d004      	beq.n	800a690 <USB_EPStartXfer+0xb46>
 800a686:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a68a:	3301      	adds	r3, #1
 800a68c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a690:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800a694:	b29b      	uxth	r3, r3
 800a696:	029b      	lsls	r3, r3, #10
 800a698:	b29a      	uxth	r2, r3
 800a69a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a69e:	801a      	strh	r2, [r3, #0]
 800a6a0:	e2f1      	b.n	800ac86 <USB_EPStartXfer+0x113c>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800a6a2:	463b      	mov	r3, r7
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	78db      	ldrb	r3, [r3, #3]
 800a6a8:	2b02      	cmp	r3, #2
 800a6aa:	f040 818f 	bne.w	800a9cc <USB_EPStartXfer+0xe82>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800a6ae:	463b      	mov	r3, r7
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	785b      	ldrb	r3, [r3, #1]
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d175      	bne.n	800a7a4 <USB_EPStartXfer+0xc5a>
 800a6b8:	1d3b      	adds	r3, r7, #4
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a6c0:	1d3b      	adds	r3, r7, #4
 800a6c2:	681b      	ldr	r3, [r3, #0]
 800a6c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a6c8:	b29b      	uxth	r3, r3
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a6d0:	4413      	add	r3, r2
 800a6d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a6d6:	463b      	mov	r3, r7
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	781b      	ldrb	r3, [r3, #0]
 800a6dc:	00da      	lsls	r2, r3, #3
 800a6de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a6e2:	4413      	add	r3, r2
 800a6e4:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a6e8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800a6ec:	463b      	mov	r3, r7
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	691b      	ldr	r3, [r3, #16]
 800a6f2:	2b3e      	cmp	r3, #62	; 0x3e
 800a6f4:	d91f      	bls.n	800a736 <USB_EPStartXfer+0xbec>
 800a6f6:	463b      	mov	r3, r7
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	691b      	ldr	r3, [r3, #16]
 800a6fc:	095b      	lsrs	r3, r3, #5
 800a6fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a702:	463b      	mov	r3, r7
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	691b      	ldr	r3, [r3, #16]
 800a708:	f003 031f 	and.w	r3, r3, #31
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d104      	bne.n	800a71a <USB_EPStartXfer+0xbd0>
 800a710:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a714:	3b01      	subs	r3, #1
 800a716:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a71a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a71e:	b29b      	uxth	r3, r3
 800a720:	029b      	lsls	r3, r3, #10
 800a722:	b29b      	uxth	r3, r3
 800a724:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a728:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a72c:	b29a      	uxth	r2, r3
 800a72e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a732:	801a      	strh	r2, [r3, #0]
 800a734:	e05c      	b.n	800a7f0 <USB_EPStartXfer+0xca6>
 800a736:	463b      	mov	r3, r7
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	691b      	ldr	r3, [r3, #16]
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d116      	bne.n	800a76e <USB_EPStartXfer+0xc24>
 800a740:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a744:	881b      	ldrh	r3, [r3, #0]
 800a746:	b29b      	uxth	r3, r3
 800a748:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a752:	801a      	strh	r2, [r3, #0]
 800a754:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a758:	881b      	ldrh	r3, [r3, #0]
 800a75a:	b29b      	uxth	r3, r3
 800a75c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a760:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a764:	b29a      	uxth	r2, r3
 800a766:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a76a:	801a      	strh	r2, [r3, #0]
 800a76c:	e040      	b.n	800a7f0 <USB_EPStartXfer+0xca6>
 800a76e:	463b      	mov	r3, r7
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	691b      	ldr	r3, [r3, #16]
 800a774:	085b      	lsrs	r3, r3, #1
 800a776:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a77a:	463b      	mov	r3, r7
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	691b      	ldr	r3, [r3, #16]
 800a780:	f003 0301 	and.w	r3, r3, #1
 800a784:	2b00      	cmp	r3, #0
 800a786:	d004      	beq.n	800a792 <USB_EPStartXfer+0xc48>
 800a788:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a78c:	3301      	adds	r3, #1
 800a78e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a796:	b29b      	uxth	r3, r3
 800a798:	029b      	lsls	r3, r3, #10
 800a79a:	b29a      	uxth	r2, r3
 800a79c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800a7a0:	801a      	strh	r2, [r3, #0]
 800a7a2:	e025      	b.n	800a7f0 <USB_EPStartXfer+0xca6>
 800a7a4:	463b      	mov	r3, r7
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	785b      	ldrb	r3, [r3, #1]
 800a7aa:	2b01      	cmp	r3, #1
 800a7ac:	d120      	bne.n	800a7f0 <USB_EPStartXfer+0xca6>
 800a7ae:	1d3b      	adds	r3, r7, #4
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a7b6:	1d3b      	adds	r3, r7, #4
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a7c6:	4413      	add	r3, r2
 800a7c8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a7cc:	463b      	mov	r3, r7
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	781b      	ldrb	r3, [r3, #0]
 800a7d2:	00da      	lsls	r2, r3, #3
 800a7d4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800a7d8:	4413      	add	r3, r2
 800a7da:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800a7de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a7e2:	463b      	mov	r3, r7
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	691b      	ldr	r3, [r3, #16]
 800a7e8:	b29a      	uxth	r2, r3
 800a7ea:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800a7ee:	801a      	strh	r2, [r3, #0]
 800a7f0:	1d3b      	adds	r3, r7, #4
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a7f8:	463b      	mov	r3, r7
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	785b      	ldrb	r3, [r3, #1]
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d175      	bne.n	800a8ee <USB_EPStartXfer+0xda4>
 800a802:	1d3b      	adds	r3, r7, #4
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a80a:	1d3b      	adds	r3, r7, #4
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a812:	b29b      	uxth	r3, r3
 800a814:	461a      	mov	r2, r3
 800a816:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a81a:	4413      	add	r3, r2
 800a81c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800a820:	463b      	mov	r3, r7
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	00da      	lsls	r2, r3, #3
 800a828:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a82c:	4413      	add	r3, r2
 800a82e:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a832:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800a836:	463b      	mov	r3, r7
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	691b      	ldr	r3, [r3, #16]
 800a83c:	2b3e      	cmp	r3, #62	; 0x3e
 800a83e:	d91f      	bls.n	800a880 <USB_EPStartXfer+0xd36>
 800a840:	463b      	mov	r3, r7
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	691b      	ldr	r3, [r3, #16]
 800a846:	095b      	lsrs	r3, r3, #5
 800a848:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a84c:	463b      	mov	r3, r7
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	691b      	ldr	r3, [r3, #16]
 800a852:	f003 031f 	and.w	r3, r3, #31
 800a856:	2b00      	cmp	r3, #0
 800a858:	d104      	bne.n	800a864 <USB_EPStartXfer+0xd1a>
 800a85a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a85e:	3b01      	subs	r3, #1
 800a860:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a864:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a868:	b29b      	uxth	r3, r3
 800a86a:	029b      	lsls	r3, r3, #10
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a872:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a876:	b29a      	uxth	r2, r3
 800a878:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a87c:	801a      	strh	r2, [r3, #0]
 800a87e:	e058      	b.n	800a932 <USB_EPStartXfer+0xde8>
 800a880:	463b      	mov	r3, r7
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	691b      	ldr	r3, [r3, #16]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d116      	bne.n	800a8b8 <USB_EPStartXfer+0xd6e>
 800a88a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a88e:	881b      	ldrh	r3, [r3, #0]
 800a890:	b29b      	uxth	r3, r3
 800a892:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800a896:	b29a      	uxth	r2, r3
 800a898:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a89c:	801a      	strh	r2, [r3, #0]
 800a89e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a8a2:	881b      	ldrh	r3, [r3, #0]
 800a8a4:	b29b      	uxth	r3, r3
 800a8a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a8aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a8ae:	b29a      	uxth	r2, r3
 800a8b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a8b4:	801a      	strh	r2, [r3, #0]
 800a8b6:	e03c      	b.n	800a932 <USB_EPStartXfer+0xde8>
 800a8b8:	463b      	mov	r3, r7
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	691b      	ldr	r3, [r3, #16]
 800a8be:	085b      	lsrs	r3, r3, #1
 800a8c0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a8c4:	463b      	mov	r3, r7
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	691b      	ldr	r3, [r3, #16]
 800a8ca:	f003 0301 	and.w	r3, r3, #1
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d004      	beq.n	800a8dc <USB_EPStartXfer+0xd92>
 800a8d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8d6:	3301      	adds	r3, #1
 800a8d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a8dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a8e0:	b29b      	uxth	r3, r3
 800a8e2:	029b      	lsls	r3, r3, #10
 800a8e4:	b29a      	uxth	r2, r3
 800a8e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a8ea:	801a      	strh	r2, [r3, #0]
 800a8ec:	e021      	b.n	800a932 <USB_EPStartXfer+0xde8>
 800a8ee:	463b      	mov	r3, r7
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	785b      	ldrb	r3, [r3, #1]
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d11c      	bne.n	800a932 <USB_EPStartXfer+0xde8>
 800a8f8:	1d3b      	adds	r3, r7, #4
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800a900:	b29b      	uxth	r3, r3
 800a902:	461a      	mov	r2, r3
 800a904:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a908:	4413      	add	r3, r2
 800a90a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800a90e:	463b      	mov	r3, r7
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	781b      	ldrb	r3, [r3, #0]
 800a914:	00da      	lsls	r2, r3, #3
 800a916:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800a91a:	4413      	add	r3, r2
 800a91c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800a920:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800a924:	463b      	mov	r3, r7
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	691b      	ldr	r3, [r3, #16]
 800a92a:	b29a      	uxth	r2, r3
 800a92c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a930:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800a932:	463b      	mov	r3, r7
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	69db      	ldr	r3, [r3, #28]
 800a938:	2b00      	cmp	r3, #0
 800a93a:	f000 81a4 	beq.w	800ac86 <USB_EPStartXfer+0x113c>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800a93e:	1d3b      	adds	r3, r7, #4
 800a940:	681a      	ldr	r2, [r3, #0]
 800a942:	463b      	mov	r3, r7
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	781b      	ldrb	r3, [r3, #0]
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	4413      	add	r3, r2
 800a94c:	881b      	ldrh	r3, [r3, #0]
 800a94e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a952:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a956:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d005      	beq.n	800a96a <USB_EPStartXfer+0xe20>
 800a95e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a962:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a966:	2b00      	cmp	r3, #0
 800a968:	d10d      	bne.n	800a986 <USB_EPStartXfer+0xe3c>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a96a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a96e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800a972:	2b00      	cmp	r3, #0
 800a974:	f040 8187 	bne.w	800ac86 <USB_EPStartXfer+0x113c>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800a978:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800a97c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a980:	2b00      	cmp	r3, #0
 800a982:	f040 8180 	bne.w	800ac86 <USB_EPStartXfer+0x113c>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800a986:	1d3b      	adds	r3, r7, #4
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	463b      	mov	r3, r7
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	781b      	ldrb	r3, [r3, #0]
 800a990:	009b      	lsls	r3, r3, #2
 800a992:	4413      	add	r3, r2
 800a994:	881b      	ldrh	r3, [r3, #0]
 800a996:	b29b      	uxth	r3, r3
 800a998:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a99c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9a0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800a9a4:	1d3b      	adds	r3, r7, #4
 800a9a6:	681a      	ldr	r2, [r3, #0]
 800a9a8:	463b      	mov	r3, r7
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	781b      	ldrb	r3, [r3, #0]
 800a9ae:	009b      	lsls	r3, r3, #2
 800a9b0:	441a      	add	r2, r3
 800a9b2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800a9b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800a9ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800a9be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a9c2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	8013      	strh	r3, [r2, #0]
 800a9ca:	e15c      	b.n	800ac86 <USB_EPStartXfer+0x113c>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800a9cc:	463b      	mov	r3, r7
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	78db      	ldrb	r3, [r3, #3]
 800a9d2:	2b01      	cmp	r3, #1
 800a9d4:	f040 8155 	bne.w	800ac82 <USB_EPStartXfer+0x1138>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800a9d8:	463b      	mov	r3, r7
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	699a      	ldr	r2, [r3, #24]
 800a9de:	463b      	mov	r3, r7
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	691b      	ldr	r3, [r3, #16]
 800a9e4:	429a      	cmp	r2, r3
 800a9e6:	d90e      	bls.n	800aa06 <USB_EPStartXfer+0xebc>
        {
          len = ep->maxpacket;
 800a9e8:	463b      	mov	r3, r7
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	691b      	ldr	r3, [r3, #16]
 800a9ee:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800a9f2:	463b      	mov	r3, r7
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	699a      	ldr	r2, [r3, #24]
 800a9f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9fc:	1ad2      	subs	r2, r2, r3
 800a9fe:	463b      	mov	r3, r7
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	619a      	str	r2, [r3, #24]
 800aa04:	e008      	b.n	800aa18 <USB_EPStartXfer+0xece>
        }
        else
        {
          len = ep->xfer_len;
 800aa06:	463b      	mov	r3, r7
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	699b      	ldr	r3, [r3, #24]
 800aa0c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800aa10:	463b      	mov	r3, r7
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	2200      	movs	r2, #0
 800aa16:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800aa18:	463b      	mov	r3, r7
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	785b      	ldrb	r3, [r3, #1]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d16f      	bne.n	800ab02 <USB_EPStartXfer+0xfb8>
 800aa22:	1d3b      	adds	r3, r7, #4
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aa2a:	1d3b      	adds	r3, r7, #4
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	461a      	mov	r2, r3
 800aa36:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa3a:	4413      	add	r3, r2
 800aa3c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800aa40:	463b      	mov	r3, r7
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	00da      	lsls	r2, r3, #3
 800aa48:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800aa4c:	4413      	add	r3, r2
 800aa4e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800aa52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800aa56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa5a:	2b3e      	cmp	r3, #62	; 0x3e
 800aa5c:	d91d      	bls.n	800aa9a <USB_EPStartXfer+0xf50>
 800aa5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa62:	095b      	lsrs	r3, r3, #5
 800aa64:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aa68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa6c:	f003 031f 	and.w	r3, r3, #31
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d104      	bne.n	800aa7e <USB_EPStartXfer+0xf34>
 800aa74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa78:	3b01      	subs	r3, #1
 800aa7a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aa7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa82:	b29b      	uxth	r3, r3
 800aa84:	029b      	lsls	r3, r3, #10
 800aa86:	b29b      	uxth	r3, r3
 800aa88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aa8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aa90:	b29a      	uxth	r2, r3
 800aa92:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aa96:	801a      	strh	r2, [r3, #0]
 800aa98:	e058      	b.n	800ab4c <USB_EPStartXfer+0x1002>
 800aa9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d116      	bne.n	800aad0 <USB_EPStartXfer+0xf86>
 800aaa2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aaa6:	881b      	ldrh	r3, [r3, #0]
 800aaa8:	b29b      	uxth	r3, r3
 800aaaa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800aaae:	b29a      	uxth	r2, r3
 800aab0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aab4:	801a      	strh	r2, [r3, #0]
 800aab6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aaba:	881b      	ldrh	r3, [r3, #0]
 800aabc:	b29b      	uxth	r3, r3
 800aabe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800aac2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800aac6:	b29a      	uxth	r2, r3
 800aac8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aacc:	801a      	strh	r2, [r3, #0]
 800aace:	e03d      	b.n	800ab4c <USB_EPStartXfer+0x1002>
 800aad0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aad4:	085b      	lsrs	r3, r3, #1
 800aad6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aada:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aade:	f003 0301 	and.w	r3, r3, #1
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d004      	beq.n	800aaf0 <USB_EPStartXfer+0xfa6>
 800aae6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aaea:	3301      	adds	r3, #1
 800aaec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800aaf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	029b      	lsls	r3, r3, #10
 800aaf8:	b29a      	uxth	r2, r3
 800aafa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800aafe:	801a      	strh	r2, [r3, #0]
 800ab00:	e024      	b.n	800ab4c <USB_EPStartXfer+0x1002>
 800ab02:	463b      	mov	r3, r7
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	785b      	ldrb	r3, [r3, #1]
 800ab08:	2b01      	cmp	r3, #1
 800ab0a:	d11f      	bne.n	800ab4c <USB_EPStartXfer+0x1002>
 800ab0c:	1d3b      	adds	r3, r7, #4
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ab14:	1d3b      	adds	r3, r7, #4
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	461a      	mov	r2, r3
 800ab20:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab24:	4413      	add	r3, r2
 800ab26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ab2a:	463b      	mov	r3, r7
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	781b      	ldrb	r3, [r3, #0]
 800ab30:	00da      	lsls	r2, r3, #3
 800ab32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ab36:	4413      	add	r3, r2
 800ab38:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800ab3c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ab40:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800ab4a:	801a      	strh	r2, [r3, #0]
 800ab4c:	1d3b      	adds	r3, r7, #4
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ab54:	463b      	mov	r3, r7
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	785b      	ldrb	r3, [r3, #1]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d16f      	bne.n	800ac3e <USB_EPStartXfer+0x10f4>
 800ab5e:	1d3b      	adds	r3, r7, #4
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ab66:	1d3b      	adds	r3, r7, #4
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ab6e:	b29b      	uxth	r3, r3
 800ab70:	461a      	mov	r2, r3
 800ab72:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ab76:	4413      	add	r3, r2
 800ab78:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ab7c:	463b      	mov	r3, r7
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	781b      	ldrb	r3, [r3, #0]
 800ab82:	00da      	lsls	r2, r3, #3
 800ab84:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ab88:	4413      	add	r3, r2
 800ab8a:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ab8e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800ab92:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab96:	2b3e      	cmp	r3, #62	; 0x3e
 800ab98:	d91d      	bls.n	800abd6 <USB_EPStartXfer+0x108c>
 800ab9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab9e:	095b      	lsrs	r3, r3, #5
 800aba0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800aba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aba8:	f003 031f 	and.w	r3, r3, #31
 800abac:	2b00      	cmp	r3, #0
 800abae:	d104      	bne.n	800abba <USB_EPStartXfer+0x1070>
 800abb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800abb4:	3b01      	subs	r3, #1
 800abb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800abba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800abbe:	b29b      	uxth	r3, r3
 800abc0:	029b      	lsls	r3, r3, #10
 800abc2:	b29b      	uxth	r3, r3
 800abc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800abcc:	b29a      	uxth	r2, r3
 800abce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800abd2:	801a      	strh	r2, [r3, #0]
 800abd4:	e057      	b.n	800ac86 <USB_EPStartXfer+0x113c>
 800abd6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d116      	bne.n	800ac0c <USB_EPStartXfer+0x10c2>
 800abde:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800abe2:	881b      	ldrh	r3, [r3, #0]
 800abe4:	b29b      	uxth	r3, r3
 800abe6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800abea:	b29a      	uxth	r2, r3
 800abec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800abf0:	801a      	strh	r2, [r3, #0]
 800abf2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800abf6:	881b      	ldrh	r3, [r3, #0]
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800abfe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ac02:	b29a      	uxth	r2, r3
 800ac04:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac08:	801a      	strh	r2, [r3, #0]
 800ac0a:	e03c      	b.n	800ac86 <USB_EPStartXfer+0x113c>
 800ac0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac10:	085b      	lsrs	r3, r3, #1
 800ac12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ac16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac1a:	f003 0301 	and.w	r3, r3, #1
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d004      	beq.n	800ac2c <USB_EPStartXfer+0x10e2>
 800ac22:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ac26:	3301      	adds	r3, #1
 800ac28:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ac2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ac30:	b29b      	uxth	r3, r3
 800ac32:	029b      	lsls	r3, r3, #10
 800ac34:	b29a      	uxth	r2, r3
 800ac36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ac3a:	801a      	strh	r2, [r3, #0]
 800ac3c:	e023      	b.n	800ac86 <USB_EPStartXfer+0x113c>
 800ac3e:	463b      	mov	r3, r7
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	785b      	ldrb	r3, [r3, #1]
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d11e      	bne.n	800ac86 <USB_EPStartXfer+0x113c>
 800ac48:	1d3b      	adds	r3, r7, #4
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ac50:	b29b      	uxth	r3, r3
 800ac52:	461a      	mov	r2, r3
 800ac54:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ac58:	4413      	add	r3, r2
 800ac5a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ac5e:	463b      	mov	r3, r7
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	00da      	lsls	r2, r3, #3
 800ac66:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ac6a:	4413      	add	r3, r2
 800ac6c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800ac70:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ac74:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac78:	b29a      	uxth	r2, r3
 800ac7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800ac7e:	801a      	strh	r2, [r3, #0]
 800ac80:	e001      	b.n	800ac86 <USB_EPStartXfer+0x113c>
      }
      else
      {
        return HAL_ERROR;
 800ac82:	2301      	movs	r3, #1
 800ac84:	e02e      	b.n	800ace4 <USB_EPStartXfer+0x119a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ac86:	1d3b      	adds	r3, r7, #4
 800ac88:	681a      	ldr	r2, [r3, #0]
 800ac8a:	463b      	mov	r3, r7
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	009b      	lsls	r3, r3, #2
 800ac92:	4413      	add	r3, r2
 800ac94:	881b      	ldrh	r3, [r3, #0]
 800ac96:	b29b      	uxth	r3, r3
 800ac98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ac9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aca0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800aca4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800aca8:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800acac:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800acb0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800acb4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800acb8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800acbc:	1d3b      	adds	r3, r7, #4
 800acbe:	681a      	ldr	r2, [r3, #0]
 800acc0:	463b      	mov	r3, r7
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	781b      	ldrb	r3, [r3, #0]
 800acc6:	009b      	lsls	r3, r3, #2
 800acc8:	441a      	add	r2, r3
 800acca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800acce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800acd2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800acd6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800acda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800acde:	b29b      	uxth	r3, r3
 800ace0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ace2:	2300      	movs	r3, #0
}
 800ace4:	4618      	mov	r0, r3
 800ace6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}

0800acee <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800acee:	b480      	push	{r7}
 800acf0:	b085      	sub	sp, #20
 800acf2:	af00      	add	r7, sp, #0
 800acf4:	6078      	str	r0, [r7, #4]
 800acf6:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	785b      	ldrb	r3, [r3, #1]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d020      	beq.n	800ad42 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	683b      	ldr	r3, [r7, #0]
 800ad04:	781b      	ldrb	r3, [r3, #0]
 800ad06:	009b      	lsls	r3, r3, #2
 800ad08:	4413      	add	r3, r2
 800ad0a:	881b      	ldrh	r3, [r3, #0]
 800ad0c:	b29b      	uxth	r3, r3
 800ad0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad12:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ad16:	81bb      	strh	r3, [r7, #12]
 800ad18:	89bb      	ldrh	r3, [r7, #12]
 800ad1a:	f083 0310 	eor.w	r3, r3, #16
 800ad1e:	81bb      	strh	r3, [r7, #12]
 800ad20:	687a      	ldr	r2, [r7, #4]
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	009b      	lsls	r3, r3, #2
 800ad28:	441a      	add	r2, r3
 800ad2a:	89bb      	ldrh	r3, [r7, #12]
 800ad2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad3c:	b29b      	uxth	r3, r3
 800ad3e:	8013      	strh	r3, [r2, #0]
 800ad40:	e01f      	b.n	800ad82 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800ad42:	687a      	ldr	r2, [r7, #4]
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	781b      	ldrb	r3, [r3, #0]
 800ad48:	009b      	lsls	r3, r3, #2
 800ad4a:	4413      	add	r3, r2
 800ad4c:	881b      	ldrh	r3, [r3, #0]
 800ad4e:	b29b      	uxth	r3, r3
 800ad50:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ad54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad58:	81fb      	strh	r3, [r7, #14]
 800ad5a:	89fb      	ldrh	r3, [r7, #14]
 800ad5c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800ad60:	81fb      	strh	r3, [r7, #14]
 800ad62:	687a      	ldr	r2, [r7, #4]
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	781b      	ldrb	r3, [r3, #0]
 800ad68:	009b      	lsls	r3, r3, #2
 800ad6a:	441a      	add	r2, r3
 800ad6c:	89fb      	ldrh	r3, [r7, #14]
 800ad6e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad72:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad7a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad7e:	b29b      	uxth	r3, r3
 800ad80:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ad82:	2300      	movs	r3, #0
}
 800ad84:	4618      	mov	r0, r3
 800ad86:	3714      	adds	r7, #20
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad8e:	4770      	bx	lr

0800ad90 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ad90:	b480      	push	{r7}
 800ad92:	b087      	sub	sp, #28
 800ad94:	af00      	add	r7, sp, #0
 800ad96:	6078      	str	r0, [r7, #4]
 800ad98:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	7b1b      	ldrb	r3, [r3, #12]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	f040 809d 	bne.w	800aede <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	785b      	ldrb	r3, [r3, #1]
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d04c      	beq.n	800ae46 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800adac:	687a      	ldr	r2, [r7, #4]
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	009b      	lsls	r3, r3, #2
 800adb4:	4413      	add	r3, r2
 800adb6:	881b      	ldrh	r3, [r3, #0]
 800adb8:	823b      	strh	r3, [r7, #16]
 800adba:	8a3b      	ldrh	r3, [r7, #16]
 800adbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d01b      	beq.n	800adfc <USB_EPClearStall+0x6c>
 800adc4:	687a      	ldr	r2, [r7, #4]
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	781b      	ldrb	r3, [r3, #0]
 800adca:	009b      	lsls	r3, r3, #2
 800adcc:	4413      	add	r3, r2
 800adce:	881b      	ldrh	r3, [r3, #0]
 800add0:	b29b      	uxth	r3, r3
 800add2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800add6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adda:	81fb      	strh	r3, [r7, #14]
 800addc:	687a      	ldr	r2, [r7, #4]
 800adde:	683b      	ldr	r3, [r7, #0]
 800ade0:	781b      	ldrb	r3, [r3, #0]
 800ade2:	009b      	lsls	r3, r3, #2
 800ade4:	441a      	add	r2, r3
 800ade6:	89fb      	ldrh	r3, [r7, #14]
 800ade8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800adec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800adf0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800adf4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800adf8:	b29b      	uxth	r3, r3
 800adfa:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800adfc:	683b      	ldr	r3, [r7, #0]
 800adfe:	78db      	ldrb	r3, [r3, #3]
 800ae00:	2b01      	cmp	r3, #1
 800ae02:	d06c      	beq.n	800aede <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ae04:	687a      	ldr	r2, [r7, #4]
 800ae06:	683b      	ldr	r3, [r7, #0]
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	009b      	lsls	r3, r3, #2
 800ae0c:	4413      	add	r3, r2
 800ae0e:	881b      	ldrh	r3, [r3, #0]
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae1a:	81bb      	strh	r3, [r7, #12]
 800ae1c:	89bb      	ldrh	r3, [r7, #12]
 800ae1e:	f083 0320 	eor.w	r3, r3, #32
 800ae22:	81bb      	strh	r3, [r7, #12]
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	683b      	ldr	r3, [r7, #0]
 800ae28:	781b      	ldrb	r3, [r3, #0]
 800ae2a:	009b      	lsls	r3, r3, #2
 800ae2c:	441a      	add	r2, r3
 800ae2e:	89bb      	ldrh	r3, [r7, #12]
 800ae30:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae34:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae38:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae40:	b29b      	uxth	r3, r3
 800ae42:	8013      	strh	r3, [r2, #0]
 800ae44:	e04b      	b.n	800aede <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ae46:	687a      	ldr	r2, [r7, #4]
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	781b      	ldrb	r3, [r3, #0]
 800ae4c:	009b      	lsls	r3, r3, #2
 800ae4e:	4413      	add	r3, r2
 800ae50:	881b      	ldrh	r3, [r3, #0]
 800ae52:	82fb      	strh	r3, [r7, #22]
 800ae54:	8afb      	ldrh	r3, [r7, #22]
 800ae56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d01b      	beq.n	800ae96 <USB_EPClearStall+0x106>
 800ae5e:	687a      	ldr	r2, [r7, #4]
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	781b      	ldrb	r3, [r3, #0]
 800ae64:	009b      	lsls	r3, r3, #2
 800ae66:	4413      	add	r3, r2
 800ae68:	881b      	ldrh	r3, [r3, #0]
 800ae6a:	b29b      	uxth	r3, r3
 800ae6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae74:	82bb      	strh	r3, [r7, #20]
 800ae76:	687a      	ldr	r2, [r7, #4]
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	781b      	ldrb	r3, [r3, #0]
 800ae7c:	009b      	lsls	r3, r3, #2
 800ae7e:	441a      	add	r2, r3
 800ae80:	8abb      	ldrh	r3, [r7, #20]
 800ae82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae8a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800ae8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae92:	b29b      	uxth	r3, r3
 800ae94:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ae96:	687a      	ldr	r2, [r7, #4]
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	781b      	ldrb	r3, [r3, #0]
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	4413      	add	r3, r2
 800aea0:	881b      	ldrh	r3, [r3, #0]
 800aea2:	b29b      	uxth	r3, r3
 800aea4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800aea8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aeac:	827b      	strh	r3, [r7, #18]
 800aeae:	8a7b      	ldrh	r3, [r7, #18]
 800aeb0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800aeb4:	827b      	strh	r3, [r7, #18]
 800aeb6:	8a7b      	ldrh	r3, [r7, #18]
 800aeb8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800aebc:	827b      	strh	r3, [r7, #18]
 800aebe:	687a      	ldr	r2, [r7, #4]
 800aec0:	683b      	ldr	r3, [r7, #0]
 800aec2:	781b      	ldrb	r3, [r3, #0]
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	441a      	add	r2, r3
 800aec8:	8a7b      	ldrh	r3, [r7, #18]
 800aeca:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800aece:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800aed2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800aed6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aeda:	b29b      	uxth	r3, r3
 800aedc:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800aede:	2300      	movs	r3, #0
}
 800aee0:	4618      	mov	r0, r3
 800aee2:	371c      	adds	r7, #28
 800aee4:	46bd      	mov	sp, r7
 800aee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeea:	4770      	bx	lr

0800aeec <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b083      	sub	sp, #12
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
 800aef4:	460b      	mov	r3, r1
 800aef6:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800aef8:	78fb      	ldrb	r3, [r7, #3]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d103      	bne.n	800af06 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2280      	movs	r2, #128	; 0x80
 800af02:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800af06:	2300      	movs	r3, #0
}
 800af08:	4618      	mov	r0, r3
 800af0a:	370c      	adds	r7, #12
 800af0c:	46bd      	mov	sp, r7
 800af0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af12:	4770      	bx	lr

0800af14 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800af14:	b480      	push	{r7}
 800af16:	b083      	sub	sp, #12
 800af18:	af00      	add	r7, sp, #0
 800af1a:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800af22:	b29b      	uxth	r3, r3
 800af24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af2c:	b29a      	uxth	r2, r3
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800af34:	2300      	movs	r3, #0
}
 800af36:	4618      	mov	r0, r3
 800af38:	370c      	adds	r7, #12
 800af3a:	46bd      	mov	sp, r7
 800af3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af40:	4770      	bx	lr

0800af42 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800af42:	b480      	push	{r7}
 800af44:	b083      	sub	sp, #12
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= (uint16_t)(~(USB_BCDR_DPPU));
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800af50:	b29b      	uxth	r3, r3
 800af52:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800af56:	b29a      	uxth	r2, r3
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 800af5e:	2300      	movs	r3, #0
}
 800af60:	4618      	mov	r0, r3
 800af62:	370c      	adds	r7, #12
 800af64:	46bd      	mov	sp, r7
 800af66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6a:	4770      	bx	lr

0800af6c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800af6c:	b480      	push	{r7}
 800af6e:	b085      	sub	sp, #20
 800af70:	af00      	add	r7, sp, #0
 800af72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800af7a:	b29b      	uxth	r3, r3
 800af7c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800af7e:	68fb      	ldr	r3, [r7, #12]
}
 800af80:	4618      	mov	r0, r3
 800af82:	3714      	adds	r7, #20
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b083      	sub	sp, #12
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800af96:	2300      	movs	r3, #0
}
 800af98:	4618      	mov	r0, r3
 800af9a:	370c      	adds	r7, #12
 800af9c:	46bd      	mov	sp, r7
 800af9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa2:	4770      	bx	lr

0800afa4 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b08b      	sub	sp, #44	; 0x2c
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	60f8      	str	r0, [r7, #12]
 800afac:	60b9      	str	r1, [r7, #8]
 800afae:	4611      	mov	r1, r2
 800afb0:	461a      	mov	r2, r3
 800afb2:	460b      	mov	r3, r1
 800afb4:	80fb      	strh	r3, [r7, #6]
 800afb6:	4613      	mov	r3, r2
 800afb8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800afba:	88bb      	ldrh	r3, [r7, #4]
 800afbc:	3301      	adds	r3, #1
 800afbe:	085b      	lsrs	r3, r3, #1
 800afc0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800afc6:	68bb      	ldr	r3, [r7, #8]
 800afc8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800afca:	88fa      	ldrh	r2, [r7, #6]
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	4413      	add	r3, r2
 800afd0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800afd4:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800afd6:	69bb      	ldr	r3, [r7, #24]
 800afd8:	627b      	str	r3, [r7, #36]	; 0x24
 800afda:	e01b      	b.n	800b014 <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800afdc:	69fb      	ldr	r3, [r7, #28]
 800afde:	781b      	ldrb	r3, [r3, #0]
 800afe0:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800afe2:	69fb      	ldr	r3, [r7, #28]
 800afe4:	3301      	adds	r3, #1
 800afe6:	781b      	ldrb	r3, [r3, #0]
 800afe8:	021b      	lsls	r3, r3, #8
 800afea:	b21a      	sxth	r2, r3
 800afec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800aff0:	4313      	orrs	r3, r2
 800aff2:	b21b      	sxth	r3, r3
 800aff4:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800aff6:	6a3b      	ldr	r3, [r7, #32]
 800aff8:	8a7a      	ldrh	r2, [r7, #18]
 800affa:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800affc:	6a3b      	ldr	r3, [r7, #32]
 800affe:	3302      	adds	r3, #2
 800b000:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b002:	69fb      	ldr	r3, [r7, #28]
 800b004:	3301      	adds	r3, #1
 800b006:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b008:	69fb      	ldr	r3, [r7, #28]
 800b00a:	3301      	adds	r3, #1
 800b00c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b00e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b010:	3b01      	subs	r3, #1
 800b012:	627b      	str	r3, [r7, #36]	; 0x24
 800b014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b016:	2b00      	cmp	r3, #0
 800b018:	d1e0      	bne.n	800afdc <USB_WritePMA+0x38>
  }
}
 800b01a:	bf00      	nop
 800b01c:	bf00      	nop
 800b01e:	372c      	adds	r7, #44	; 0x2c
 800b020:	46bd      	mov	sp, r7
 800b022:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b026:	4770      	bx	lr

0800b028 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b028:	b480      	push	{r7}
 800b02a:	b08b      	sub	sp, #44	; 0x2c
 800b02c:	af00      	add	r7, sp, #0
 800b02e:	60f8      	str	r0, [r7, #12]
 800b030:	60b9      	str	r1, [r7, #8]
 800b032:	4611      	mov	r1, r2
 800b034:	461a      	mov	r2, r3
 800b036:	460b      	mov	r3, r1
 800b038:	80fb      	strh	r3, [r7, #6]
 800b03a:	4613      	mov	r3, r2
 800b03c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b03e:	88bb      	ldrh	r3, [r7, #4]
 800b040:	085b      	lsrs	r3, r3, #1
 800b042:	b29b      	uxth	r3, r3
 800b044:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b04e:	88fa      	ldrh	r2, [r7, #6]
 800b050:	697b      	ldr	r3, [r7, #20]
 800b052:	4413      	add	r3, r2
 800b054:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b058:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b05a:	69bb      	ldr	r3, [r7, #24]
 800b05c:	627b      	str	r3, [r7, #36]	; 0x24
 800b05e:	e018      	b.n	800b092 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b060:	6a3b      	ldr	r3, [r7, #32]
 800b062:	881b      	ldrh	r3, [r3, #0]
 800b064:	b29b      	uxth	r3, r3
 800b066:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b068:	6a3b      	ldr	r3, [r7, #32]
 800b06a:	3302      	adds	r3, #2
 800b06c:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	b2da      	uxtb	r2, r3
 800b072:	69fb      	ldr	r3, [r7, #28]
 800b074:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b076:	69fb      	ldr	r3, [r7, #28]
 800b078:	3301      	adds	r3, #1
 800b07a:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	0a1b      	lsrs	r3, r3, #8
 800b080:	b2da      	uxtb	r2, r3
 800b082:	69fb      	ldr	r3, [r7, #28]
 800b084:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b086:	69fb      	ldr	r3, [r7, #28]
 800b088:	3301      	adds	r3, #1
 800b08a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b08c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b08e:	3b01      	subs	r3, #1
 800b090:	627b      	str	r3, [r7, #36]	; 0x24
 800b092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b094:	2b00      	cmp	r3, #0
 800b096:	d1e3      	bne.n	800b060 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b098:	88bb      	ldrh	r3, [r7, #4]
 800b09a:	f003 0301 	and.w	r3, r3, #1
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d007      	beq.n	800b0b4 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800b0a4:	6a3b      	ldr	r3, [r7, #32]
 800b0a6:	881b      	ldrh	r3, [r3, #0]
 800b0a8:	b29b      	uxth	r3, r3
 800b0aa:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b0ac:	693b      	ldr	r3, [r7, #16]
 800b0ae:	b2da      	uxtb	r2, r3
 800b0b0:	69fb      	ldr	r3, [r7, #28]
 800b0b2:	701a      	strb	r2, [r3, #0]
  }
}
 800b0b4:	bf00      	nop
 800b0b6:	372c      	adds	r7, #44	; 0x2c
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0be:	4770      	bx	lr

0800b0c0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b084      	sub	sp, #16
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	460b      	mov	r3, r1
 800b0ca:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b0cc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800b0d0:	f002 f976 	bl	800d3c0 <USBD_static_malloc>
 800b0d4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d105      	bne.n	800b0e8 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800b0e4:	2302      	movs	r3, #2
 800b0e6:	e066      	b.n	800b1b6 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	68fa      	ldr	r2, [r7, #12]
 800b0ec:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	7c1b      	ldrb	r3, [r3, #16]
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d119      	bne.n	800b12c <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b0f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b0fc:	2202      	movs	r2, #2
 800b0fe:	2181      	movs	r1, #129	; 0x81
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f001 ff5f 	bl	800cfc4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2201      	movs	r2, #1
 800b10a:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b10c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b110:	2202      	movs	r2, #2
 800b112:	2101      	movs	r1, #1
 800b114:	6878      	ldr	r0, [r7, #4]
 800b116:	f001 ff55 	bl	800cfc4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	2201      	movs	r2, #1
 800b11e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2210      	movs	r2, #16
 800b126:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800b12a:	e016      	b.n	800b15a <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b12c:	2340      	movs	r3, #64	; 0x40
 800b12e:	2202      	movs	r2, #2
 800b130:	2181      	movs	r1, #129	; 0x81
 800b132:	6878      	ldr	r0, [r7, #4]
 800b134:	f001 ff46 	bl	800cfc4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	2201      	movs	r2, #1
 800b13c:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b13e:	2340      	movs	r3, #64	; 0x40
 800b140:	2202      	movs	r2, #2
 800b142:	2101      	movs	r1, #1
 800b144:	6878      	ldr	r0, [r7, #4]
 800b146:	f001 ff3d 	bl	800cfc4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	2201      	movs	r2, #1
 800b14e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2210      	movs	r2, #16
 800b156:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b15a:	2308      	movs	r3, #8
 800b15c:	2203      	movs	r2, #3
 800b15e:	2182      	movs	r1, #130	; 0x82
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f001 ff2f 	bl	800cfc4 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2201      	movs	r2, #1
 800b16a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	2200      	movs	r2, #0
 800b17c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	2200      	movs	r2, #0
 800b184:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	7c1b      	ldrb	r3, [r3, #16]
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d109      	bne.n	800b1a4 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b196:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b19a:	2101      	movs	r1, #1
 800b19c:	6878      	ldr	r0, [r7, #4]
 800b19e:	f002 f88d 	bl	800d2bc <USBD_LL_PrepareReceive>
 800b1a2:	e007      	b.n	800b1b4 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b1aa:	2340      	movs	r3, #64	; 0x40
 800b1ac:	2101      	movs	r1, #1
 800b1ae:	6878      	ldr	r0, [r7, #4]
 800b1b0:	f002 f884 	bl	800d2bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b1b4:	2300      	movs	r3, #0
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3710      	adds	r7, #16
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}

0800b1be <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b1be:	b580      	push	{r7, lr}
 800b1c0:	b082      	sub	sp, #8
 800b1c2:	af00      	add	r7, sp, #0
 800b1c4:	6078      	str	r0, [r7, #4]
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b1ca:	2181      	movs	r1, #129	; 0x81
 800b1cc:	6878      	ldr	r0, [r7, #4]
 800b1ce:	f001 ff37 	bl	800d040 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b1d8:	2101      	movs	r1, #1
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f001 ff30 	bl	800d040 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b1e8:	2182      	movs	r1, #130	; 0x82
 800b1ea:	6878      	ldr	r0, [r7, #4]
 800b1ec:	f001 ff28 	bl	800d040 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b206:	2b00      	cmp	r3, #0
 800b208:	d00e      	beq.n	800b228 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b210:	685b      	ldr	r3, [r3, #4]
 800b212:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b21a:	4618      	mov	r0, r3
 800b21c:	f002 f8de 	bl	800d3dc <USBD_static_free>
    pdev->pClassData = NULL;
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	2200      	movs	r2, #0
 800b224:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b228:	2300      	movs	r3, #0
}
 800b22a:	4618      	mov	r0, r3
 800b22c:	3708      	adds	r7, #8
 800b22e:	46bd      	mov	sp, r7
 800b230:	bd80      	pop	{r7, pc}
	...

0800b234 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b086      	sub	sp, #24
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
 800b23c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b244:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b246:	2300      	movs	r3, #0
 800b248:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b24a:	2300      	movs	r3, #0
 800b24c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b24e:	2300      	movs	r3, #0
 800b250:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d101      	bne.n	800b25c <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800b258:	2303      	movs	r3, #3
 800b25a:	e0af      	b.n	800b3bc <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800b264:	2b00      	cmp	r3, #0
 800b266:	d03f      	beq.n	800b2e8 <USBD_CDC_Setup+0xb4>
 800b268:	2b20      	cmp	r3, #32
 800b26a:	f040 809f 	bne.w	800b3ac <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	88db      	ldrh	r3, [r3, #6]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d02e      	beq.n	800b2d4 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	b25b      	sxtb	r3, r3
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	da16      	bge.n	800b2ae <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b286:	689b      	ldr	r3, [r3, #8]
 800b288:	683a      	ldr	r2, [r7, #0]
 800b28a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800b28c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b28e:	683a      	ldr	r2, [r7, #0]
 800b290:	88d2      	ldrh	r2, [r2, #6]
 800b292:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	88db      	ldrh	r3, [r3, #6]
 800b298:	2b07      	cmp	r3, #7
 800b29a:	bf28      	it	cs
 800b29c:	2307      	movcs	r3, #7
 800b29e:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	89fa      	ldrh	r2, [r7, #14]
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	6878      	ldr	r0, [r7, #4]
 800b2a8:	f001 fa9f 	bl	800c7ea <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800b2ac:	e085      	b.n	800b3ba <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	785a      	ldrb	r2, [r3, #1]
 800b2b2:	693b      	ldr	r3, [r7, #16]
 800b2b4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	88db      	ldrh	r3, [r3, #6]
 800b2bc:	b2da      	uxtb	r2, r3
 800b2be:	693b      	ldr	r3, [r7, #16]
 800b2c0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800b2c4:	6939      	ldr	r1, [r7, #16]
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	88db      	ldrh	r3, [r3, #6]
 800b2ca:	461a      	mov	r2, r3
 800b2cc:	6878      	ldr	r0, [r7, #4]
 800b2ce:	f001 fab8 	bl	800c842 <USBD_CtlPrepareRx>
      break;
 800b2d2:	e072      	b.n	800b3ba <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b2da:	689b      	ldr	r3, [r3, #8]
 800b2dc:	683a      	ldr	r2, [r7, #0]
 800b2de:	7850      	ldrb	r0, [r2, #1]
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	6839      	ldr	r1, [r7, #0]
 800b2e4:	4798      	blx	r3
      break;
 800b2e6:	e068      	b.n	800b3ba <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b2e8:	683b      	ldr	r3, [r7, #0]
 800b2ea:	785b      	ldrb	r3, [r3, #1]
 800b2ec:	2b0b      	cmp	r3, #11
 800b2ee:	d852      	bhi.n	800b396 <USBD_CDC_Setup+0x162>
 800b2f0:	a201      	add	r2, pc, #4	; (adr r2, 800b2f8 <USBD_CDC_Setup+0xc4>)
 800b2f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2f6:	bf00      	nop
 800b2f8:	0800b329 	.word	0x0800b329
 800b2fc:	0800b3a5 	.word	0x0800b3a5
 800b300:	0800b397 	.word	0x0800b397
 800b304:	0800b397 	.word	0x0800b397
 800b308:	0800b397 	.word	0x0800b397
 800b30c:	0800b397 	.word	0x0800b397
 800b310:	0800b397 	.word	0x0800b397
 800b314:	0800b397 	.word	0x0800b397
 800b318:	0800b397 	.word	0x0800b397
 800b31c:	0800b397 	.word	0x0800b397
 800b320:	0800b353 	.word	0x0800b353
 800b324:	0800b37d 	.word	0x0800b37d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b32e:	b2db      	uxtb	r3, r3
 800b330:	2b03      	cmp	r3, #3
 800b332:	d107      	bne.n	800b344 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b334:	f107 030a 	add.w	r3, r7, #10
 800b338:	2202      	movs	r2, #2
 800b33a:	4619      	mov	r1, r3
 800b33c:	6878      	ldr	r0, [r7, #4]
 800b33e:	f001 fa54 	bl	800c7ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b342:	e032      	b.n	800b3aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b344:	6839      	ldr	r1, [r7, #0]
 800b346:	6878      	ldr	r0, [r7, #4]
 800b348:	f001 f9de 	bl	800c708 <USBD_CtlError>
            ret = USBD_FAIL;
 800b34c:	2303      	movs	r3, #3
 800b34e:	75fb      	strb	r3, [r7, #23]
          break;
 800b350:	e02b      	b.n	800b3aa <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b358:	b2db      	uxtb	r3, r3
 800b35a:	2b03      	cmp	r3, #3
 800b35c:	d107      	bne.n	800b36e <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b35e:	f107 030d 	add.w	r3, r7, #13
 800b362:	2201      	movs	r2, #1
 800b364:	4619      	mov	r1, r3
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f001 fa3f 	bl	800c7ea <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b36c:	e01d      	b.n	800b3aa <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800b36e:	6839      	ldr	r1, [r7, #0]
 800b370:	6878      	ldr	r0, [r7, #4]
 800b372:	f001 f9c9 	bl	800c708 <USBD_CtlError>
            ret = USBD_FAIL;
 800b376:	2303      	movs	r3, #3
 800b378:	75fb      	strb	r3, [r7, #23]
          break;
 800b37a:	e016      	b.n	800b3aa <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b382:	b2db      	uxtb	r3, r3
 800b384:	2b03      	cmp	r3, #3
 800b386:	d00f      	beq.n	800b3a8 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800b388:	6839      	ldr	r1, [r7, #0]
 800b38a:	6878      	ldr	r0, [r7, #4]
 800b38c:	f001 f9bc 	bl	800c708 <USBD_CtlError>
            ret = USBD_FAIL;
 800b390:	2303      	movs	r3, #3
 800b392:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b394:	e008      	b.n	800b3a8 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b396:	6839      	ldr	r1, [r7, #0]
 800b398:	6878      	ldr	r0, [r7, #4]
 800b39a:	f001 f9b5 	bl	800c708 <USBD_CtlError>
          ret = USBD_FAIL;
 800b39e:	2303      	movs	r3, #3
 800b3a0:	75fb      	strb	r3, [r7, #23]
          break;
 800b3a2:	e002      	b.n	800b3aa <USBD_CDC_Setup+0x176>
          break;
 800b3a4:	bf00      	nop
 800b3a6:	e008      	b.n	800b3ba <USBD_CDC_Setup+0x186>
          break;
 800b3a8:	bf00      	nop
      }
      break;
 800b3aa:	e006      	b.n	800b3ba <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800b3ac:	6839      	ldr	r1, [r7, #0]
 800b3ae:	6878      	ldr	r0, [r7, #4]
 800b3b0:	f001 f9aa 	bl	800c708 <USBD_CtlError>
      ret = USBD_FAIL;
 800b3b4:	2303      	movs	r3, #3
 800b3b6:	75fb      	strb	r3, [r7, #23]
      break;
 800b3b8:	bf00      	nop
  }

  return (uint8_t)ret;
 800b3ba:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3bc:	4618      	mov	r0, r3
 800b3be:	3718      	adds	r7, #24
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bd80      	pop	{r7, pc}

0800b3c4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b084      	sub	sp, #16
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
 800b3cc:	460b      	mov	r3, r1
 800b3ce:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b3d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d101      	bne.n	800b3e6 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b3e2:	2303      	movs	r3, #3
 800b3e4:	e04f      	b.n	800b486 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b3ec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b3ee:	78fa      	ldrb	r2, [r7, #3]
 800b3f0:	6879      	ldr	r1, [r7, #4]
 800b3f2:	4613      	mov	r3, r2
 800b3f4:	009b      	lsls	r3, r3, #2
 800b3f6:	4413      	add	r3, r2
 800b3f8:	009b      	lsls	r3, r3, #2
 800b3fa:	440b      	add	r3, r1
 800b3fc:	3318      	adds	r3, #24
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d029      	beq.n	800b458 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800b404:	78fa      	ldrb	r2, [r7, #3]
 800b406:	6879      	ldr	r1, [r7, #4]
 800b408:	4613      	mov	r3, r2
 800b40a:	009b      	lsls	r3, r3, #2
 800b40c:	4413      	add	r3, r2
 800b40e:	009b      	lsls	r3, r3, #2
 800b410:	440b      	add	r3, r1
 800b412:	3318      	adds	r3, #24
 800b414:	681a      	ldr	r2, [r3, #0]
 800b416:	78f9      	ldrb	r1, [r7, #3]
 800b418:	68f8      	ldr	r0, [r7, #12]
 800b41a:	460b      	mov	r3, r1
 800b41c:	009b      	lsls	r3, r3, #2
 800b41e:	440b      	add	r3, r1
 800b420:	00db      	lsls	r3, r3, #3
 800b422:	4403      	add	r3, r0
 800b424:	333c      	adds	r3, #60	; 0x3c
 800b426:	681b      	ldr	r3, [r3, #0]
 800b428:	fbb2 f1f3 	udiv	r1, r2, r3
 800b42c:	fb03 f301 	mul.w	r3, r3, r1
 800b430:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800b432:	2b00      	cmp	r3, #0
 800b434:	d110      	bne.n	800b458 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800b436:	78fa      	ldrb	r2, [r7, #3]
 800b438:	6879      	ldr	r1, [r7, #4]
 800b43a:	4613      	mov	r3, r2
 800b43c:	009b      	lsls	r3, r3, #2
 800b43e:	4413      	add	r3, r2
 800b440:	009b      	lsls	r3, r3, #2
 800b442:	440b      	add	r3, r1
 800b444:	3318      	adds	r3, #24
 800b446:	2200      	movs	r2, #0
 800b448:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b44a:	78f9      	ldrb	r1, [r7, #3]
 800b44c:	2300      	movs	r3, #0
 800b44e:	2200      	movs	r2, #0
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f001 fefb 	bl	800d24c <USBD_LL_Transmit>
 800b456:	e015      	b.n	800b484 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800b458:	68bb      	ldr	r3, [r7, #8]
 800b45a:	2200      	movs	r2, #0
 800b45c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b466:	691b      	ldr	r3, [r3, #16]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	d00b      	beq.n	800b484 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b472:	691b      	ldr	r3, [r3, #16]
 800b474:	68ba      	ldr	r2, [r7, #8]
 800b476:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800b47a:	68ba      	ldr	r2, [r7, #8]
 800b47c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800b480:	78fa      	ldrb	r2, [r7, #3]
 800b482:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b484:	2300      	movs	r3, #0
}
 800b486:	4618      	mov	r0, r3
 800b488:	3710      	adds	r7, #16
 800b48a:	46bd      	mov	sp, r7
 800b48c:	bd80      	pop	{r7, pc}

0800b48e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b48e:	b580      	push	{r7, lr}
 800b490:	b084      	sub	sp, #16
 800b492:	af00      	add	r7, sp, #0
 800b494:	6078      	str	r0, [r7, #4]
 800b496:	460b      	mov	r3, r1
 800b498:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b4a0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d101      	bne.n	800b4b0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b4ac:	2303      	movs	r3, #3
 800b4ae:	e015      	b.n	800b4dc <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b4b0:	78fb      	ldrb	r3, [r7, #3]
 800b4b2:	4619      	mov	r1, r3
 800b4b4:	6878      	ldr	r0, [r7, #4]
 800b4b6:	f001 ff39 	bl	800d32c <USBD_LL_GetRxDataSize>
 800b4ba:	4602      	mov	r2, r0
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b4c8:	68db      	ldr	r3, [r3, #12]
 800b4ca:	68fa      	ldr	r2, [r7, #12]
 800b4cc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800b4d0:	68fa      	ldr	r2, [r7, #12]
 800b4d2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800b4d6:	4611      	mov	r1, r2
 800b4d8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b4da:	2300      	movs	r3, #0
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3710      	adds	r7, #16
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b084      	sub	sp, #16
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b4f2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d101      	bne.n	800b4fe <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800b4fa:	2303      	movs	r3, #3
 800b4fc:	e01b      	b.n	800b536 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b504:	2b00      	cmp	r3, #0
 800b506:	d015      	beq.n	800b534 <USBD_CDC_EP0_RxReady+0x50>
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800b50e:	2bff      	cmp	r3, #255	; 0xff
 800b510:	d010      	beq.n	800b534 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b518:	689b      	ldr	r3, [r3, #8]
 800b51a:	68fa      	ldr	r2, [r7, #12]
 800b51c:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800b520:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800b522:	68fa      	ldr	r2, [r7, #12]
 800b524:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800b528:	b292      	uxth	r2, r2
 800b52a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	22ff      	movs	r2, #255	; 0xff
 800b530:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800b534:	2300      	movs	r3, #0
}
 800b536:	4618      	mov	r0, r3
 800b538:	3710      	adds	r7, #16
 800b53a:	46bd      	mov	sp, r7
 800b53c:	bd80      	pop	{r7, pc}
	...

0800b540 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b540:	b480      	push	{r7}
 800b542:	b083      	sub	sp, #12
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	2243      	movs	r2, #67	; 0x43
 800b54c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800b54e:	4b03      	ldr	r3, [pc, #12]	; (800b55c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800b550:	4618      	mov	r0, r3
 800b552:	370c      	adds	r7, #12
 800b554:	46bd      	mov	sp, r7
 800b556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55a:	4770      	bx	lr
 800b55c:	20000094 	.word	0x20000094

0800b560 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b560:	b480      	push	{r7}
 800b562:	b083      	sub	sp, #12
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	2243      	movs	r2, #67	; 0x43
 800b56c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800b56e:	4b03      	ldr	r3, [pc, #12]	; (800b57c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800b570:	4618      	mov	r0, r3
 800b572:	370c      	adds	r7, #12
 800b574:	46bd      	mov	sp, r7
 800b576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b57a:	4770      	bx	lr
 800b57c:	20000050 	.word	0x20000050

0800b580 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b580:	b480      	push	{r7}
 800b582:	b083      	sub	sp, #12
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2243      	movs	r2, #67	; 0x43
 800b58c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800b58e:	4b03      	ldr	r3, [pc, #12]	; (800b59c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800b590:	4618      	mov	r0, r3
 800b592:	370c      	adds	r7, #12
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr
 800b59c:	200000d8 	.word	0x200000d8

0800b5a0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	220a      	movs	r2, #10
 800b5ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b5ae:	4b03      	ldr	r3, [pc, #12]	; (800b5bc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	370c      	adds	r7, #12
 800b5b4:	46bd      	mov	sp, r7
 800b5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ba:	4770      	bx	lr
 800b5bc:	2000000c 	.word	0x2000000c

0800b5c0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	b083      	sub	sp, #12
 800b5c4:	af00      	add	r7, sp, #0
 800b5c6:	6078      	str	r0, [r7, #4]
 800b5c8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d101      	bne.n	800b5d4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b5d0:	2303      	movs	r3, #3
 800b5d2:	e004      	b.n	800b5de <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	683a      	ldr	r2, [r7, #0]
 800b5d8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800b5dc:	2300      	movs	r3, #0
}
 800b5de:	4618      	mov	r0, r3
 800b5e0:	370c      	adds	r7, #12
 800b5e2:	46bd      	mov	sp, r7
 800b5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e8:	4770      	bx	lr

0800b5ea <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b5ea:	b480      	push	{r7}
 800b5ec:	b087      	sub	sp, #28
 800b5ee:	af00      	add	r7, sp, #0
 800b5f0:	60f8      	str	r0, [r7, #12]
 800b5f2:	60b9      	str	r1, [r7, #8]
 800b5f4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b5fc:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800b5fe:	697b      	ldr	r3, [r7, #20]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d101      	bne.n	800b608 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b604:	2303      	movs	r3, #3
 800b606:	e008      	b.n	800b61a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800b608:	697b      	ldr	r3, [r7, #20]
 800b60a:	68ba      	ldr	r2, [r7, #8]
 800b60c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800b610:	697b      	ldr	r3, [r7, #20]
 800b612:	687a      	ldr	r2, [r7, #4]
 800b614:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800b618:	2300      	movs	r3, #0
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	371c      	adds	r7, #28
 800b61e:	46bd      	mov	sp, r7
 800b620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b624:	4770      	bx	lr

0800b626 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b626:	b480      	push	{r7}
 800b628:	b085      	sub	sp, #20
 800b62a:	af00      	add	r7, sp, #0
 800b62c:	6078      	str	r0, [r7, #4]
 800b62e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b636:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d101      	bne.n	800b642 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800b63e:	2303      	movs	r3, #3
 800b640:	e004      	b.n	800b64c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	683a      	ldr	r2, [r7, #0]
 800b646:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800b64a:	2300      	movs	r3, #0
}
 800b64c:	4618      	mov	r0, r3
 800b64e:	3714      	adds	r7, #20
 800b650:	46bd      	mov	sp, r7
 800b652:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b656:	4770      	bx	lr

0800b658 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b658:	b580      	push	{r7, lr}
 800b65a:	b084      	sub	sp, #16
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b666:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d101      	bne.n	800b676 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800b672:	2303      	movs	r3, #3
 800b674:	e016      	b.n	800b6a4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	7c1b      	ldrb	r3, [r3, #16]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d109      	bne.n	800b692 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b684:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b688:	2101      	movs	r1, #1
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f001 fe16 	bl	800d2bc <USBD_LL_PrepareReceive>
 800b690:	e007      	b.n	800b6a2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800b698:	2340      	movs	r3, #64	; 0x40
 800b69a:	2101      	movs	r1, #1
 800b69c:	6878      	ldr	r0, [r7, #4]
 800b69e:	f001 fe0d 	bl	800d2bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b6a2:	2300      	movs	r3, #0
}
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	3710      	adds	r7, #16
 800b6a8:	46bd      	mov	sp, r7
 800b6aa:	bd80      	pop	{r7, pc}

0800b6ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b086      	sub	sp, #24
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	60f8      	str	r0, [r7, #12]
 800b6b4:	60b9      	str	r1, [r7, #8]
 800b6b6:	4613      	mov	r3, r2
 800b6b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d101      	bne.n	800b6c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800b6c0:	2303      	movs	r3, #3
 800b6c2:	e01f      	b.n	800b704 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	2200      	movs	r2, #0
 800b6c8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800b6cc:	68fb      	ldr	r3, [r7, #12]
 800b6ce:	2200      	movs	r2, #0
 800b6d0:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800b6d4:	68fb      	ldr	r3, [r7, #12]
 800b6d6:	2200      	movs	r2, #0
 800b6d8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d003      	beq.n	800b6ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	68ba      	ldr	r2, [r7, #8]
 800b6e6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b6ea:	68fb      	ldr	r3, [r7, #12]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800b6f2:	68fb      	ldr	r3, [r7, #12]
 800b6f4:	79fa      	ldrb	r2, [r7, #7]
 800b6f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b6f8:	68f8      	ldr	r0, [r7, #12]
 800b6fa:	f001 fbcf 	bl	800ce9c <USBD_LL_Init>
 800b6fe:	4603      	mov	r3, r0
 800b700:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b702:	7dfb      	ldrb	r3, [r7, #23]
}
 800b704:	4618      	mov	r0, r3
 800b706:	3718      	adds	r7, #24
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}

0800b70c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b084      	sub	sp, #16
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
 800b714:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b716:	2300      	movs	r3, #0
 800b718:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d101      	bne.n	800b724 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800b720:	2303      	movs	r3, #3
 800b722:	e016      	b.n	800b752 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	683a      	ldr	r2, [r7, #0]
 800b728:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b734:	2b00      	cmp	r3, #0
 800b736:	d00b      	beq.n	800b750 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b73e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b740:	f107 020e 	add.w	r2, r7, #14
 800b744:	4610      	mov	r0, r2
 800b746:	4798      	blx	r3
 800b748:	4602      	mov	r2, r0
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800b750:	2300      	movs	r3, #0
}
 800b752:	4618      	mov	r0, r3
 800b754:	3710      	adds	r7, #16
 800b756:	46bd      	mov	sp, r7
 800b758:	bd80      	pop	{r7, pc}

0800b75a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b75a:	b580      	push	{r7, lr}
 800b75c:	b082      	sub	sp, #8
 800b75e:	af00      	add	r7, sp, #0
 800b760:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b762:	6878      	ldr	r0, [r7, #4]
 800b764:	f001 fbfc 	bl	800cf60 <USBD_LL_Start>
 800b768:	4603      	mov	r3, r0
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}

0800b772 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800b772:	b480      	push	{r7}
 800b774:	b083      	sub	sp, #12
 800b776:	af00      	add	r7, sp, #0
 800b778:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b77a:	2300      	movs	r3, #0
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	370c      	adds	r7, #12
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr

0800b788 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b788:	b580      	push	{r7, lr}
 800b78a:	b084      	sub	sp, #16
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
 800b790:	460b      	mov	r3, r1
 800b792:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800b794:	2303      	movs	r3, #3
 800b796:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d009      	beq.n	800b7b6 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	78fa      	ldrb	r2, [r7, #3]
 800b7ac:	4611      	mov	r1, r2
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	4798      	blx	r3
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800b7b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	3710      	adds	r7, #16
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	bd80      	pop	{r7, pc}

0800b7c0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b7c0:	b580      	push	{r7, lr}
 800b7c2:	b082      	sub	sp, #8
 800b7c4:	af00      	add	r7, sp, #0
 800b7c6:	6078      	str	r0, [r7, #4]
 800b7c8:	460b      	mov	r3, r1
 800b7ca:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d007      	beq.n	800b7e6 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b7dc:	685b      	ldr	r3, [r3, #4]
 800b7de:	78fa      	ldrb	r2, [r7, #3]
 800b7e0:	4611      	mov	r1, r2
 800b7e2:	6878      	ldr	r0, [r7, #4]
 800b7e4:	4798      	blx	r3
  }

  return USBD_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3708      	adds	r7, #8
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b084      	sub	sp, #16
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	6078      	str	r0, [r7, #4]
 800b7f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b800:	6839      	ldr	r1, [r7, #0]
 800b802:	4618      	mov	r0, r3
 800b804:	f000 ff46 	bl	800c694 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	2201      	movs	r2, #1
 800b80c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800b816:	461a      	mov	r2, r3
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b824:	f003 031f 	and.w	r3, r3, #31
 800b828:	2b02      	cmp	r3, #2
 800b82a:	d01a      	beq.n	800b862 <USBD_LL_SetupStage+0x72>
 800b82c:	2b02      	cmp	r3, #2
 800b82e:	d822      	bhi.n	800b876 <USBD_LL_SetupStage+0x86>
 800b830:	2b00      	cmp	r3, #0
 800b832:	d002      	beq.n	800b83a <USBD_LL_SetupStage+0x4a>
 800b834:	2b01      	cmp	r3, #1
 800b836:	d00a      	beq.n	800b84e <USBD_LL_SetupStage+0x5e>
 800b838:	e01d      	b.n	800b876 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b840:	4619      	mov	r1, r3
 800b842:	6878      	ldr	r0, [r7, #4]
 800b844:	f000 f9ee 	bl	800bc24 <USBD_StdDevReq>
 800b848:	4603      	mov	r3, r0
 800b84a:	73fb      	strb	r3, [r7, #15]
      break;
 800b84c:	e020      	b.n	800b890 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b854:	4619      	mov	r1, r3
 800b856:	6878      	ldr	r0, [r7, #4]
 800b858:	f000 fa52 	bl	800bd00 <USBD_StdItfReq>
 800b85c:	4603      	mov	r3, r0
 800b85e:	73fb      	strb	r3, [r7, #15]
      break;
 800b860:	e016      	b.n	800b890 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800b868:	4619      	mov	r1, r3
 800b86a:	6878      	ldr	r0, [r7, #4]
 800b86c:	f000 fa91 	bl	800bd92 <USBD_StdEPReq>
 800b870:	4603      	mov	r3, r0
 800b872:	73fb      	strb	r3, [r7, #15]
      break;
 800b874:	e00c      	b.n	800b890 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800b87c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800b880:	b2db      	uxtb	r3, r3
 800b882:	4619      	mov	r1, r3
 800b884:	6878      	ldr	r0, [r7, #4]
 800b886:	f001 fc11 	bl	800d0ac <USBD_LL_StallEP>
 800b88a:	4603      	mov	r3, r0
 800b88c:	73fb      	strb	r3, [r7, #15]
      break;
 800b88e:	bf00      	nop
  }

  return ret;
 800b890:	7bfb      	ldrb	r3, [r7, #15]
}
 800b892:	4618      	mov	r0, r3
 800b894:	3710      	adds	r7, #16
 800b896:	46bd      	mov	sp, r7
 800b898:	bd80      	pop	{r7, pc}

0800b89a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b89a:	b580      	push	{r7, lr}
 800b89c:	b086      	sub	sp, #24
 800b89e:	af00      	add	r7, sp, #0
 800b8a0:	60f8      	str	r0, [r7, #12]
 800b8a2:	460b      	mov	r3, r1
 800b8a4:	607a      	str	r2, [r7, #4]
 800b8a6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b8a8:	7afb      	ldrb	r3, [r7, #11]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d138      	bne.n	800b920 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800b8b4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b8bc:	2b03      	cmp	r3, #3
 800b8be:	d14a      	bne.n	800b956 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	689a      	ldr	r2, [r3, #8]
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	68db      	ldr	r3, [r3, #12]
 800b8c8:	429a      	cmp	r2, r3
 800b8ca:	d913      	bls.n	800b8f4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b8cc:	693b      	ldr	r3, [r7, #16]
 800b8ce:	689a      	ldr	r2, [r3, #8]
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	68db      	ldr	r3, [r3, #12]
 800b8d4:	1ad2      	subs	r2, r2, r3
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	68da      	ldr	r2, [r3, #12]
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	689b      	ldr	r3, [r3, #8]
 800b8e2:	4293      	cmp	r3, r2
 800b8e4:	bf28      	it	cs
 800b8e6:	4613      	movcs	r3, r2
 800b8e8:	461a      	mov	r2, r3
 800b8ea:	6879      	ldr	r1, [r7, #4]
 800b8ec:	68f8      	ldr	r0, [r7, #12]
 800b8ee:	f000 ffc5 	bl	800c87c <USBD_CtlContinueRx>
 800b8f2:	e030      	b.n	800b956 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b8fa:	b2db      	uxtb	r3, r3
 800b8fc:	2b03      	cmp	r3, #3
 800b8fe:	d10b      	bne.n	800b918 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b906:	691b      	ldr	r3, [r3, #16]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	d005      	beq.n	800b918 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b912:	691b      	ldr	r3, [r3, #16]
 800b914:	68f8      	ldr	r0, [r7, #12]
 800b916:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b918:	68f8      	ldr	r0, [r7, #12]
 800b91a:	f000 ffc0 	bl	800c89e <USBD_CtlSendStatus>
 800b91e:	e01a      	b.n	800b956 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b920:	68fb      	ldr	r3, [r7, #12]
 800b922:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b926:	b2db      	uxtb	r3, r3
 800b928:	2b03      	cmp	r3, #3
 800b92a:	d114      	bne.n	800b956 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b932:	699b      	ldr	r3, [r3, #24]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d00e      	beq.n	800b956 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b93e:	699b      	ldr	r3, [r3, #24]
 800b940:	7afa      	ldrb	r2, [r7, #11]
 800b942:	4611      	mov	r1, r2
 800b944:	68f8      	ldr	r0, [r7, #12]
 800b946:	4798      	blx	r3
 800b948:	4603      	mov	r3, r0
 800b94a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800b94c:	7dfb      	ldrb	r3, [r7, #23]
 800b94e:	2b00      	cmp	r3, #0
 800b950:	d001      	beq.n	800b956 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800b952:	7dfb      	ldrb	r3, [r7, #23]
 800b954:	e000      	b.n	800b958 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800b956:	2300      	movs	r3, #0
}
 800b958:	4618      	mov	r0, r3
 800b95a:	3718      	adds	r7, #24
 800b95c:	46bd      	mov	sp, r7
 800b95e:	bd80      	pop	{r7, pc}

0800b960 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b960:	b580      	push	{r7, lr}
 800b962:	b086      	sub	sp, #24
 800b964:	af00      	add	r7, sp, #0
 800b966:	60f8      	str	r0, [r7, #12]
 800b968:	460b      	mov	r3, r1
 800b96a:	607a      	str	r2, [r7, #4]
 800b96c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800b96e:	7afb      	ldrb	r3, [r7, #11]
 800b970:	2b00      	cmp	r3, #0
 800b972:	d16b      	bne.n	800ba4c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	3314      	adds	r3, #20
 800b978:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800b980:	2b02      	cmp	r3, #2
 800b982:	d156      	bne.n	800ba32 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	689a      	ldr	r2, [r3, #8]
 800b988:	693b      	ldr	r3, [r7, #16]
 800b98a:	68db      	ldr	r3, [r3, #12]
 800b98c:	429a      	cmp	r2, r3
 800b98e:	d914      	bls.n	800b9ba <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800b990:	693b      	ldr	r3, [r7, #16]
 800b992:	689a      	ldr	r2, [r3, #8]
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	68db      	ldr	r3, [r3, #12]
 800b998:	1ad2      	subs	r2, r2, r3
 800b99a:	693b      	ldr	r3, [r7, #16]
 800b99c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800b99e:	693b      	ldr	r3, [r7, #16]
 800b9a0:	689b      	ldr	r3, [r3, #8]
 800b9a2:	461a      	mov	r2, r3
 800b9a4:	6879      	ldr	r1, [r7, #4]
 800b9a6:	68f8      	ldr	r0, [r7, #12]
 800b9a8:	f000 ff3a 	bl	800c820 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	2100      	movs	r1, #0
 800b9b2:	68f8      	ldr	r0, [r7, #12]
 800b9b4:	f001 fc82 	bl	800d2bc <USBD_LL_PrepareReceive>
 800b9b8:	e03b      	b.n	800ba32 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	68da      	ldr	r2, [r3, #12]
 800b9be:	693b      	ldr	r3, [r7, #16]
 800b9c0:	689b      	ldr	r3, [r3, #8]
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	d11c      	bne.n	800ba00 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	685a      	ldr	r2, [r3, #4]
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b9ce:	429a      	cmp	r2, r3
 800b9d0:	d316      	bcc.n	800ba00 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800b9d2:	693b      	ldr	r3, [r7, #16]
 800b9d4:	685a      	ldr	r2, [r3, #4]
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b9dc:	429a      	cmp	r2, r3
 800b9de:	d20f      	bcs.n	800ba00 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	2100      	movs	r1, #0
 800b9e4:	68f8      	ldr	r0, [r7, #12]
 800b9e6:	f000 ff1b 	bl	800c820 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b9f2:	2300      	movs	r3, #0
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	2100      	movs	r1, #0
 800b9f8:	68f8      	ldr	r0, [r7, #12]
 800b9fa:	f001 fc5f 	bl	800d2bc <USBD_LL_PrepareReceive>
 800b9fe:	e018      	b.n	800ba32 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba06:	b2db      	uxtb	r3, r3
 800ba08:	2b03      	cmp	r3, #3
 800ba0a:	d10b      	bne.n	800ba24 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba12:	68db      	ldr	r3, [r3, #12]
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d005      	beq.n	800ba24 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba1e:	68db      	ldr	r3, [r3, #12]
 800ba20:	68f8      	ldr	r0, [r7, #12]
 800ba22:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ba24:	2180      	movs	r1, #128	; 0x80
 800ba26:	68f8      	ldr	r0, [r7, #12]
 800ba28:	f001 fb40 	bl	800d0ac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ba2c:	68f8      	ldr	r0, [r7, #12]
 800ba2e:	f000 ff49 	bl	800c8c4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800ba38:	2b01      	cmp	r3, #1
 800ba3a:	d122      	bne.n	800ba82 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ba3c:	68f8      	ldr	r0, [r7, #12]
 800ba3e:	f7ff fe98 	bl	800b772 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	2200      	movs	r2, #0
 800ba46:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800ba4a:	e01a      	b.n	800ba82 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ba52:	b2db      	uxtb	r3, r3
 800ba54:	2b03      	cmp	r3, #3
 800ba56:	d114      	bne.n	800ba82 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba5e:	695b      	ldr	r3, [r3, #20]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d00e      	beq.n	800ba82 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ba6a:	695b      	ldr	r3, [r3, #20]
 800ba6c:	7afa      	ldrb	r2, [r7, #11]
 800ba6e:	4611      	mov	r1, r2
 800ba70:	68f8      	ldr	r0, [r7, #12]
 800ba72:	4798      	blx	r3
 800ba74:	4603      	mov	r3, r0
 800ba76:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800ba78:	7dfb      	ldrb	r3, [r7, #23]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d001      	beq.n	800ba82 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800ba7e:	7dfb      	ldrb	r3, [r7, #23]
 800ba80:	e000      	b.n	800ba84 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800ba82:	2300      	movs	r3, #0
}
 800ba84:	4618      	mov	r0, r3
 800ba86:	3718      	adds	r7, #24
 800ba88:	46bd      	mov	sp, r7
 800ba8a:	bd80      	pop	{r7, pc}

0800ba8c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b082      	sub	sp, #8
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2201      	movs	r2, #1
 800ba98:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	2200      	movs	r2, #0
 800baa8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	2200      	movs	r2, #0
 800baae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800bab2:	687b      	ldr	r3, [r7, #4]
 800bab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d101      	bne.n	800bac0 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800babc:	2303      	movs	r3, #3
 800babe:	e02f      	b.n	800bb20 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d00f      	beq.n	800baea <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bad0:	685b      	ldr	r3, [r3, #4]
 800bad2:	2b00      	cmp	r3, #0
 800bad4:	d009      	beq.n	800baea <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800badc:	685b      	ldr	r3, [r3, #4]
 800bade:	687a      	ldr	r2, [r7, #4]
 800bae0:	6852      	ldr	r2, [r2, #4]
 800bae2:	b2d2      	uxtb	r2, r2
 800bae4:	4611      	mov	r1, r2
 800bae6:	6878      	ldr	r0, [r7, #4]
 800bae8:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800baea:	2340      	movs	r3, #64	; 0x40
 800baec:	2200      	movs	r2, #0
 800baee:	2100      	movs	r1, #0
 800baf0:	6878      	ldr	r0, [r7, #4]
 800baf2:	f001 fa67 	bl	800cfc4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	2201      	movs	r2, #1
 800bafa:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2240      	movs	r2, #64	; 0x40
 800bb02:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800bb06:	2340      	movs	r3, #64	; 0x40
 800bb08:	2200      	movs	r2, #0
 800bb0a:	2180      	movs	r1, #128	; 0x80
 800bb0c:	6878      	ldr	r0, [r7, #4]
 800bb0e:	f001 fa59 	bl	800cfc4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	2201      	movs	r2, #1
 800bb16:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	2240      	movs	r2, #64	; 0x40
 800bb1c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800bb1e:	2300      	movs	r3, #0
}
 800bb20:	4618      	mov	r0, r3
 800bb22:	3708      	adds	r7, #8
 800bb24:	46bd      	mov	sp, r7
 800bb26:	bd80      	pop	{r7, pc}

0800bb28 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b083      	sub	sp, #12
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	6078      	str	r0, [r7, #4]
 800bb30:	460b      	mov	r3, r1
 800bb32:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	78fa      	ldrb	r2, [r7, #3]
 800bb38:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800bb3a:	2300      	movs	r3, #0
}
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	370c      	adds	r7, #12
 800bb40:	46bd      	mov	sp, r7
 800bb42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb46:	4770      	bx	lr

0800bb48 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb56:	b2da      	uxtb	r2, r3
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2204      	movs	r2, #4
 800bb62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800bb66:	2300      	movs	r3, #0
}
 800bb68:	4618      	mov	r0, r3
 800bb6a:	370c      	adds	r7, #12
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb72:	4770      	bx	lr

0800bb74 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b083      	sub	sp, #12
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bb82:	b2db      	uxtb	r3, r3
 800bb84:	2b04      	cmp	r3, #4
 800bb86:	d106      	bne.n	800bb96 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800bb8e:	b2da      	uxtb	r2, r3
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800bb96:	2300      	movs	r3, #0
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	370c      	adds	r7, #12
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba2:	4770      	bx	lr

0800bba4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bba4:	b580      	push	{r7, lr}
 800bba6:	b082      	sub	sp, #8
 800bba8:	af00      	add	r7, sp, #0
 800bbaa:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d101      	bne.n	800bbba <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800bbb6:	2303      	movs	r3, #3
 800bbb8:	e012      	b.n	800bbe0 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bbc0:	b2db      	uxtb	r3, r3
 800bbc2:	2b03      	cmp	r3, #3
 800bbc4:	d10b      	bne.n	800bbde <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbcc:	69db      	ldr	r3, [r3, #28]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d005      	beq.n	800bbde <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bbd8:	69db      	ldr	r3, [r3, #28]
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bbde:	2300      	movs	r3, #0
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	3708      	adds	r7, #8
 800bbe4:	46bd      	mov	sp, r7
 800bbe6:	bd80      	pop	{r7, pc}

0800bbe8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bbe8:	b480      	push	{r7}
 800bbea:	b087      	sub	sp, #28
 800bbec:	af00      	add	r7, sp, #0
 800bbee:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bbf4:	697b      	ldr	r3, [r7, #20]
 800bbf6:	781b      	ldrb	r3, [r3, #0]
 800bbf8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bbfa:	697b      	ldr	r3, [r7, #20]
 800bbfc:	3301      	adds	r3, #1
 800bbfe:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bc00:	697b      	ldr	r3, [r7, #20]
 800bc02:	781b      	ldrb	r3, [r3, #0]
 800bc04:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bc06:	8a3b      	ldrh	r3, [r7, #16]
 800bc08:	021b      	lsls	r3, r3, #8
 800bc0a:	b21a      	sxth	r2, r3
 800bc0c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bc10:	4313      	orrs	r3, r2
 800bc12:	b21b      	sxth	r3, r3
 800bc14:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bc16:	89fb      	ldrh	r3, [r7, #14]
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	371c      	adds	r7, #28
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc22:	4770      	bx	lr

0800bc24 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b084      	sub	sp, #16
 800bc28:	af00      	add	r7, sp, #0
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc2e:	2300      	movs	r3, #0
 800bc30:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	781b      	ldrb	r3, [r3, #0]
 800bc36:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bc3a:	2b40      	cmp	r3, #64	; 0x40
 800bc3c:	d005      	beq.n	800bc4a <USBD_StdDevReq+0x26>
 800bc3e:	2b40      	cmp	r3, #64	; 0x40
 800bc40:	d853      	bhi.n	800bcea <USBD_StdDevReq+0xc6>
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d00b      	beq.n	800bc5e <USBD_StdDevReq+0x3a>
 800bc46:	2b20      	cmp	r3, #32
 800bc48:	d14f      	bne.n	800bcea <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bc50:	689b      	ldr	r3, [r3, #8]
 800bc52:	6839      	ldr	r1, [r7, #0]
 800bc54:	6878      	ldr	r0, [r7, #4]
 800bc56:	4798      	blx	r3
 800bc58:	4603      	mov	r3, r0
 800bc5a:	73fb      	strb	r3, [r7, #15]
      break;
 800bc5c:	e04a      	b.n	800bcf4 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	785b      	ldrb	r3, [r3, #1]
 800bc62:	2b09      	cmp	r3, #9
 800bc64:	d83b      	bhi.n	800bcde <USBD_StdDevReq+0xba>
 800bc66:	a201      	add	r2, pc, #4	; (adr r2, 800bc6c <USBD_StdDevReq+0x48>)
 800bc68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc6c:	0800bcc1 	.word	0x0800bcc1
 800bc70:	0800bcd5 	.word	0x0800bcd5
 800bc74:	0800bcdf 	.word	0x0800bcdf
 800bc78:	0800bccb 	.word	0x0800bccb
 800bc7c:	0800bcdf 	.word	0x0800bcdf
 800bc80:	0800bc9f 	.word	0x0800bc9f
 800bc84:	0800bc95 	.word	0x0800bc95
 800bc88:	0800bcdf 	.word	0x0800bcdf
 800bc8c:	0800bcb7 	.word	0x0800bcb7
 800bc90:	0800bca9 	.word	0x0800bca9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bc94:	6839      	ldr	r1, [r7, #0]
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f000 f9de 	bl	800c058 <USBD_GetDescriptor>
          break;
 800bc9c:	e024      	b.n	800bce8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bc9e:	6839      	ldr	r1, [r7, #0]
 800bca0:	6878      	ldr	r0, [r7, #4]
 800bca2:	f000 fb6d 	bl	800c380 <USBD_SetAddress>
          break;
 800bca6:	e01f      	b.n	800bce8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bca8:	6839      	ldr	r1, [r7, #0]
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f000 fbac 	bl	800c408 <USBD_SetConfig>
 800bcb0:	4603      	mov	r3, r0
 800bcb2:	73fb      	strb	r3, [r7, #15]
          break;
 800bcb4:	e018      	b.n	800bce8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bcb6:	6839      	ldr	r1, [r7, #0]
 800bcb8:	6878      	ldr	r0, [r7, #4]
 800bcba:	f000 fc4b 	bl	800c554 <USBD_GetConfig>
          break;
 800bcbe:	e013      	b.n	800bce8 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bcc0:	6839      	ldr	r1, [r7, #0]
 800bcc2:	6878      	ldr	r0, [r7, #4]
 800bcc4:	f000 fc7c 	bl	800c5c0 <USBD_GetStatus>
          break;
 800bcc8:	e00e      	b.n	800bce8 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bcca:	6839      	ldr	r1, [r7, #0]
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f000 fcab 	bl	800c628 <USBD_SetFeature>
          break;
 800bcd2:	e009      	b.n	800bce8 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bcd4:	6839      	ldr	r1, [r7, #0]
 800bcd6:	6878      	ldr	r0, [r7, #4]
 800bcd8:	f000 fcba 	bl	800c650 <USBD_ClrFeature>
          break;
 800bcdc:	e004      	b.n	800bce8 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800bcde:	6839      	ldr	r1, [r7, #0]
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 fd11 	bl	800c708 <USBD_CtlError>
          break;
 800bce6:	bf00      	nop
      }
      break;
 800bce8:	e004      	b.n	800bcf4 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800bcea:	6839      	ldr	r1, [r7, #0]
 800bcec:	6878      	ldr	r0, [r7, #4]
 800bcee:	f000 fd0b 	bl	800c708 <USBD_CtlError>
      break;
 800bcf2:	bf00      	nop
  }

  return ret;
 800bcf4:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcf6:	4618      	mov	r0, r3
 800bcf8:	3710      	adds	r7, #16
 800bcfa:	46bd      	mov	sp, r7
 800bcfc:	bd80      	pop	{r7, pc}
 800bcfe:	bf00      	nop

0800bd00 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd0e:	683b      	ldr	r3, [r7, #0]
 800bd10:	781b      	ldrb	r3, [r3, #0]
 800bd12:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd16:	2b40      	cmp	r3, #64	; 0x40
 800bd18:	d005      	beq.n	800bd26 <USBD_StdItfReq+0x26>
 800bd1a:	2b40      	cmp	r3, #64	; 0x40
 800bd1c:	d82f      	bhi.n	800bd7e <USBD_StdItfReq+0x7e>
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d001      	beq.n	800bd26 <USBD_StdItfReq+0x26>
 800bd22:	2b20      	cmp	r3, #32
 800bd24:	d12b      	bne.n	800bd7e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bd2c:	b2db      	uxtb	r3, r3
 800bd2e:	3b01      	subs	r3, #1
 800bd30:	2b02      	cmp	r3, #2
 800bd32:	d81d      	bhi.n	800bd70 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bd34:	683b      	ldr	r3, [r7, #0]
 800bd36:	889b      	ldrh	r3, [r3, #4]
 800bd38:	b2db      	uxtb	r3, r3
 800bd3a:	2b01      	cmp	r3, #1
 800bd3c:	d813      	bhi.n	800bd66 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bd44:	689b      	ldr	r3, [r3, #8]
 800bd46:	6839      	ldr	r1, [r7, #0]
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	4798      	blx	r3
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	88db      	ldrh	r3, [r3, #6]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d110      	bne.n	800bd7a <USBD_StdItfReq+0x7a>
 800bd58:	7bfb      	ldrb	r3, [r7, #15]
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d10d      	bne.n	800bd7a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800bd5e:	6878      	ldr	r0, [r7, #4]
 800bd60:	f000 fd9d 	bl	800c89e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800bd64:	e009      	b.n	800bd7a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800bd66:	6839      	ldr	r1, [r7, #0]
 800bd68:	6878      	ldr	r0, [r7, #4]
 800bd6a:	f000 fccd 	bl	800c708 <USBD_CtlError>
          break;
 800bd6e:	e004      	b.n	800bd7a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800bd70:	6839      	ldr	r1, [r7, #0]
 800bd72:	6878      	ldr	r0, [r7, #4]
 800bd74:	f000 fcc8 	bl	800c708 <USBD_CtlError>
          break;
 800bd78:	e000      	b.n	800bd7c <USBD_StdItfReq+0x7c>
          break;
 800bd7a:	bf00      	nop
      }
      break;
 800bd7c:	e004      	b.n	800bd88 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800bd7e:	6839      	ldr	r1, [r7, #0]
 800bd80:	6878      	ldr	r0, [r7, #4]
 800bd82:	f000 fcc1 	bl	800c708 <USBD_CtlError>
      break;
 800bd86:	bf00      	nop
  }

  return ret;
 800bd88:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd8a:	4618      	mov	r0, r3
 800bd8c:	3710      	adds	r7, #16
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	bd80      	pop	{r7, pc}

0800bd92 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd92:	b580      	push	{r7, lr}
 800bd94:	b084      	sub	sp, #16
 800bd96:	af00      	add	r7, sp, #0
 800bd98:	6078      	str	r0, [r7, #4]
 800bd9a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800bda0:	683b      	ldr	r3, [r7, #0]
 800bda2:	889b      	ldrh	r3, [r3, #4]
 800bda4:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bda6:	683b      	ldr	r3, [r7, #0]
 800bda8:	781b      	ldrb	r3, [r3, #0]
 800bdaa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bdae:	2b40      	cmp	r3, #64	; 0x40
 800bdb0:	d007      	beq.n	800bdc2 <USBD_StdEPReq+0x30>
 800bdb2:	2b40      	cmp	r3, #64	; 0x40
 800bdb4:	f200 8145 	bhi.w	800c042 <USBD_StdEPReq+0x2b0>
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d00c      	beq.n	800bdd6 <USBD_StdEPReq+0x44>
 800bdbc:	2b20      	cmp	r3, #32
 800bdbe:	f040 8140 	bne.w	800c042 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	6839      	ldr	r1, [r7, #0]
 800bdcc:	6878      	ldr	r0, [r7, #4]
 800bdce:	4798      	blx	r3
 800bdd0:	4603      	mov	r3, r0
 800bdd2:	73fb      	strb	r3, [r7, #15]
      break;
 800bdd4:	e13a      	b.n	800c04c <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bdd6:	683b      	ldr	r3, [r7, #0]
 800bdd8:	785b      	ldrb	r3, [r3, #1]
 800bdda:	2b03      	cmp	r3, #3
 800bddc:	d007      	beq.n	800bdee <USBD_StdEPReq+0x5c>
 800bdde:	2b03      	cmp	r3, #3
 800bde0:	f300 8129 	bgt.w	800c036 <USBD_StdEPReq+0x2a4>
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d07f      	beq.n	800bee8 <USBD_StdEPReq+0x156>
 800bde8:	2b01      	cmp	r3, #1
 800bdea:	d03c      	beq.n	800be66 <USBD_StdEPReq+0xd4>
 800bdec:	e123      	b.n	800c036 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bdf4:	b2db      	uxtb	r3, r3
 800bdf6:	2b02      	cmp	r3, #2
 800bdf8:	d002      	beq.n	800be00 <USBD_StdEPReq+0x6e>
 800bdfa:	2b03      	cmp	r3, #3
 800bdfc:	d016      	beq.n	800be2c <USBD_StdEPReq+0x9a>
 800bdfe:	e02c      	b.n	800be5a <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be00:	7bbb      	ldrb	r3, [r7, #14]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d00d      	beq.n	800be22 <USBD_StdEPReq+0x90>
 800be06:	7bbb      	ldrb	r3, [r7, #14]
 800be08:	2b80      	cmp	r3, #128	; 0x80
 800be0a:	d00a      	beq.n	800be22 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800be0c:	7bbb      	ldrb	r3, [r7, #14]
 800be0e:	4619      	mov	r1, r3
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f001 f94b 	bl	800d0ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800be16:	2180      	movs	r1, #128	; 0x80
 800be18:	6878      	ldr	r0, [r7, #4]
 800be1a:	f001 f947 	bl	800d0ac <USBD_LL_StallEP>
 800be1e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800be20:	e020      	b.n	800be64 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800be22:	6839      	ldr	r1, [r7, #0]
 800be24:	6878      	ldr	r0, [r7, #4]
 800be26:	f000 fc6f 	bl	800c708 <USBD_CtlError>
              break;
 800be2a:	e01b      	b.n	800be64 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	885b      	ldrh	r3, [r3, #2]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d10e      	bne.n	800be52 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800be34:	7bbb      	ldrb	r3, [r7, #14]
 800be36:	2b00      	cmp	r3, #0
 800be38:	d00b      	beq.n	800be52 <USBD_StdEPReq+0xc0>
 800be3a:	7bbb      	ldrb	r3, [r7, #14]
 800be3c:	2b80      	cmp	r3, #128	; 0x80
 800be3e:	d008      	beq.n	800be52 <USBD_StdEPReq+0xc0>
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	88db      	ldrh	r3, [r3, #6]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d104      	bne.n	800be52 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800be48:	7bbb      	ldrb	r3, [r7, #14]
 800be4a:	4619      	mov	r1, r3
 800be4c:	6878      	ldr	r0, [r7, #4]
 800be4e:	f001 f92d 	bl	800d0ac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800be52:	6878      	ldr	r0, [r7, #4]
 800be54:	f000 fd23 	bl	800c89e <USBD_CtlSendStatus>

              break;
 800be58:	e004      	b.n	800be64 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800be5a:	6839      	ldr	r1, [r7, #0]
 800be5c:	6878      	ldr	r0, [r7, #4]
 800be5e:	f000 fc53 	bl	800c708 <USBD_CtlError>
              break;
 800be62:	bf00      	nop
          }
          break;
 800be64:	e0ec      	b.n	800c040 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	2b02      	cmp	r3, #2
 800be70:	d002      	beq.n	800be78 <USBD_StdEPReq+0xe6>
 800be72:	2b03      	cmp	r3, #3
 800be74:	d016      	beq.n	800bea4 <USBD_StdEPReq+0x112>
 800be76:	e030      	b.n	800beda <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800be78:	7bbb      	ldrb	r3, [r7, #14]
 800be7a:	2b00      	cmp	r3, #0
 800be7c:	d00d      	beq.n	800be9a <USBD_StdEPReq+0x108>
 800be7e:	7bbb      	ldrb	r3, [r7, #14]
 800be80:	2b80      	cmp	r3, #128	; 0x80
 800be82:	d00a      	beq.n	800be9a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800be84:	7bbb      	ldrb	r3, [r7, #14]
 800be86:	4619      	mov	r1, r3
 800be88:	6878      	ldr	r0, [r7, #4]
 800be8a:	f001 f90f 	bl	800d0ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800be8e:	2180      	movs	r1, #128	; 0x80
 800be90:	6878      	ldr	r0, [r7, #4]
 800be92:	f001 f90b 	bl	800d0ac <USBD_LL_StallEP>
 800be96:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800be98:	e025      	b.n	800bee6 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800be9a:	6839      	ldr	r1, [r7, #0]
 800be9c:	6878      	ldr	r0, [r7, #4]
 800be9e:	f000 fc33 	bl	800c708 <USBD_CtlError>
              break;
 800bea2:	e020      	b.n	800bee6 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bea4:	683b      	ldr	r3, [r7, #0]
 800bea6:	885b      	ldrh	r3, [r3, #2]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d11b      	bne.n	800bee4 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800beac:	7bbb      	ldrb	r3, [r7, #14]
 800beae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800beb2:	2b00      	cmp	r3, #0
 800beb4:	d004      	beq.n	800bec0 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800beb6:	7bbb      	ldrb	r3, [r7, #14]
 800beb8:	4619      	mov	r1, r3
 800beba:	6878      	ldr	r0, [r7, #4]
 800bebc:	f001 f92c 	bl	800d118 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f000 fcec 	bl	800c89e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800bec6:	687b      	ldr	r3, [r7, #4]
 800bec8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800becc:	689b      	ldr	r3, [r3, #8]
 800bece:	6839      	ldr	r1, [r7, #0]
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	4798      	blx	r3
 800bed4:	4603      	mov	r3, r0
 800bed6:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800bed8:	e004      	b.n	800bee4 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800beda:	6839      	ldr	r1, [r7, #0]
 800bedc:	6878      	ldr	r0, [r7, #4]
 800bede:	f000 fc13 	bl	800c708 <USBD_CtlError>
              break;
 800bee2:	e000      	b.n	800bee6 <USBD_StdEPReq+0x154>
              break;
 800bee4:	bf00      	nop
          }
          break;
 800bee6:	e0ab      	b.n	800c040 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800beee:	b2db      	uxtb	r3, r3
 800bef0:	2b02      	cmp	r3, #2
 800bef2:	d002      	beq.n	800befa <USBD_StdEPReq+0x168>
 800bef4:	2b03      	cmp	r3, #3
 800bef6:	d032      	beq.n	800bf5e <USBD_StdEPReq+0x1cc>
 800bef8:	e097      	b.n	800c02a <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800befa:	7bbb      	ldrb	r3, [r7, #14]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d007      	beq.n	800bf10 <USBD_StdEPReq+0x17e>
 800bf00:	7bbb      	ldrb	r3, [r7, #14]
 800bf02:	2b80      	cmp	r3, #128	; 0x80
 800bf04:	d004      	beq.n	800bf10 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800bf06:	6839      	ldr	r1, [r7, #0]
 800bf08:	6878      	ldr	r0, [r7, #4]
 800bf0a:	f000 fbfd 	bl	800c708 <USBD_CtlError>
                break;
 800bf0e:	e091      	b.n	800c034 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf10:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	da0b      	bge.n	800bf30 <USBD_StdEPReq+0x19e>
 800bf18:	7bbb      	ldrb	r3, [r7, #14]
 800bf1a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bf1e:	4613      	mov	r3, r2
 800bf20:	009b      	lsls	r3, r3, #2
 800bf22:	4413      	add	r3, r2
 800bf24:	009b      	lsls	r3, r3, #2
 800bf26:	3310      	adds	r3, #16
 800bf28:	687a      	ldr	r2, [r7, #4]
 800bf2a:	4413      	add	r3, r2
 800bf2c:	3304      	adds	r3, #4
 800bf2e:	e00b      	b.n	800bf48 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bf30:	7bbb      	ldrb	r3, [r7, #14]
 800bf32:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bf36:	4613      	mov	r3, r2
 800bf38:	009b      	lsls	r3, r3, #2
 800bf3a:	4413      	add	r3, r2
 800bf3c:	009b      	lsls	r3, r3, #2
 800bf3e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bf42:	687a      	ldr	r2, [r7, #4]
 800bf44:	4413      	add	r3, r2
 800bf46:	3304      	adds	r3, #4
 800bf48:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	2202      	movs	r2, #2
 800bf54:	4619      	mov	r1, r3
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f000 fc47 	bl	800c7ea <USBD_CtlSendData>
              break;
 800bf5c:	e06a      	b.n	800c034 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800bf5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bf62:	2b00      	cmp	r3, #0
 800bf64:	da11      	bge.n	800bf8a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800bf66:	7bbb      	ldrb	r3, [r7, #14]
 800bf68:	f003 020f 	and.w	r2, r3, #15
 800bf6c:	6879      	ldr	r1, [r7, #4]
 800bf6e:	4613      	mov	r3, r2
 800bf70:	009b      	lsls	r3, r3, #2
 800bf72:	4413      	add	r3, r2
 800bf74:	009b      	lsls	r3, r3, #2
 800bf76:	440b      	add	r3, r1
 800bf78:	3324      	adds	r3, #36	; 0x24
 800bf7a:	881b      	ldrh	r3, [r3, #0]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d117      	bne.n	800bfb0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bf80:	6839      	ldr	r1, [r7, #0]
 800bf82:	6878      	ldr	r0, [r7, #4]
 800bf84:	f000 fbc0 	bl	800c708 <USBD_CtlError>
                  break;
 800bf88:	e054      	b.n	800c034 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800bf8a:	7bbb      	ldrb	r3, [r7, #14]
 800bf8c:	f003 020f 	and.w	r2, r3, #15
 800bf90:	6879      	ldr	r1, [r7, #4]
 800bf92:	4613      	mov	r3, r2
 800bf94:	009b      	lsls	r3, r3, #2
 800bf96:	4413      	add	r3, r2
 800bf98:	009b      	lsls	r3, r3, #2
 800bf9a:	440b      	add	r3, r1
 800bf9c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bfa0:	881b      	ldrh	r3, [r3, #0]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d104      	bne.n	800bfb0 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800bfa6:	6839      	ldr	r1, [r7, #0]
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f000 fbad 	bl	800c708 <USBD_CtlError>
                  break;
 800bfae:	e041      	b.n	800c034 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	da0b      	bge.n	800bfd0 <USBD_StdEPReq+0x23e>
 800bfb8:	7bbb      	ldrb	r3, [r7, #14]
 800bfba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	4413      	add	r3, r2
 800bfc4:	009b      	lsls	r3, r3, #2
 800bfc6:	3310      	adds	r3, #16
 800bfc8:	687a      	ldr	r2, [r7, #4]
 800bfca:	4413      	add	r3, r2
 800bfcc:	3304      	adds	r3, #4
 800bfce:	e00b      	b.n	800bfe8 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800bfd0:	7bbb      	ldrb	r3, [r7, #14]
 800bfd2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800bfd6:	4613      	mov	r3, r2
 800bfd8:	009b      	lsls	r3, r3, #2
 800bfda:	4413      	add	r3, r2
 800bfdc:	009b      	lsls	r3, r3, #2
 800bfde:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800bfe2:	687a      	ldr	r2, [r7, #4]
 800bfe4:	4413      	add	r3, r2
 800bfe6:	3304      	adds	r3, #4
 800bfe8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800bfea:	7bbb      	ldrb	r3, [r7, #14]
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d002      	beq.n	800bff6 <USBD_StdEPReq+0x264>
 800bff0:	7bbb      	ldrb	r3, [r7, #14]
 800bff2:	2b80      	cmp	r3, #128	; 0x80
 800bff4:	d103      	bne.n	800bffe <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800bff6:	68bb      	ldr	r3, [r7, #8]
 800bff8:	2200      	movs	r2, #0
 800bffa:	601a      	str	r2, [r3, #0]
 800bffc:	e00e      	b.n	800c01c <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800bffe:	7bbb      	ldrb	r3, [r7, #14]
 800c000:	4619      	mov	r1, r3
 800c002:	6878      	ldr	r0, [r7, #4]
 800c004:	f001 f8be 	bl	800d184 <USBD_LL_IsStallEP>
 800c008:	4603      	mov	r3, r0
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d003      	beq.n	800c016 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800c00e:	68bb      	ldr	r3, [r7, #8]
 800c010:	2201      	movs	r2, #1
 800c012:	601a      	str	r2, [r3, #0]
 800c014:	e002      	b.n	800c01c <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	2200      	movs	r2, #0
 800c01a:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	2202      	movs	r2, #2
 800c020:	4619      	mov	r1, r3
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f000 fbe1 	bl	800c7ea <USBD_CtlSendData>
              break;
 800c028:	e004      	b.n	800c034 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800c02a:	6839      	ldr	r1, [r7, #0]
 800c02c:	6878      	ldr	r0, [r7, #4]
 800c02e:	f000 fb6b 	bl	800c708 <USBD_CtlError>
              break;
 800c032:	bf00      	nop
          }
          break;
 800c034:	e004      	b.n	800c040 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800c036:	6839      	ldr	r1, [r7, #0]
 800c038:	6878      	ldr	r0, [r7, #4]
 800c03a:	f000 fb65 	bl	800c708 <USBD_CtlError>
          break;
 800c03e:	bf00      	nop
      }
      break;
 800c040:	e004      	b.n	800c04c <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800c042:	6839      	ldr	r1, [r7, #0]
 800c044:	6878      	ldr	r0, [r7, #4]
 800c046:	f000 fb5f 	bl	800c708 <USBD_CtlError>
      break;
 800c04a:	bf00      	nop
  }

  return ret;
 800c04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c04e:	4618      	mov	r0, r3
 800c050:	3710      	adds	r7, #16
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
	...

0800c058 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c062:	2300      	movs	r3, #0
 800c064:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c066:	2300      	movs	r3, #0
 800c068:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c06a:	2300      	movs	r3, #0
 800c06c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	885b      	ldrh	r3, [r3, #2]
 800c072:	0a1b      	lsrs	r3, r3, #8
 800c074:	b29b      	uxth	r3, r3
 800c076:	3b01      	subs	r3, #1
 800c078:	2b0e      	cmp	r3, #14
 800c07a:	f200 8152 	bhi.w	800c322 <USBD_GetDescriptor+0x2ca>
 800c07e:	a201      	add	r2, pc, #4	; (adr r2, 800c084 <USBD_GetDescriptor+0x2c>)
 800c080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c084:	0800c0f5 	.word	0x0800c0f5
 800c088:	0800c10d 	.word	0x0800c10d
 800c08c:	0800c14d 	.word	0x0800c14d
 800c090:	0800c323 	.word	0x0800c323
 800c094:	0800c323 	.word	0x0800c323
 800c098:	0800c2c3 	.word	0x0800c2c3
 800c09c:	0800c2ef 	.word	0x0800c2ef
 800c0a0:	0800c323 	.word	0x0800c323
 800c0a4:	0800c323 	.word	0x0800c323
 800c0a8:	0800c323 	.word	0x0800c323
 800c0ac:	0800c323 	.word	0x0800c323
 800c0b0:	0800c323 	.word	0x0800c323
 800c0b4:	0800c323 	.word	0x0800c323
 800c0b8:	0800c323 	.word	0x0800c323
 800c0bc:	0800c0c1 	.word	0x0800c0c1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c0c6:	69db      	ldr	r3, [r3, #28]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d00b      	beq.n	800c0e4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c0d2:	69db      	ldr	r3, [r3, #28]
 800c0d4:	687a      	ldr	r2, [r7, #4]
 800c0d6:	7c12      	ldrb	r2, [r2, #16]
 800c0d8:	f107 0108 	add.w	r1, r7, #8
 800c0dc:	4610      	mov	r0, r2
 800c0de:	4798      	blx	r3
 800c0e0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c0e2:	e126      	b.n	800c332 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c0e4:	6839      	ldr	r1, [r7, #0]
 800c0e6:	6878      	ldr	r0, [r7, #4]
 800c0e8:	f000 fb0e 	bl	800c708 <USBD_CtlError>
        err++;
 800c0ec:	7afb      	ldrb	r3, [r7, #11]
 800c0ee:	3301      	adds	r3, #1
 800c0f0:	72fb      	strb	r3, [r7, #11]
      break;
 800c0f2:	e11e      	b.n	800c332 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	687a      	ldr	r2, [r7, #4]
 800c0fe:	7c12      	ldrb	r2, [r2, #16]
 800c100:	f107 0108 	add.w	r1, r7, #8
 800c104:	4610      	mov	r0, r2
 800c106:	4798      	blx	r3
 800c108:	60f8      	str	r0, [r7, #12]
      break;
 800c10a:	e112      	b.n	800c332 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	7c1b      	ldrb	r3, [r3, #16]
 800c110:	2b00      	cmp	r3, #0
 800c112:	d10d      	bne.n	800c130 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c11a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c11c:	f107 0208 	add.w	r2, r7, #8
 800c120:	4610      	mov	r0, r2
 800c122:	4798      	blx	r3
 800c124:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	3301      	adds	r3, #1
 800c12a:	2202      	movs	r2, #2
 800c12c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c12e:	e100      	b.n	800c332 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c138:	f107 0208 	add.w	r2, r7, #8
 800c13c:	4610      	mov	r0, r2
 800c13e:	4798      	blx	r3
 800c140:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	3301      	adds	r3, #1
 800c146:	2202      	movs	r2, #2
 800c148:	701a      	strb	r2, [r3, #0]
      break;
 800c14a:	e0f2      	b.n	800c332 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	885b      	ldrh	r3, [r3, #2]
 800c150:	b2db      	uxtb	r3, r3
 800c152:	2b05      	cmp	r3, #5
 800c154:	f200 80ac 	bhi.w	800c2b0 <USBD_GetDescriptor+0x258>
 800c158:	a201      	add	r2, pc, #4	; (adr r2, 800c160 <USBD_GetDescriptor+0x108>)
 800c15a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c15e:	bf00      	nop
 800c160:	0800c179 	.word	0x0800c179
 800c164:	0800c1ad 	.word	0x0800c1ad
 800c168:	0800c1e1 	.word	0x0800c1e1
 800c16c:	0800c215 	.word	0x0800c215
 800c170:	0800c249 	.word	0x0800c249
 800c174:	0800c27d 	.word	0x0800c27d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c178:	687b      	ldr	r3, [r7, #4]
 800c17a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c17e:	685b      	ldr	r3, [r3, #4]
 800c180:	2b00      	cmp	r3, #0
 800c182:	d00b      	beq.n	800c19c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	687a      	ldr	r2, [r7, #4]
 800c18e:	7c12      	ldrb	r2, [r2, #16]
 800c190:	f107 0108 	add.w	r1, r7, #8
 800c194:	4610      	mov	r0, r2
 800c196:	4798      	blx	r3
 800c198:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c19a:	e091      	b.n	800c2c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c19c:	6839      	ldr	r1, [r7, #0]
 800c19e:	6878      	ldr	r0, [r7, #4]
 800c1a0:	f000 fab2 	bl	800c708 <USBD_CtlError>
            err++;
 800c1a4:	7afb      	ldrb	r3, [r7, #11]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	72fb      	strb	r3, [r7, #11]
          break;
 800c1aa:	e089      	b.n	800c2c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1b2:	689b      	ldr	r3, [r3, #8]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d00b      	beq.n	800c1d0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	687a      	ldr	r2, [r7, #4]
 800c1c2:	7c12      	ldrb	r2, [r2, #16]
 800c1c4:	f107 0108 	add.w	r1, r7, #8
 800c1c8:	4610      	mov	r0, r2
 800c1ca:	4798      	blx	r3
 800c1cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c1ce:	e077      	b.n	800c2c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c1d0:	6839      	ldr	r1, [r7, #0]
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f000 fa98 	bl	800c708 <USBD_CtlError>
            err++;
 800c1d8:	7afb      	ldrb	r3, [r7, #11]
 800c1da:	3301      	adds	r3, #1
 800c1dc:	72fb      	strb	r3, [r7, #11]
          break;
 800c1de:	e06f      	b.n	800c2c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1e6:	68db      	ldr	r3, [r3, #12]
 800c1e8:	2b00      	cmp	r3, #0
 800c1ea:	d00b      	beq.n	800c204 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c1f2:	68db      	ldr	r3, [r3, #12]
 800c1f4:	687a      	ldr	r2, [r7, #4]
 800c1f6:	7c12      	ldrb	r2, [r2, #16]
 800c1f8:	f107 0108 	add.w	r1, r7, #8
 800c1fc:	4610      	mov	r0, r2
 800c1fe:	4798      	blx	r3
 800c200:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c202:	e05d      	b.n	800c2c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c204:	6839      	ldr	r1, [r7, #0]
 800c206:	6878      	ldr	r0, [r7, #4]
 800c208:	f000 fa7e 	bl	800c708 <USBD_CtlError>
            err++;
 800c20c:	7afb      	ldrb	r3, [r7, #11]
 800c20e:	3301      	adds	r3, #1
 800c210:	72fb      	strb	r3, [r7, #11]
          break;
 800c212:	e055      	b.n	800c2c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c21a:	691b      	ldr	r3, [r3, #16]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d00b      	beq.n	800c238 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c226:	691b      	ldr	r3, [r3, #16]
 800c228:	687a      	ldr	r2, [r7, #4]
 800c22a:	7c12      	ldrb	r2, [r2, #16]
 800c22c:	f107 0108 	add.w	r1, r7, #8
 800c230:	4610      	mov	r0, r2
 800c232:	4798      	blx	r3
 800c234:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c236:	e043      	b.n	800c2c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c238:	6839      	ldr	r1, [r7, #0]
 800c23a:	6878      	ldr	r0, [r7, #4]
 800c23c:	f000 fa64 	bl	800c708 <USBD_CtlError>
            err++;
 800c240:	7afb      	ldrb	r3, [r7, #11]
 800c242:	3301      	adds	r3, #1
 800c244:	72fb      	strb	r3, [r7, #11]
          break;
 800c246:	e03b      	b.n	800c2c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c24e:	695b      	ldr	r3, [r3, #20]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d00b      	beq.n	800c26c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c25a:	695b      	ldr	r3, [r3, #20]
 800c25c:	687a      	ldr	r2, [r7, #4]
 800c25e:	7c12      	ldrb	r2, [r2, #16]
 800c260:	f107 0108 	add.w	r1, r7, #8
 800c264:	4610      	mov	r0, r2
 800c266:	4798      	blx	r3
 800c268:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c26a:	e029      	b.n	800c2c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c26c:	6839      	ldr	r1, [r7, #0]
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 fa4a 	bl	800c708 <USBD_CtlError>
            err++;
 800c274:	7afb      	ldrb	r3, [r7, #11]
 800c276:	3301      	adds	r3, #1
 800c278:	72fb      	strb	r3, [r7, #11]
          break;
 800c27a:	e021      	b.n	800c2c0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c282:	699b      	ldr	r3, [r3, #24]
 800c284:	2b00      	cmp	r3, #0
 800c286:	d00b      	beq.n	800c2a0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800c28e:	699b      	ldr	r3, [r3, #24]
 800c290:	687a      	ldr	r2, [r7, #4]
 800c292:	7c12      	ldrb	r2, [r2, #16]
 800c294:	f107 0108 	add.w	r1, r7, #8
 800c298:	4610      	mov	r0, r2
 800c29a:	4798      	blx	r3
 800c29c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c29e:	e00f      	b.n	800c2c0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800c2a0:	6839      	ldr	r1, [r7, #0]
 800c2a2:	6878      	ldr	r0, [r7, #4]
 800c2a4:	f000 fa30 	bl	800c708 <USBD_CtlError>
            err++;
 800c2a8:	7afb      	ldrb	r3, [r7, #11]
 800c2aa:	3301      	adds	r3, #1
 800c2ac:	72fb      	strb	r3, [r7, #11]
          break;
 800c2ae:	e007      	b.n	800c2c0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c2b0:	6839      	ldr	r1, [r7, #0]
 800c2b2:	6878      	ldr	r0, [r7, #4]
 800c2b4:	f000 fa28 	bl	800c708 <USBD_CtlError>
          err++;
 800c2b8:	7afb      	ldrb	r3, [r7, #11]
 800c2ba:	3301      	adds	r3, #1
 800c2bc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800c2be:	bf00      	nop
      }
      break;
 800c2c0:	e037      	b.n	800c332 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	7c1b      	ldrb	r3, [r3, #16]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d109      	bne.n	800c2de <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2d2:	f107 0208 	add.w	r2, r7, #8
 800c2d6:	4610      	mov	r0, r2
 800c2d8:	4798      	blx	r3
 800c2da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c2dc:	e029      	b.n	800c332 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c2de:	6839      	ldr	r1, [r7, #0]
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f000 fa11 	bl	800c708 <USBD_CtlError>
        err++;
 800c2e6:	7afb      	ldrb	r3, [r7, #11]
 800c2e8:	3301      	adds	r3, #1
 800c2ea:	72fb      	strb	r3, [r7, #11]
      break;
 800c2ec:	e021      	b.n	800c332 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	7c1b      	ldrb	r3, [r3, #16]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d10d      	bne.n	800c312 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c2fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c2fe:	f107 0208 	add.w	r2, r7, #8
 800c302:	4610      	mov	r0, r2
 800c304:	4798      	blx	r3
 800c306:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	3301      	adds	r3, #1
 800c30c:	2207      	movs	r2, #7
 800c30e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c310:	e00f      	b.n	800c332 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800c312:	6839      	ldr	r1, [r7, #0]
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f000 f9f7 	bl	800c708 <USBD_CtlError>
        err++;
 800c31a:	7afb      	ldrb	r3, [r7, #11]
 800c31c:	3301      	adds	r3, #1
 800c31e:	72fb      	strb	r3, [r7, #11]
      break;
 800c320:	e007      	b.n	800c332 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800c322:	6839      	ldr	r1, [r7, #0]
 800c324:	6878      	ldr	r0, [r7, #4]
 800c326:	f000 f9ef 	bl	800c708 <USBD_CtlError>
      err++;
 800c32a:	7afb      	ldrb	r3, [r7, #11]
 800c32c:	3301      	adds	r3, #1
 800c32e:	72fb      	strb	r3, [r7, #11]
      break;
 800c330:	bf00      	nop
  }

  if (err != 0U)
 800c332:	7afb      	ldrb	r3, [r7, #11]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d11e      	bne.n	800c376 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800c338:	683b      	ldr	r3, [r7, #0]
 800c33a:	88db      	ldrh	r3, [r3, #6]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d016      	beq.n	800c36e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800c340:	893b      	ldrh	r3, [r7, #8]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d00e      	beq.n	800c364 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800c346:	683b      	ldr	r3, [r7, #0]
 800c348:	88da      	ldrh	r2, [r3, #6]
 800c34a:	893b      	ldrh	r3, [r7, #8]
 800c34c:	4293      	cmp	r3, r2
 800c34e:	bf28      	it	cs
 800c350:	4613      	movcs	r3, r2
 800c352:	b29b      	uxth	r3, r3
 800c354:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c356:	893b      	ldrh	r3, [r7, #8]
 800c358:	461a      	mov	r2, r3
 800c35a:	68f9      	ldr	r1, [r7, #12]
 800c35c:	6878      	ldr	r0, [r7, #4]
 800c35e:	f000 fa44 	bl	800c7ea <USBD_CtlSendData>
 800c362:	e009      	b.n	800c378 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c364:	6839      	ldr	r1, [r7, #0]
 800c366:	6878      	ldr	r0, [r7, #4]
 800c368:	f000 f9ce 	bl	800c708 <USBD_CtlError>
 800c36c:	e004      	b.n	800c378 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f000 fa95 	bl	800c89e <USBD_CtlSendStatus>
 800c374:	e000      	b.n	800c378 <USBD_GetDescriptor+0x320>
    return;
 800c376:	bf00      	nop
  }
}
 800c378:	3710      	adds	r7, #16
 800c37a:	46bd      	mov	sp, r7
 800c37c:	bd80      	pop	{r7, pc}
 800c37e:	bf00      	nop

0800c380 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b084      	sub	sp, #16
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c38a:	683b      	ldr	r3, [r7, #0]
 800c38c:	889b      	ldrh	r3, [r3, #4]
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d131      	bne.n	800c3f6 <USBD_SetAddress+0x76>
 800c392:	683b      	ldr	r3, [r7, #0]
 800c394:	88db      	ldrh	r3, [r3, #6]
 800c396:	2b00      	cmp	r3, #0
 800c398:	d12d      	bne.n	800c3f6 <USBD_SetAddress+0x76>
 800c39a:	683b      	ldr	r3, [r7, #0]
 800c39c:	885b      	ldrh	r3, [r3, #2]
 800c39e:	2b7f      	cmp	r3, #127	; 0x7f
 800c3a0:	d829      	bhi.n	800c3f6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c3a2:	683b      	ldr	r3, [r7, #0]
 800c3a4:	885b      	ldrh	r3, [r3, #2]
 800c3a6:	b2db      	uxtb	r3, r3
 800c3a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c3ac:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c3b4:	b2db      	uxtb	r3, r3
 800c3b6:	2b03      	cmp	r3, #3
 800c3b8:	d104      	bne.n	800c3c4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c3ba:	6839      	ldr	r1, [r7, #0]
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 f9a3 	bl	800c708 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3c2:	e01d      	b.n	800c400 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	7bfa      	ldrb	r2, [r7, #15]
 800c3c8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c3cc:	7bfb      	ldrb	r3, [r7, #15]
 800c3ce:	4619      	mov	r1, r3
 800c3d0:	6878      	ldr	r0, [r7, #4]
 800c3d2:	f000 ff05 	bl	800d1e0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c3d6:	6878      	ldr	r0, [r7, #4]
 800c3d8:	f000 fa61 	bl	800c89e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c3dc:	7bfb      	ldrb	r3, [r7, #15]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d004      	beq.n	800c3ec <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2202      	movs	r2, #2
 800c3e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3ea:	e009      	b.n	800c400 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c3f4:	e004      	b.n	800c400 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c3f6:	6839      	ldr	r1, [r7, #0]
 800c3f8:	6878      	ldr	r0, [r7, #4]
 800c3fa:	f000 f985 	bl	800c708 <USBD_CtlError>
  }
}
 800c3fe:	bf00      	nop
 800c400:	bf00      	nop
 800c402:	3710      	adds	r7, #16
 800c404:	46bd      	mov	sp, r7
 800c406:	bd80      	pop	{r7, pc}

0800c408 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b084      	sub	sp, #16
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c412:	2300      	movs	r3, #0
 800c414:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c416:	683b      	ldr	r3, [r7, #0]
 800c418:	885b      	ldrh	r3, [r3, #2]
 800c41a:	b2da      	uxtb	r2, r3
 800c41c:	4b4c      	ldr	r3, [pc, #304]	; (800c550 <USBD_SetConfig+0x148>)
 800c41e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c420:	4b4b      	ldr	r3, [pc, #300]	; (800c550 <USBD_SetConfig+0x148>)
 800c422:	781b      	ldrb	r3, [r3, #0]
 800c424:	2b01      	cmp	r3, #1
 800c426:	d905      	bls.n	800c434 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c428:	6839      	ldr	r1, [r7, #0]
 800c42a:	6878      	ldr	r0, [r7, #4]
 800c42c:	f000 f96c 	bl	800c708 <USBD_CtlError>
    return USBD_FAIL;
 800c430:	2303      	movs	r3, #3
 800c432:	e088      	b.n	800c546 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c43a:	b2db      	uxtb	r3, r3
 800c43c:	2b02      	cmp	r3, #2
 800c43e:	d002      	beq.n	800c446 <USBD_SetConfig+0x3e>
 800c440:	2b03      	cmp	r3, #3
 800c442:	d025      	beq.n	800c490 <USBD_SetConfig+0x88>
 800c444:	e071      	b.n	800c52a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c446:	4b42      	ldr	r3, [pc, #264]	; (800c550 <USBD_SetConfig+0x148>)
 800c448:	781b      	ldrb	r3, [r3, #0]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d01c      	beq.n	800c488 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800c44e:	4b40      	ldr	r3, [pc, #256]	; (800c550 <USBD_SetConfig+0x148>)
 800c450:	781b      	ldrb	r3, [r3, #0]
 800c452:	461a      	mov	r2, r3
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c458:	4b3d      	ldr	r3, [pc, #244]	; (800c550 <USBD_SetConfig+0x148>)
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	4619      	mov	r1, r3
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f7ff f992 	bl	800b788 <USBD_SetClassConfig>
 800c464:	4603      	mov	r3, r0
 800c466:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c468:	7bfb      	ldrb	r3, [r7, #15]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d004      	beq.n	800c478 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800c46e:	6839      	ldr	r1, [r7, #0]
 800c470:	6878      	ldr	r0, [r7, #4]
 800c472:	f000 f949 	bl	800c708 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c476:	e065      	b.n	800c544 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c478:	6878      	ldr	r0, [r7, #4]
 800c47a:	f000 fa10 	bl	800c89e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2203      	movs	r2, #3
 800c482:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c486:	e05d      	b.n	800c544 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f000 fa08 	bl	800c89e <USBD_CtlSendStatus>
      break;
 800c48e:	e059      	b.n	800c544 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c490:	4b2f      	ldr	r3, [pc, #188]	; (800c550 <USBD_SetConfig+0x148>)
 800c492:	781b      	ldrb	r3, [r3, #0]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d112      	bne.n	800c4be <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	2202      	movs	r2, #2
 800c49c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800c4a0:	4b2b      	ldr	r3, [pc, #172]	; (800c550 <USBD_SetConfig+0x148>)
 800c4a2:	781b      	ldrb	r3, [r3, #0]
 800c4a4:	461a      	mov	r2, r3
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c4aa:	4b29      	ldr	r3, [pc, #164]	; (800c550 <USBD_SetConfig+0x148>)
 800c4ac:	781b      	ldrb	r3, [r3, #0]
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	6878      	ldr	r0, [r7, #4]
 800c4b2:	f7ff f985 	bl	800b7c0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f000 f9f1 	bl	800c89e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c4bc:	e042      	b.n	800c544 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800c4be:	4b24      	ldr	r3, [pc, #144]	; (800c550 <USBD_SetConfig+0x148>)
 800c4c0:	781b      	ldrb	r3, [r3, #0]
 800c4c2:	461a      	mov	r2, r3
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	685b      	ldr	r3, [r3, #4]
 800c4c8:	429a      	cmp	r2, r3
 800c4ca:	d02a      	beq.n	800c522 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	685b      	ldr	r3, [r3, #4]
 800c4d0:	b2db      	uxtb	r3, r3
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f7ff f973 	bl	800b7c0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c4da:	4b1d      	ldr	r3, [pc, #116]	; (800c550 <USBD_SetConfig+0x148>)
 800c4dc:	781b      	ldrb	r3, [r3, #0]
 800c4de:	461a      	mov	r2, r3
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c4e4:	4b1a      	ldr	r3, [pc, #104]	; (800c550 <USBD_SetConfig+0x148>)
 800c4e6:	781b      	ldrb	r3, [r3, #0]
 800c4e8:	4619      	mov	r1, r3
 800c4ea:	6878      	ldr	r0, [r7, #4]
 800c4ec:	f7ff f94c 	bl	800b788 <USBD_SetClassConfig>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c4f4:	7bfb      	ldrb	r3, [r7, #15]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d00f      	beq.n	800c51a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800c4fa:	6839      	ldr	r1, [r7, #0]
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f000 f903 	bl	800c708 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	685b      	ldr	r3, [r3, #4]
 800c506:	b2db      	uxtb	r3, r3
 800c508:	4619      	mov	r1, r3
 800c50a:	6878      	ldr	r0, [r7, #4]
 800c50c:	f7ff f958 	bl	800b7c0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2202      	movs	r2, #2
 800c514:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800c518:	e014      	b.n	800c544 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800c51a:	6878      	ldr	r0, [r7, #4]
 800c51c:	f000 f9bf 	bl	800c89e <USBD_CtlSendStatus>
      break;
 800c520:	e010      	b.n	800c544 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800c522:	6878      	ldr	r0, [r7, #4]
 800c524:	f000 f9bb 	bl	800c89e <USBD_CtlSendStatus>
      break;
 800c528:	e00c      	b.n	800c544 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800c52a:	6839      	ldr	r1, [r7, #0]
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f000 f8eb 	bl	800c708 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c532:	4b07      	ldr	r3, [pc, #28]	; (800c550 <USBD_SetConfig+0x148>)
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	4619      	mov	r1, r3
 800c538:	6878      	ldr	r0, [r7, #4]
 800c53a:	f7ff f941 	bl	800b7c0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c53e:	2303      	movs	r3, #3
 800c540:	73fb      	strb	r3, [r7, #15]
      break;
 800c542:	bf00      	nop
  }

  return ret;
 800c544:	7bfb      	ldrb	r3, [r7, #15]
}
 800c546:	4618      	mov	r0, r3
 800c548:	3710      	adds	r7, #16
 800c54a:	46bd      	mov	sp, r7
 800c54c:	bd80      	pop	{r7, pc}
 800c54e:	bf00      	nop
 800c550:	200002cc 	.word	0x200002cc

0800c554 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b082      	sub	sp, #8
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
 800c55c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c55e:	683b      	ldr	r3, [r7, #0]
 800c560:	88db      	ldrh	r3, [r3, #6]
 800c562:	2b01      	cmp	r3, #1
 800c564:	d004      	beq.n	800c570 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c566:	6839      	ldr	r1, [r7, #0]
 800c568:	6878      	ldr	r0, [r7, #4]
 800c56a:	f000 f8cd 	bl	800c708 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c56e:	e023      	b.n	800c5b8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c576:	b2db      	uxtb	r3, r3
 800c578:	2b02      	cmp	r3, #2
 800c57a:	dc02      	bgt.n	800c582 <USBD_GetConfig+0x2e>
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	dc03      	bgt.n	800c588 <USBD_GetConfig+0x34>
 800c580:	e015      	b.n	800c5ae <USBD_GetConfig+0x5a>
 800c582:	2b03      	cmp	r3, #3
 800c584:	d00b      	beq.n	800c59e <USBD_GetConfig+0x4a>
 800c586:	e012      	b.n	800c5ae <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	2200      	movs	r2, #0
 800c58c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	3308      	adds	r3, #8
 800c592:	2201      	movs	r2, #1
 800c594:	4619      	mov	r1, r3
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 f927 	bl	800c7ea <USBD_CtlSendData>
        break;
 800c59c:	e00c      	b.n	800c5b8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	3304      	adds	r3, #4
 800c5a2:	2201      	movs	r2, #1
 800c5a4:	4619      	mov	r1, r3
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f000 f91f 	bl	800c7ea <USBD_CtlSendData>
        break;
 800c5ac:	e004      	b.n	800c5b8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c5ae:	6839      	ldr	r1, [r7, #0]
 800c5b0:	6878      	ldr	r0, [r7, #4]
 800c5b2:	f000 f8a9 	bl	800c708 <USBD_CtlError>
        break;
 800c5b6:	bf00      	nop
}
 800c5b8:	bf00      	nop
 800c5ba:	3708      	adds	r7, #8
 800c5bc:	46bd      	mov	sp, r7
 800c5be:	bd80      	pop	{r7, pc}

0800c5c0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c5c0:	b580      	push	{r7, lr}
 800c5c2:	b082      	sub	sp, #8
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
 800c5c8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c5ca:	687b      	ldr	r3, [r7, #4]
 800c5cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c5d0:	b2db      	uxtb	r3, r3
 800c5d2:	3b01      	subs	r3, #1
 800c5d4:	2b02      	cmp	r3, #2
 800c5d6:	d81e      	bhi.n	800c616 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c5d8:	683b      	ldr	r3, [r7, #0]
 800c5da:	88db      	ldrh	r3, [r3, #6]
 800c5dc:	2b02      	cmp	r3, #2
 800c5de:	d004      	beq.n	800c5ea <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c5e0:	6839      	ldr	r1, [r7, #0]
 800c5e2:	6878      	ldr	r0, [r7, #4]
 800c5e4:	f000 f890 	bl	800c708 <USBD_CtlError>
        break;
 800c5e8:	e01a      	b.n	800c620 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2201      	movs	r2, #1
 800c5ee:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d005      	beq.n	800c606 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	68db      	ldr	r3, [r3, #12]
 800c5fe:	f043 0202 	orr.w	r2, r3, #2
 800c602:	687b      	ldr	r3, [r7, #4]
 800c604:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	330c      	adds	r3, #12
 800c60a:	2202      	movs	r2, #2
 800c60c:	4619      	mov	r1, r3
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f000 f8eb 	bl	800c7ea <USBD_CtlSendData>
      break;
 800c614:	e004      	b.n	800c620 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c616:	6839      	ldr	r1, [r7, #0]
 800c618:	6878      	ldr	r0, [r7, #4]
 800c61a:	f000 f875 	bl	800c708 <USBD_CtlError>
      break;
 800c61e:	bf00      	nop
  }
}
 800c620:	bf00      	nop
 800c622:	3708      	adds	r7, #8
 800c624:	46bd      	mov	sp, r7
 800c626:	bd80      	pop	{r7, pc}

0800c628 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c628:	b580      	push	{r7, lr}
 800c62a:	b082      	sub	sp, #8
 800c62c:	af00      	add	r7, sp, #0
 800c62e:	6078      	str	r0, [r7, #4]
 800c630:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	885b      	ldrh	r3, [r3, #2]
 800c636:	2b01      	cmp	r3, #1
 800c638:	d106      	bne.n	800c648 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	2201      	movs	r2, #1
 800c63e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c642:	6878      	ldr	r0, [r7, #4]
 800c644:	f000 f92b 	bl	800c89e <USBD_CtlSendStatus>
  }
}
 800c648:	bf00      	nop
 800c64a:	3708      	adds	r7, #8
 800c64c:	46bd      	mov	sp, r7
 800c64e:	bd80      	pop	{r7, pc}

0800c650 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c650:	b580      	push	{r7, lr}
 800c652:	b082      	sub	sp, #8
 800c654:	af00      	add	r7, sp, #0
 800c656:	6078      	str	r0, [r7, #4]
 800c658:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c660:	b2db      	uxtb	r3, r3
 800c662:	3b01      	subs	r3, #1
 800c664:	2b02      	cmp	r3, #2
 800c666:	d80b      	bhi.n	800c680 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	885b      	ldrh	r3, [r3, #2]
 800c66c:	2b01      	cmp	r3, #1
 800c66e:	d10c      	bne.n	800c68a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2200      	movs	r2, #0
 800c674:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c678:	6878      	ldr	r0, [r7, #4]
 800c67a:	f000 f910 	bl	800c89e <USBD_CtlSendStatus>
      }
      break;
 800c67e:	e004      	b.n	800c68a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c680:	6839      	ldr	r1, [r7, #0]
 800c682:	6878      	ldr	r0, [r7, #4]
 800c684:	f000 f840 	bl	800c708 <USBD_CtlError>
      break;
 800c688:	e000      	b.n	800c68c <USBD_ClrFeature+0x3c>
      break;
 800c68a:	bf00      	nop
  }
}
 800c68c:	bf00      	nop
 800c68e:	3708      	adds	r7, #8
 800c690:	46bd      	mov	sp, r7
 800c692:	bd80      	pop	{r7, pc}

0800c694 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b084      	sub	sp, #16
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
 800c69c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c69e:	683b      	ldr	r3, [r7, #0]
 800c6a0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c6a2:	68fb      	ldr	r3, [r7, #12]
 800c6a4:	781a      	ldrb	r2, [r3, #0]
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	3301      	adds	r3, #1
 800c6ae:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
 800c6b2:	781a      	ldrb	r2, [r3, #0]
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c6be:	68f8      	ldr	r0, [r7, #12]
 800c6c0:	f7ff fa92 	bl	800bbe8 <SWAPBYTE>
 800c6c4:	4603      	mov	r3, r0
 800c6c6:	461a      	mov	r2, r3
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	3301      	adds	r3, #1
 800c6d0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	3301      	adds	r3, #1
 800c6d6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c6d8:	68f8      	ldr	r0, [r7, #12]
 800c6da:	f7ff fa85 	bl	800bbe8 <SWAPBYTE>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	3301      	adds	r3, #1
 800c6ea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c6ec:	68fb      	ldr	r3, [r7, #12]
 800c6ee:	3301      	adds	r3, #1
 800c6f0:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c6f2:	68f8      	ldr	r0, [r7, #12]
 800c6f4:	f7ff fa78 	bl	800bbe8 <SWAPBYTE>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	461a      	mov	r2, r3
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	80da      	strh	r2, [r3, #6]
}
 800c700:	bf00      	nop
 800c702:	3710      	adds	r7, #16
 800c704:	46bd      	mov	sp, r7
 800c706:	bd80      	pop	{r7, pc}

0800c708 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b082      	sub	sp, #8
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
 800c710:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c712:	2180      	movs	r1, #128	; 0x80
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f000 fcc9 	bl	800d0ac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c71a:	2100      	movs	r1, #0
 800c71c:	6878      	ldr	r0, [r7, #4]
 800c71e:	f000 fcc5 	bl	800d0ac <USBD_LL_StallEP>
}
 800c722:	bf00      	nop
 800c724:	3708      	adds	r7, #8
 800c726:	46bd      	mov	sp, r7
 800c728:	bd80      	pop	{r7, pc}

0800c72a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c72a:	b580      	push	{r7, lr}
 800c72c:	b086      	sub	sp, #24
 800c72e:	af00      	add	r7, sp, #0
 800c730:	60f8      	str	r0, [r7, #12]
 800c732:	60b9      	str	r1, [r7, #8]
 800c734:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c736:	2300      	movs	r3, #0
 800c738:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c73a:	68fb      	ldr	r3, [r7, #12]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d036      	beq.n	800c7ae <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800c744:	6938      	ldr	r0, [r7, #16]
 800c746:	f000 f836 	bl	800c7b6 <USBD_GetLen>
 800c74a:	4603      	mov	r3, r0
 800c74c:	3301      	adds	r3, #1
 800c74e:	b29b      	uxth	r3, r3
 800c750:	005b      	lsls	r3, r3, #1
 800c752:	b29a      	uxth	r2, r3
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c758:	7dfb      	ldrb	r3, [r7, #23]
 800c75a:	68ba      	ldr	r2, [r7, #8]
 800c75c:	4413      	add	r3, r2
 800c75e:	687a      	ldr	r2, [r7, #4]
 800c760:	7812      	ldrb	r2, [r2, #0]
 800c762:	701a      	strb	r2, [r3, #0]
  idx++;
 800c764:	7dfb      	ldrb	r3, [r7, #23]
 800c766:	3301      	adds	r3, #1
 800c768:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c76a:	7dfb      	ldrb	r3, [r7, #23]
 800c76c:	68ba      	ldr	r2, [r7, #8]
 800c76e:	4413      	add	r3, r2
 800c770:	2203      	movs	r2, #3
 800c772:	701a      	strb	r2, [r3, #0]
  idx++;
 800c774:	7dfb      	ldrb	r3, [r7, #23]
 800c776:	3301      	adds	r3, #1
 800c778:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c77a:	e013      	b.n	800c7a4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c77c:	7dfb      	ldrb	r3, [r7, #23]
 800c77e:	68ba      	ldr	r2, [r7, #8]
 800c780:	4413      	add	r3, r2
 800c782:	693a      	ldr	r2, [r7, #16]
 800c784:	7812      	ldrb	r2, [r2, #0]
 800c786:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c788:	693b      	ldr	r3, [r7, #16]
 800c78a:	3301      	adds	r3, #1
 800c78c:	613b      	str	r3, [r7, #16]
    idx++;
 800c78e:	7dfb      	ldrb	r3, [r7, #23]
 800c790:	3301      	adds	r3, #1
 800c792:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c794:	7dfb      	ldrb	r3, [r7, #23]
 800c796:	68ba      	ldr	r2, [r7, #8]
 800c798:	4413      	add	r3, r2
 800c79a:	2200      	movs	r2, #0
 800c79c:	701a      	strb	r2, [r3, #0]
    idx++;
 800c79e:	7dfb      	ldrb	r3, [r7, #23]
 800c7a0:	3301      	adds	r3, #1
 800c7a2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c7a4:	693b      	ldr	r3, [r7, #16]
 800c7a6:	781b      	ldrb	r3, [r3, #0]
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d1e7      	bne.n	800c77c <USBD_GetString+0x52>
 800c7ac:	e000      	b.n	800c7b0 <USBD_GetString+0x86>
    return;
 800c7ae:	bf00      	nop
  }
}
 800c7b0:	3718      	adds	r7, #24
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}

0800c7b6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c7b6:	b480      	push	{r7}
 800c7b8:	b085      	sub	sp, #20
 800c7ba:	af00      	add	r7, sp, #0
 800c7bc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c7be:	2300      	movs	r3, #0
 800c7c0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c7c6:	e005      	b.n	800c7d4 <USBD_GetLen+0x1e>
  {
    len++;
 800c7c8:	7bfb      	ldrb	r3, [r7, #15]
 800c7ca:	3301      	adds	r3, #1
 800c7cc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c7ce:	68bb      	ldr	r3, [r7, #8]
 800c7d0:	3301      	adds	r3, #1
 800c7d2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	781b      	ldrb	r3, [r3, #0]
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	d1f5      	bne.n	800c7c8 <USBD_GetLen+0x12>
  }

  return len;
 800c7dc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c7de:	4618      	mov	r0, r3
 800c7e0:	3714      	adds	r7, #20
 800c7e2:	46bd      	mov	sp, r7
 800c7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7e8:	4770      	bx	lr

0800c7ea <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c7ea:	b580      	push	{r7, lr}
 800c7ec:	b084      	sub	sp, #16
 800c7ee:	af00      	add	r7, sp, #0
 800c7f0:	60f8      	str	r0, [r7, #12]
 800c7f2:	60b9      	str	r1, [r7, #8]
 800c7f4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	2202      	movs	r2, #2
 800c7fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	687a      	ldr	r2, [r7, #4]
 800c802:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	687a      	ldr	r2, [r7, #4]
 800c808:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	68ba      	ldr	r2, [r7, #8]
 800c80e:	2100      	movs	r1, #0
 800c810:	68f8      	ldr	r0, [r7, #12]
 800c812:	f000 fd1b 	bl	800d24c <USBD_LL_Transmit>

  return USBD_OK;
 800c816:	2300      	movs	r3, #0
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3710      	adds	r7, #16
 800c81c:	46bd      	mov	sp, r7
 800c81e:	bd80      	pop	{r7, pc}

0800c820 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c820:	b580      	push	{r7, lr}
 800c822:	b084      	sub	sp, #16
 800c824:	af00      	add	r7, sp, #0
 800c826:	60f8      	str	r0, [r7, #12]
 800c828:	60b9      	str	r1, [r7, #8]
 800c82a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	68ba      	ldr	r2, [r7, #8]
 800c830:	2100      	movs	r1, #0
 800c832:	68f8      	ldr	r0, [r7, #12]
 800c834:	f000 fd0a 	bl	800d24c <USBD_LL_Transmit>

  return USBD_OK;
 800c838:	2300      	movs	r3, #0
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3710      	adds	r7, #16
 800c83e:	46bd      	mov	sp, r7
 800c840:	bd80      	pop	{r7, pc}

0800c842 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c842:	b580      	push	{r7, lr}
 800c844:	b084      	sub	sp, #16
 800c846:	af00      	add	r7, sp, #0
 800c848:	60f8      	str	r0, [r7, #12]
 800c84a:	60b9      	str	r1, [r7, #8]
 800c84c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	2203      	movs	r2, #3
 800c852:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	687a      	ldr	r2, [r7, #4]
 800c862:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	68ba      	ldr	r2, [r7, #8]
 800c86a:	2100      	movs	r1, #0
 800c86c:	68f8      	ldr	r0, [r7, #12]
 800c86e:	f000 fd25 	bl	800d2bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c872:	2300      	movs	r3, #0
}
 800c874:	4618      	mov	r0, r3
 800c876:	3710      	adds	r7, #16
 800c878:	46bd      	mov	sp, r7
 800c87a:	bd80      	pop	{r7, pc}

0800c87c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c87c:	b580      	push	{r7, lr}
 800c87e:	b084      	sub	sp, #16
 800c880:	af00      	add	r7, sp, #0
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	60b9      	str	r1, [r7, #8]
 800c886:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	68ba      	ldr	r2, [r7, #8]
 800c88c:	2100      	movs	r1, #0
 800c88e:	68f8      	ldr	r0, [r7, #12]
 800c890:	f000 fd14 	bl	800d2bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c894:	2300      	movs	r3, #0
}
 800c896:	4618      	mov	r0, r3
 800c898:	3710      	adds	r7, #16
 800c89a:	46bd      	mov	sp, r7
 800c89c:	bd80      	pop	{r7, pc}

0800c89e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c89e:	b580      	push	{r7, lr}
 800c8a0:	b082      	sub	sp, #8
 800c8a2:	af00      	add	r7, sp, #0
 800c8a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2204      	movs	r2, #4
 800c8aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	2200      	movs	r2, #0
 800c8b2:	2100      	movs	r1, #0
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 fcc9 	bl	800d24c <USBD_LL_Transmit>

  return USBD_OK;
 800c8ba:	2300      	movs	r3, #0
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	3708      	adds	r7, #8
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	bd80      	pop	{r7, pc}

0800c8c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c8c4:	b580      	push	{r7, lr}
 800c8c6:	b082      	sub	sp, #8
 800c8c8:	af00      	add	r7, sp, #0
 800c8ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2205      	movs	r2, #5
 800c8d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	2100      	movs	r1, #0
 800c8da:	6878      	ldr	r0, [r7, #4]
 800c8dc:	f000 fcee 	bl	800d2bc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c8e0:	2300      	movs	r3, #0
}
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	3708      	adds	r7, #8
 800c8e6:	46bd      	mov	sp, r7
 800c8e8:	bd80      	pop	{r7, pc}
	...

0800c8ec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	4912      	ldr	r1, [pc, #72]	; (800c93c <MX_USB_DEVICE_Init+0x50>)
 800c8f4:	4812      	ldr	r0, [pc, #72]	; (800c940 <MX_USB_DEVICE_Init+0x54>)
 800c8f6:	f7fe fed9 	bl	800b6ac <USBD_Init>
 800c8fa:	4603      	mov	r3, r0
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d001      	beq.n	800c904 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c900:	f7f6 fbb6 	bl	8003070 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c904:	490f      	ldr	r1, [pc, #60]	; (800c944 <MX_USB_DEVICE_Init+0x58>)
 800c906:	480e      	ldr	r0, [pc, #56]	; (800c940 <MX_USB_DEVICE_Init+0x54>)
 800c908:	f7fe ff00 	bl	800b70c <USBD_RegisterClass>
 800c90c:	4603      	mov	r3, r0
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d001      	beq.n	800c916 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c912:	f7f6 fbad 	bl	8003070 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c916:	490c      	ldr	r1, [pc, #48]	; (800c948 <MX_USB_DEVICE_Init+0x5c>)
 800c918:	4809      	ldr	r0, [pc, #36]	; (800c940 <MX_USB_DEVICE_Init+0x54>)
 800c91a:	f7fe fe51 	bl	800b5c0 <USBD_CDC_RegisterInterface>
 800c91e:	4603      	mov	r3, r0
 800c920:	2b00      	cmp	r3, #0
 800c922:	d001      	beq.n	800c928 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c924:	f7f6 fba4 	bl	8003070 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c928:	4805      	ldr	r0, [pc, #20]	; (800c940 <MX_USB_DEVICE_Init+0x54>)
 800c92a:	f7fe ff16 	bl	800b75a <USBD_Start>
 800c92e:	4603      	mov	r3, r0
 800c930:	2b00      	cmp	r3, #0
 800c932:	d001      	beq.n	800c938 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c934:	f7f6 fb9c 	bl	8003070 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c938:	bf00      	nop
 800c93a:	bd80      	pop	{r7, pc}
 800c93c:	20000130 	.word	0x20000130
 800c940:	20000764 	.word	0x20000764
 800c944:	20000018 	.word	0x20000018
 800c948:	2000011c 	.word	0x2000011c

0800c94c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c950:	2200      	movs	r2, #0
 800c952:	4905      	ldr	r1, [pc, #20]	; (800c968 <CDC_Init_FS+0x1c>)
 800c954:	4805      	ldr	r0, [pc, #20]	; (800c96c <CDC_Init_FS+0x20>)
 800c956:	f7fe fe48 	bl	800b5ea <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c95a:	4905      	ldr	r1, [pc, #20]	; (800c970 <CDC_Init_FS+0x24>)
 800c95c:	4803      	ldr	r0, [pc, #12]	; (800c96c <CDC_Init_FS+0x20>)
 800c95e:	f7fe fe62 	bl	800b626 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c962:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c964:	4618      	mov	r0, r3
 800c966:	bd80      	pop	{r7, pc}
 800c968:	20000e1c 	.word	0x20000e1c
 800c96c:	20000764 	.word	0x20000764
 800c970:	20000a34 	.word	0x20000a34

0800c974 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c974:	b480      	push	{r7}
 800c976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c978:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	46bd      	mov	sp, r7
 800c97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c982:	4770      	bx	lr

0800c984 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c984:	b480      	push	{r7}
 800c986:	b083      	sub	sp, #12
 800c988:	af00      	add	r7, sp, #0
 800c98a:	4603      	mov	r3, r0
 800c98c:	6039      	str	r1, [r7, #0]
 800c98e:	71fb      	strb	r3, [r7, #7]
 800c990:	4613      	mov	r3, r2
 800c992:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c994:	79fb      	ldrb	r3, [r7, #7]
 800c996:	2b23      	cmp	r3, #35	; 0x23
 800c998:	d84a      	bhi.n	800ca30 <CDC_Control_FS+0xac>
 800c99a:	a201      	add	r2, pc, #4	; (adr r2, 800c9a0 <CDC_Control_FS+0x1c>)
 800c99c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9a0:	0800ca31 	.word	0x0800ca31
 800c9a4:	0800ca31 	.word	0x0800ca31
 800c9a8:	0800ca31 	.word	0x0800ca31
 800c9ac:	0800ca31 	.word	0x0800ca31
 800c9b0:	0800ca31 	.word	0x0800ca31
 800c9b4:	0800ca31 	.word	0x0800ca31
 800c9b8:	0800ca31 	.word	0x0800ca31
 800c9bc:	0800ca31 	.word	0x0800ca31
 800c9c0:	0800ca31 	.word	0x0800ca31
 800c9c4:	0800ca31 	.word	0x0800ca31
 800c9c8:	0800ca31 	.word	0x0800ca31
 800c9cc:	0800ca31 	.word	0x0800ca31
 800c9d0:	0800ca31 	.word	0x0800ca31
 800c9d4:	0800ca31 	.word	0x0800ca31
 800c9d8:	0800ca31 	.word	0x0800ca31
 800c9dc:	0800ca31 	.word	0x0800ca31
 800c9e0:	0800ca31 	.word	0x0800ca31
 800c9e4:	0800ca31 	.word	0x0800ca31
 800c9e8:	0800ca31 	.word	0x0800ca31
 800c9ec:	0800ca31 	.word	0x0800ca31
 800c9f0:	0800ca31 	.word	0x0800ca31
 800c9f4:	0800ca31 	.word	0x0800ca31
 800c9f8:	0800ca31 	.word	0x0800ca31
 800c9fc:	0800ca31 	.word	0x0800ca31
 800ca00:	0800ca31 	.word	0x0800ca31
 800ca04:	0800ca31 	.word	0x0800ca31
 800ca08:	0800ca31 	.word	0x0800ca31
 800ca0c:	0800ca31 	.word	0x0800ca31
 800ca10:	0800ca31 	.word	0x0800ca31
 800ca14:	0800ca31 	.word	0x0800ca31
 800ca18:	0800ca31 	.word	0x0800ca31
 800ca1c:	0800ca31 	.word	0x0800ca31
 800ca20:	0800ca31 	.word	0x0800ca31
 800ca24:	0800ca31 	.word	0x0800ca31
 800ca28:	0800ca31 	.word	0x0800ca31
 800ca2c:	0800ca31 	.word	0x0800ca31
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ca30:	bf00      	nop
  }

  return (USBD_OK);
 800ca32:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ca34:	4618      	mov	r0, r3
 800ca36:	370c      	adds	r7, #12
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca3e:	4770      	bx	lr

0800ca40 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ca40:	b580      	push	{r7, lr}
 800ca42:	b082      	sub	sp, #8
 800ca44:	af00      	add	r7, sp, #0
 800ca46:	6078      	str	r0, [r7, #4]
 800ca48:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ca4a:	6879      	ldr	r1, [r7, #4]
 800ca4c:	4805      	ldr	r0, [pc, #20]	; (800ca64 <CDC_Receive_FS+0x24>)
 800ca4e:	f7fe fdea 	bl	800b626 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ca52:	4804      	ldr	r0, [pc, #16]	; (800ca64 <CDC_Receive_FS+0x24>)
 800ca54:	f7fe fe00 	bl	800b658 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ca58:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	3708      	adds	r7, #8
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}
 800ca62:	bf00      	nop
 800ca64:	20000764 	.word	0x20000764

0800ca68 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ca68:	b480      	push	{r7}
 800ca6a:	b087      	sub	sp, #28
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	60f8      	str	r0, [r7, #12]
 800ca70:	60b9      	str	r1, [r7, #8]
 800ca72:	4613      	mov	r3, r2
 800ca74:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ca76:	2300      	movs	r3, #0
 800ca78:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ca7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ca7e:	4618      	mov	r0, r3
 800ca80:	371c      	adds	r7, #28
 800ca82:	46bd      	mov	sp, r7
 800ca84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca88:	4770      	bx	lr
	...

0800ca8c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b083      	sub	sp, #12
 800ca90:	af00      	add	r7, sp, #0
 800ca92:	4603      	mov	r3, r0
 800ca94:	6039      	str	r1, [r7, #0]
 800ca96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	2212      	movs	r2, #18
 800ca9c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ca9e:	4b03      	ldr	r3, [pc, #12]	; (800caac <USBD_FS_DeviceDescriptor+0x20>)
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	370c      	adds	r7, #12
 800caa4:	46bd      	mov	sp, r7
 800caa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caaa:	4770      	bx	lr
 800caac:	20000150 	.word	0x20000150

0800cab0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cab0:	b480      	push	{r7}
 800cab2:	b083      	sub	sp, #12
 800cab4:	af00      	add	r7, sp, #0
 800cab6:	4603      	mov	r3, r0
 800cab8:	6039      	str	r1, [r7, #0]
 800caba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cabc:	683b      	ldr	r3, [r7, #0]
 800cabe:	2204      	movs	r2, #4
 800cac0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cac2:	4b03      	ldr	r3, [pc, #12]	; (800cad0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cac4:	4618      	mov	r0, r3
 800cac6:	370c      	adds	r7, #12
 800cac8:	46bd      	mov	sp, r7
 800caca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cace:	4770      	bx	lr
 800cad0:	20000170 	.word	0x20000170

0800cad4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cad4:	b580      	push	{r7, lr}
 800cad6:	b082      	sub	sp, #8
 800cad8:	af00      	add	r7, sp, #0
 800cada:	4603      	mov	r3, r0
 800cadc:	6039      	str	r1, [r7, #0]
 800cade:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cae0:	79fb      	ldrb	r3, [r7, #7]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	d105      	bne.n	800caf2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cae6:	683a      	ldr	r2, [r7, #0]
 800cae8:	4907      	ldr	r1, [pc, #28]	; (800cb08 <USBD_FS_ProductStrDescriptor+0x34>)
 800caea:	4808      	ldr	r0, [pc, #32]	; (800cb0c <USBD_FS_ProductStrDescriptor+0x38>)
 800caec:	f7ff fe1d 	bl	800c72a <USBD_GetString>
 800caf0:	e004      	b.n	800cafc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800caf2:	683a      	ldr	r2, [r7, #0]
 800caf4:	4904      	ldr	r1, [pc, #16]	; (800cb08 <USBD_FS_ProductStrDescriptor+0x34>)
 800caf6:	4805      	ldr	r0, [pc, #20]	; (800cb0c <USBD_FS_ProductStrDescriptor+0x38>)
 800caf8:	f7ff fe17 	bl	800c72a <USBD_GetString>
  }
  return USBD_StrDesc;
 800cafc:	4b02      	ldr	r3, [pc, #8]	; (800cb08 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cafe:	4618      	mov	r0, r3
 800cb00:	3708      	adds	r7, #8
 800cb02:	46bd      	mov	sp, r7
 800cb04:	bd80      	pop	{r7, pc}
 800cb06:	bf00      	nop
 800cb08:	20001204 	.word	0x20001204
 800cb0c:	0800d470 	.word	0x0800d470

0800cb10 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb10:	b580      	push	{r7, lr}
 800cb12:	b082      	sub	sp, #8
 800cb14:	af00      	add	r7, sp, #0
 800cb16:	4603      	mov	r3, r0
 800cb18:	6039      	str	r1, [r7, #0]
 800cb1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cb1c:	683a      	ldr	r2, [r7, #0]
 800cb1e:	4904      	ldr	r1, [pc, #16]	; (800cb30 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cb20:	4804      	ldr	r0, [pc, #16]	; (800cb34 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cb22:	f7ff fe02 	bl	800c72a <USBD_GetString>
  return USBD_StrDesc;
 800cb26:	4b02      	ldr	r3, [pc, #8]	; (800cb30 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cb28:	4618      	mov	r0, r3
 800cb2a:	3708      	adds	r7, #8
 800cb2c:	46bd      	mov	sp, r7
 800cb2e:	bd80      	pop	{r7, pc}
 800cb30:	20001204 	.word	0x20001204
 800cb34:	0800d488 	.word	0x0800d488

0800cb38 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb38:	b580      	push	{r7, lr}
 800cb3a:	b082      	sub	sp, #8
 800cb3c:	af00      	add	r7, sp, #0
 800cb3e:	4603      	mov	r3, r0
 800cb40:	6039      	str	r1, [r7, #0]
 800cb42:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	221a      	movs	r2, #26
 800cb48:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cb4a:	f000 f855 	bl	800cbf8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cb4e:	4b02      	ldr	r3, [pc, #8]	; (800cb58 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3708      	adds	r7, #8
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}
 800cb58:	20000174 	.word	0x20000174

0800cb5c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b082      	sub	sp, #8
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	4603      	mov	r3, r0
 800cb64:	6039      	str	r1, [r7, #0]
 800cb66:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cb68:	79fb      	ldrb	r3, [r7, #7]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d105      	bne.n	800cb7a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cb6e:	683a      	ldr	r2, [r7, #0]
 800cb70:	4907      	ldr	r1, [pc, #28]	; (800cb90 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cb72:	4808      	ldr	r0, [pc, #32]	; (800cb94 <USBD_FS_ConfigStrDescriptor+0x38>)
 800cb74:	f7ff fdd9 	bl	800c72a <USBD_GetString>
 800cb78:	e004      	b.n	800cb84 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cb7a:	683a      	ldr	r2, [r7, #0]
 800cb7c:	4904      	ldr	r1, [pc, #16]	; (800cb90 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cb7e:	4805      	ldr	r0, [pc, #20]	; (800cb94 <USBD_FS_ConfigStrDescriptor+0x38>)
 800cb80:	f7ff fdd3 	bl	800c72a <USBD_GetString>
  }
  return USBD_StrDesc;
 800cb84:	4b02      	ldr	r3, [pc, #8]	; (800cb90 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800cb86:	4618      	mov	r0, r3
 800cb88:	3708      	adds	r7, #8
 800cb8a:	46bd      	mov	sp, r7
 800cb8c:	bd80      	pop	{r7, pc}
 800cb8e:	bf00      	nop
 800cb90:	20001204 	.word	0x20001204
 800cb94:	0800d49c 	.word	0x0800d49c

0800cb98 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b082      	sub	sp, #8
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	4603      	mov	r3, r0
 800cba0:	6039      	str	r1, [r7, #0]
 800cba2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cba4:	79fb      	ldrb	r3, [r7, #7]
 800cba6:	2b00      	cmp	r3, #0
 800cba8:	d105      	bne.n	800cbb6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cbaa:	683a      	ldr	r2, [r7, #0]
 800cbac:	4907      	ldr	r1, [pc, #28]	; (800cbcc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cbae:	4808      	ldr	r0, [pc, #32]	; (800cbd0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cbb0:	f7ff fdbb 	bl	800c72a <USBD_GetString>
 800cbb4:	e004      	b.n	800cbc0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cbb6:	683a      	ldr	r2, [r7, #0]
 800cbb8:	4904      	ldr	r1, [pc, #16]	; (800cbcc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cbba:	4805      	ldr	r0, [pc, #20]	; (800cbd0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cbbc:	f7ff fdb5 	bl	800c72a <USBD_GetString>
  }
  return USBD_StrDesc;
 800cbc0:	4b02      	ldr	r3, [pc, #8]	; (800cbcc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	3708      	adds	r7, #8
 800cbc6:	46bd      	mov	sp, r7
 800cbc8:	bd80      	pop	{r7, pc}
 800cbca:	bf00      	nop
 800cbcc:	20001204 	.word	0x20001204
 800cbd0:	0800d4a8 	.word	0x0800d4a8

0800cbd4 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbd4:	b480      	push	{r7}
 800cbd6:	b083      	sub	sp, #12
 800cbd8:	af00      	add	r7, sp, #0
 800cbda:	4603      	mov	r3, r0
 800cbdc:	6039      	str	r1, [r7, #0]
 800cbde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800cbe0:	683b      	ldr	r3, [r7, #0]
 800cbe2:	220c      	movs	r2, #12
 800cbe4:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800cbe6:	4b03      	ldr	r3, [pc, #12]	; (800cbf4 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800cbe8:	4618      	mov	r0, r3
 800cbea:	370c      	adds	r7, #12
 800cbec:	46bd      	mov	sp, r7
 800cbee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf2:	4770      	bx	lr
 800cbf4:	20000164 	.word	0x20000164

0800cbf8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cbf8:	b580      	push	{r7, lr}
 800cbfa:	b084      	sub	sp, #16
 800cbfc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cbfe:	4b0f      	ldr	r3, [pc, #60]	; (800cc3c <Get_SerialNum+0x44>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cc04:	4b0e      	ldr	r3, [pc, #56]	; (800cc40 <Get_SerialNum+0x48>)
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cc0a:	4b0e      	ldr	r3, [pc, #56]	; (800cc44 <Get_SerialNum+0x4c>)
 800cc0c:	681b      	ldr	r3, [r3, #0]
 800cc0e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cc10:	68fa      	ldr	r2, [r7, #12]
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	4413      	add	r3, r2
 800cc16:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d009      	beq.n	800cc32 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cc1e:	2208      	movs	r2, #8
 800cc20:	4909      	ldr	r1, [pc, #36]	; (800cc48 <Get_SerialNum+0x50>)
 800cc22:	68f8      	ldr	r0, [r7, #12]
 800cc24:	f000 f814 	bl	800cc50 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cc28:	2204      	movs	r2, #4
 800cc2a:	4908      	ldr	r1, [pc, #32]	; (800cc4c <Get_SerialNum+0x54>)
 800cc2c:	68b8      	ldr	r0, [r7, #8]
 800cc2e:	f000 f80f 	bl	800cc50 <IntToUnicode>
  }
}
 800cc32:	bf00      	nop
 800cc34:	3710      	adds	r7, #16
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	1fff7590 	.word	0x1fff7590
 800cc40:	1fff7594 	.word	0x1fff7594
 800cc44:	1fff7598 	.word	0x1fff7598
 800cc48:	20000176 	.word	0x20000176
 800cc4c:	20000186 	.word	0x20000186

0800cc50 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cc50:	b480      	push	{r7}
 800cc52:	b087      	sub	sp, #28
 800cc54:	af00      	add	r7, sp, #0
 800cc56:	60f8      	str	r0, [r7, #12]
 800cc58:	60b9      	str	r1, [r7, #8]
 800cc5a:	4613      	mov	r3, r2
 800cc5c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cc5e:	2300      	movs	r3, #0
 800cc60:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cc62:	2300      	movs	r3, #0
 800cc64:	75fb      	strb	r3, [r7, #23]
 800cc66:	e027      	b.n	800ccb8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	0f1b      	lsrs	r3, r3, #28
 800cc6c:	2b09      	cmp	r3, #9
 800cc6e:	d80b      	bhi.n	800cc88 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	0f1b      	lsrs	r3, r3, #28
 800cc74:	b2da      	uxtb	r2, r3
 800cc76:	7dfb      	ldrb	r3, [r7, #23]
 800cc78:	005b      	lsls	r3, r3, #1
 800cc7a:	4619      	mov	r1, r3
 800cc7c:	68bb      	ldr	r3, [r7, #8]
 800cc7e:	440b      	add	r3, r1
 800cc80:	3230      	adds	r2, #48	; 0x30
 800cc82:	b2d2      	uxtb	r2, r2
 800cc84:	701a      	strb	r2, [r3, #0]
 800cc86:	e00a      	b.n	800cc9e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	0f1b      	lsrs	r3, r3, #28
 800cc8c:	b2da      	uxtb	r2, r3
 800cc8e:	7dfb      	ldrb	r3, [r7, #23]
 800cc90:	005b      	lsls	r3, r3, #1
 800cc92:	4619      	mov	r1, r3
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	440b      	add	r3, r1
 800cc98:	3237      	adds	r2, #55	; 0x37
 800cc9a:	b2d2      	uxtb	r2, r2
 800cc9c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	011b      	lsls	r3, r3, #4
 800cca2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cca4:	7dfb      	ldrb	r3, [r7, #23]
 800cca6:	005b      	lsls	r3, r3, #1
 800cca8:	3301      	adds	r3, #1
 800ccaa:	68ba      	ldr	r2, [r7, #8]
 800ccac:	4413      	add	r3, r2
 800ccae:	2200      	movs	r2, #0
 800ccb0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ccb2:	7dfb      	ldrb	r3, [r7, #23]
 800ccb4:	3301      	adds	r3, #1
 800ccb6:	75fb      	strb	r3, [r7, #23]
 800ccb8:	7dfa      	ldrb	r2, [r7, #23]
 800ccba:	79fb      	ldrb	r3, [r7, #7]
 800ccbc:	429a      	cmp	r2, r3
 800ccbe:	d3d3      	bcc.n	800cc68 <IntToUnicode+0x18>
  }
}
 800ccc0:	bf00      	nop
 800ccc2:	bf00      	nop
 800ccc4:	371c      	adds	r7, #28
 800ccc6:	46bd      	mov	sp, r7
 800ccc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cccc:	4770      	bx	lr
	...

0800ccd0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ccd0:	b580      	push	{r7, lr}
 800ccd2:	b09c      	sub	sp, #112	; 0x70
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ccd8:	f107 0310 	add.w	r3, r7, #16
 800ccdc:	2260      	movs	r2, #96	; 0x60
 800ccde:	2100      	movs	r1, #0
 800cce0:	4618      	mov	r0, r3
 800cce2:	f000 fbb1 	bl	800d448 <memset>
  if(pcdHandle->Instance==USB)
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	4a15      	ldr	r2, [pc, #84]	; (800cd40 <HAL_PCD_MspInit+0x70>)
 800ccec:	4293      	cmp	r3, r2
 800ccee:	d122      	bne.n	800cd36 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ccf0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ccf4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800ccf6:	2300      	movs	r3, #0
 800ccf8:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ccfa:	f107 0310 	add.w	r3, r7, #16
 800ccfe:	4618      	mov	r0, r3
 800cd00:	f7fa fd78 	bl	80077f4 <HAL_RCCEx_PeriphCLKConfig>
 800cd04:	4603      	mov	r3, r0
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d001      	beq.n	800cd0e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800cd0a:	f7f6 f9b1 	bl	8003070 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800cd0e:	4b0d      	ldr	r3, [pc, #52]	; (800cd44 <HAL_PCD_MspInit+0x74>)
 800cd10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd12:	4a0c      	ldr	r2, [pc, #48]	; (800cd44 <HAL_PCD_MspInit+0x74>)
 800cd14:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cd18:	6593      	str	r3, [r2, #88]	; 0x58
 800cd1a:	4b0a      	ldr	r3, [pc, #40]	; (800cd44 <HAL_PCD_MspInit+0x74>)
 800cd1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800cd1e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cd22:	60fb      	str	r3, [r7, #12]
 800cd24:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800cd26:	2200      	movs	r2, #0
 800cd28:	2100      	movs	r1, #0
 800cd2a:	2043      	movs	r0, #67	; 0x43
 800cd2c:	f7f7 fbcf 	bl	80044ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800cd30:	2043      	movs	r0, #67	; 0x43
 800cd32:	f7f7 fbe8 	bl	8004506 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800cd36:	bf00      	nop
 800cd38:	3770      	adds	r7, #112	; 0x70
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}
 800cd3e:	bf00      	nop
 800cd40:	40006800 	.word	0x40006800
 800cd44:	40021000 	.word	0x40021000

0800cd48 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b082      	sub	sp, #8
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	f8d3 22f8 	ldr.w	r2, [r3, #760]	; 0x2f8
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	f503 732d 	add.w	r3, r3, #692	; 0x2b4
 800cd5c:	4619      	mov	r1, r3
 800cd5e:	4610      	mov	r0, r2
 800cd60:	f7fe fd46 	bl	800b7f0 <USBD_LL_SetupStage>
}
 800cd64:	bf00      	nop
 800cd66:	3708      	adds	r7, #8
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	bd80      	pop	{r7, pc}

0800cd6c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cd6c:	b580      	push	{r7, lr}
 800cd6e:	b082      	sub	sp, #8
 800cd70:	af00      	add	r7, sp, #0
 800cd72:	6078      	str	r0, [r7, #4]
 800cd74:	460b      	mov	r3, r1
 800cd76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	f8d3 02f8 	ldr.w	r0, [r3, #760]	; 0x2f8
 800cd7e:	78fa      	ldrb	r2, [r7, #3]
 800cd80:	6879      	ldr	r1, [r7, #4]
 800cd82:	4613      	mov	r3, r2
 800cd84:	009b      	lsls	r3, r3, #2
 800cd86:	4413      	add	r3, r2
 800cd88:	00db      	lsls	r3, r3, #3
 800cd8a:	440b      	add	r3, r1
 800cd8c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800cd90:	681a      	ldr	r2, [r3, #0]
 800cd92:	78fb      	ldrb	r3, [r7, #3]
 800cd94:	4619      	mov	r1, r3
 800cd96:	f7fe fd80 	bl	800b89a <USBD_LL_DataOutStage>
}
 800cd9a:	bf00      	nop
 800cd9c:	3708      	adds	r7, #8
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}

0800cda2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cda2:	b580      	push	{r7, lr}
 800cda4:	b082      	sub	sp, #8
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	6078      	str	r0, [r7, #4]
 800cdaa:	460b      	mov	r3, r1
 800cdac:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f8d3 02f8 	ldr.w	r0, [r3, #760]	; 0x2f8
 800cdb4:	78fa      	ldrb	r2, [r7, #3]
 800cdb6:	6879      	ldr	r1, [r7, #4]
 800cdb8:	4613      	mov	r3, r2
 800cdba:	009b      	lsls	r3, r3, #2
 800cdbc:	4413      	add	r3, r2
 800cdbe:	00db      	lsls	r3, r3, #3
 800cdc0:	440b      	add	r3, r1
 800cdc2:	3340      	adds	r3, #64	; 0x40
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	78fb      	ldrb	r3, [r7, #3]
 800cdc8:	4619      	mov	r1, r3
 800cdca:	f7fe fdc9 	bl	800b960 <USBD_LL_DataInStage>
}
 800cdce:	bf00      	nop
 800cdd0:	3708      	adds	r7, #8
 800cdd2:	46bd      	mov	sp, r7
 800cdd4:	bd80      	pop	{r7, pc}

0800cdd6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdd6:	b580      	push	{r7, lr}
 800cdd8:	b082      	sub	sp, #8
 800cdda:	af00      	add	r7, sp, #0
 800cddc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800cde4:	4618      	mov	r0, r3
 800cde6:	f7fe fedd 	bl	800bba4 <USBD_LL_SOF>
}
 800cdea:	bf00      	nop
 800cdec:	3708      	adds	r7, #8
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}

0800cdf2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cdf2:	b580      	push	{r7, lr}
 800cdf4:	b084      	sub	sp, #16
 800cdf6:	af00      	add	r7, sp, #0
 800cdf8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	689b      	ldr	r3, [r3, #8]
 800ce02:	2b02      	cmp	r3, #2
 800ce04:	d001      	beq.n	800ce0a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ce06:	f7f6 f933 	bl	8003070 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800ce10:	7bfa      	ldrb	r2, [r7, #15]
 800ce12:	4611      	mov	r1, r2
 800ce14:	4618      	mov	r0, r3
 800ce16:	f7fe fe87 	bl	800bb28 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7fe fe33 	bl	800ba8c <USBD_LL_Reset>
}
 800ce26:	bf00      	nop
 800ce28:	3710      	adds	r7, #16
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
	...

0800ce30 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce30:	b580      	push	{r7, lr}
 800ce32:	b082      	sub	sp, #8
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800ce3e:	4618      	mov	r0, r3
 800ce40:	f7fe fe82 	bl	800bb48 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	699b      	ldr	r3, [r3, #24]
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d005      	beq.n	800ce58 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ce4c:	4b04      	ldr	r3, [pc, #16]	; (800ce60 <HAL_PCD_SuspendCallback+0x30>)
 800ce4e:	691b      	ldr	r3, [r3, #16]
 800ce50:	4a03      	ldr	r2, [pc, #12]	; (800ce60 <HAL_PCD_SuspendCallback+0x30>)
 800ce52:	f043 0306 	orr.w	r3, r3, #6
 800ce56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ce58:	bf00      	nop
 800ce5a:	3708      	adds	r7, #8
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}
 800ce60:	e000ed00 	.word	0xe000ed00

0800ce64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800ce6c:	687b      	ldr	r3, [r7, #4]
 800ce6e:	699b      	ldr	r3, [r3, #24]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d007      	beq.n	800ce84 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ce74:	4b08      	ldr	r3, [pc, #32]	; (800ce98 <HAL_PCD_ResumeCallback+0x34>)
 800ce76:	691b      	ldr	r3, [r3, #16]
 800ce78:	4a07      	ldr	r2, [pc, #28]	; (800ce98 <HAL_PCD_ResumeCallback+0x34>)
 800ce7a:	f023 0306 	bic.w	r3, r3, #6
 800ce7e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800ce80:	f000 fab6 	bl	800d3f0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800ce8a:	4618      	mov	r0, r3
 800ce8c:	f7fe fe72 	bl	800bb74 <USBD_LL_Resume>
}
 800ce90:	bf00      	nop
 800ce92:	3708      	adds	r7, #8
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}
 800ce98:	e000ed00 	.word	0xe000ed00

0800ce9c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b082      	sub	sp, #8
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 800cea4:	f7f9 fe8c 	bl	8006bc0 <HAL_PWREx_EnableVddUSB>
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800cea8:	4a2b      	ldr	r2, [pc, #172]	; (800cf58 <USBD_LL_Init+0xbc>)
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f8c2 32f8 	str.w	r3, [r2, #760]	; 0x2f8
  pdev->pData = &hpcd_USB_FS;
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	4a29      	ldr	r2, [pc, #164]	; (800cf58 <USBD_LL_Init+0xbc>)
 800ceb4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_FS.Instance = USB;
 800ceb8:	4b27      	ldr	r3, [pc, #156]	; (800cf58 <USBD_LL_Init+0xbc>)
 800ceba:	4a28      	ldr	r2, [pc, #160]	; (800cf5c <USBD_LL_Init+0xc0>)
 800cebc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800cebe:	4b26      	ldr	r3, [pc, #152]	; (800cf58 <USBD_LL_Init+0xbc>)
 800cec0:	2208      	movs	r2, #8
 800cec2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800cec4:	4b24      	ldr	r3, [pc, #144]	; (800cf58 <USBD_LL_Init+0xbc>)
 800cec6:	2202      	movs	r2, #2
 800cec8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800ceca:	4b23      	ldr	r3, [pc, #140]	; (800cf58 <USBD_LL_Init+0xbc>)
 800cecc:	2202      	movs	r2, #2
 800cece:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800ced0:	4b21      	ldr	r3, [pc, #132]	; (800cf58 <USBD_LL_Init+0xbc>)
 800ced2:	2200      	movs	r2, #0
 800ced4:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800ced6:	4b20      	ldr	r3, [pc, #128]	; (800cf58 <USBD_LL_Init+0xbc>)
 800ced8:	2200      	movs	r2, #0
 800ceda:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800cedc:	4b1e      	ldr	r3, [pc, #120]	; (800cf58 <USBD_LL_Init+0xbc>)
 800cede:	2200      	movs	r2, #0
 800cee0:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800cee2:	4b1d      	ldr	r3, [pc, #116]	; (800cf58 <USBD_LL_Init+0xbc>)
 800cee4:	2200      	movs	r2, #0
 800cee6:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800cee8:	481b      	ldr	r0, [pc, #108]	; (800cf58 <USBD_LL_Init+0xbc>)
 800ceea:	f7f8 f879 	bl	8004fe0 <HAL_PCD_Init>
 800ceee:	4603      	mov	r3, r0
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d001      	beq.n	800cef8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 800cef4:	f7f6 f8bc 	bl	8003070 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cefe:	2318      	movs	r3, #24
 800cf00:	2200      	movs	r2, #0
 800cf02:	2100      	movs	r1, #0
 800cf04:	f7f9 fd89 	bl	8006a1a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf0e:	2358      	movs	r3, #88	; 0x58
 800cf10:	2200      	movs	r2, #0
 800cf12:	2180      	movs	r1, #128	; 0x80
 800cf14:	f7f9 fd81 	bl	8006a1a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf1e:	23c0      	movs	r3, #192	; 0xc0
 800cf20:	2200      	movs	r2, #0
 800cf22:	2181      	movs	r1, #129	; 0x81
 800cf24:	f7f9 fd79 	bl	8006a1a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf2e:	f44f 7388 	mov.w	r3, #272	; 0x110
 800cf32:	2200      	movs	r2, #0
 800cf34:	2101      	movs	r1, #1
 800cf36:	f7f9 fd70 	bl	8006a1a <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cf40:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cf44:	2200      	movs	r2, #0
 800cf46:	2182      	movs	r1, #130	; 0x82
 800cf48:	f7f9 fd67 	bl	8006a1a <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800cf4c:	2300      	movs	r3, #0
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	3708      	adds	r7, #8
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}
 800cf56:	bf00      	nop
 800cf58:	20001404 	.word	0x20001404
 800cf5c:	40006800 	.word	0x40006800

0800cf60 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800cf60:	b580      	push	{r7, lr}
 800cf62:	b084      	sub	sp, #16
 800cf64:	af00      	add	r7, sp, #0
 800cf66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cf68:	2300      	movs	r3, #0
 800cf6a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cf6c:	2300      	movs	r3, #0
 800cf6e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800cf76:	4618      	mov	r0, r3
 800cf78:	f7f8 f949 	bl	800520e <HAL_PCD_Start>
 800cf7c:	4603      	mov	r3, r0
 800cf7e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800cf80:	7bbb      	ldrb	r3, [r7, #14]
 800cf82:	2b03      	cmp	r3, #3
 800cf84:	d816      	bhi.n	800cfb4 <USBD_LL_Start+0x54>
 800cf86:	a201      	add	r2, pc, #4	; (adr r2, 800cf8c <USBD_LL_Start+0x2c>)
 800cf88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf8c:	0800cf9d 	.word	0x0800cf9d
 800cf90:	0800cfa3 	.word	0x0800cfa3
 800cf94:	0800cfa9 	.word	0x0800cfa9
 800cf98:	0800cfaf 	.word	0x0800cfaf
    case HAL_OK :
      usb_status = USBD_OK;
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	73fb      	strb	r3, [r7, #15]
    break;
 800cfa0:	e00b      	b.n	800cfba <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cfa2:	2303      	movs	r3, #3
 800cfa4:	73fb      	strb	r3, [r7, #15]
    break;
 800cfa6:	e008      	b.n	800cfba <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	73fb      	strb	r3, [r7, #15]
    break;
 800cfac:	e005      	b.n	800cfba <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cfae:	2303      	movs	r3, #3
 800cfb0:	73fb      	strb	r3, [r7, #15]
    break;
 800cfb2:	e002      	b.n	800cfba <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800cfb4:	2303      	movs	r3, #3
 800cfb6:	73fb      	strb	r3, [r7, #15]
    break;
 800cfb8:	bf00      	nop
  }
  return usb_status;
 800cfba:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3710      	adds	r7, #16
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	bd80      	pop	{r7, pc}

0800cfc4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800cfc4:	b580      	push	{r7, lr}
 800cfc6:	b084      	sub	sp, #16
 800cfc8:	af00      	add	r7, sp, #0
 800cfca:	6078      	str	r0, [r7, #4]
 800cfcc:	4608      	mov	r0, r1
 800cfce:	4611      	mov	r1, r2
 800cfd0:	461a      	mov	r2, r3
 800cfd2:	4603      	mov	r3, r0
 800cfd4:	70fb      	strb	r3, [r7, #3]
 800cfd6:	460b      	mov	r3, r1
 800cfd8:	70bb      	strb	r3, [r7, #2]
 800cfda:	4613      	mov	r3, r2
 800cfdc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cfde:	2300      	movs	r3, #0
 800cfe0:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cfe2:	2300      	movs	r3, #0
 800cfe4:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800cfec:	78bb      	ldrb	r3, [r7, #2]
 800cfee:	883a      	ldrh	r2, [r7, #0]
 800cff0:	78f9      	ldrb	r1, [r7, #3]
 800cff2:	f7f8 fa7a 	bl	80054ea <HAL_PCD_EP_Open>
 800cff6:	4603      	mov	r3, r0
 800cff8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800cffa:	7bbb      	ldrb	r3, [r7, #14]
 800cffc:	2b03      	cmp	r3, #3
 800cffe:	d817      	bhi.n	800d030 <USBD_LL_OpenEP+0x6c>
 800d000:	a201      	add	r2, pc, #4	; (adr r2, 800d008 <USBD_LL_OpenEP+0x44>)
 800d002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d006:	bf00      	nop
 800d008:	0800d019 	.word	0x0800d019
 800d00c:	0800d01f 	.word	0x0800d01f
 800d010:	0800d025 	.word	0x0800d025
 800d014:	0800d02b 	.word	0x0800d02b
    case HAL_OK :
      usb_status = USBD_OK;
 800d018:	2300      	movs	r3, #0
 800d01a:	73fb      	strb	r3, [r7, #15]
    break;
 800d01c:	e00b      	b.n	800d036 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d01e:	2303      	movs	r3, #3
 800d020:	73fb      	strb	r3, [r7, #15]
    break;
 800d022:	e008      	b.n	800d036 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d024:	2301      	movs	r3, #1
 800d026:	73fb      	strb	r3, [r7, #15]
    break;
 800d028:	e005      	b.n	800d036 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d02a:	2303      	movs	r3, #3
 800d02c:	73fb      	strb	r3, [r7, #15]
    break;
 800d02e:	e002      	b.n	800d036 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800d030:	2303      	movs	r3, #3
 800d032:	73fb      	strb	r3, [r7, #15]
    break;
 800d034:	bf00      	nop
  }
  return usb_status;
 800d036:	7bfb      	ldrb	r3, [r7, #15]
}
 800d038:	4618      	mov	r0, r3
 800d03a:	3710      	adds	r7, #16
 800d03c:	46bd      	mov	sp, r7
 800d03e:	bd80      	pop	{r7, pc}

0800d040 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b084      	sub	sp, #16
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
 800d048:	460b      	mov	r3, r1
 800d04a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d04c:	2300      	movs	r3, #0
 800d04e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d050:	2300      	movs	r3, #0
 800d052:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d05a:	78fa      	ldrb	r2, [r7, #3]
 800d05c:	4611      	mov	r1, r2
 800d05e:	4618      	mov	r0, r3
 800d060:	f7f8 faab 	bl	80055ba <HAL_PCD_EP_Close>
 800d064:	4603      	mov	r3, r0
 800d066:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d068:	7bbb      	ldrb	r3, [r7, #14]
 800d06a:	2b03      	cmp	r3, #3
 800d06c:	d816      	bhi.n	800d09c <USBD_LL_CloseEP+0x5c>
 800d06e:	a201      	add	r2, pc, #4	; (adr r2, 800d074 <USBD_LL_CloseEP+0x34>)
 800d070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d074:	0800d085 	.word	0x0800d085
 800d078:	0800d08b 	.word	0x0800d08b
 800d07c:	0800d091 	.word	0x0800d091
 800d080:	0800d097 	.word	0x0800d097
    case HAL_OK :
      usb_status = USBD_OK;
 800d084:	2300      	movs	r3, #0
 800d086:	73fb      	strb	r3, [r7, #15]
    break;
 800d088:	e00b      	b.n	800d0a2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d08a:	2303      	movs	r3, #3
 800d08c:	73fb      	strb	r3, [r7, #15]
    break;
 800d08e:	e008      	b.n	800d0a2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d090:	2301      	movs	r3, #1
 800d092:	73fb      	strb	r3, [r7, #15]
    break;
 800d094:	e005      	b.n	800d0a2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d096:	2303      	movs	r3, #3
 800d098:	73fb      	strb	r3, [r7, #15]
    break;
 800d09a:	e002      	b.n	800d0a2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d09c:	2303      	movs	r3, #3
 800d09e:	73fb      	strb	r3, [r7, #15]
    break;
 800d0a0:	bf00      	nop
  }
  return usb_status;
 800d0a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0a4:	4618      	mov	r0, r3
 800d0a6:	3710      	adds	r7, #16
 800d0a8:	46bd      	mov	sp, r7
 800d0aa:	bd80      	pop	{r7, pc}

0800d0ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b084      	sub	sp, #16
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
 800d0b4:	460b      	mov	r3, r1
 800d0b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d0bc:	2300      	movs	r3, #0
 800d0be:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d0c6:	78fa      	ldrb	r2, [r7, #3]
 800d0c8:	4611      	mov	r1, r2
 800d0ca:	4618      	mov	r0, r3
 800d0cc:	f7f8 fb59 	bl	8005782 <HAL_PCD_EP_SetStall>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d0d4:	7bbb      	ldrb	r3, [r7, #14]
 800d0d6:	2b03      	cmp	r3, #3
 800d0d8:	d816      	bhi.n	800d108 <USBD_LL_StallEP+0x5c>
 800d0da:	a201      	add	r2, pc, #4	; (adr r2, 800d0e0 <USBD_LL_StallEP+0x34>)
 800d0dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0e0:	0800d0f1 	.word	0x0800d0f1
 800d0e4:	0800d0f7 	.word	0x0800d0f7
 800d0e8:	0800d0fd 	.word	0x0800d0fd
 800d0ec:	0800d103 	.word	0x0800d103
    case HAL_OK :
      usb_status = USBD_OK;
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	73fb      	strb	r3, [r7, #15]
    break;
 800d0f4:	e00b      	b.n	800d10e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d0f6:	2303      	movs	r3, #3
 800d0f8:	73fb      	strb	r3, [r7, #15]
    break;
 800d0fa:	e008      	b.n	800d10e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d0fc:	2301      	movs	r3, #1
 800d0fe:	73fb      	strb	r3, [r7, #15]
    break;
 800d100:	e005      	b.n	800d10e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d102:	2303      	movs	r3, #3
 800d104:	73fb      	strb	r3, [r7, #15]
    break;
 800d106:	e002      	b.n	800d10e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d108:	2303      	movs	r3, #3
 800d10a:	73fb      	strb	r3, [r7, #15]
    break;
 800d10c:	bf00      	nop
  }
  return usb_status;
 800d10e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d110:	4618      	mov	r0, r3
 800d112:	3710      	adds	r7, #16
 800d114:	46bd      	mov	sp, r7
 800d116:	bd80      	pop	{r7, pc}

0800d118 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b084      	sub	sp, #16
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
 800d120:	460b      	mov	r3, r1
 800d122:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d124:	2300      	movs	r3, #0
 800d126:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d128:	2300      	movs	r3, #0
 800d12a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d132:	78fa      	ldrb	r2, [r7, #3]
 800d134:	4611      	mov	r1, r2
 800d136:	4618      	mov	r0, r3
 800d138:	f7f8 fb85 	bl	8005846 <HAL_PCD_EP_ClrStall>
 800d13c:	4603      	mov	r3, r0
 800d13e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d140:	7bbb      	ldrb	r3, [r7, #14]
 800d142:	2b03      	cmp	r3, #3
 800d144:	d816      	bhi.n	800d174 <USBD_LL_ClearStallEP+0x5c>
 800d146:	a201      	add	r2, pc, #4	; (adr r2, 800d14c <USBD_LL_ClearStallEP+0x34>)
 800d148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d14c:	0800d15d 	.word	0x0800d15d
 800d150:	0800d163 	.word	0x0800d163
 800d154:	0800d169 	.word	0x0800d169
 800d158:	0800d16f 	.word	0x0800d16f
    case HAL_OK :
      usb_status = USBD_OK;
 800d15c:	2300      	movs	r3, #0
 800d15e:	73fb      	strb	r3, [r7, #15]
    break;
 800d160:	e00b      	b.n	800d17a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d162:	2303      	movs	r3, #3
 800d164:	73fb      	strb	r3, [r7, #15]
    break;
 800d166:	e008      	b.n	800d17a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d168:	2301      	movs	r3, #1
 800d16a:	73fb      	strb	r3, [r7, #15]
    break;
 800d16c:	e005      	b.n	800d17a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d16e:	2303      	movs	r3, #3
 800d170:	73fb      	strb	r3, [r7, #15]
    break;
 800d172:	e002      	b.n	800d17a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800d174:	2303      	movs	r3, #3
 800d176:	73fb      	strb	r3, [r7, #15]
    break;
 800d178:	bf00      	nop
  }
  return usb_status;
 800d17a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	3710      	adds	r7, #16
 800d180:	46bd      	mov	sp, r7
 800d182:	bd80      	pop	{r7, pc}

0800d184 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d184:	b480      	push	{r7}
 800d186:	b085      	sub	sp, #20
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
 800d18c:	460b      	mov	r3, r1
 800d18e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d196:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d198:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d19c:	2b00      	cmp	r3, #0
 800d19e:	da0c      	bge.n	800d1ba <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d1a0:	78fb      	ldrb	r3, [r7, #3]
 800d1a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d1a6:	68f9      	ldr	r1, [r7, #12]
 800d1a8:	1c5a      	adds	r2, r3, #1
 800d1aa:	4613      	mov	r3, r2
 800d1ac:	009b      	lsls	r3, r3, #2
 800d1ae:	4413      	add	r3, r2
 800d1b0:	00db      	lsls	r3, r3, #3
 800d1b2:	440b      	add	r3, r1
 800d1b4:	3306      	adds	r3, #6
 800d1b6:	781b      	ldrb	r3, [r3, #0]
 800d1b8:	e00b      	b.n	800d1d2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d1ba:	78fb      	ldrb	r3, [r7, #3]
 800d1bc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d1c0:	68f9      	ldr	r1, [r7, #12]
 800d1c2:	4613      	mov	r3, r2
 800d1c4:	009b      	lsls	r3, r3, #2
 800d1c6:	4413      	add	r3, r2
 800d1c8:	00db      	lsls	r3, r3, #3
 800d1ca:	440b      	add	r3, r1
 800d1cc:	f503 73b7 	add.w	r3, r3, #366	; 0x16e
 800d1d0:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d1d2:	4618      	mov	r0, r3
 800d1d4:	3714      	adds	r7, #20
 800d1d6:	46bd      	mov	sp, r7
 800d1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1dc:	4770      	bx	lr
	...

0800d1e0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b084      	sub	sp, #16
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
 800d1e8:	460b      	mov	r3, r1
 800d1ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d1fa:	78fa      	ldrb	r2, [r7, #3]
 800d1fc:	4611      	mov	r1, r2
 800d1fe:	4618      	mov	r0, r3
 800d200:	f7f8 f94e 	bl	80054a0 <HAL_PCD_SetAddress>
 800d204:	4603      	mov	r3, r0
 800d206:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800d208:	7bbb      	ldrb	r3, [r7, #14]
 800d20a:	2b03      	cmp	r3, #3
 800d20c:	d816      	bhi.n	800d23c <USBD_LL_SetUSBAddress+0x5c>
 800d20e:	a201      	add	r2, pc, #4	; (adr r2, 800d214 <USBD_LL_SetUSBAddress+0x34>)
 800d210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d214:	0800d225 	.word	0x0800d225
 800d218:	0800d22b 	.word	0x0800d22b
 800d21c:	0800d231 	.word	0x0800d231
 800d220:	0800d237 	.word	0x0800d237
    case HAL_OK :
      usb_status = USBD_OK;
 800d224:	2300      	movs	r3, #0
 800d226:	73fb      	strb	r3, [r7, #15]
    break;
 800d228:	e00b      	b.n	800d242 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d22a:	2303      	movs	r3, #3
 800d22c:	73fb      	strb	r3, [r7, #15]
    break;
 800d22e:	e008      	b.n	800d242 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d230:	2301      	movs	r3, #1
 800d232:	73fb      	strb	r3, [r7, #15]
    break;
 800d234:	e005      	b.n	800d242 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d236:	2303      	movs	r3, #3
 800d238:	73fb      	strb	r3, [r7, #15]
    break;
 800d23a:	e002      	b.n	800d242 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800d23c:	2303      	movs	r3, #3
 800d23e:	73fb      	strb	r3, [r7, #15]
    break;
 800d240:	bf00      	nop
  }
  return usb_status;
 800d242:	7bfb      	ldrb	r3, [r7, #15]
}
 800d244:	4618      	mov	r0, r3
 800d246:	3710      	adds	r7, #16
 800d248:	46bd      	mov	sp, r7
 800d24a:	bd80      	pop	{r7, pc}

0800d24c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b086      	sub	sp, #24
 800d250:	af00      	add	r7, sp, #0
 800d252:	60f8      	str	r0, [r7, #12]
 800d254:	607a      	str	r2, [r7, #4]
 800d256:	603b      	str	r3, [r7, #0]
 800d258:	460b      	mov	r3, r1
 800d25a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d25c:	2300      	movs	r3, #0
 800d25e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d260:	2300      	movs	r3, #0
 800d262:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d26a:	7af9      	ldrb	r1, [r7, #11]
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	687a      	ldr	r2, [r7, #4]
 800d270:	f7f8 fa43 	bl	80056fa <HAL_PCD_EP_Transmit>
 800d274:	4603      	mov	r3, r0
 800d276:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800d278:	7dbb      	ldrb	r3, [r7, #22]
 800d27a:	2b03      	cmp	r3, #3
 800d27c:	d816      	bhi.n	800d2ac <USBD_LL_Transmit+0x60>
 800d27e:	a201      	add	r2, pc, #4	; (adr r2, 800d284 <USBD_LL_Transmit+0x38>)
 800d280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d284:	0800d295 	.word	0x0800d295
 800d288:	0800d29b 	.word	0x0800d29b
 800d28c:	0800d2a1 	.word	0x0800d2a1
 800d290:	0800d2a7 	.word	0x0800d2a7
    case HAL_OK :
      usb_status = USBD_OK;
 800d294:	2300      	movs	r3, #0
 800d296:	75fb      	strb	r3, [r7, #23]
    break;
 800d298:	e00b      	b.n	800d2b2 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d29a:	2303      	movs	r3, #3
 800d29c:	75fb      	strb	r3, [r7, #23]
    break;
 800d29e:	e008      	b.n	800d2b2 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d2a0:	2301      	movs	r3, #1
 800d2a2:	75fb      	strb	r3, [r7, #23]
    break;
 800d2a4:	e005      	b.n	800d2b2 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d2a6:	2303      	movs	r3, #3
 800d2a8:	75fb      	strb	r3, [r7, #23]
    break;
 800d2aa:	e002      	b.n	800d2b2 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800d2ac:	2303      	movs	r3, #3
 800d2ae:	75fb      	strb	r3, [r7, #23]
    break;
 800d2b0:	bf00      	nop
  }
  return usb_status;
 800d2b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2b4:	4618      	mov	r0, r3
 800d2b6:	3718      	adds	r7, #24
 800d2b8:	46bd      	mov	sp, r7
 800d2ba:	bd80      	pop	{r7, pc}

0800d2bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d2bc:	b580      	push	{r7, lr}
 800d2be:	b086      	sub	sp, #24
 800d2c0:	af00      	add	r7, sp, #0
 800d2c2:	60f8      	str	r0, [r7, #12]
 800d2c4:	607a      	str	r2, [r7, #4]
 800d2c6:	603b      	str	r3, [r7, #0]
 800d2c8:	460b      	mov	r3, r1
 800d2ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800d2da:	7af9      	ldrb	r1, [r7, #11]
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	687a      	ldr	r2, [r7, #4]
 800d2e0:	f7f8 f9b5 	bl	800564e <HAL_PCD_EP_Receive>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800d2e8:	7dbb      	ldrb	r3, [r7, #22]
 800d2ea:	2b03      	cmp	r3, #3
 800d2ec:	d816      	bhi.n	800d31c <USBD_LL_PrepareReceive+0x60>
 800d2ee:	a201      	add	r2, pc, #4	; (adr r2, 800d2f4 <USBD_LL_PrepareReceive+0x38>)
 800d2f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2f4:	0800d305 	.word	0x0800d305
 800d2f8:	0800d30b 	.word	0x0800d30b
 800d2fc:	0800d311 	.word	0x0800d311
 800d300:	0800d317 	.word	0x0800d317
    case HAL_OK :
      usb_status = USBD_OK;
 800d304:	2300      	movs	r3, #0
 800d306:	75fb      	strb	r3, [r7, #23]
    break;
 800d308:	e00b      	b.n	800d322 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d30a:	2303      	movs	r3, #3
 800d30c:	75fb      	strb	r3, [r7, #23]
    break;
 800d30e:	e008      	b.n	800d322 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d310:	2301      	movs	r3, #1
 800d312:	75fb      	strb	r3, [r7, #23]
    break;
 800d314:	e005      	b.n	800d322 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d316:	2303      	movs	r3, #3
 800d318:	75fb      	strb	r3, [r7, #23]
    break;
 800d31a:	e002      	b.n	800d322 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800d31c:	2303      	movs	r3, #3
 800d31e:	75fb      	strb	r3, [r7, #23]
    break;
 800d320:	bf00      	nop
  }
  return usb_status;
 800d322:	7dfb      	ldrb	r3, [r7, #23]
}
 800d324:	4618      	mov	r0, r3
 800d326:	3718      	adds	r7, #24
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b082      	sub	sp, #8
 800d330:	af00      	add	r7, sp, #0
 800d332:	6078      	str	r0, [r7, #4]
 800d334:	460b      	mov	r3, r1
 800d336:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800d33e:	78fa      	ldrb	r2, [r7, #3]
 800d340:	4611      	mov	r1, r2
 800d342:	4618      	mov	r0, r3
 800d344:	f7f8 f9c1 	bl	80056ca <HAL_PCD_EP_GetRxCount>
 800d348:	4603      	mov	r3, r0
}
 800d34a:	4618      	mov	r0, r3
 800d34c:	3708      	adds	r7, #8
 800d34e:	46bd      	mov	sp, r7
 800d350:	bd80      	pop	{r7, pc}
	...

0800d354 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b082      	sub	sp, #8
 800d358:	af00      	add	r7, sp, #0
 800d35a:	6078      	str	r0, [r7, #4]
 800d35c:	460b      	mov	r3, r1
 800d35e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d360:	78fb      	ldrb	r3, [r7, #3]
 800d362:	2b00      	cmp	r3, #0
 800d364:	d002      	beq.n	800d36c <HAL_PCDEx_LPM_Callback+0x18>
 800d366:	2b01      	cmp	r3, #1
 800d368:	d013      	beq.n	800d392 <HAL_PCDEx_LPM_Callback+0x3e>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800d36a:	e023      	b.n	800d3b4 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	699b      	ldr	r3, [r3, #24]
 800d370:	2b00      	cmp	r3, #0
 800d372:	d007      	beq.n	800d384 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800d374:	f000 f83c 	bl	800d3f0 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d378:	4b10      	ldr	r3, [pc, #64]	; (800d3bc <HAL_PCDEx_LPM_Callback+0x68>)
 800d37a:	691b      	ldr	r3, [r3, #16]
 800d37c:	4a0f      	ldr	r2, [pc, #60]	; (800d3bc <HAL_PCDEx_LPM_Callback+0x68>)
 800d37e:	f023 0306 	bic.w	r3, r3, #6
 800d382:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800d38a:	4618      	mov	r0, r3
 800d38c:	f7fe fbf2 	bl	800bb74 <USBD_LL_Resume>
    break;
 800d390:	e010      	b.n	800d3b4 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800d392:	687b      	ldr	r3, [r7, #4]
 800d394:	f8d3 32f8 	ldr.w	r3, [r3, #760]	; 0x2f8
 800d398:	4618      	mov	r0, r3
 800d39a:	f7fe fbd5 	bl	800bb48 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	699b      	ldr	r3, [r3, #24]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d005      	beq.n	800d3b2 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d3a6:	4b05      	ldr	r3, [pc, #20]	; (800d3bc <HAL_PCDEx_LPM_Callback+0x68>)
 800d3a8:	691b      	ldr	r3, [r3, #16]
 800d3aa:	4a04      	ldr	r2, [pc, #16]	; (800d3bc <HAL_PCDEx_LPM_Callback+0x68>)
 800d3ac:	f043 0306 	orr.w	r3, r3, #6
 800d3b0:	6113      	str	r3, [r2, #16]
    break;
 800d3b2:	bf00      	nop
}
 800d3b4:	bf00      	nop
 800d3b6:	3708      	adds	r7, #8
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	bd80      	pop	{r7, pc}
 800d3bc:	e000ed00 	.word	0xe000ed00

0800d3c0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b083      	sub	sp, #12
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d3c8:	4b03      	ldr	r3, [pc, #12]	; (800d3d8 <USBD_static_malloc+0x18>)
}
 800d3ca:	4618      	mov	r0, r3
 800d3cc:	370c      	adds	r7, #12
 800d3ce:	46bd      	mov	sp, r7
 800d3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3d4:	4770      	bx	lr
 800d3d6:	bf00      	nop
 800d3d8:	200002d0 	.word	0x200002d0

0800d3dc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d3dc:	b480      	push	{r7}
 800d3de:	b083      	sub	sp, #12
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	6078      	str	r0, [r7, #4]

}
 800d3e4:	bf00      	nop
 800d3e6:	370c      	adds	r7, #12
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ee:	4770      	bx	lr

0800d3f0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800d3f0:	b480      	push	{r7}
 800d3f2:	af00      	add	r7, sp, #0
 // SystemClock_Config();
}
 800d3f4:	bf00      	nop
 800d3f6:	46bd      	mov	sp, r7
 800d3f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fc:	4770      	bx	lr
	...

0800d400 <__libc_init_array>:
 800d400:	b570      	push	{r4, r5, r6, lr}
 800d402:	4d0d      	ldr	r5, [pc, #52]	; (800d438 <__libc_init_array+0x38>)
 800d404:	4c0d      	ldr	r4, [pc, #52]	; (800d43c <__libc_init_array+0x3c>)
 800d406:	1b64      	subs	r4, r4, r5
 800d408:	10a4      	asrs	r4, r4, #2
 800d40a:	2600      	movs	r6, #0
 800d40c:	42a6      	cmp	r6, r4
 800d40e:	d109      	bne.n	800d424 <__libc_init_array+0x24>
 800d410:	4d0b      	ldr	r5, [pc, #44]	; (800d440 <__libc_init_array+0x40>)
 800d412:	4c0c      	ldr	r4, [pc, #48]	; (800d444 <__libc_init_array+0x44>)
 800d414:	f000 f820 	bl	800d458 <_init>
 800d418:	1b64      	subs	r4, r4, r5
 800d41a:	10a4      	asrs	r4, r4, #2
 800d41c:	2600      	movs	r6, #0
 800d41e:	42a6      	cmp	r6, r4
 800d420:	d105      	bne.n	800d42e <__libc_init_array+0x2e>
 800d422:	bd70      	pop	{r4, r5, r6, pc}
 800d424:	f855 3b04 	ldr.w	r3, [r5], #4
 800d428:	4798      	blx	r3
 800d42a:	3601      	adds	r6, #1
 800d42c:	e7ee      	b.n	800d40c <__libc_init_array+0xc>
 800d42e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d432:	4798      	blx	r3
 800d434:	3601      	adds	r6, #1
 800d436:	e7f2      	b.n	800d41e <__libc_init_array+0x1e>
 800d438:	0800d51c 	.word	0x0800d51c
 800d43c:	0800d51c 	.word	0x0800d51c
 800d440:	0800d51c 	.word	0x0800d51c
 800d444:	0800d524 	.word	0x0800d524

0800d448 <memset>:
 800d448:	4402      	add	r2, r0
 800d44a:	4603      	mov	r3, r0
 800d44c:	4293      	cmp	r3, r2
 800d44e:	d100      	bne.n	800d452 <memset+0xa>
 800d450:	4770      	bx	lr
 800d452:	f803 1b01 	strb.w	r1, [r3], #1
 800d456:	e7f9      	b.n	800d44c <memset+0x4>

0800d458 <_init>:
 800d458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d45a:	bf00      	nop
 800d45c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d45e:	bc08      	pop	{r3}
 800d460:	469e      	mov	lr, r3
 800d462:	4770      	bx	lr

0800d464 <_fini>:
 800d464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d466:	bf00      	nop
 800d468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d46a:	bc08      	pop	{r3}
 800d46c:	469e      	mov	lr, r3
 800d46e:	4770      	bx	lr
