# Basic-projects-in-verilog-systemverilog