!SESSION 2021-10-26 19:59:46.391 -----------------------------------------------
eclipse.buildId=2020.2
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=linux, ARCH=x86_64, WS=gtk, NL=es_CR
Command-line arguments:  -os linux -ws gtk -arch x86_64

!ENTRY org.eclipse.ui 4 4 2021-10-26 20:03:43.052
!MESSAGE Plug-in 'org.eclipse.ui.editors' contributed an invalid Menu Extension (Path: 'navigate' is invalid): org.eclipse.ui.edit.text.gotoLastEditPosition

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:08.607
!MESSAGE XSCT Command: [set sdk::sdk_chan tcfchan#0], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:08.608
!MESSAGE XSCT Command: [::hsi::utils::init_repo], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:08.608
!MESSAGE XSCT Command: [plnx-install-path  ; ::scw::scw_mode gui], Thread: Thread-11

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:39.009
!MESSAGE XSCT command with result: [::hsi::utils::init_repo], Result: [null, ]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:39.009
!MESSAGE XSCT command with result: [set sdk::sdk_chan tcfchan#0], Result: [null, tcfchan#0]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:39.010
!MESSAGE XSCT command with result: [plnx-install-path  ; ::scw::scw_mode gui], Result: [null, ]. Thread: Thread-11

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:39.010
!MESSAGE XSCT Command: [set query_var1 $::env(RDI_DATADIR)], Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:39.011
!MESSAGE XSCT Command: [setws /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace], Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:39.013
!MESSAGE XSCT command with result: [set query_var1 $::env(RDI_DATADIR)], Result: [null, /home/erickof/XilinxVitis/Vitis/2020.2/data]. Thread: Worker-3: Initializing s/w repositories

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:04:39.014
!MESSAGE XSCT command with result: [setws /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace], Result: [null, ]. Thread: Thread-23

!ENTRY com.xilinx.sdk.utils 1 0 2021-10-26 20:06:46.046
!MESSAGE Opening file dialog using preferences. Current path: /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/fixed_hwplatforms, Local preference: scw_hwspec, Group preference: null

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:07:48.601
!MESSAGE XSCT Command: [::hsi::utils::openhw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:07:50.381
!MESSAGE XSCT command with result: [::hsi::utils::openhw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:07:50.388
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:07:50.390
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Tue Oct 26 11:11:04 2021",
"vivado_version": "2020.2",
"part": "xc7z020clg484-1",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:07:50.392
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:07:50.403
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_102M": {"hier_name": "rst_ps7_0_102M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:11:34.624
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:11:34.635
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_7": {"name": "freertos10_xilinx",
"version": "1.7",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_7",
},
"standalone_v7_3": {"name": "standalone",
"version": "7.3",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/bsp/standalone_v7_3",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_7": {"name": "freertos10_xilinx",
"version": "1.7",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_7",
},
"standalone_v7_3": {"name": "standalone",
"version": "7.3",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/bsp/standalone_v7_3",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:12:37.962
!MESSAGE XSCT Command: [::hsi::utils::get_all_app_details -json], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:12:37.971
!MESSAGE XSCT command with result: [::hsi::utils::get_all_app_details -json], Result: [null, {"lwip_echo_server": {"userdefname": "lwIP Echo Server",
"description": "The lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP). This application sets up the board to use IP address 192.168.1.10 or IPv6 FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_fsbl": {"userdefname": "Zynq FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/NOR/QSPI) to RAM (DDR) and starts executing it.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/zynq_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_bootloader": {"userdefname": "SREC Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory. This program assumes that you have an SREC image programmed into BPI flash. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the physical address where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/srec_bootloader",
"os": "standalone",
"bsp_constraints": "false",
},
"img_rcvry": {"userdefname": "Image Recovery",
"description": "Image Recovery tool which writes  user selected images on the board.",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/img_rcvry",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_client": {"userdefname": "lwIP UDP Perf Client",
"description": "The LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_pmufw": {"userdefname": "ZynqMP PMU Firmware",
"description": "Platform Management Unit Firmware for ZynqMP.",
"supp_proc": "psu_pmu",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/zynqmp_pmufw",
"os": "standalone",
"bsp_constraints": "true",
},
"libmetal_echo_demo": {"userdefname": "Libmetal AMP Demo",
"description": "Libmetal AMP Application",
"supp_proc": "psu_cortexr5 psv_cortexr5",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/libmetal_echo_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_fsbl": {"userdefname": "Zynq MP FSBL",
"description": "First Stage Bootloader (FSBL) for Zynq Ultrascale+ MPSoC. The FSBL configures the FPGA with HW bit stream (if it exists)  and loads the Operating System (OS) Image or Standalone (SA) Image or 2nd Stage Boot Loader image from the  non-volatile memory (NAND/SD/QSPI) to RAM (DDR) and takes A53/R5 out of reset.  It supports multiple partitions,  and each partition can be a code image or a bit stream.",
"supp_proc": "psu_cortexa53 psu_cortexr5",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/zynqmp_fsbl",
"os": "standalone",
"bsp_constraints": "true",
},
"dhrystone": {"userdefname": "Dhrystone",
"description": "Dhrystone synthetic benchmark program.",
"supp_proc": "microblaze ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/dhrystone",
"os": "standalone",
"bsp_constraints": "false",
},
"mba_fs_boot": {"userdefname": "mba_fs_boot",
"description": "fs-boot for microblaze by Xilinx Inc..",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/mba_fs_boot",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_tcp_perf_client": {"userdefname": "lwIP TCP Perf Client",
"description": "The LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"srec_spi_bootloader": {"userdefname": "SREC SPI Bootloader",
"description": "Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up.

Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!",
"supp_proc": "microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/srec_spi_bootloader",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_server": {"userdefname": "FreeRTOS lwIP TCP Perf Server",
"description": "The FreeRTOS LwIP TCP Server application is used for creating TCP server using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection info and also display interim and average TCP statistics for data transfer. This application handles only 1 client connection at a time.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"versal_psmfw": {"userdefname": "versal PSM Firmware",
"description": "Processing System Management Unit Firmware for versal.",
"supp_proc": "psu_psm psv_psm",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/versal_psmfw",
"os": "standalone",
"bsp_constraints": "true",
},
"zynqmp_dram_test": {"userdefname": "Zynq MP DRAM tests",
"description": "This application runs out of OCM and performs memory tests on Zynq MP DRAM.  For more information about the test, refer to ZYNQMP_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/zynqmp_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"freertos_lwip_echo_server": {"userdefname": "FreeRTOS lwIP Echo Server",
"description": "The FreeRTOS lwIP Echo Server application provides a simple demonstration of how to use the light-weight IP stack (lwIP) with FreeRTOS. This application sets up the board to use IP address 192.168.1.10 or IPv6 address FE80:0:0:0:20A:35FF:FE00:102, with MAC address 00:0a:35:00:01:02. The server listens for input at port 7 and simply echoes back whatever data is sent to that port.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/freertos_lwip_echo_server",
"os": "standalone",
"bsp_constraints": "true",
},
"memory_tests": {"userdefname": "Memory Tests",
"description": "This application tests Memory Regions present in the hardware.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psv_cortexa72 psv_cortexr5",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/memory_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"lwip_tcp_perf_server": {"userdefname": "lwIP TCP Perf Server",
"description": "The LwIP TCP Perf Server application is used for creating TCP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IPv4 address 192.168.1.10 and IPv6 link local address when ipv6_enable is true, with MAC address 00:0a:35:00:01:02. The application creates TCP server on board and starts listening for TCP client connections. It will display client connection information with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/lwip_tcp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_server": {"userdefname": "FreeRTOS lwIP UDP Perf Server",
"description": "The FreeRTOS LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"zynq_dram_test": {"userdefname": "Zynq DRAM tests",
"description": "This application runs out of OCM and performs memory tests and read/write eye measurements on Zynq DRAM.  For more information about the test, refer to ZYNQ_DRAM_DIAGNOSTICS_TEST.docx, in the src directory of the application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/zynq_dram_test",
"os": "standalone",
"bsp_constraints": "false",
},
"rsa_auth_app": {"userdefname": "RSA Authentication App",
"description": "Used to RSA authenticate a user application",
"supp_proc": "ps7_cortexa9",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/rsa_auth_app",
"os": "standalone",
"bsp_constraints": "true",
},
"peripheral_tests": {"userdefname": "Peripheral Tests",
"description": "Simple test routines for all peripherals in the hardware.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 psu_cortexr5 microblaze psv_cortexa72 psv_cortexr5",
"supp_os": "standalone xilkernel",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/peripheral_tests",
"os": "standalone",
"bsp_constraints": "false",
},
"imgsel": {"userdefname": "Image Selector",
"description": "ImgSel for Zynq Ultrascale+ MPSoC. The Image Selector  selects the image based on configuration parameters",
"supp_proc": "psu_cortexa53",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/imgsel",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_matrix_multiply": {"userdefname": "OpenAMP matrix multiplication Demo",
"description": " OpenAMP matrix multiplication application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/openamp_matrix_multiply",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_tcp_perf_client": {"userdefname": "FreeRTOS lwIP TCP Perf Client",
"description": "The FreeRTOS LwIP TCP Perf Client application is used for creating TCP client and measure TCP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10 and IPv6 link local address whenipv6_enable is true, with MAC address 00:0a:35:00:01:02. This application creates TCP client on board and make connection with TCP server running on host machine. It will display connection information along with interim and average TCP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/freertos_lwip_tcp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"hello_world": {"userdefname": "Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"versal_plm": {"userdefname": "versal PLM",
"description": "Platform Loader and Manager for versal.",
"supp_proc": "psu_pmc psv_pmc",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/versal_plm",
"os": "standalone",
"bsp_constraints": "true",
},
"lwip_udp_perf_server": {"userdefname": "lwIP UDP Perf Server",
"description": "The LwIP UDP Perf Server application is used for creating UDP server and measure downlink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. The application creates UDP server on board and starts listening for UDP client connections. It will display client connection information with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/lwip_udp_perf_server",
"os": "standalone",
"bsp_constraints": "true",
},
"ddr_self_refresh": {"userdefname": "DDR self refresh",
"description": "This DDR self refresh application provides a simple demonstration of how to enter to/exit from DDR self refresh mode. This application runs on R5 out of TCM.",
"supp_proc": "psu_cortexr5",
"supp_os": "standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/ddr_self_refresh",
"os": "standalone",
"bsp_constraints": "true",
},
"openamp_echo_test": {"userdefname": "OpenAMP echo-test",
"description": " OpenAMP echo-test application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/openamp_echo_test",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_hello_world": {"userdefname": "FreeRTOS Hello World",
"description": " FreeRTOS Hello World application",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "freertos10_xilinx",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/freertos_hello_world",
"os": "standalone",
"bsp_constraints": "false",
},
"empty_application": {"userdefname": "Empty Application",
"description": "A blank C project.",
"supp_proc": "microblaze ps7_cortexa9 psu_cortexa53 psu_cortexr5 psu_cortexa72 psv_cortexr5 psv_cortexa72",
"supp_os": "standalone xilkernel freertos10_xilinx",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/empty_application",
"os": "standalone",
"bsp_constraints": "false",
},
"openamp_rpc_demo": {"userdefname": "OpenAMP RPC Demo",
"description": " OpenAMP rpc-demo application ",
"supp_proc": "psu_cortexr5 psv_cortexr5 ps7_cortexa9",
"supp_os": "freertos10_xilinx standalone",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/openamp_rpc_demo",
"os": "standalone",
"bsp_constraints": "true",
},
"freertos_lwip_udp_perf_client": {"userdefname": "FreeRTOS lwIP UDP Perf Client",
"description": "The FreeRTOS LwIP UDP Perf Client application is used for creating UDP client and measure UDP uplink performance using light-weight IP stack (lwIP). This application sets up the board to use default IP address 192.168.1.10, with MAC address 00:0a:35:00:01:02. This application creates UDP client on board and make connection with UDP server running on host machine. It will display connection information along with interim and average UDP statistics for data transfer.",
"supp_proc": "psv_cortexa72 psv_cortexr5 psu_cortexa53 psu_cortexr5 ps7_cortexa9 microblaze",
"supp_os": "freertos10_xilinx",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps/freertos_lwip_udp_perf_client",
"os": "standalone",
"bsp_constraints": "true",
},
"linux_hello_world": {"userdefname": "Linux Hello World",
"description": "Let's say 'Hello World' in C.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps_linux/linux_hello_world",
"os": "linux",
"bsp_constraints": "false",
},
"linux_empty_app": {"userdefname": "Linux Empty Application",
"description": "A blank Linux C project.",
"supp_proc": "ps7_cortexa9 psu_cortexa53 microblaze psv_cortexa72",
"supp_os": "linux",
"path": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/sw_apps_linux/linux_empty_app",
"os": "linux",
"bsp_constraints": "false",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:12:38.084
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:12:38.143
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:12:38.144
!MESSAGE XSCT Command: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:12:38.169
!MESSAGE XSCT command with result: [::hsi::utils::is_app_supported_on_hw_sw  -hw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa -os standalone -processor ps7_cortexa9_0 -app hello_world -sw {} -arch {}], Result: [null, 1]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:05.121
!MESSAGE XSCT Command: [platform create -name {system_wrapper} -hw {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/system_wrapper.xsa} -fsbl-target {psu_cortexa53_0} -out {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace};platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:25.777
!MESSAGE XSCT command with result: [platform create -name {system_wrapper} -hw {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/my-system/system_wrapper.xsa} -fsbl-target {psu_cortexa53_0} -out {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace};platform write], Result: [null, Successfully saved  the platform at "/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:25.882
!MESSAGE XSCT Command: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Thread: ModalContext

!ENTRY org.eclipse.e4.ui.workbench 4 0 2021-10-26 20:14:25.895
!MESSAGE 
!STACK 0
java.lang.NullPointerException
	at org.eclipse.ui.part.IntroPart.dispose(IntroPart.java:99)
	at org.eclipse.ui.internal.ViewIntroAdapterPart.dispose(ViewIntroAdapterPart.java:153)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.invalidate(CompatibilityPart.java:260)
	at org.eclipse.ui.internal.e4.compatibility.CompatibilityPart.destroy(CompatibilityPart.java:417)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:1002)
	at org.eclipse.e4.core.internal.di.InjectorImpl.processAnnotated(InjectorImpl.java:967)
	at org.eclipse.e4.core.internal.di.InjectorImpl.uninject(InjectorImpl.java:200)
	at org.eclipse.e4.core.internal.di.Requestor.uninject(Requestor.java:176)
	at org.eclipse.e4.core.internal.contexts.ContextObjectSupplier$ContextInjectionListener.update(ContextObjectSupplier.java:89)
	at org.eclipse.e4.core.internal.contexts.TrackableComputationExt.update(TrackableComputationExt.java:105)
	at org.eclipse.e4.core.internal.contexts.EclipseContext.removeListenersTo(EclipseContext.java:491)
	at org.eclipse.e4.core.contexts.ContextInjectionFactory.uninject(ContextInjectionFactory.java:184)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:954)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.workbench.renderers.swt.ElementReferenceRenderer.disposeWidget(ElementReferenceRenderer.java:115)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.safeRemoveGui(PartRenderingEngine.java:945)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.access$1(PartRenderingEngine.java:873)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:868)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.removeGui(PartRenderingEngine.java:852)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.subscribeTopicToBeRendered(PartRenderingEngine.java:187)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.e4.core.internal.di.MethodRequestor.execute(MethodRequestor.java:58)
	at org.eclipse.e4.core.di.internal.extensions.EventObjectSupplier$DIEventHandler.handleEvent(EventObjectSupplier.java:92)
	at org.eclipse.equinox.internal.event.EventHandlerWrapper.handleEvent(EventHandlerWrapper.java:205)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:203)
	at org.eclipse.equinox.internal.event.EventHandlerTracker.dispatchEvent(EventHandlerTracker.java:1)
	at org.eclipse.osgi.framework.eventmgr.EventManager.dispatchEvent(EventManager.java:234)
	at org.eclipse.osgi.framework.eventmgr.ListenerQueue.dispatchEventSynchronous(ListenerQueue.java:151)
	at org.eclipse.equinox.internal.event.EventAdminImpl.dispatchEvent(EventAdminImpl.java:132)
	at org.eclipse.equinox.internal.event.EventAdminImpl.sendEvent(EventAdminImpl.java:75)
	at org.eclipse.equinox.internal.event.EventComponent.sendEvent(EventComponent.java:44)
	at org.eclipse.e4.ui.services.internal.events.EventBroker.send(EventBroker.java:55)
	at org.eclipse.e4.ui.internal.workbench.UIEventPublisher.notifyChanged(UIEventPublisher.java:63)
	at org.eclipse.emf.common.notify.impl.BasicNotifierImpl.eNotify(BasicNotifierImpl.java:424)
	at org.eclipse.e4.ui.model.application.ui.impl.UIElementImpl.setToBeRendered(UIElementImpl.java:314)
	at org.eclipse.e4.ui.internal.workbench.PartServiceImpl.hidePart(PartServiceImpl.java:1406)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1537)
	at org.eclipse.ui.internal.WorkbenchPage.hidePart(WorkbenchPage.java:1496)
	at org.eclipse.ui.internal.WorkbenchPage.hideView(WorkbenchPage.java:2609)
	at org.eclipse.ui.internal.WorkbenchIntroManager.closeIntro(WorkbenchIntroManager.java:98)
	at com.xilinx.sdx.ui.utils.SWTUtils.closeWelcomeView(SWTUtils.java:529)
	at com.xilinx.sdx.scw.project.ScwProjectCreationHandler$1.run(ScwProjectCreationHandler.java:71)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:40)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:185)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4930)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4451)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:166)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:368)
	at org.eclipse.jface.wizard.WizardDialog.run(WizardDialog.java:1033)
	at com.xilinx.sdx.npw.NewProjectCreationHandler.execute(NewProjectCreationHandler.java:103)
	at com.xilinx.sdx.npw.NewProjectWizard._createApplicationProject(NewProjectWizard.java:214)
	at com.xilinx.sdx.npw.NewProjectWizard.performFinish(NewProjectWizard.java:161)
	at org.eclipse.jface.wizard.WizardDialog.finishPressed(WizardDialog.java:832)
	at org.eclipse.jface.wizard.WizardDialog.buttonPressed(WizardDialog.java:472)
	at org.eclipse.jface.dialogs.Dialog.lambda$0(Dialog.java:619)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:84)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:252)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5687)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1423)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4955)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4448)
	at org.eclipse.jface.window.Window.runEventLoop(Window.java:823)
	at org.eclipse.jface.window.Window.open(Window.java:799)
	at org.eclipse.ui.internal.actions.NewWizardShortcutAction.run(NewWizardShortcutAction.java:130)
	at org.eclipse.jface.action.Action.runWithEvent(Action.java:474)
	at org.eclipse.jface.action.ActionContributionItem.handleWidgetSelection(ActionContributionItem.java:579)
	at org.eclipse.jface.action.ActionContributionItem.lambda$4(ActionContributionItem.java:413)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:89)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:5687)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1423)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4955)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4448)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1160)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1049)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:155)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:658)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:338)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:557)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:154)
	at com.xilinx.ide.application.ui.Application.start(Application.java:80)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:137)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:107)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:401)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.base/java.lang.reflect.Method.invoke(Method.java:566)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:657)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:594)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1447)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1420)

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.362
!MESSAGE XSCT command with result: [domain create -name {standalone_ps7_cortexa9_0} -display-name {standalone_ps7_cortexa9_0} -os {standalone} -proc {ps7_cortexa9_0} -runtime {cpp} -arch {32-bit} -support-app {hello_world}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.366
!MESSAGE XSCT Command: [platform write], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.375
!MESSAGE XSCT command with result: [platform write], Result: [null, Successfully saved  the platform at "/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/platform.spr"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.392
!MESSAGE XSCT Command: [platform active {system_wrapper}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.393
!MESSAGE XSCT command with result: [platform active {system_wrapper}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.394
!MESSAGE XSCT Command: [domain active {zynq_fsbl}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.394
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.396
!MESSAGE XSCT Command: [domain active {standalone_ps7_cortexa9_0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.397
!MESSAGE XSCT command with result: [domain active {standalone_ps7_cortexa9_0}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.398
!MESSAGE XSCT Command: [platform generate -quick], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:26.416
!MESSAGE XSCT command with result: [platform generate -quick], Result: [null, Successfully generated platform at "/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace"]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:27.167
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:28.947
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:28.947
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:28.957
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Result: [null, {"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_1": {"hier_name": "axi_gpio_1",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_102M": {"hier_name": "rst_ps7_0_102M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_1": {"hier_name": "ps7_uart_1",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ttc_0": {"hier_name": "ps7_ttc_0",
"type": "ps7_ttc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:29.057
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss ], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:29.063
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss ], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:29.064
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:29.067
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.3",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.885
!MESSAGE XSCT Command: [hsi::utils::get_supported_os -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.901
!MESSAGE XSCT command with result: [hsi::utils::get_supported_os -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Result: [null, {"ps7_cortexa9_0": {"freertos10_xilinx_v1_7": {"name": "freertos10_xilinx",
"version": "1.7",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_7",
},
"standalone_v7_3": {"name": "standalone",
"version": "7.3",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/bsp/standalone_v7_3",
},
},
"ps7_cortexa9_1": {"freertos10_xilinx_v1_7": {"name": "freertos10_xilinx",
"version": "1.7",
"desc": "This Xilinx FreeRTOS port is based on FreeRTOS kernel version 10.3.0",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lfreertos,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/ThirdParty/bsp/freertos10_xilinx_v1_7",
},
"standalone_v7_3": {"name": "standalone",
"version": "7.3",
"desc": "Standalone is a simple, low-level software layer. It provides access to basic processor features such as caches, interrupts and exceptions as well as the basic features of a hosted environment, such as standard input and output, profiling, abort and exit.",
"compilerflags": "",
"linkerflags": "-Wl,--start-group,-lxil,-lgcc,-lc,--end-group",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/lib/bsp/standalone_v7_3",
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.902
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.904
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.904
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.906
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.907
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa ps7_cortexa9_0], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.908
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa ps7_cortexa9_0], Result: [null, axi_gpio_0 axi_gpio_1 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_ttc_0 ps7_uart_1 ps7_usb_0 ps7_xadc_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.909
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.914
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, {"axi_gpio_0": {"name": "gpio",
"ver": "4.7",
},
"axi_gpio_1": {"name": "gpio",
"ver": "4.7",
},
"ps7_afi_0": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_1": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_2": {"name": "generic",
"ver": "2.1",
},
"ps7_afi_3": {"name": "generic",
"ver": "2.1",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.7",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.7",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.12",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "2.1",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.8",
},
"ps7_gpv_0": {"name": "generic",
"ver": "2.1",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "2.1",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "2.1",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pl310_0": {"name": "generic",
"ver": "2.1",
},
"ps7_pmu_0": {"name": "generic",
"ver": "2.1",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.8",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ram_1": {"name": "generic",
"ver": "2.1",
},
"ps7_scuc_0": {"name": "generic",
"ver": "2.1",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.3",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.3",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.3",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.10",
},
"ps7_slcr_0": {"name": "generic",
"ver": "2.1",
},
"ps7_ttc_0": {"name": "ttcps",
"ver": "3.12",
},
"ps7_uart_1": {"name": "uartps",
"ver": "3.10",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.6",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.5",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.10",
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:34.917
!MESSAGE XSCT Command: [hsi::utils::get_drivers_for_hw -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.060
!MESSAGE XSCT command with result: [hsi::utils::get_drivers_for_hw -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Result: [null, {"axi_gpio_0": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"gpio_v4_7": {"name": "gpio",
"version": "4.7",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"axi_gpio_1": {"version": "2.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"gpio_v4_7": {"name": "gpio",
"version": "4.7",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpio_v4_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"processing_system7_0": {"version": "5.5",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_0_axi_periph": {"version": "2.1",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"rst_ps7_0_102M": {"version": "5.0",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_clockc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_uart_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"uartps_v3_10": {"name": "uartps",
"version": "3.10",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/uartps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_pl310_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_pmu_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_qspi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"qspips_v3_8": {"name": "qspips",
"version": "3.8",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/qspips_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_qspi_linear_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_axi_interconnect_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_cortexa9_0": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"cpu_cortexa9_v2_10": {"name": "cpu_cortexa9",
"version": "2.10",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_cortexa9_1": {"version": "5.2",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"cpu_cortexa9_v2_10": {"name": "cpu_cortexa9",
"version": "2.10",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/cpu_cortexa9_v2_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"ddrps_v1_2": {"name": "ddrps",
"version": "1.2",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ddrps_v1_2",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ethernet_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"emacps_v3_12": {"name": "emacps",
"version": "3.12",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/emacps_v3_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_usb_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"usbps_v2_6": {"name": "usbps",
"version": "2.6",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/usbps_v2_6",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_sd_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"sdps_v3_10": {"name": "sdps",
"version": "3.10",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/sdps_v3_10",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ttc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"ttcps_v3_12": {"name": "ttcps",
"version": "3.12",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/ttcps_v3_12",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpio_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"gpiops_v3_8": {"name": "gpiops",
"version": "3.8",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/gpiops_v3_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ddrc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_dev_cfg_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"devcfg_v3_7": {"name": "devcfg",
"version": "3.7",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/devcfg_v3_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_xadc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"xadcps_v2_5": {"name": "xadcps",
"version": "2.5",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/xadcps_v2_5",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_ocmc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_coresight_comp_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"coresightps_dcc_v1_8": {"name": "coresightps_dcc",
"version": "1.8",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/coresightps_dcc_v1_8",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_gpv_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_scuc_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_globaltimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_intc_dist_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_l2cachec_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_dma_s": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"dmaps_v2_7": {"name": "dmaps",
"version": "2.7",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_iop_bus_config_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_ram_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_ram_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_scugic_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"scugic_v4_3": {"name": "scugic",
"version": "4.3",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scugic_v4_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scutimer_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"scutimer_v2_3": {"name": "scutimer",
"version": "2.3",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scutimer_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_scuwdt_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"scuwdt_v2_3": {"name": "scuwdt",
"version": "2.3",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/scuwdt_v2_3",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_slcr_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_dma_ns": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
"dmaps_v2_7": {"name": "dmaps",
"version": "2.7",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/dmaps_v2_7",
"compilerflags": "",
"linkerflags": "",
},
},
},
"ps7_afi_0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_afi_1": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_afi_2": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_afi_3": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
"ps7_m_axi_gp0": {"version": "1.00.a",
"driver_info": {"generic": {"name": "generic",
"version": "2.0 2.1",
"repo": "/home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_0 /home/erickof/XilinxVitis/Vitis/2020.2/data/embeddedsw/XilinxProcessorIPLib/drivers/generic_v2_1",
},
},
},
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.062
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.064
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.064
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.067
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, {}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.106
!MESSAGE XSCT Command: [::hsi::utils::openhw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.107
!MESSAGE XSCT command with result: [::hsi::utils::openhw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.108
!MESSAGE XSCT Command: [::hsi::utils::opensw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.109
!MESSAGE XSCT command with result: [::hsi::utils::opensw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.109
!MESSAGE XSCT Command: [::hsi::utils::generate_app_template -hw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/src], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.340
!MESSAGE XSCT command with result: [::hsi::utils::generate_app_template -hw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa -sw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss -app hello_world -processor ps7_cortexa9_0 -os standalone -dir /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/src], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.404
!MESSAGE XSCT Command: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/_ide/bitstream}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.421
!MESSAGE XSCT command with result: [hsi::internal::extract_hw_files -quiet bit mmi bmm -dir {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/_ide/bitstream}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.421
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.424
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/hw/system_wrapper.xsa], Result: [null, {"device": "7z020",
"family": "zynq",
"timestamp": "Tue Oct 26 11:11:04 2021",
"vivado_version": "2020.2",
"part": "xc7z020clg484-1",
}]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:35.425
!MESSAGE XSCT Command: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/_ide/psinit} -quiet], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:42.224
!MESSAGE XSCT command with result: [::hsi::generate_target {psinit} [ ::hsi::get_cells -filter { CONFIGURABLE == true } -hierarchical] -dir {/home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/_ide/psinit} -quiet], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:42.363
!MESSAGE XSCT Command: [::hsi::utils::closesw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:42.368
!MESSAGE XSCT command with result: [::hsi::utils::closesw /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/zedboard_workshop/system.mss], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 1 0 2021-10-26 20:14:42.393
!MESSAGE Generating MD5 hash for file: /home/erickof/Documentos/Git/Intro-to-Design-Systems-with-FPGA-Workshop/workspace/system_wrapper/export/system_wrapper/sw/system_wrapper/standalone_ps7_cortexa9_0/system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:42.936
!MESSAGE XSCT Command: [::hsi::utils::closehw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2021-10-26 20:14:42.961
!MESSAGE XSCT command with result: [::hsi::utils::closehw /tmp/hwspec_system_wrapper16847901386208401209/system_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY org.eclipse.cdt.core 1 0 2021-10-26 20:14:51.336
!MESSAGE Indexed 'system_wrapper' (483 sources, 414 headers) in 8.27 sec: 17,879 declarations; 103,162 references; 226 unresolved inclusions; 78 syntax errors; 577 unresolved names (0.47%)

!ENTRY org.eclipse.cdt.core 1 0 2021-10-26 20:14:52.268
!MESSAGE Indexed 'zedboard_workshop' (2 sources, 50 headers) in 0.925 sec: 1,443 declarations; 2,160 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)

!ENTRY org.eclipse.cdt.core 1 0 2021-10-26 20:14:52.271
!MESSAGE Indexed 'zedboard_workshop_system' (0 sources, 0 headers) in 0 sec: 0 declarations; 0 references; 0 unresolved inclusions; 0 syntax errors; 0 unresolved names (0%)
