{
  "module_name": "power_state.h",
  "hash_id": "d1ef3a0c72d35ce46d9f4699692c651122aecff8ccb8c966f4e0d6c3028ea396",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/pm/powerplay/inc/power_state.h",
  "human_readable_source": " \n#ifndef PP_POWERSTATE_H\n#define PP_POWERSTATE_H\n\nstruct pp_hw_power_state {\n\tunsigned int magic;\n};\n\nstruct pp_power_state;\n\n\n#define PP_INVALID_POWER_STATE_ID (0)\n\n\n \n\nstruct PP_StateLinkedList {\n\tstruct pp_power_state *next;\n\tstruct pp_power_state *prev;\n};\n\n\nenum PP_StateUILabel {\n\tPP_StateUILabel_None,\n\tPP_StateUILabel_Battery,\n\tPP_StateUILabel_MiddleLow,\n\tPP_StateUILabel_Balanced,\n\tPP_StateUILabel_MiddleHigh,\n\tPP_StateUILabel_Performance,\n\tPP_StateUILabel_BACO\n};\n\nenum PP_StateClassificationFlag {\n\tPP_StateClassificationFlag_Boot                = 0x0001,\n\tPP_StateClassificationFlag_Thermal             = 0x0002,\n\tPP_StateClassificationFlag_LimitedPowerSource  = 0x0004,\n\tPP_StateClassificationFlag_Rest                = 0x0008,\n\tPP_StateClassificationFlag_Forced              = 0x0010,\n\tPP_StateClassificationFlag_User3DPerformance   = 0x0020,\n\tPP_StateClassificationFlag_User2DPerformance   = 0x0040,\n\tPP_StateClassificationFlag_3DPerformance       = 0x0080,\n\tPP_StateClassificationFlag_ACOverdriveTemplate   = 0x0100,\n\tPP_StateClassificationFlag_Uvd                 = 0x0200,\n\tPP_StateClassificationFlag_3DPerformanceLow    = 0x0400,\n\tPP_StateClassificationFlag_ACPI                = 0x0800,\n\tPP_StateClassificationFlag_HD2                 = 0x1000,\n\tPP_StateClassificationFlag_UvdHD               = 0x2000,\n\tPP_StateClassificationFlag_UvdSD               = 0x4000,\n\tPP_StateClassificationFlag_UserDCPerformance    = 0x8000,\n\tPP_StateClassificationFlag_DCOverdriveTemplate   = 0x10000,\n\tPP_StateClassificationFlag_BACO                  = 0x20000,\n\tPP_StateClassificationFlag_LimitedPowerSource_2  = 0x40000,\n\tPP_StateClassificationFlag_ULV                   = 0x80000,\n\tPP_StateClassificationFlag_UvdMVC               = 0x100000,\n};\n\ntypedef unsigned int PP_StateClassificationFlags;\n\nstruct PP_StateClassificationBlock {\n\tenum PP_StateUILabel         ui_label;\n\tenum PP_StateClassificationFlag  flags;\n\tint                          bios_index;\n\tbool                      temporary_state;\n\tbool                      to_be_deleted;\n};\n\nstruct PP_StatePcieBlock {\n\tunsigned int lanes;\n};\n\nenum PP_RefreshrateSource {\n\tPP_RefreshrateSource_EDID,\n\tPP_RefreshrateSource_Explicit\n};\n\nstruct PP_StateDisplayBlock {\n\tbool              disableFrameModulation;\n\tbool              limitRefreshrate;\n\tenum PP_RefreshrateSource refreshrateSource;\n\tint                  explicitRefreshrate;\n\tint                  edidRefreshrateIndex;\n\tbool              enableVariBright;\n};\n\nstruct PP_StateMemroyBlock {\n\tbool              dllOff;\n\tuint8_t                 m3arb;\n\tuint8_t                 unused[3];\n};\n\nstruct PP_StateSoftwareAlgorithmBlock {\n\tbool disableLoadBalancing;\n\tbool enableSleepForTimestamps;\n};\n\n#define PP_TEMPERATURE_UNITS_PER_CENTIGRADES 1000\n\n \nstruct PP_TemperatureRange {\n\tint min;\n\tint max;\n\tint edge_emergency_max;\n\tint hotspot_min;\n\tint hotspot_crit_max;\n\tint hotspot_emergency_max;\n\tint mem_min;\n\tint mem_crit_max;\n\tint mem_emergency_max;\n\tint sw_ctf_threshold;\n};\n\nstruct PP_StateValidationBlock {\n\tbool singleDisplayOnly;\n\tbool disallowOnDC;\n\tuint8_t supportedPowerLevels;\n};\n\nstruct PP_UVD_CLOCKS {\n\tuint32_t VCLK;\n\tuint32_t DCLK;\n};\n\n \nstruct pp_power_state {\n\tuint32_t                            id;\n\tstruct PP_StateLinkedList                  orderedList;\n\tstruct PP_StateLinkedList                  allStatesList;\n\n\tstruct PP_StateClassificationBlock         classification;\n\tstruct PP_StateValidationBlock             validation;\n\tstruct PP_StatePcieBlock                   pcie;\n\tstruct PP_StateDisplayBlock                display;\n\tstruct PP_StateMemroyBlock                 memory;\n\tstruct PP_TemperatureRange                 temperatures;\n\tstruct PP_StateSoftwareAlgorithmBlock      software;\n\tstruct PP_UVD_CLOCKS                       uvd_clocks;\n\tstruct pp_hw_power_state  hardware;\n};\n\nenum PP_MMProfilingState {\n\tPP_MMProfilingState_NA = 0,\n\tPP_MMProfilingState_Started,\n\tPP_MMProfilingState_Stopped\n};\n\nstruct pp_clock_engine_request {\n\tunsigned long client_type;\n\tunsigned long ctx_id;\n\tuint64_t  context_handle;\n\tunsigned long sclk;\n\tunsigned long sclk_hard_min;\n\tunsigned long mclk;\n\tunsigned long iclk;\n\tunsigned long evclk;\n\tunsigned long ecclk;\n\tunsigned long ecclk_hard_min;\n\tunsigned long vclk;\n\tunsigned long dclk;\n\tunsigned long sclk_over_drive;\n\tunsigned long mclk_over_drive;\n\tunsigned long sclk_threshold;\n\tunsigned long flag;\n\tunsigned long vclk_ceiling;\n\tunsigned long dclk_ceiling;\n\tunsigned long num_cus;\n\tunsigned long pm_flag;\n\tenum PP_MMProfilingState mm_profiling_state;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}