/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jun 27 10:52:39 2017
 *                 Full Compile MD5 Checksum  de13a1e8011803b5a40ab14e4d71d071
 *                     (minus title and desc)
 *                 MD5 Checksum               b694fcab41780597392ed5a8f558ad3e
 *
 * lock_release:   r_1255
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1570
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_AUD_INTH_H__
#define BCHP_AUD_INTH_H__

/***************************************************************************
 *AUD_INTH - Audio I/O Interrupts to External Hosts
 ***************************************************************************/
#define BCHP_AUD_INTH_R5F_STATUS                 0x20c80800 /* [RO][32] R5f Interrupt Status Register */
#define BCHP_AUD_INTH_R5F_SET                    0x20c80804 /* [WO][32] R5f Interrupt Set Register */
#define BCHP_AUD_INTH_R5F_CLEAR                  0x20c80808 /* [WO][32] R5f Interrupt Clear Register */
#define BCHP_AUD_INTH_R5F_MASK_STATUS            0x20c8080c /* [RO][32] R5f Interrupt Mask Status Register */
#define BCHP_AUD_INTH_R5F_MASK_SET               0x20c80810 /* [WO][32] R5f Interrupt Mask Set Register */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR             0x20c80814 /* [WO][32] R5f Interrupt Mask Clear Register */
#define BCHP_AUD_INTH_PCI_STATUS                 0x20c80818 /* [RO][32] PCI Interrupt Status Register */
#define BCHP_AUD_INTH_PCI_SET                    0x20c8081c /* [WO][32] PCI Interrupt Set Register */
#define BCHP_AUD_INTH_PCI_CLEAR                  0x20c80820 /* [WO][32] PCI Interrupt Clear Register */
#define BCHP_AUD_INTH_PCI_MASK_STATUS            0x20c80824 /* [RO][32] PCI Interrupt Mask Status Register */
#define BCHP_AUD_INTH_PCI_MASK_SET               0x20c80828 /* [WO][32] PCI Interrupt Mask Set Register */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR             0x20c8082c /* [WO][32] PCI Interrupt Mask Clear Register */

/***************************************************************************
 *R5F_STATUS - R5f Interrupt Status Register
 ***************************************************************************/
/* AUD_INTH :: R5F_STATUS :: reserved0 [31:13] */
#define BCHP_AUD_INTH_R5F_STATUS_reserved0_MASK                    0xffffe000
#define BCHP_AUD_INTH_R5F_STATUS_reserved0_SHIFT                   13

/* AUD_INTH :: R5F_STATUS :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_CRC_MASK                      0x00001000
#define BCHP_AUD_INTH_R5F_STATUS_AUD_CRC_SHIFT                     12
#define BCHP_AUD_INTH_R5F_STATUS_AUD_CRC_DEFAULT                   0x00000000

/* AUD_INTH :: R5F_STATUS :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_IOP_MASK                      0x00000800
#define BCHP_AUD_INTH_R5F_STATUS_AUD_IOP_SHIFT                     11
#define BCHP_AUD_INTH_R5F_STATUS_AUD_IOP_DEFAULT                   0x00000000

/* AUD_INTH :: R5F_STATUS :: reserved1 [10:09] */
#define BCHP_AUD_INTH_R5F_STATUS_reserved1_MASK                    0x00000600
#define BCHP_AUD_INTH_R5F_STATUS_reserved1_SHIFT                   9

/* AUD_INTH :: R5F_STATUS :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_DP0_1_MASK                    0x00000100
#define BCHP_AUD_INTH_R5F_STATUS_AUD_DP0_1_SHIFT                   8
#define BCHP_AUD_INTH_R5F_STATUS_AUD_DP0_1_DEFAULT                 0x00000000

/* AUD_INTH :: R5F_STATUS :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_DP0_0_MASK                    0x00000080
#define BCHP_AUD_INTH_R5F_STATUS_AUD_DP0_0_SHIFT                   7
#define BCHP_AUD_INTH_R5F_STATUS_AUD_DP0_0_DEFAULT                 0x00000000

/* AUD_INTH :: R5F_STATUS :: reserved2 [06:06] */
#define BCHP_AUD_INTH_R5F_STATUS_reserved2_MASK                    0x00000040
#define BCHP_AUD_INTH_R5F_STATUS_reserved2_SHIFT                   6

/* AUD_INTH :: R5F_STATUS :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_SRC0_MASK                     0x00000020
#define BCHP_AUD_INTH_R5F_STATUS_AUD_SRC0_SHIFT                    5
#define BCHP_AUD_INTH_R5F_STATUS_AUD_SRC0_DEFAULT                  0x00000000

/* AUD_INTH :: R5F_STATUS :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF4_MASK                      0x00000010
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF4_SHIFT                     4
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF4_DEFAULT                   0x00000000

/* AUD_INTH :: R5F_STATUS :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF3_MASK                      0x00000008
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF3_SHIFT                     3
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF3_DEFAULT                   0x00000000

/* AUD_INTH :: R5F_STATUS :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF2_MASK                      0x00000004
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF2_SHIFT                     2
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF2_DEFAULT                   0x00000000

/* AUD_INTH :: R5F_STATUS :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF1_MASK                      0x00000002
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF1_SHIFT                     1
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF1_DEFAULT                   0x00000000

/* AUD_INTH :: R5F_STATUS :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF0_MASK                      0x00000001
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF0_SHIFT                     0
#define BCHP_AUD_INTH_R5F_STATUS_AUD_BF0_DEFAULT                   0x00000000

/***************************************************************************
 *R5F_SET - R5f Interrupt Set Register
 ***************************************************************************/
/* AUD_INTH :: R5F_SET :: reserved0 [31:13] */
#define BCHP_AUD_INTH_R5F_SET_reserved0_MASK                       0xffffe000
#define BCHP_AUD_INTH_R5F_SET_reserved0_SHIFT                      13

/* AUD_INTH :: R5F_SET :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_R5F_SET_AUD_CRC_MASK                         0x00001000
#define BCHP_AUD_INTH_R5F_SET_AUD_CRC_SHIFT                        12
#define BCHP_AUD_INTH_R5F_SET_AUD_CRC_DEFAULT                      0x00000000

/* AUD_INTH :: R5F_SET :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_R5F_SET_AUD_IOP_MASK                         0x00000800
#define BCHP_AUD_INTH_R5F_SET_AUD_IOP_SHIFT                        11
#define BCHP_AUD_INTH_R5F_SET_AUD_IOP_DEFAULT                      0x00000000

/* AUD_INTH :: R5F_SET :: reserved1 [10:09] */
#define BCHP_AUD_INTH_R5F_SET_reserved1_MASK                       0x00000600
#define BCHP_AUD_INTH_R5F_SET_reserved1_SHIFT                      9

/* AUD_INTH :: R5F_SET :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_R5F_SET_AUD_DP0_1_MASK                       0x00000100
#define BCHP_AUD_INTH_R5F_SET_AUD_DP0_1_SHIFT                      8
#define BCHP_AUD_INTH_R5F_SET_AUD_DP0_1_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_SET :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_R5F_SET_AUD_DP0_0_MASK                       0x00000080
#define BCHP_AUD_INTH_R5F_SET_AUD_DP0_0_SHIFT                      7
#define BCHP_AUD_INTH_R5F_SET_AUD_DP0_0_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_SET :: reserved2 [06:06] */
#define BCHP_AUD_INTH_R5F_SET_reserved2_MASK                       0x00000040
#define BCHP_AUD_INTH_R5F_SET_reserved2_SHIFT                      6

/* AUD_INTH :: R5F_SET :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_R5F_SET_AUD_SRC0_MASK                        0x00000020
#define BCHP_AUD_INTH_R5F_SET_AUD_SRC0_SHIFT                       5
#define BCHP_AUD_INTH_R5F_SET_AUD_SRC0_DEFAULT                     0x00000000

/* AUD_INTH :: R5F_SET :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_R5F_SET_AUD_BF4_MASK                         0x00000010
#define BCHP_AUD_INTH_R5F_SET_AUD_BF4_SHIFT                        4
#define BCHP_AUD_INTH_R5F_SET_AUD_BF4_DEFAULT                      0x00000000

/* AUD_INTH :: R5F_SET :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_R5F_SET_AUD_BF3_MASK                         0x00000008
#define BCHP_AUD_INTH_R5F_SET_AUD_BF3_SHIFT                        3
#define BCHP_AUD_INTH_R5F_SET_AUD_BF3_DEFAULT                      0x00000000

/* AUD_INTH :: R5F_SET :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_R5F_SET_AUD_BF2_MASK                         0x00000004
#define BCHP_AUD_INTH_R5F_SET_AUD_BF2_SHIFT                        2
#define BCHP_AUD_INTH_R5F_SET_AUD_BF2_DEFAULT                      0x00000000

/* AUD_INTH :: R5F_SET :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_R5F_SET_AUD_BF1_MASK                         0x00000002
#define BCHP_AUD_INTH_R5F_SET_AUD_BF1_SHIFT                        1
#define BCHP_AUD_INTH_R5F_SET_AUD_BF1_DEFAULT                      0x00000000

/* AUD_INTH :: R5F_SET :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_R5F_SET_AUD_BF0_MASK                         0x00000001
#define BCHP_AUD_INTH_R5F_SET_AUD_BF0_SHIFT                        0
#define BCHP_AUD_INTH_R5F_SET_AUD_BF0_DEFAULT                      0x00000000

/***************************************************************************
 *R5F_CLEAR - R5f Interrupt Clear Register
 ***************************************************************************/
/* AUD_INTH :: R5F_CLEAR :: reserved0 [31:13] */
#define BCHP_AUD_INTH_R5F_CLEAR_reserved0_MASK                     0xffffe000
#define BCHP_AUD_INTH_R5F_CLEAR_reserved0_SHIFT                    13

/* AUD_INTH :: R5F_CLEAR :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_CRC_MASK                       0x00001000
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_CRC_SHIFT                      12
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_CRC_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_CLEAR :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_IOP_MASK                       0x00000800
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_IOP_SHIFT                      11
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_IOP_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_CLEAR :: reserved1 [10:09] */
#define BCHP_AUD_INTH_R5F_CLEAR_reserved1_MASK                     0x00000600
#define BCHP_AUD_INTH_R5F_CLEAR_reserved1_SHIFT                    9

/* AUD_INTH :: R5F_CLEAR :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_DP0_1_MASK                     0x00000100
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_DP0_1_SHIFT                    8
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_DP0_1_DEFAULT                  0x00000000

/* AUD_INTH :: R5F_CLEAR :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_DP0_0_MASK                     0x00000080
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_DP0_0_SHIFT                    7
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_DP0_0_DEFAULT                  0x00000000

/* AUD_INTH :: R5F_CLEAR :: reserved2 [06:06] */
#define BCHP_AUD_INTH_R5F_CLEAR_reserved2_MASK                     0x00000040
#define BCHP_AUD_INTH_R5F_CLEAR_reserved2_SHIFT                    6

/* AUD_INTH :: R5F_CLEAR :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_SRC0_MASK                      0x00000020
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_SRC0_SHIFT                     5
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_SRC0_DEFAULT                   0x00000000

/* AUD_INTH :: R5F_CLEAR :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF4_MASK                       0x00000010
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF4_SHIFT                      4
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF4_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_CLEAR :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF3_MASK                       0x00000008
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF3_SHIFT                      3
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF3_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_CLEAR :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF2_MASK                       0x00000004
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF2_SHIFT                      2
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF2_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_CLEAR :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF1_MASK                       0x00000002
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF1_SHIFT                      1
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF1_DEFAULT                    0x00000000

/* AUD_INTH :: R5F_CLEAR :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF0_MASK                       0x00000001
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF0_SHIFT                      0
#define BCHP_AUD_INTH_R5F_CLEAR_AUD_BF0_DEFAULT                    0x00000000

/***************************************************************************
 *R5F_MASK_STATUS - R5f Interrupt Mask Status Register
 ***************************************************************************/
/* AUD_INTH :: R5F_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_reserved0_MASK               0xffffe000
#define BCHP_AUD_INTH_R5F_MASK_STATUS_reserved0_SHIFT              13

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_CRC_MASK                 0x00001000
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_CRC_SHIFT                12
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_CRC_DEFAULT              0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_IOP_MASK                 0x00000800
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_IOP_SHIFT                11
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_IOP_DEFAULT              0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: reserved1 [10:09] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_reserved1_MASK               0x00000600
#define BCHP_AUD_INTH_R5F_MASK_STATUS_reserved1_SHIFT              9

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_DP0_1_MASK               0x00000100
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_DP0_1_SHIFT              8
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_DP0_1_DEFAULT            0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_DP0_0_MASK               0x00000080
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_DP0_0_SHIFT              7
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_DP0_0_DEFAULT            0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: reserved2 [06:06] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_reserved2_MASK               0x00000040
#define BCHP_AUD_INTH_R5F_MASK_STATUS_reserved2_SHIFT              6

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_SRC0_MASK                0x00000020
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_SRC0_SHIFT               5
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_SRC0_DEFAULT             0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF4_MASK                 0x00000010
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF4_SHIFT                4
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF4_DEFAULT              0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF3_MASK                 0x00000008
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF3_SHIFT                3
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF3_DEFAULT              0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF2_MASK                 0x00000004
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF2_SHIFT                2
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF2_DEFAULT              0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF1_MASK                 0x00000002
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF1_SHIFT                1
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF1_DEFAULT              0x00000001

/* AUD_INTH :: R5F_MASK_STATUS :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF0_MASK                 0x00000001
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF0_SHIFT                0
#define BCHP_AUD_INTH_R5F_MASK_STATUS_AUD_BF0_DEFAULT              0x00000001

/***************************************************************************
 *R5F_MASK_SET - R5f Interrupt Mask Set Register
 ***************************************************************************/
/* AUD_INTH :: R5F_MASK_SET :: reserved0 [31:13] */
#define BCHP_AUD_INTH_R5F_MASK_SET_reserved0_MASK                  0xffffe000
#define BCHP_AUD_INTH_R5F_MASK_SET_reserved0_SHIFT                 13

/* AUD_INTH :: R5F_MASK_SET :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_CRC_MASK                    0x00001000
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_CRC_SHIFT                   12
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_CRC_DEFAULT                 0x00000001

/* AUD_INTH :: R5F_MASK_SET :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_IOP_MASK                    0x00000800
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_IOP_SHIFT                   11
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_IOP_DEFAULT                 0x00000001

/* AUD_INTH :: R5F_MASK_SET :: reserved1 [10:09] */
#define BCHP_AUD_INTH_R5F_MASK_SET_reserved1_MASK                  0x00000600
#define BCHP_AUD_INTH_R5F_MASK_SET_reserved1_SHIFT                 9

/* AUD_INTH :: R5F_MASK_SET :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_DP0_1_MASK                  0x00000100
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_DP0_1_SHIFT                 8
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_DP0_1_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_SET :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_DP0_0_MASK                  0x00000080
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_DP0_0_SHIFT                 7
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_DP0_0_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_SET :: reserved2 [06:06] */
#define BCHP_AUD_INTH_R5F_MASK_SET_reserved2_MASK                  0x00000040
#define BCHP_AUD_INTH_R5F_MASK_SET_reserved2_SHIFT                 6

/* AUD_INTH :: R5F_MASK_SET :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_SRC0_MASK                   0x00000020
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_SRC0_SHIFT                  5
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_SRC0_DEFAULT                0x00000001

/* AUD_INTH :: R5F_MASK_SET :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF4_MASK                    0x00000010
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF4_SHIFT                   4
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF4_DEFAULT                 0x00000001

/* AUD_INTH :: R5F_MASK_SET :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF3_MASK                    0x00000008
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF3_SHIFT                   3
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF3_DEFAULT                 0x00000001

/* AUD_INTH :: R5F_MASK_SET :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF2_MASK                    0x00000004
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF2_SHIFT                   2
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF2_DEFAULT                 0x00000001

/* AUD_INTH :: R5F_MASK_SET :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF1_MASK                    0x00000002
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF1_SHIFT                   1
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF1_DEFAULT                 0x00000001

/* AUD_INTH :: R5F_MASK_SET :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF0_MASK                    0x00000001
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF0_SHIFT                   0
#define BCHP_AUD_INTH_R5F_MASK_SET_AUD_BF0_DEFAULT                 0x00000001

/***************************************************************************
 *R5F_MASK_CLEAR - R5f Interrupt Mask Clear Register
 ***************************************************************************/
/* AUD_INTH :: R5F_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_reserved0_MASK                0xffffe000
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_reserved0_SHIFT               13

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_CRC_MASK                  0x00001000
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_CRC_SHIFT                 12
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_CRC_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_IOP_MASK                  0x00000800
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_IOP_SHIFT                 11
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_IOP_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: reserved1 [10:09] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_reserved1_MASK                0x00000600
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_reserved1_SHIFT               9

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_DP0_1_MASK                0x00000100
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_DP0_1_SHIFT               8
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_DP0_1_DEFAULT             0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_DP0_0_MASK                0x00000080
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_DP0_0_SHIFT               7
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_DP0_0_DEFAULT             0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: reserved2 [06:06] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_reserved2_MASK                0x00000040
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_reserved2_SHIFT               6

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_SRC0_MASK                 0x00000020
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_SRC0_SHIFT                5
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_SRC0_DEFAULT              0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF4_MASK                  0x00000010
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF4_SHIFT                 4
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF4_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF3_MASK                  0x00000008
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF3_SHIFT                 3
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF3_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF2_MASK                  0x00000004
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF2_SHIFT                 2
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF2_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF1_MASK                  0x00000002
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF1_SHIFT                 1
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF1_DEFAULT               0x00000001

/* AUD_INTH :: R5F_MASK_CLEAR :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF0_MASK                  0x00000001
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF0_SHIFT                 0
#define BCHP_AUD_INTH_R5F_MASK_CLEAR_AUD_BF0_DEFAULT               0x00000001

/***************************************************************************
 *PCI_STATUS - PCI Interrupt Status Register
 ***************************************************************************/
/* AUD_INTH :: PCI_STATUS :: reserved0 [31:13] */
#define BCHP_AUD_INTH_PCI_STATUS_reserved0_MASK                    0xffffe000
#define BCHP_AUD_INTH_PCI_STATUS_reserved0_SHIFT                   13

/* AUD_INTH :: PCI_STATUS :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_CRC_MASK                      0x00001000
#define BCHP_AUD_INTH_PCI_STATUS_AUD_CRC_SHIFT                     12
#define BCHP_AUD_INTH_PCI_STATUS_AUD_CRC_DEFAULT                   0x00000000

/* AUD_INTH :: PCI_STATUS :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_IOP_MASK                      0x00000800
#define BCHP_AUD_INTH_PCI_STATUS_AUD_IOP_SHIFT                     11
#define BCHP_AUD_INTH_PCI_STATUS_AUD_IOP_DEFAULT                   0x00000000

/* AUD_INTH :: PCI_STATUS :: reserved1 [10:09] */
#define BCHP_AUD_INTH_PCI_STATUS_reserved1_MASK                    0x00000600
#define BCHP_AUD_INTH_PCI_STATUS_reserved1_SHIFT                   9

/* AUD_INTH :: PCI_STATUS :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_DP0_1_MASK                    0x00000100
#define BCHP_AUD_INTH_PCI_STATUS_AUD_DP0_1_SHIFT                   8
#define BCHP_AUD_INTH_PCI_STATUS_AUD_DP0_1_DEFAULT                 0x00000000

/* AUD_INTH :: PCI_STATUS :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_DP0_0_MASK                    0x00000080
#define BCHP_AUD_INTH_PCI_STATUS_AUD_DP0_0_SHIFT                   7
#define BCHP_AUD_INTH_PCI_STATUS_AUD_DP0_0_DEFAULT                 0x00000000

/* AUD_INTH :: PCI_STATUS :: reserved2 [06:06] */
#define BCHP_AUD_INTH_PCI_STATUS_reserved2_MASK                    0x00000040
#define BCHP_AUD_INTH_PCI_STATUS_reserved2_SHIFT                   6

/* AUD_INTH :: PCI_STATUS :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_SRC0_MASK                     0x00000020
#define BCHP_AUD_INTH_PCI_STATUS_AUD_SRC0_SHIFT                    5
#define BCHP_AUD_INTH_PCI_STATUS_AUD_SRC0_DEFAULT                  0x00000000

/* AUD_INTH :: PCI_STATUS :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF4_MASK                      0x00000010
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF4_SHIFT                     4
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF4_DEFAULT                   0x00000000

/* AUD_INTH :: PCI_STATUS :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF3_MASK                      0x00000008
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF3_SHIFT                     3
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF3_DEFAULT                   0x00000000

/* AUD_INTH :: PCI_STATUS :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF2_MASK                      0x00000004
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF2_SHIFT                     2
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF2_DEFAULT                   0x00000000

/* AUD_INTH :: PCI_STATUS :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF1_MASK                      0x00000002
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF1_SHIFT                     1
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF1_DEFAULT                   0x00000000

/* AUD_INTH :: PCI_STATUS :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF0_MASK                      0x00000001
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF0_SHIFT                     0
#define BCHP_AUD_INTH_PCI_STATUS_AUD_BF0_DEFAULT                   0x00000000

/***************************************************************************
 *PCI_SET - PCI Interrupt Set Register
 ***************************************************************************/
/* AUD_INTH :: PCI_SET :: reserved0 [31:13] */
#define BCHP_AUD_INTH_PCI_SET_reserved0_MASK                       0xffffe000
#define BCHP_AUD_INTH_PCI_SET_reserved0_SHIFT                      13

/* AUD_INTH :: PCI_SET :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_PCI_SET_AUD_CRC_MASK                         0x00001000
#define BCHP_AUD_INTH_PCI_SET_AUD_CRC_SHIFT                        12
#define BCHP_AUD_INTH_PCI_SET_AUD_CRC_DEFAULT                      0x00000000

/* AUD_INTH :: PCI_SET :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_PCI_SET_AUD_IOP_MASK                         0x00000800
#define BCHP_AUD_INTH_PCI_SET_AUD_IOP_SHIFT                        11
#define BCHP_AUD_INTH_PCI_SET_AUD_IOP_DEFAULT                      0x00000000

/* AUD_INTH :: PCI_SET :: reserved1 [10:09] */
#define BCHP_AUD_INTH_PCI_SET_reserved1_MASK                       0x00000600
#define BCHP_AUD_INTH_PCI_SET_reserved1_SHIFT                      9

/* AUD_INTH :: PCI_SET :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_PCI_SET_AUD_DP0_1_MASK                       0x00000100
#define BCHP_AUD_INTH_PCI_SET_AUD_DP0_1_SHIFT                      8
#define BCHP_AUD_INTH_PCI_SET_AUD_DP0_1_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_SET :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_PCI_SET_AUD_DP0_0_MASK                       0x00000080
#define BCHP_AUD_INTH_PCI_SET_AUD_DP0_0_SHIFT                      7
#define BCHP_AUD_INTH_PCI_SET_AUD_DP0_0_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_SET :: reserved2 [06:06] */
#define BCHP_AUD_INTH_PCI_SET_reserved2_MASK                       0x00000040
#define BCHP_AUD_INTH_PCI_SET_reserved2_SHIFT                      6

/* AUD_INTH :: PCI_SET :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_PCI_SET_AUD_SRC0_MASK                        0x00000020
#define BCHP_AUD_INTH_PCI_SET_AUD_SRC0_SHIFT                       5
#define BCHP_AUD_INTH_PCI_SET_AUD_SRC0_DEFAULT                     0x00000000

/* AUD_INTH :: PCI_SET :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_PCI_SET_AUD_BF4_MASK                         0x00000010
#define BCHP_AUD_INTH_PCI_SET_AUD_BF4_SHIFT                        4
#define BCHP_AUD_INTH_PCI_SET_AUD_BF4_DEFAULT                      0x00000000

/* AUD_INTH :: PCI_SET :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_PCI_SET_AUD_BF3_MASK                         0x00000008
#define BCHP_AUD_INTH_PCI_SET_AUD_BF3_SHIFT                        3
#define BCHP_AUD_INTH_PCI_SET_AUD_BF3_DEFAULT                      0x00000000

/* AUD_INTH :: PCI_SET :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_PCI_SET_AUD_BF2_MASK                         0x00000004
#define BCHP_AUD_INTH_PCI_SET_AUD_BF2_SHIFT                        2
#define BCHP_AUD_INTH_PCI_SET_AUD_BF2_DEFAULT                      0x00000000

/* AUD_INTH :: PCI_SET :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_PCI_SET_AUD_BF1_MASK                         0x00000002
#define BCHP_AUD_INTH_PCI_SET_AUD_BF1_SHIFT                        1
#define BCHP_AUD_INTH_PCI_SET_AUD_BF1_DEFAULT                      0x00000000

/* AUD_INTH :: PCI_SET :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_PCI_SET_AUD_BF0_MASK                         0x00000001
#define BCHP_AUD_INTH_PCI_SET_AUD_BF0_SHIFT                        0
#define BCHP_AUD_INTH_PCI_SET_AUD_BF0_DEFAULT                      0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI Interrupt Clear Register
 ***************************************************************************/
/* AUD_INTH :: PCI_CLEAR :: reserved0 [31:13] */
#define BCHP_AUD_INTH_PCI_CLEAR_reserved0_MASK                     0xffffe000
#define BCHP_AUD_INTH_PCI_CLEAR_reserved0_SHIFT                    13

/* AUD_INTH :: PCI_CLEAR :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_CRC_MASK                       0x00001000
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_CRC_SHIFT                      12
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_CRC_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_CLEAR :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_IOP_MASK                       0x00000800
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_IOP_SHIFT                      11
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_IOP_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_CLEAR :: reserved1 [10:09] */
#define BCHP_AUD_INTH_PCI_CLEAR_reserved1_MASK                     0x00000600
#define BCHP_AUD_INTH_PCI_CLEAR_reserved1_SHIFT                    9

/* AUD_INTH :: PCI_CLEAR :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_DP0_1_MASK                     0x00000100
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_DP0_1_SHIFT                    8
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_DP0_1_DEFAULT                  0x00000000

/* AUD_INTH :: PCI_CLEAR :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_DP0_0_MASK                     0x00000080
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_DP0_0_SHIFT                    7
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_DP0_0_DEFAULT                  0x00000000

/* AUD_INTH :: PCI_CLEAR :: reserved2 [06:06] */
#define BCHP_AUD_INTH_PCI_CLEAR_reserved2_MASK                     0x00000040
#define BCHP_AUD_INTH_PCI_CLEAR_reserved2_SHIFT                    6

/* AUD_INTH :: PCI_CLEAR :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_SRC0_MASK                      0x00000020
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_SRC0_SHIFT                     5
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_SRC0_DEFAULT                   0x00000000

/* AUD_INTH :: PCI_CLEAR :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF4_MASK                       0x00000010
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF4_SHIFT                      4
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF4_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_CLEAR :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF3_MASK                       0x00000008
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF3_SHIFT                      3
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF3_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_CLEAR :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF2_MASK                       0x00000004
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF2_SHIFT                      2
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF2_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_CLEAR :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF1_MASK                       0x00000002
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF1_SHIFT                      1
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF1_DEFAULT                    0x00000000

/* AUD_INTH :: PCI_CLEAR :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF0_MASK                       0x00000001
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF0_SHIFT                      0
#define BCHP_AUD_INTH_PCI_CLEAR_AUD_BF0_DEFAULT                    0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI Interrupt Mask Status Register
 ***************************************************************************/
/* AUD_INTH :: PCI_MASK_STATUS :: reserved0 [31:13] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_reserved0_MASK               0xffffe000
#define BCHP_AUD_INTH_PCI_MASK_STATUS_reserved0_SHIFT              13

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_CRC_MASK                 0x00001000
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_CRC_SHIFT                12
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_CRC_DEFAULT              0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_IOP_MASK                 0x00000800
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_IOP_SHIFT                11
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_IOP_DEFAULT              0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: reserved1 [10:09] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_reserved1_MASK               0x00000600
#define BCHP_AUD_INTH_PCI_MASK_STATUS_reserved1_SHIFT              9

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_DP0_1_MASK               0x00000100
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_DP0_1_SHIFT              8
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_DP0_1_DEFAULT            0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_DP0_0_MASK               0x00000080
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_DP0_0_SHIFT              7
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_DP0_0_DEFAULT            0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: reserved2 [06:06] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_reserved2_MASK               0x00000040
#define BCHP_AUD_INTH_PCI_MASK_STATUS_reserved2_SHIFT              6

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_SRC0_MASK                0x00000020
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_SRC0_SHIFT               5
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_SRC0_DEFAULT             0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF4_MASK                 0x00000010
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF4_SHIFT                4
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF4_DEFAULT              0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF3_MASK                 0x00000008
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF3_SHIFT                3
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF3_DEFAULT              0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF2_MASK                 0x00000004
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF2_SHIFT                2
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF2_DEFAULT              0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF1_MASK                 0x00000002
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF1_SHIFT                1
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF1_DEFAULT              0x00000001

/* AUD_INTH :: PCI_MASK_STATUS :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF0_MASK                 0x00000001
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF0_SHIFT                0
#define BCHP_AUD_INTH_PCI_MASK_STATUS_AUD_BF0_DEFAULT              0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI Interrupt Mask Set Register
 ***************************************************************************/
/* AUD_INTH :: PCI_MASK_SET :: reserved0 [31:13] */
#define BCHP_AUD_INTH_PCI_MASK_SET_reserved0_MASK                  0xffffe000
#define BCHP_AUD_INTH_PCI_MASK_SET_reserved0_SHIFT                 13

/* AUD_INTH :: PCI_MASK_SET :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_CRC_MASK                    0x00001000
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_CRC_SHIFT                   12
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_CRC_DEFAULT                 0x00000001

/* AUD_INTH :: PCI_MASK_SET :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_IOP_MASK                    0x00000800
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_IOP_SHIFT                   11
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_IOP_DEFAULT                 0x00000001

/* AUD_INTH :: PCI_MASK_SET :: reserved1 [10:09] */
#define BCHP_AUD_INTH_PCI_MASK_SET_reserved1_MASK                  0x00000600
#define BCHP_AUD_INTH_PCI_MASK_SET_reserved1_SHIFT                 9

/* AUD_INTH :: PCI_MASK_SET :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_DP0_1_MASK                  0x00000100
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_DP0_1_SHIFT                 8
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_DP0_1_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_SET :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_DP0_0_MASK                  0x00000080
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_DP0_0_SHIFT                 7
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_DP0_0_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_SET :: reserved2 [06:06] */
#define BCHP_AUD_INTH_PCI_MASK_SET_reserved2_MASK                  0x00000040
#define BCHP_AUD_INTH_PCI_MASK_SET_reserved2_SHIFT                 6

/* AUD_INTH :: PCI_MASK_SET :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_SRC0_MASK                   0x00000020
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_SRC0_SHIFT                  5
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_SRC0_DEFAULT                0x00000001

/* AUD_INTH :: PCI_MASK_SET :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF4_MASK                    0x00000010
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF4_SHIFT                   4
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF4_DEFAULT                 0x00000001

/* AUD_INTH :: PCI_MASK_SET :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF3_MASK                    0x00000008
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF3_SHIFT                   3
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF3_DEFAULT                 0x00000001

/* AUD_INTH :: PCI_MASK_SET :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF2_MASK                    0x00000004
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF2_SHIFT                   2
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF2_DEFAULT                 0x00000001

/* AUD_INTH :: PCI_MASK_SET :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF1_MASK                    0x00000002
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF1_SHIFT                   1
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF1_DEFAULT                 0x00000001

/* AUD_INTH :: PCI_MASK_SET :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF0_MASK                    0x00000001
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF0_SHIFT                   0
#define BCHP_AUD_INTH_PCI_MASK_SET_AUD_BF0_DEFAULT                 0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI Interrupt Mask Clear Register
 ***************************************************************************/
/* AUD_INTH :: PCI_MASK_CLEAR :: reserved0 [31:13] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_reserved0_MASK                0xffffe000
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_reserved0_SHIFT               13

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_CRC [12:12] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_CRC_MASK                  0x00001000
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_CRC_SHIFT                 12
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_CRC_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_IOP [11:11] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_IOP_MASK                  0x00000800
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_IOP_SHIFT                 11
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_IOP_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: reserved1 [10:09] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_reserved1_MASK                0x00000600
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_reserved1_SHIFT               9

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_DP0_1 [08:08] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_DP0_1_MASK                0x00000100
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_DP0_1_SHIFT               8
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_DP0_1_DEFAULT             0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_DP0_0 [07:07] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_DP0_0_MASK                0x00000080
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_DP0_0_SHIFT               7
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_DP0_0_DEFAULT             0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: reserved2 [06:06] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_reserved2_MASK                0x00000040
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_reserved2_SHIFT               6

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_SRC0 [05:05] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_SRC0_MASK                 0x00000020
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_SRC0_SHIFT                5
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_SRC0_DEFAULT              0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_BF4 [04:04] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF4_MASK                  0x00000010
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF4_SHIFT                 4
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF4_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_BF3 [03:03] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF3_MASK                  0x00000008
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF3_SHIFT                 3
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF3_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_BF2 [02:02] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF2_MASK                  0x00000004
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF2_SHIFT                 2
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF2_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_BF1 [01:01] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF1_MASK                  0x00000002
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF1_SHIFT                 1
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF1_DEFAULT               0x00000001

/* AUD_INTH :: PCI_MASK_CLEAR :: AUD_BF0 [00:00] */
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF0_MASK                  0x00000001
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF0_SHIFT                 0
#define BCHP_AUD_INTH_PCI_MASK_CLEAR_AUD_BF0_DEFAULT               0x00000001

#endif /* #ifndef BCHP_AUD_INTH_H__ */

/* End of File */
