evAH_S.val
 * @brief .
 * @author zpfeng(file creator)
 * @date 2019/07/18
 * @copyright (c) Copyright 2013~2019 - PANGO MICROSYSTEMS, INC.
 * ALL RIGHTS RESERVED.
 *
 * THE SOURCE CODE CONTAINED HEREIN IS PROPRIETARY TO PANGO MICROSYSTEMS, INC.
 * IT SHALL NOT BE REPRODUCED OR DISCLOSED IN WHOLE OR IN PART OR USED BY PARTIES
 * WITHOUT WRITTEN AUTHORIZATION FROM THE OWNER.
 */


gate
device devAH_S : device CLMS
{
    parameter
    (
        config bit CP_INITA[63:0] = 64'hFFFFFFFFFFFFFFFF,
        config string CP_MODEA = "LUT6",
        config string CP_RAM_LUTA_DIH = "LI",
        config string CP_RAM_LUTA_DIL = "LI",
        config string CP_MASK_LUT6A = "FALSE",
        config string CP_RAM_MODE = "LRAM",
        config string CP_RAM32_EN = "TRUE"
    );
    port
    (
        input A0,
        logic output FGA_COUT
    );
}; // end of device devAH_S


structure netlist of devAH_S
{
    wire  ntA0      ;
    wire  ntCYA     ;
    
    ntA0        <= A0      ;
    FGA_COUT    <= ntCYA   ;
    
    device LUT6S FYA
    parameter map
    (
        CP_INIT         => CP_INITA       ,
        CP_MODE         => CP_MODEA       ,
        CP_MASK_LUT6    => CP_MASK_LUT6A  ,
        CP_RAM_LUT_DIL  => CP_RAM_LUTA_DIL,
        CP_RAM_LUT_DIH  => CP_RAM_LUTA_DIH,
        CP_M1_SEL       => 1'b0           ,
        CP_M2_SEL       => 1'b0           ,
        CP_RAM32_EN     => CP_RAM32_EN    ,
        CP_RAM_MODE     => CP_RAM_MODE
    )
    port map
    (
        A0      => ntA0                   ,
        COUT    => ntCYA
    );    
}; // end of structure netlist of devAH_S



