# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 480 3.2e-05 4096 135 4210 301056 808.215 229.722 5875.72 6823.8 13738 13738.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 0.000256 1024 50 1020 76352 3.44509 68.0386 105.219 176.747 176.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1140 6.4e-05 512 80 240 294912 11.6743 6.71526 62.3587 209.625 290.525 290.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.001024 1024 490 360 16192 0.697856 5.34938 28.4181 34.5078 34.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1520 0.001024 2048 440 460 16000 1.37763 13.3816 52.4843 67.2845 67.3424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1840 6.4e-05 2048 390 5290 280576 43.5744 28.285 2914.84 837.962 3824.8 3824.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1820 0.000512 4096 530 1050 33472 6.61232 129.641 266.332 402.627 402.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 870 0.001024 4096 255 770 13376 2.74368 37.6857 104.702 145.176 145.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1490 0.000256 4096 560 1930 60160 11.5136 13.939 468.625 418.625 912.775 912.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 630 0.001024 2048 240 2260 8704 1.43155 1.37526 36.4204 60.706 100.005 100.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 480 3.2e-05 4096 135 4210 301824 807.913 230.195 6725.68 6823.82 14588.2 14588.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 0.000256 1024 50 1020 76392 3.45082 81.918 104.861 190.273 190.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1140 6.4e-05 512 80 240 294912 11.695 6.72768 72.0632 209.511 300.15 300.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.001024 1024 490 360 16200 0.696544 6.13171 28.1596 35.0295 35.0872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1520 0.001024 2048 440 460 15984 1.3711 15.3474 52.4549 69.2164 69.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1840 6.4e-05 2048 390 5290 279936 43.7082 28.332 3494.81 837.747 4404.73 4404.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1820 0.000512 4096 530 1050 33480 6.61914 148.988 265.962 421.61 421.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 870 0.001024 4096 255 770 13392 2.74227 43.211 104.815 150.811 150.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1490 0.000256 4096 560 1930 60192 11.5684 13.977 535.711 419.133 980.463 980.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 630 0.001024 2048 240 2260 8784 1.43728 1.3719 42.7783 60.7281 106.389 106.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 480 3.2e-05 4096 135 4210 302080 806.53 229.558 7037.89 6812.54 14887.1 14887.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 0.000256 1024 50 1020 76320 3.42394 85.5183 104.776 193.761 193.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1140 6.4e-05 512 80 240 294400 11.7018 6.72582 74.4491 209.617 302.649 302.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.001024 1024 490 360 16160 0.69632 6.38445 27.9981 35.1219 35.1795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1520 0.001024 2048 440 460 15920 1.36602 15.9872 52.3064 69.704 69.7631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1840 6.4e-05 2048 390 5290 280320 43.5472 28.3574 3640 838 4550.04 4550.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1820 0.000512 4096 530 1050 33440 6.60512 155.683 265.863 428.192 428.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 870 0.001024 4096 255 770 13360 2.74406 45.202 104.686 152.676 152.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1490 0.000256 4096 560 1930 60000 11.5061 13.9489 555.333 418.483 999.346 999.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 630 0.001024 2048 240 2260 8640 1.42541 1.36662 44.2449 59.14 106.25 106.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 480 3.2e-05 4096 135 4210 301056 805.661 229.856 6534.33 6812.68 14383.1 14383.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 0.000256 1024 50 1020 76320 3.42202 79.3401 104.8 187.605 187.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1140 6.4e-05 512 80 240 294912 11.5975 6.71539 69.8186 209.275 297.561 297.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.001024 1024 490 360 16128 0.696192 5.93267 26.9426 33.6133 33.6697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1520 0.001024 2048 440 460 15936 1.37203 14.9241 52.3891 68.7288 68.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1840 6.4e-05 2048 390 5290 279552 43.5198 28.2788 3374.28 836.65 4282.86 4282.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1820 0.000512 4096 530 1050 33408 6.60016 144.368 265.703 416.714 416.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 870 0.001024 4096 255 770 13344 2.74803 42.0802 104.686 149.557 149.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1490 0.000256 4096 560 1930 60096 11.4938 13.928 520.132 418.729 964.357 964.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 630 0.001024 2048 240 2260 8640 1.4304 1.37437 41.2697 60.5592 104.708 104.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 480 3.2e-05 4096 135 4210 300800 810.109 230.728 6595.17 6820.93 14457.5 14458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 0.000256 1024 50 1020 76300 3.42416 80.7041 104.774 188.946 189.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1140 6.4e-05 512 80 240 294400 11.7157 6.73322 70.6822 209.401 298.689 298.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.001024 1024 490 360 16100 0.694816 6.05398 26.9238 33.7177 33.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1520 0.001024 2048 440 460 15900 1.36688 15.123 52.3059 68.8388 68.8968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1840 6.4e-05 2048 390 5290 280000 43.7007 28.3479 3434.68 840.296 4347.15 4347.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1820 0.000512 4096 530 1050 33400 6.60992 146.348 265.734 418.735 418.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 870 0.001024 4096 255 770 13300 2.7375 42.3813 104.471 149.631 149.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1490 0.000256 4096 560 1930 60200 11.5897 13.9794 526.086 419.099 970.833 970.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 630 0.001024 2048 240 2260 8600 1.43571 1.37216 41.3819 59.3963 103.659 103.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 480 3.2e-05 4096 135 4210 301056 807.033 230.136 6755.69 6807.59 14601.1 14601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 0.000256 1024 50 1020 76272 3.41997 82.6592 104.761 190.884 190.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1140 6.4e-05 512 80 240 293888 11.6874 6.71949 72.9168 211.443 302.921 303.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.001024 1024 490 360 16128 0.69648 6.26042 27.0128 34.0127 34.0701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1520 0.001024 2048 440 460 15904 1.36957 15.6549 52.3527 69.4207 69.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1840 6.4e-05 2048 390 5290 279552 43.5838 28.3764 3500.25 836.761 4409.11 4409.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1820 0.000512 4096 530 1050 33376 6.61398 149.812 265.401 421.872 421.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 870 0.001024 4096 255 770 13328 2.74227 43.7415 104.699 151.227 151.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1490 0.000256 4096 560 1930 60032 11.4991 13.9549 536.298 418.849 980.676 980.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 630 0.001024 2048 240 2260 8512 1.42157 1.36643 42.3013 60.0578 105.224 105.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 480 3.2e-05 4096 135 4210 299520 807.228 229.774 6778.89 6804.89 14621.4 14621.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 0.000256 1024 50 1020 76320 3.42426 83.2413 104.919 191.629 191.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1140 6.4e-05 512 80 240 293760 11.6389 6.71798 73.0461 208.949 300.511 300.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.001024 1024 490 360 16080 0.694016 6.21158 27.9501 34.8991 34.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1520 0.001024 2048 440 460 15840 1.36384 15.6089 52.2425 69.2569 69.3146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1840 6.4e-05 2048 390 5290 279360 43.7164 28.3254 3532.13 837.981 4442.29 4442.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1820 0.000512 4096 530 1050 33360 6.60819 150.409 265.851 422.909 422.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 870 0.001024 4096 255 770 13320 2.74515 43.8845 104.774 151.447 151.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1490 0.000256 4096 560 1930 60000 11.561 13.9696 540.041 419.475 985.12 985.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 630 0.001024 2048 240 2260 8400 1.42131 1.36022 41.9323 58.8915 103.677 103.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 480 3.2e-05 4096 135 4210 299008 806.625 229.431 6541.72 6815.16 14393.6 14394.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 0.000256 1024 50 1020 76288 3.42426 80.6525 104.812 188.933 188.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1140 6.4e-05 512 80 240 292864 11.6929 6.70179 70.589 208.977 298.118 298.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.001024 1024 490 360 16128 0.695232 6.04109 27.0152 33.7928 33.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1520 0.001024 2048 440 460 15872 1.36688 15.0588 52.3162 68.7866 68.8435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1840 6.4e-05 2048 390 5290 280576 43.5131 28.3075 3426.23 840.282 4338.48 4338.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1820 0.000512 4096 530 1050 33408 6.6089 146.267 264.813 417.732 417.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 870 0.001024 4096 255 770 13312 2.74237 42.5033 104.7 149.991 150.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1490 0.000256 4096 560 1930 59904 11.4824 13.9346 521.366 418.899 965.756 965.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 630 0.001024 2048 240 2260 8448 1.42013 1.36192 40.6102 58.7694 102.236 102.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 480 3.2e-05 4096 135 4210 294912 810.991 230.297 6512.33 6830.62 14384.8 14385.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 0.000256 1024 50 1020 76224 3.4263 81.0798 104.885 189.434 189.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1140 6.4e-05 512 80 240 291840 11.6319 6.67955 70.9967 210.695 300.161 300.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.001024 1024 490 360 15936 0.694208 6.02563 26.7848 33.5467 33.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1520 0.001024 2048 440 460 15744 1.3624 15.172 52.1785 68.755 68.8124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1840 6.4e-05 2048 390 5290 279552 43.5522 28.324 3441.58 837.618 4351.21 4351.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1820 0.000512 4096 530 1050 33216 6.57818 145.997 265.196 417.811 417.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 870 0.001024 4096 255 770 13248 2.72592 43.0099 104.772 150.548 150.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1490 0.000256 4096 560 1930 59520 11.4627 13.91 523.519 417.534 966.498 966.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 630 0.001024 2048 240 2260 8448 1.41722 1.36931 40.5823 59.7976 103.238 103.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 480 3.2e-05 4096 135 4210 294400 815.829 231.056 6907.37 6839.85 14794.7 14795.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 0.000256 1024 50 1020 76200 3.41968 86.6954 104.853 195.012 195.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1140 6.4e-05 512 80 240 291200 11.7158 6.70656 75.6442 208.563 302.787 302.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.001024 1024 490 360 16000 0.692704 6.51939 26.7147 33.9708 34.0299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1520 0.001024 2048 440 460 15800 1.36595 16.2918 52.3439 70.045 70.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1840 6.4e-05 2048 390 5290 280000 43.6296 28.3525 3683.84 837.971 4593.92 4594.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1820 0.000512 4096 530 1050 33200 6.5728 155.243 264.193 426.052 426.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 870 0.001024 4096 255 770 13200 2.71629 45.228 104.544 152.533 152.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1490 0.000256 4096 560 1930 59600 11.5092 13.9417 557.591 417.71 1000.83 1000.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 630 0.001024 2048 240 2260 8400 1.42714 1.36253 43.5413 58.684 105.09 105.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 480 3.2e-05 4096 135 4210 294912 817.391 230.726 8097.49 6859.75 16006 16006.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 0.000256 1024 50 1020 76032 3.42426 101.307 104.626 209.401 209.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1140 6.4e-05 512 80 240 290816 11.7351 6.70736 88.9894 209.039 316.625 316.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.001024 1024 490 360 15872 0.690176 7.47315 26.6749 34.8807 34.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1520 0.001024 2048 440 460 15616 1.35885 18.9538 51.9601 72.3131 72.3681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1840 6.4e-05 2048 390 5290 278528 43.459 28.2524 4271.07 835.67 5178.6 5178.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1820 0.000512 4096 530 1050 33280 6.60611 183.528 264.941 455.117 455.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 870 0.001024 4096 255 770 13056 2.70899 52.992 104 159.743 159.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1490 0.000256 4096 560 1930 59904 11.4913 13.9389 656.309 418.888 1100.7 1100.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 630 0.001024 2048 240 2260 8192 1.41536 1.35181 48.0686 58.0809 108.988 109.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 480 3.2e-05 4096 135 4215 301056 809.824 230.06 6336.04 6823.69 14200.2 14200.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 0.000256 1024 50 1020 76416 3.42339 69.7407 104.836 178.048 178.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1140 6.4e-05 512 80 240 294912 11.7126 6.7112 94.0782 209.567 322.228 322.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1630 0.001024 1024 490 360 16256 0.699488 9.728 27.7135 38.1837 38.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1520 0.001024 2048 440 465 16000 1.37216 24.4802 52.4952 78.3902 78.4504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1840 6.4e-05 2048 390 5295 280832 43.4586 28.3247 2994 837.895 3903.82 3903.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1820 0.000512 4096 530 1050 33536 6.61302 127.538 266.291 400.486 400.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 870 0.001024 4096 255 780 13344 2.72637 71.6205 104.762 179.154 179.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1490 0.000256 4096 560 1935 60288 11.5585 13.9428 839.525 419.276 1284.38 1284.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 630 0.001024 2048 240 2265 8640 1.42746 1.372 35.7305 60.0044 98.6083 98.6858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 480 3.2e-05 4096 135 4215 300800 811.258 230.636 5800.17 6835.99 13678.6 13679.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 0.000256 1024 50 1020 76400 3.43654 70.3447 104.917 178.741 178.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1140 6.4e-05 512 80 240 294400 11.7854 6.72765 95.138 209.756 323.563 323.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1630 0.001024 1024 490 360 16240 0.700096 10.1192 27.7229 38.5823 38.6391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1520 0.001024 2048 440 465 15960 1.37216 13.2358 52.4522 67.1028 67.1601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1840 6.4e-05 2048 390 5295 280960 43.6526 28.3542 3033.3 838.676 3944.14 3944.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1820 0.000512 4096 530 1050 33520 6.60672 128.91 266.822 402.382 402.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 870 0.001024 4096 255 780 13320 2.7249 74.1891 104.773 181.729 181.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1490 0.000256 4096 560 1935 60240 11.649 13.9717 890.326 419.473 1335.5 1335.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 630 0.001024 2048 240 2265 8640 1.43517 1.36602 36.1126 60.4425 99.4279 99.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 480 3.2e-05 4096 135 4215 299520 809.473 230.128 5764.88 6836.09 13641.2 13641.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 0.000256 1024 50 1020 76416 3.45082 69.937 104.862 178.293 178.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1140 6.4e-05 512 80 240 294144 11.6909 6.72304 61.437 209.242 289.253 289.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.001024 1024 490 360 16224 0.698656 5.20864 28.4077 34.3596 34.4249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1520 0.001024 2048 440 465 15984 1.37424 13.1794 52.4943 67.0896 67.1491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1840 6.4e-05 2048 390 5295 280704 43.4945 28.3431 3002.84 837.46 3912.28 3912.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1820 0.000512 4096 530 1050 33504 6.61206 127.897 265.534 400.085 400.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 870 0.001024 4096 255 780 13344 2.75261 36.7954 104.856 144.447 144.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1490 0.000256 4096 560 1935 60192 11.5356 13.9553 461.012 418.995 905.576 905.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 630 0.001024 2048 240 2265 8544 1.42336 1.36602 35.6475 59.5539 98.0643 98.1411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 480 3.2e-05 4096 135 4215 299264 811.474 230.57 5875.02 6859.88 13777.5 13778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 0.000256 1024 50 1020 76384 3.44074 71.68 104.907 180.074 180.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1140 6.4e-05 512 80 240 293888 11.7392 6.73392 63.266 209.285 291.234 291.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.001024 1024 490 360 16184 0.695072 5.38832 28.2051 34.3314 34.3901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1520 0.001024 2048 440 465 15960 1.36675 13.5925 52.4589 67.4624 67.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1840 6.4e-05 2048 390 5295 280896 43.6327 28.3716 3084.86 837.773 3994.78 3994.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1820 0.000512 4096 530 1050 33488 6.62224 131.035 265.397 403.101 403.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 870 0.001024 4096 255 780 13328 2.75251 38.185 104.829 145.809 145.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1490 0.000256 4096 560 1935 60256 11.5651 13.9735 473.611 432.578 931.804 931.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 630 0.001024 2048 240 2265 8512 1.43005 1.36806 36.3561 59.1412 98.3689 98.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 480 3.2e-05 4096 135 4215 301056 809.64 230.254 6034.77 6828.77 13904 13904.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 0.000256 1024 50 1020 76352 3.4231 70.9938 104.888 179.348 179.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1140 6.4e-05 512 80 240 294912 11.6793 6.71882 64.1146 209.773 292.444 292.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.001024 1024 490 360 16192 0.69632 5.55242 27.298 33.5899 33.6507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1520 0.001024 2048 440 465 15936 1.37056 13.953 52.453 67.8189 67.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1840 6.4e-05 2048 390 5295 280576 43.5382 28.3853 3007.63 838.694 3918.39 3918.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1820 0.000512 4096 530 1050 33472 6.60685 133.554 265.296 405.503 405.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 870 0.001024 4096 255 780 13312 2.74637 39.1291 104.858 146.777 146.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1490 0.000256 4096 560 1935 60160 11.4917 13.9415 482.983 418.984 927.478 927.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 630 0.001024 2048 240 2265 8576 1.43203 1.37782 37.2118 60.5329 100.628 100.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 480 3.2e-05 4096 135 4215 299520 811.444 230.929 6787.94 6841.13 14672.1 14672.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 0.000256 1024 50 1020 76392 3.43411 83.7919 104.951 192.221 192.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1140 6.4e-05 512 80 240 293760 11.7579 6.72768 73.3505 209.702 301.703 301.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.001024 1024 490 360 16200 0.69632 6.32013 28.0624 35.1222 35.1785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1520 0.001024 2048 440 465 15912 1.36397 15.9176 52.4081 69.7334 69.7907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1840 6.4e-05 2048 390 5295 280512 43.5974 28.3441 3550.13 838.234 4460.45 4460.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1820 0.000512 4096 530 1050 33480 6.61494 151.233 265.071 422.963 423.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 870 0.001024 4096 255 780 13320 2.75866 44.7227 105.126 152.65 152.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1490 0.000256 4096 560 1935 60192 11.5631 13.9694 543.624 419.47 988.701 988.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 630 0.001024 2048 240 2265 8640 1.43565 1.37392 43.6204 59.3035 105.808 105.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 480 3.2e-05 4096 135 4215 299520 812.255 230.977 6623.64 6840 14507.5 14507.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 0.000256 1024 50 1020 76320 3.42221 81.5696 104.779 189.812 189.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1140 6.4e-05 512 80 240 294400 11.7023 6.72688 71.5969 209.611 299.796 299.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.001024 1024 490 360 16160 0.694496 6.17472 28.1039 35.0157 35.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1520 0.001024 2048 440 465 15920 1.36806 15.5372 52.4194 69.3653 69.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1840 6.4e-05 2048 390 5295 280960 43.448 28.4019 3473.6 838.05 4383.64 4383.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1820 0.000512 4096 530 1050 33440 6.61421 148.005 265.99 420.652 420.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 870 0.001024 4096 255 780 13280 2.74451 43.3623 104.683 150.832 150.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1490 0.000256 4096 560 1935 60000 11.5014 13.9413 528.357 418.491 972.363 972.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 630 0.001024 2048 240 2265 8480 1.42336 1.36534 41.8428 59.1114 103.819 103.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 480 3.2e-05 4096 135 4215 297984 811.489 230.759 7020.87 6849.59 14913.3 14913.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 0.000256 1024 50 1020 76320 3.42189 87.0129 104.889 195.367 195.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1140 6.4e-05 512 80 240 293376 11.6915 6.71334 76.6105 209.446 304.617 304.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.001024 1024 490 360 16128 0.695968 6.58019 27.8823 35.2001 35.2607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1520 0.001024 2048 440 465 15936 1.3737 16.6505 52.5351 70.6004 70.6609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1840 6.4e-05 2048 390 5295 280320 43.367 28.289 3681.58 846.485 4599.87 4599.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1820 0.000512 4096 530 1050 33408 6.6048 156.907 264.569 428.124 428.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 870 0.001024 4096 255 780 13248 2.7385 46.3829 104.684 153.848 153.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1490 0.000256 4096 560 1935 60096 11.4811 13.9316 563.55 419.08 1008.12 1008.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 630 0.001024 2048 240 2265 8448 1.42675 1.37222 44.4949 60.0837 107.449 107.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 480 3.2e-05 4096 135 4215 300800 809.299 230.692 7025.49 6831.76 14897.8 14898.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 0.000256 1024 50 1020 76300 3.428 86.3683 104.867 194.707 194.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1140 6.4e-05 512 80 240 294400 11.7071 6.73453 76.2715 209.582 304.451 304.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.001024 1024 490 360 16100 0.692704 6.48602 26.7951 34.0154 34.0723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1520 0.001024 2048 440 465 15900 1.37216 16.5219 52.4516 70.389 70.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1840 6.4e-05 2048 390 5295 280000 43.691 28.3448 3658.65 837.818 4568.65 4568.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1820 0.000512 4096 530 1050 33400 6.60922 155.773 265.812 428.239 428.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 870 0.001024 4096 255 780 13200 2.73565 45.826 104.451 153.055 153.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1490 0.000256 4096 560 1935 60200 11.5741 13.9852 560.443 419.374 1005.46 1005.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 630 0.001024 2048 240 2265 8600 1.4328 1.37018 44.9188 59.1204 106.913 106.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 480 3.2e-05 4096 135 4215 297472 814.846 231.18 7016.2 6851.36 14914.2 14914.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 0.000256 1024 50 1020 76272 3.41802 86.8557 104.845 195.163 195.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1140 6.4e-05 512 80 240 293888 11.67 6.71763 76.606 209.459 304.608 304.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.001024 1024 490 360 16128 0.694272 6.53517 27.9038 35.1765 35.2322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1520 0.001024 2048 440 465 15904 1.37181 16.6195 52.4979 70.5308 70.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1840 6.4e-05 2048 390 5295 280448 43.4524 28.5063 3695.25 837.483 4604.83 4604.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1820 0.000512 4096 530 1050 33376 6.61043 156.799 265.466 428.92 428.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 870 0.001024 4096 255 780 13216 2.73901 46.4726 104.601 153.857 153.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1490 0.000256 4096 560 1935 60032 11.5045 13.9489 564.352 419.163 1009.04 1009.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 630 0.001024 2048 240 2265 8288 1.41936 1.36243 43.6727 59.6502 106.179 106.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 480 3.2e-05 4096 135 4215 295680 814.851 230.972 6880.75 6851.64 14778.8 14779.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 0.000256 1024 50 1020 76320 3.42426 85.5743 104.919 193.963 194.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1140 6.4e-05 512 80 240 291840 11.7312 6.71539 74.7194 208.958 302.279 302.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.001024 1024 490 360 16080 0.69632 6.46109 26.7185 33.9196 33.9784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1520 0.001024 2048 440 465 15840 1.36538 16.3761 52.3454 70.1303 70.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1840 6.4e-05 2048 390 5295 280320 43.5855 28.3426 3635.75 837.943 4545.76 4545.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1820 0.000512 4096 530 1050 33360 6.60685 155.109 264.663 426.423 426.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 870 0.001024 4096 255 780 13200 2.80374 45.6701 105.306 153.823 153.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1490 0.000256 4096 560 1935 60000 11.5608 13.9654 556.982 419.47 1002.06 1002.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 630 0.001024 2048 240 2265 8400 1.42746 1.36358 43.7129 58.7917 105.367 105.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 480 3.2e-05 4096 135 4215 299008 808.335 230.122 6669.22 6832.38 14540.6 14541.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 0.000256 1024 50 1020 76288 3.42221 81.7383 104.8 190.004 190.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1140 6.4e-05 512 80 240 292864 11.6652 6.70858 71.7907 208.957 299.278 299.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.001024 1024 490 360 16128 0.696896 6.20621 26.8542 33.8041 33.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1520 0.001024 2048 440 465 15872 1.37216 15.6795 52.4104 69.5069 69.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1840 6.4e-05 2048 390 5295 280576 43.4485 28.4242 3487.07 838.232 4397.31 4397.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1820 0.000512 4096 530 1050 33408 6.60771 149.201 264.912 420.768 420.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 870 0.001024 4096 255 780 13184 2.71898 43.4873 104.423 150.672 150.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1490 0.000256 4096 560 1935 59904 11.4831 13.931 532.287 418.225 976.003 976.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 630 0.001024 2048 240 2265 8192 1.41725 1.36752 40.8208 58.5847 102.263 102.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 480 3.2e-05 4096 135 4215 294912 810.588 230.293 7615 6826.98 15483.5 15484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 0.000256 1024 50 1020 76224 3.42016 95.5772 104.8 203.84 203.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1140 6.4e-05 512 80 240 291840 11.638 6.68509 83.951 208.305 310.739 310.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.001024 1024 490 360 15936 0.69376 7.20362 26.5955 34.5342 34.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1520 0.001024 2048 440 465 15744 1.36525 18.1844 52.2359 71.8286 71.8854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1840 6.4e-05 2048 390 5295 279552 43.5235 28.3137 4027.19 837 4936.17 4936.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1820 0.000512 4096 530 1050 33216 6.56861 171.54 264.63 442.785 442.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 870 0.001024 4096 255 780 13056 2.71174 50.6364 104.079 157.473 157.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1490 0.000256 4096 560 1935 59520 11.4648 13.9078 612.218 417.188 1054.85 1054.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 630 0.001024 2048 240 2265 8064 1.41978 1.36307 46.4997 59.5313 108.885 108.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 480 3.2e-05 4096 135 4215 294400 815.751 231.085 7656.38 6835.99 15539.8 15540.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 0.000256 1024 50 1020 76200 3.42426 95.8051 104.76 204.035 204.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1140 6.4e-05 512 80 240 291200 11.7204 6.70682 84.3898 208.369 311.34 311.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.001024 1024 490 360 16000 0.694272 7.26035 26.6899 34.6858 34.7451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1520 0.001024 2048 440 465 15800 1.3688 18.4422 52.6299 72.4843 72.5377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1840 6.4e-05 2048 390 5295 280000 43.6174 28.378 4049.21 837.419 4958.77 4958.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1820 0.000512 4096 530 1050 33200 6.5721 171.894 264.62 443.127 443.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 870 0.001024 4096 255 780 13000 2.70746 49.7776 103.809 156.339 156.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1490 0.000256 4096 560 1935 59600 11.4975 13.9489 617.672 417.337 1060.54 1060.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 630 0.001024 2048 240 2265 8400 1.42682 1.36154 48.5803 58.4889 109.93 110.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 480 3.2e-05 4096 135 4215 294912 817.562 231.03 7002.71 6885.19 14937.1 14937.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 0.000256 1024 50 1020 76032 3.42016 87.1441 104.642 195.251 195.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1140 6.4e-05 512 80 240 290816 11.7435 6.70909 76.5754 209.068 304.254 304.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1630 0.001024 1024 490 360 15872 0.692224 6.45248 27.7337 34.9192 34.9758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1520 0.001024 2048 440 465 15616 1.36397 16.3669 52.0748 69.8459 69.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1840 6.4e-05 2048 390 5295 278528 43.4452 28.2628 3683.29 852.944 4608.09 4608.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1820 0.000512 4096 530 1050 33280 6.61978 158.027 265.094 429.782 429.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 870 0.001024 4096 255 780 13056 2.71696 46.3664 104.442 153.568 153.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1490 0.000256 4096 560 1935 59904 11.4913 13.9486 567.155 418.959 1011.63 1011.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 630 0.001024 2048 240 2265 7680 1.41478 1.34963 39.56 59.1421 101.539 101.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 480 3.2e-05 4096 135 4220 301056 809.137 230.055 6002.05 6827.23 13869.1 13869.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 0.000256 1024 50 1020 76416 3.42627 64.9134 104.915 173.3 173.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1140 6.4e-05 512 80 240 293888 11.754 6.71334 88.6145 209.724 316.964 317.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1630 0.001024 1024 490 360 16256 0.699904 9.24528 28.546 38.5354 38.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1520 0.001024 2048 440 460 16032 1.37517 22.5915 52.5134 76.5226 76.5801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1840 6.4e-05 2048 390 5300 279552 43.5707 28.3076 2826.26 838.479 3736.76 3736.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1820 0.000512 4096 530 1060 33504 6.63114 122.288 267.374 396.339 396.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 870 0.001024 4096 255 780 13344 2.72778 69.0954 104.839 176.709 176.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1490 0.000256 4096 560 1940 60160 11.5589 13.9407 807.328 419.432 1252.34 1252.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 630 0.001024 2048 240 2260 8768 1.43146 1.37722 34.2558 62.1627 99.2993 99.3779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 480 3.2e-05 4096 135 4220 300800 810.728 230.706 6098.92 6832.23 13973.2 13973.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 0.000256 1024 50 1020 76400 3.42493 74.3411 104.913 182.724 182.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1140 6.4e-05 512 80 240 293760 11.758 6.73178 66.6077 209.755 295.014 295.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1630 0.001024 1024 490 360 16240 0.696448 10.566 27.2789 38.5828 38.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1520 0.001024 2048 440 460 16000 1.37082 13.9596 52.4539 67.8279 67.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1840 6.4e-05 2048 390 5300 279360 43.794 28.3824 3180.28 849.496 4102.11 4102.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1820 0.000512 4096 530 1060 33480 6.61491 137.728 265.753 410.142 410.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 870 0.001024 4096 255 780 13320 2.71965 39.4729 104.769 147.063 147.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1490 0.000256 4096 560 1940 60160 11.5773 13.973 491.436 419.461 936.523 936.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 630 0.001024 2048 240 2260 8720 1.43344 1.36806 38.6038 59.8018 101.283 101.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 480 3.2e-05 4096 135 4220 299520 809.134 230.118 5652.96 6834 13526.8 13527.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 0.000256 1024 50 1020 76416 3.43072 69.2242 104.937 177.637 177.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1140 6.4e-05 512 80 240 293376 11.7288 6.72563 61.6033 209.396 289.612 289.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.001024 1024 490 360 16224 0.698368 5.20166 27.2503 33.1929 33.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1520 0.001024 2048 440 460 15984 1.37341 12.997 52.4345 66.8482 66.9066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1840 6.4e-05 2048 390 5300 279168 43.6341 28.3224 2948.99 845.006 3866.09 3866.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1820 0.000512 4096 530 1060 33456 6.61914 126.824 265.793 399.281 399.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 870 0.001024 4096 255 780 13344 2.75046 36.9319 104.929 144.656 144.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1490 0.000256 4096 560 1940 60096 11.5345 13.9612 452.917 419.295 897.788 897.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 630 0.001024 2048 240 2260 8736 1.42534 1.36272 35.8909 59.4515 98.2019 98.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 480 3.2e-05 4096 135 4220 299264 811.223 230.582 5741.3 6844.91 13628.6 13629.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 0.000256 1024 50 1020 76384 3.4215 70.4444 104.83 178.74 178.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1140 6.4e-05 512 80 240 292992 11.75 6.72973 63.317 209.258 291.214 291.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.001024 1024 490 360 16184 0.695296 5.34515 28.0684 34.1527 34.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1520 0.001024 2048 440 460 16016 1.37104 13.38 52.5029 67.298 67.3569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1840 6.4e-05 2048 390 5300 279552 43.7732 28.3486 2989.44 837.73 3899.43 3899.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1820 0.000512 4096 530 1060 33488 6.61834 129.557 265.587 401.807 401.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 870 0.001024 4096 255 780 13328 2.74605 37.9175 104.813 145.52 145.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1490 0.000256 4096 560 1940 60144 11.5671 13.9684 464.346 419.123 909.08 909.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 630 0.001024 2048 240 2260 8624 1.4295 1.36582 36.3259 59.4656 98.6639 98.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 480 3.2e-05 4096 135 4220 301056 809.256 230.256 5845.4 6824.53 13710 13710.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 0.000256 1024 50 1020 76352 3.42384 68.3538 104.797 176.617 176.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1140 6.4e-05 512 80 240 293888 11.708 6.70925 63.3971 209.6 291.57 291.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.001024 1024 490 360 16192 0.697408 5.3905 27.1221 33.2528 33.3087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1520 0.001024 2048 440 460 16000 1.37162 13.4953 52.4761 67.3852 67.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1840 6.4e-05 2048 390 5300 279552 43.5969 28.3124 2897.43 838.029 3807.5 3807.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1820 0.000512 4096 530 1060 33472 6.62061 130.647 266.548 403.861 403.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 870 0.001024 4096 255 780 13312 2.7503 38.0662 104.767 145.627 145.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1490 0.000256 4096 560 1940 60032 11.4995 13.9284 467.977 418.629 912.11 912.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 630 0.001024 2048 240 2260 8704 1.43398 1.38035 36.6025 59.6728 99.1647 99.2399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 480 3.2e-05 4096 135 4220 299520 811.016 230.873 7110.15 6863.73 15016.4 15016.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 0.000256 1024 50 1020 76392 3.4321 87.9737 104.866 196.314 196.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1140 6.4e-05 512 80 240 293760 11.7311 6.72941 78.65 209.516 306.784 306.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.001024 1024 490 360 16200 0.693888 6.64317 27.9217 35.3012 35.3619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1520 0.001024 2048 440 460 15984 1.36896 16.7588 52.4593 70.6315 70.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1840 6.4e-05 2048 390 5300 279360 43.6929 28.3804 3712.67 849.266 4634.15 4634.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1820 0.000512 4096 530 1060 33408 6.61546 159.568 264.998 431.225 431.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 870 0.001024 4096 255 780 13320 2.74778 47.1941 104.85 154.837 154.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1490 0.000256 4096 560 1940 60048 11.5486 13.9763 568.53 419.121 1013.25 1013.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 630 0.001024 2048 240 2260 8784 1.4319 1.3713 46.4139 64.1024 113.394 113.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 480 3.2e-05 4096 135 4220 294912 816.879 231.758 4859.27 6857.82 12766.3 12766.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 0.000256 1024 50 1020 76320 3.43245 61.3642 104.936 169.776 169.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1140 6.4e-05 512 80 240 292608 11.6645 6.70768 54.9993 208.949 282.476 282.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.001024 1024 490 360 16128 0.696224 4.65104 26.8094 32.1995 32.2558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1520 0.001024 2048 440 460 15840 1.3664 11.6716 52.2947 65.3778 65.4345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1840 6.4e-05 2048 390 5300 278784 43.5836 28.5144 2570.93 838.417 3481.58 3481.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1820 0.000512 4096 530 1060 33264 6.59779 110.979 265.326 382.942 382.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 870 0.001024 4096 255 780 13248 2.74637 32.6599 104.922 140.371 140.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1490 0.000256 4096 560 1940 59616 11.4913 13.9373 393.692 418.314 837.51 837.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 630 0.001024 2048 240 2260 8640 1.42538 1.36512 31.9762 58.8467 93.6849 93.7601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 480 3.2e-05 4096 135 4220 299520 811.901 230.977 6892.02 6844.04 14779.5 14780
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 0.000256 1024 50 1020 76320 3.4249 84.2568 104.779 192.504 192.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1140 6.4e-05 512 80 240 293120 11.7126 6.72387 75.4107 209.619 303.624 303.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.001024 1024 490 360 16160 0.694784 6.36314 26.8637 33.9661 34.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1520 0.001024 2048 440 460 15920 1.36342 16.0257 52.308 69.7397 69.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1840 6.4e-05 2048 390 5300 279040 43.5878 28.3107 3585.19 855.15 4512.37 4512.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1820 0.000512 4096 530 1060 33440 6.6169 154.446 265.039 426.147 426.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 870 0.001024 4096 255 780 13280 2.73968 45.3625 104.684 152.829 152.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1490 0.000256 4096 560 1940 60000 11.4916 13.9484 550.699 424.935 1001.15 1001.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 630 0.001024 2048 240 2260 8640 1.42384 1.36397 43.9348 59.7835 106.577 106.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 480 3.2e-05 4096 135 4220 296960 817.719 231.842 4761.55 6878.89 12690.6 12691.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 0.000256 1024 50 1020 76160 3.42016 59.1729 104.767 167.403 167.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1140 6.4e-05 512 80 240 291840 11.7657 6.72006 53.1898 209.898 281.736 281.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.001024 1024 490 360 16000 0.692768 4.51821 26.8411 32.096 32.1497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1520 0.001024 2048 440 460 15840 1.36358 11.3104 52.3571 65.0724 65.1287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1840 6.4e-05 2048 390 5300 279040 43.5072 28.3105 2491.87 843.253 3407.08 3407.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1820 0.000512 4096 530 1060 33280 6.6049 107.841 265.579 380.069 380.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 870 0.001024 4096 255 780 13120 2.72918 31.6717 104.347 138.79 138.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1490 0.000256 4096 560 1940 59840 11.4688 13.9267 384.304 418.507 828.281 828.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 630 0.001024 2048 240 2260 8320 1.42125 1.36592 29.6812 58.6464 91.1848 91.2611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 480 3.2e-05 4096 135 4220 297984 811.572 230.761 6436.34 6868.74 14348 14348.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 0.000256 1024 50 1020 76320 3.42016 78.8936 104.874 187.233 187.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1140 6.4e-05 512 80 240 293376 11.6822 6.71142 70.7828 209.429 298.765 298.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.001024 1024 490 360 16128 0.695776 5.97603 26.8272 33.5428 33.6007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1520 0.001024 2048 440 460 15936 1.36685 15.0884 52.4312 68.9302 68.9889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1840 6.4e-05 2048 390 5300 278784 43.5233 28.3197 3353.89 859.277 4285.14 4285.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1820 0.000512 4096 530 1060 33408 6.6145 145.024 265.02 416.703 416.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 870 0.001024 4096 255 780 13248 2.72384 42.4987 104.673 149.941 150
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1490 0.000256 4096 560 1940 59904 11.478 13.9334 516.283 421.786 963.556 963.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 630 0.001024 2048 240 2260 8640 1.42941 1.37261 41.2082 59.0788 103.163 103.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 480 3.2e-05 4096 135 4220 294912 810.63 230.295 4535.95 6829.47 12406.9 12407.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 0.000256 1024 50 1020 76224 3.42278 56.6579 104.815 164.939 164.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1140 6.4e-05 512 80 240 291840 11.6383 6.68998 50.8952 208.343 277.724 277.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.001024 1024 490 360 15936 0.695296 4.27418 26.6033 31.6151 31.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1520 0.001024 2048 440 460 15744 1.36208 10.7158 52.1415 64.2643 64.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1840 6.4e-05 2048 390 5300 278016 43.6142 28.4027 2376.92 836.953 3286.03 3286.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1820 0.000512 4096 530 1060 33216 6.60122 103.234 265.017 374.896 374.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 870 0.001024 4096 255 780 13056 2.71194 30.5746 104.099 137.428 137.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1490 0.000256 4096 560 1940 59520 11.4598 13.91 366.04 417.246 808.729 808.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 630 0.001024 2048 240 2260 8448 1.41904 1.36387 28.7917 58.4851 90.1332 90.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 480 3.2e-05 4096 135 4220 297600 816.754 231.796 6680.88 6863.15 14593.2 14593.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 0.000256 1024 50 1020 76300 3.42221 82.8641 104.851 191.179 191.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1140 6.4e-05 512 80 240 292800 11.7717 6.73466 73.9753 209.548 302.187 302.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.001024 1024 490 360 16100 0.69264 6.25062 27.8452 34.8329 34.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1520 0.001024 2048 440 460 15900 1.36717 15.7061 52.3434 69.4568 69.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1840 6.4e-05 2048 390 5300 279200 43.7529 28.3836 3506.38 837.81 4416.46 4416.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1820 0.000512 4096 530 1060 33400 6.61958 151.256 263.939 421.856 421.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 870 0.001024 4096 255 780 13200 2.71997 44.1016 104.431 151.296 151.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1490 0.000256 4096 560 1940 60000 11.5838 13.9836 539.126 419.32 984.092 984.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 630 0.001024 2048 240 2260 8600 1.4336 1.37216 43.2086 60.1916 106.278 106.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 480 3.2e-05 4096 135 4220 294400 815.706 231.012 4649.83 6840.64 12537.8 12538.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 0.000256 1024 50 1020 76200 3.42016 58.5132 104.865 166.841 166.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1140 6.4e-05 512 80 240 291200 11.7213 6.70294 52.3388 210.807 281.723 281.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.001024 1024 490 360 16000 0.693952 4.49536 27.823 33.0556 33.1141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1520 0.001024 2048 440 460 15800 1.36563 11.0817 52.361 64.8506 64.9101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1840 6.4e-05 2048 390 5300 278400 43.7183 28.3697 2453.92 838.048 3364.2 3364.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1820 0.000512 4096 530 1060 33200 6.59603 106.001 265.234 377.874 377.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 870 0.001024 4096 255 780 13000 2.70106 31.0333 103.909 137.686 137.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1490 0.000256 4096 560 1940 59600 11.5118 13.9352 376.718 420.122 822.361 822.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 630 0.001024 2048 240 2260 8400 1.42541 1.36198 29.6625 58.5442 91.0664 91.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 480 3.2e-05 4096 135 4220 297472 814.777 231.2 8487.56 6850.95 16385.1 16385.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 0.000256 1024 50 1020 76272 3.42454 105.344 104.756 213.57 213.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1140 6.4e-05 512 80 240 292096 11.738 6.72304 94.2606 209.289 322.169 322.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.001024 1024 490 360 16128 0.69488 8.04576 26.8264 35.609 35.6693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1520 0.001024 2048 440 460 15904 1.36394 20.1196 52.3508 73.8761 73.9324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1840 6.4e-05 2048 390 5300 278656 43.6158 28.3041 4428.37 838.998 5339.42 5339.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1820 0.000512 4096 530 1060 33376 6.61392 192.027 265.413 464.096 464.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 870 0.001024 4096 255 780 13216 2.71974 55.8899 104.514 163.165 163.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1490 0.000256 4096 560 1940 60032 11.5005 13.9525 683.844 418.827 1128.2 1128.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 630 0.001024 2048 240 2260 8512 1.42144 1.36106 53.9604 58.5539 115.37 115.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 480 3.2e-05 4096 135 4220 293888 821.156 232.385 5512.66 6892.21 13459 13459.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 0.000256 1024 50 1020 76160 3.42355 69.1059 108.54 181.113 181.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1140 6.4e-05 512 80 240 290304 11.8094 6.71574 62.1887 209.553 290.421 290.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.001024 1024 490 360 15904 0.69232 5.20806 27.7538 33.697 33.7534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1520 0.001024 2048 440 460 15680 1.36336 13.0003 52.0942 66.498 66.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1840 6.4e-05 2048 390 5300 277760 43.5906 28.3065 2900.09 837.848 3809.97 3810.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1820 0.000512 4096 530 1060 33152 6.59046 125.774 267.397 399.806 399.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 870 0.001024 4096 255 780 12992 2.70541 36.5486 104.006 143.304 143.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1490 0.000256 4096 560 1940 59584 11.4653 13.9044 448.336 417.41 891.189 891.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 630 0.001024 2048 240 2260 8512 1.42454 1.36902 34.9389 59.8384 97.6423 97.7142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 480 3.2e-05 4096 135 4220 295680 814.562 230.995 8111.8 6845.04 16003 16003.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 0.000256 1024 50 1020 76320 3.42182 101.126 104.901 209.494 209.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1140 6.4e-05 512 80 240 291840 11.7422 6.71744 90.6612 208.918 318.194 318.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.001024 1024 490 360 16080 0.693344 7.62598 26.7143 35.0754 35.1297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1520 0.001024 2048 440 460 15840 1.36166 19.0127 52.2313 72.6471 72.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1840 6.4e-05 2048 390 5300 278400 43.7225 28.4549 4249.6 837.734 5159.65 5159.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1820 0.000512 4096 530 1060 33360 6.60966 184.122 265.574 456.35 456.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 870 0.001024 4096 255 780 13200 2.71568 53.9767 104.536 161.273 161.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1490 0.000256 4096 560 1940 60000 11.5479 13.9788 658.027 419.406 1103.03 1103.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 630 0.001024 2048 240 2260 8400 1.42563 1.35718 51.3073 58.515 112.677 112.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 480 3.2e-05 4096 135 4220 291840 822.612 232.625 5415.79 6888.51 13360.1 13360.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 0.000256 1024 50 1020 76080 3.42189 68.4298 104.683 176.578 176.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1140 6.4e-05 512 80 240 291840 11.7032 6.7113 61.3908 208.887 288.849 288.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.001024 1024 490 360 15840 0.688128 5.1984 26.5372 32.4669 32.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1520 0.001024 2048 440 460 15600 1.35606 12.8812 51.884 66.1659 66.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1840 6.4e-05 2048 390 5300 276480 43.646 28.416 2858.05 846.306 3776.55 3776.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1820 0.000512 4096 530 1060 33120 6.57203 124.596 264.407 395.62 395.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 870 0.001024 4096 255 780 12960 2.70323 36.4104 103.842 142.997 143.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1490 0.000256 4096 560 1940 59520 11.4937 13.9503 442.64 418.549 886.712 886.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 630 0.001024 2048 240 2260 8160 1.42102 1.36701 33.4615 58.7322 95.0547 95.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 480 3.2e-05 4096 135 4220 299008 807.923 230.074 7986 6813.79 15838.4 15838.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 0.000256 1024 50 1020 76288 3.42426 97.9515 105.871 207.291 207.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1140 6.4e-05 512 80 240 292864 11.6776 6.71088 88.5082 208.955 316.003 316.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.001024 1024 490 360 16128 0.695904 7.46563 26.8469 35.0539 35.1105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1520 0.001024 2048 440 460 15872 1.36602 18.514 52.3079 72.2313 72.2896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1840 6.4e-05 2048 390 5300 279552 43.5335 28.3812 4154.09 838.096 5064.24 5064.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1820 0.000512 4096 530 1060 33408 6.62179 179.702 264.838 451.208 451.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 870 0.001024 4096 255 780 13184 2.71568 52.4513 104.421 159.632 159.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1490 0.000256 4096 560 1940 59904 11.4771 13.9241 638.965 418.434 1082.87 1082.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 630 0.001024 2048 240 2260 8448 1.41946 1.36096 49.6744 58.3855 110.91 110.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 480 3.2e-05 4096 135 4220 294912 817.524 230.994 5281.42 6859.16 13189.7 13190.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 0.000256 1024 50 1020 76032 3.42256 65.5752 104.608 173.649 173.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1140 6.4e-05 512 80 240 290816 11.7335 6.7064 59.0073 209.001 286.601 286.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1630 0.001024 1024 490 360 15872 0.690176 5.01344 26.6719 32.4181 32.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1520 0.001024 2048 440 460 15616 1.35728 12.4025 51.9529 65.7532 65.8128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1840 6.4e-05 2048 390 5300 278528 43.4454 28.332 2771.22 835.653 3678.79 3678.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1820 0.000512 4096 530 1060 33280 6.62493 121.006 265.425 393.1 393.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 870 0.001024 4096 255 780 13056 2.71395 35.0252 104.403 142.187 142.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1490 0.000256 4096 560 1940 59904 11.4958 13.9332 429.788 418.827 874.119 874.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 630 0.001024 2048 240 2260 8192 1.41382 1.34778 32.0389 59.1221 93.9955 94.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 480 3.2e-05 4096 135 4220 294912 810.579 230.277 6900.43 6834.11 14776 14776.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 0.000256 1024 50 1020 76224 3.42426 85.0522 104.874 193.393 193.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1140 6.4e-05 512 80 240 291840 11.6245 6.6872 76.4885 208.464 303.42 303.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.001024 1024 490 360 15936 0.694336 6.344 26.6199 33.7016 33.7588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1520 0.001024 2048 440 460 15744 1.36157 16.0024 52.1726 69.5779 69.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1840 6.4e-05 2048 390 5300 278016 43.6173 28.2801 3611.43 837.578 4521.05 4521.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1820 0.000512 4096 530 1060 33216 6.59427 156.341 265.134 428.112 428.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 870 0.001024 4096 255 780 13056 2.71274 45.5803 104.155 152.49 152.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1490 0.000256 4096 560 1940 59520 11.4625 13.9182 555.051 417.484 997.987 998.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 630 0.001024 2048 240 2260 8448 1.42134 1.36291 42.9773 59.5671 105.401 105.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 480 3.2e-05 4096 135 4220 282624 822.905 231.189 4607.34 6887.83 12549.8 12550.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 0.000256 1024 50 1020 76032 3.42397 60.1596 104.869 168.497 168.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1140 6.4e-05 512 80 240 288768 11.5228 6.62112 53.6587 206.569 278.528 278.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.001024 1024 490 360 15744 0.694272 4.44621 27.5668 32.7493 32.8067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1520 0.001024 2048 440 460 15360 1.34931 11.2428 51.7153 64.3497 64.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1840 6.4e-05 2048 390 5300 276480 43.5223 28.2566 2516.17 833.862 3421.96 3422.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1820 0.000512 4096 530 1060 33024 6.59866 109.543 264.508 380.693 380.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 870 0.001024 4096 255 780 12672 2.68294 30.3903 103.117 136.232 136.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1490 0.000256 4096 560 1940 59136 11.4884 13.9217 386.54 418.494 830.515 830.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 630 0.001024 2048 240 2260 7680 1.3865 1.32509 28.3592 58.1081 89.2506 89.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 480 3.2e-05 4096 135 4220 294400 815.761 231.059 7057.56 6838.92 14943.9 14944.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 0.000256 1024 50 1020 76200 3.42589 89.0239 104.753 197.248 197.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1140 6.4e-05 512 80 240 291200 11.7146 6.70515 79.5436 208.404 306.522 306.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.001024 1024 490 360 16000 0.692224 6.80918 27.8014 35.3449 35.4023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1520 0.001024 2048 440 460 15800 1.37091 16.7813 52.2916 70.4875 70.5436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1840 6.4e-05 2048 390 5300 278400 43.6951 28.343 3728.22 837.292 4637.69 4637.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1820 0.000512 4096 530 1060 33200 6.59894 160.727 265.005 432.374 432.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 870 0.001024 4096 255 780 13000 2.70198 46.8685 103.8 153.412 153.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1490 0.000256 4096 560 1940 59600 11.5182 13.9451 571.797 417.294 1014.63 1014.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 630 0.001024 2048 240 2260 8400 1.42531 1.36397 45.1453 59.541 107.547 107.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 480 3.2e-05 4096 135 4220 281600 826.497 232.477 4832.21 6878.23 12770 12770.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 0.000256 1024 50 1020 76000 3.42269 63.6147 104.867 171.947 172.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1140 6.4e-05 512 80 240 288000 11.5506 6.62957 56.5273 206.57 281.432 281.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.001024 1024 490 360 15600 0.686464 4.83738 26.2932 31.8616 31.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1520 0.001024 2048 440 460 15600 1.36602 12.0046 52.3511 65.7639 65.8207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1840 6.4e-05 2048 390 5300 275200 43.6461 28.2667 2660.01 836.46 3568.51 3568.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1820 0.000512 4096 530 1060 32800 6.54778 112.824 263.51 382.925 382.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 870 0.001024 4096 255 780 12800 2.70541 32.9796 103.913 139.641 139.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1490 0.000256 4096 560 1940 59200 11.4853 13.9531 407.873 418.887 852.271 852.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 630 0.001024 2048 240 2260 7200 1.39059 1.32352 27.23 58.2321 88.2475 88.3202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 480 3.2e-05 4096 135 4224 299008 812.819 230.612 5572.73 6851.65 13468.4 13468.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 0.000256 1024 50 1032 76416 3.44816 65.2279 104.952 173.67 173.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1140 6.4e-05 512 80 240 293888 11.735 6.71731 86.6159 209.752 314.976 315.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1630 0.001024 1024 490 360 16256 0.696608 9.05421 27.4675 37.2608 37.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1520 0.001024 2048 440 456 16064 1.37421 22.4309 52.5299 76.3771 76.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1840 6.4e-05 2048 390 5304 280576 43.4727 28.2911 2804 840.532 3716.46 3716.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1820 0.000512 4096 530 1056 33504 6.6119 120.088 267.1 393.842 393.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 870 0.001024 4096 255 768 13440 2.73024 65.6204 104.866 173.26 173.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1490 0.000256 4096 560 1944 60096 11.5478 13.9428 787.67 419.493 1232.73 1232.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 630 0.001024 2048 240 2256 8768 1.42902 1.37421 33.7168 61.4667 98.0571 98.1381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 480 3.2e-05 4096 135 4224 299520 813.137 230.991 5643.38 6849.35 13537.5 13538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 0.000256 1024 50 1032 76400 3.42835 69.9775 104.958 178.407 178.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1140 6.4e-05 512 80 240 293760 11.7464 6.73181 61.7972 209.775 290.211 290.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1630 0.001024 1024 490 360 16240 0.695968 9.18742 28.3648 38.2928 38.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1520 0.001024 2048 440 456 16040 1.37226 12.9789 52.4889 66.8846 66.9506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1840 6.4e-05 2048 390 5304 280320 43.727 28.3777 2959.13 840.827 3872.21 3872.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1820 0.000512 4096 530 1056 33520 6.6297 126.943 265.008 398.623 398.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 870 0.001024 4096 255 768 13440 2.73222 36.5566 104.919 144.266 144.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1490 0.000256 4096 560 1944 60080 11.5677 13.9727 457.199 419.514 902.325 902.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 630 0.001024 2048 240 2256 8720 1.42762 1.36861 35.6891 64.1922 102.75 102.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 480 3.2e-05 4096 135 4224 297984 813.594 231.013 5538.76 6863.25 13447.2 13447.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 0.000256 1024 50 1032 76368 3.41891 69.0933 104.901 177.459 177.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1140 6.4e-05 512 80 240 293376 11.7207 6.72544 60.9989 209.393 288.996 289.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.001024 1024 490 360 16224 0.698368 5.16394 27.1966 33.1026 33.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1520 0.001024 2048 440 456 16032 1.3681 12.8696 52.481 66.758 66.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1840 6.4e-05 2048 390 5304 280320 43.5016 28.3057 2908.32 838.085 3818.36 3818.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1820 0.000512 4096 530 1056 33504 6.62669 125.194 265.859 397.723 397.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 870 0.001024 4096 255 768 13440 2.73408 36.2132 104.938 143.93 143.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1490 0.000256 4096 560 1944 60000 11.5149 13.9569 448.219 419.297 893.063 893.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 630 0.001024 2048 240 2256 8640 1.42541 1.36803 35.242 60.5003 98.6096 98.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 480 3.2e-05 4096 135 4224 297984 811.614 230.764 3575.7 6842.82 11461.5 11461.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 0.000256 1024 50 1032 76320 3.42246 44.6552 104.811 152.934 152.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1140 6.4e-05 512 80 240 293376 11.7384 6.71149 80.1192 209.243 307.973 308.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1630 0.001024 1024 490 360 16128 0.692448 9.68208 27.4409 37.8573 37.9146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1520 0.001024 2048 440 456 15936 1.36608 8.38202 52.3052 62.0976 62.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1840 6.4e-05 2048 390 5304 279552 43.4969 28.3878 1883.24 836.502 2791.77 2791.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1820 0.000512 4096 530 1056 33408 6.60797 80.3392 264.837 351.828 351.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 870 0.001024 4096 255 768 13344 2.73642 23.3206 104.591 130.692 130.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1490 0.000256 4096 560 1944 59904 11.4789 13.9674 288.065 418.665 732.246 732.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 630 0.001024 2048 240 2256 8640 1.42704 1.37322 22.9581 59.1005 84.9311 85.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 480 3.2e-05 4096 135 4224 297472 815.042 231.105 6420.24 6849.91 14316.9 14317.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 0.000256 1024 50 1032 76384 3.42749 79.4603 104.937 187.867 187.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1140 6.4e-05 512 80 240 292992 11.7552 6.73219 71.0156 209.404 299.064 299.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.001024 1024 490 360 16184 0.694688 5.99245 26.8461 33.5768 33.6302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1520 0.001024 2048 440 456 16016 1.36806 14.9301 52.4572 68.7985 68.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1840 6.4e-05 2048 390 5304 280448 43.6394 28.3484 3371.04 847.908 4291.08 4291.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1820 0.000512 4096 530 1056 33488 6.61843 144.58 266.415 417.66 417.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 870 0.001024 4096 255 768 13384 2.7207 42.2119 104.686 149.664 149.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1490 0.000256 4096 560 1944 60032 11.5451 13.9756 520.596 419.444 965.638 965.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 630 0.001024 2048 240 2256 8624 1.42554 1.36739 40.9379 59.1239 102.927 103.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 480 3.2e-05 4096 135 4224 297472 814.608 231.25 4040.97 6852.45 11939.9 11940.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 0.000256 1024 50 1032 76272 3.42349 50.7701 109.583 163.82 163.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1140 6.4e-05 512 80 240 292096 11.7332 6.72381 45.441 209.486 273.54 273.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.001024 1024 490 360 16128 0.696 3.86538 27.9081 32.5123 32.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1520 0.001024 2048 440 456 15904 1.36317 9.54778 52.3179 63.2718 63.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1840 6.4e-05 2048 390 5304 279552 43.5252 28.41 2117.75 837.495 3027.32 3027.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1820 0.000512 4096 530 1056 33376 6.61187 90.7706 264.511 361.937 361.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 870 0.001024 4096 255 768 13328 2.71974 26.7314 104.707 134.202 134.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1490 0.000256 4096 560 1944 59808 11.5036 13.9466 328.812 421.319 775.653 775.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 630 0.001024 2048 240 2256 8512 1.42304 1.36192 25.8376 58.5997 87.294 87.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 480 3.2e-05 4096 135 4224 299008 812.817 230.878 6229.19 6844.89 14118.4 14118.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 0.000256 1024 50 1032 76352 3.41786 74.1667 104.982 182.611 182.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1140 6.4e-05 512 80 240 293888 11.7041 6.71725 68.4048 209.593 296.57 296.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.001024 1024 490 360 16192 0.698368 5.84909 27.9922 34.5808 34.6358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1520 0.001024 2048 440 456 16000 1.3713 14.4671 52.3997 68.2785 68.3354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1840 6.4e-05 2048 390 5304 280576 43.4623 28.2809 3108.11 837.861 4017.85 4017.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1820 0.000512 4096 530 1056 33472 6.61709 140.012 265.26 411.932 411.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 870 0.001024 4096 255 768 13376 2.72384 40.8937 104.606 148.267 148.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1490 0.000256 4096 560 1944 59904 11.4801 13.9325 502.476 418.567 946.527 946.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 630 0.001024 2048 240 2256 8704 1.43178 1.3783 39.5424 61.4455 103.868 103.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 480 3.2e-05 4096 135 4224 294912 817.817 231.785 4053.84 6859.28 11963.3 11963.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 0.000256 1024 50 1032 76288 3.42426 48.1932 104.818 156.479 156.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1140 6.4e-05 512 80 240 292864 11.6762 6.70944 45.9357 209.008 273.491 273.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.001024 1024 490 360 16128 0.696352 3.96227 27.965 32.6653 32.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1520 0.001024 2048 440 456 15872 1.36477 9.71366 52.22 63.3415 63.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1840 6.4e-05 2048 390 5304 280576 43.4633 28.3138 2003.36 838.1 2913.38 2913.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1820 0.000512 4096 530 1056 33408 6.60995 92.2608 265.285 364.197 364.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 870 0.001024 4096 255 768 13312 2.72384 27.3449 104.599 134.71 134.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1490 0.000256 4096 560 1944 59648 11.4844 13.9262 333.211 418.285 776.98 777.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 630 0.001024 2048 240 2256 8448 1.4159 1.36426 25.6342 51.9713 80.4586 80.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 480 3.2e-05 4096 135 4224 299520 811.163 230.931 6842.88 6847.97 14733.5 14734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 0.000256 1024 50 1032 76320 3.4201 85.2103 104.895 193.568 193.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1140 6.4e-05 512 80 240 293760 11.745 6.73248 75.2575 209.72 303.613 303.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.001024 1024 490 360 16200 0.698048 6.35216 26.8909 33.9831 34.0398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1520 0.001024 2048 440 456 15984 1.36432 15.9703 52.4248 69.8038 69.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1840 6.4e-05 2048 390 5304 279936 43.6573 28.4365 3573.87 838.663 4484.77 4484.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1820 0.000512 4096 530 1056 33480 6.62797 152.759 266.072 425.502 425.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 870 0.001024 4096 255 768 13392 2.7215 44.7339 104.837 152.335 152.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1490 0.000256 4096 560 1944 60048 11.5484 13.9752 550.128 419.521 995.247 995.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 630 0.001024 2048 240 2256 8640 1.43155 1.37216 43.8475 60.2922 107.014 107.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 480 3.2e-05 4096 135 4224 294912 816.809 231.753 4707.67 6853.84 12610.7 12611.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 0.000256 1024 50 1032 76176 3.42374 59.7964 104.695 167.958 168.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1140 6.4e-05 512 80 240 292608 11.668 6.70582 52.9312 208.785 280.246 280.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.001024 1024 490 360 16128 0.696 4.50176 27.853 33.0934 33.1489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1520 0.001024 2048 440 456 15840 1.36294 11.1091 52.1817 64.695 64.7516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1840 6.4e-05 2048 390 5304 279936 43.4975 28.3324 2496.76 837.88 3406.61 3406.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1820 0.000512 4096 530 1056 33408 6.62816 107.419 265.908 380.001 380.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 870 0.001024 4096 255 768 13248 2.7177 31.4005 104.346 138.508 138.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1490 0.000256 4096 560 1944 59616 11.4805 13.944 383.177 417.95 826.627 826.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 630 0.001024 2048 240 2256 8352 1.42397 1.36134 29.8138 58.6854 91.3553 91.4293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 480 3.2e-05 4096 135 4224 299520 811.922 230.978 6512.43 6867.33 14423.2 14423.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 0.000256 1024 50 1032 76320 3.42179 80.6339 104.899 189.001 189.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1140 6.4e-05 512 80 240 293120 11.7257 6.72874 71.1324 209.806 299.552 299.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.001024 1024 490 360 16160 0.69552 6.01907 26.2769 33.0351 33.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1520 0.001024 2048 440 456 16000 1.37245 15.0795 52.4915 68.986 69.0445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1840 6.4e-05 2048 390 5304 280320 43.4989 28.3443 3401.12 838.797 4311.89 4312.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1820 0.000512 4096 530 1056 33440 6.62205 146.04 265.259 417.966 418.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 870 0.001024 4096 255 768 13360 2.71974 42.2772 104.71 149.75 149.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1490 0.000256 4096 560 1944 59840 11.4969 13.9469 521.383 418.865 965.767 965.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 630 0.001024 2048 240 2256 8640 1.42419 1.36723 41.5808 58.9783 103.422 103.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 480 3.2e-05 4096 135 4224 296960 817.837 231.923 4604.57 6939.08 12594 12594.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 0.000256 1024 50 1032 76160 3.42221 57.8659 105.705 167.036 167.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1140 6.4e-05 512 80 240 291840 11.7599 6.71011 51.3999 211.704 281.734 281.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.001024 1024 490 360 16000 0.693536 4.42416 26.3992 31.5583 31.6186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1520 0.001024 2048 440 456 15840 1.36573 10.822 52.7258 64.9564 65.0162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1840 6.4e-05 2048 390 5304 280320 43.4091 28.4206 2421.1 846.198 3339.27 3339.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1820 0.000512 4096 530 1056 33280 6.59978 103.826 266.333 376.805 376.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 870 0.001024 4096 255 768 13280 2.72538 30.574 105.606 138.952 139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1490 0.000256 4096 560 1944 59520 11.4627 13.9302 370.373 422.06 817.902 817.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 630 0.001024 2048 240 2256 8320 1.42278 1.36118 28.6577 58.9699 90.4832 90.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 480 3.2e-05 4096 135 4224 297984 811.22 230.757 8246.06 6840.41 16129 16129.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 0.000256 1024 50 1032 76320 3.4215 103.372 104.808 211.645 211.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1140 6.4e-05 512 80 240 293376 11.691 6.71632 91.61 209.238 319.417 319.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.001024 1024 490 360 16128 0.694272 7.80774 26.2301 34.7758 34.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1520 0.001024 2048 440 456 15936 1.36624 19.3214 52.3041 73.0342 73.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1840 6.4e-05 2048 390 5304 279552 43.4379 28.2714 4312.47 836.424 5220.75 5220.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1820 0.000512 4096 530 1056 33408 6.62061 185.178 264.357 456.199 456.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 870 0.001024 4096 255 768 13344 2.72086 54.1308 104.591 161.485 161.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1490 0.000256 4096 560 1944 59904 11.4774 13.9434 664.318 418.662 1108.48 1108.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 630 0.001024 2048 240 2256 8640 1.42541 1.36864 52.9287 58.8422 114.638 114.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 480 3.2e-05 4096 135 4224 294912 810.446 230.277 5286.57 6828.27 13156.1 13156.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 0.000256 1024 50 1032 76224 3.42221 66.4125 104.799 174.679 174.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1140 6.4e-05 512 80 240 291840 11.6344 6.68467 59.8046 208.255 286.534 286.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.001024 1024 490 360 15936 0.692224 5.02784 26.5949 32.3574 32.4174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1520 0.001024 2048 440 456 15744 1.36192 12.1651 52.0379 65.6066 65.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1840 6.4e-05 2048 390 5304 279552 43.5113 28.2891 2771.36 839.766 3683.06 3683.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1820 0.000512 4096 530 1056 33216 6.58637 119.513 263.879 390.021 390.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 870 0.001024 4096 255 768 13248 2.7177 34.8004 104.582 142.143 142.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1490 0.000256 4096 560 1944 59520 11.471 13.9158 429.326 417.079 871.87 871.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 630 0.001024 2048 240 2256 8448 1.42147 1.36502 32.1723 58.4669 93.4963 93.5746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 480 3.2e-05 4096 135 4224 297600 816.726 231.793 8127.1 6854.92 16031.1 16031.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 0.000256 1024 50 1032 76300 3.42432 101.782 104.88 210.131 210.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1140 6.4e-05 512 80 240 292800 11.7752 6.73216 90.5255 209.55 318.742 318.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.001024 1024 490 360 16100 0.69392 7.60115 26.7926 35.1314 35.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1520 0.001024 2048 440 456 16000 1.37011 18.9563 52.5323 72.9013 72.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1840 6.4e-05 2048 390 5304 280000 43.6755 28.3706 4252.1 837.763 5162.06 5162.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1820 0.000512 4096 530 1056 33400 6.6089 182.587 264.6 453.843 453.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 870 0.001024 4096 255 768 13300 2.7177 52.9164 104.465 160.146 160.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1490 0.000256 4096 560 1944 60000 11.5676 13.9855 657.168 419.311 1102.11 1102.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 630 0.001024 2048 240 2256 8600 1.43555 1.37011 52.0683 60.0523 115.003 115.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 480 3.2e-05 4096 135 4224 294400 815.478 231.068 5448.47 6845.41 13341 13341.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 0.000256 1024 50 1032 76200 3.42038 68.9062 104.905 177.276 177.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1140 6.4e-05 512 80 240 291200 11.7152 6.69891 60.9025 208.597 288.072 288.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.001024 1024 490 360 16000 0.691296 5.19318 27.7708 33.6982 33.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1520 0.001024 2048 440 456 15800 1.3657 13.005 52.2731 66.6876 66.7474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1840 6.4e-05 2048 390 5304 280000 43.6057 28.3607 2884.88 838.462 3795.44 3795.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1820 0.000512 4096 530 1056 33200 6.58842 123.81 265.216 395.658 395.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 870 0.001024 4096 255 768 13200 2.71891 36.3189 104.491 143.57 143.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1490 0.000256 4096 560 1944 59600 11.5017 13.9404 443.381 417.799 886.695 886.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 630 0.001024 2048 240 2256 8400 1.42691 1.36246 34.3221 59.6009 96.783 96.8586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 480 3.2e-05 4096 135 4224 297472 814.726 231.228 7967.33 6845.49 15859.3 15859.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 0.000256 1024 50 1032 76272 3.42454 99.4775 107.842 210.791 210.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1140 6.4e-05 512 80 240 292096 11.7363 6.72016 88.2452 209.26 316.116 316.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.001024 1024 490 360 16128 0.696 7.45731 27.8764 36.0726 36.1286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1520 0.001024 2048 440 456 15904 1.36314 18.5669 52.2614 72.233 72.2903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1840 6.4e-05 2048 390 5304 279552 43.5409 28.3113 4172.32 836.642 5080.95 5081.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1820 0.000512 4096 530 1056 33376 6.61942 179.237 265.34 451.242 451.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 870 0.001024 4096 255 768 13328 2.7177 52.5518 104.595 159.908 159.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1490 0.000256 4096 560 1944 59808 11.4997 13.9503 643.142 418.765 1087.43 1087.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 630 0.001024 2048 240 2256 8512 1.42131 1.36234 50.8232 59.601 113.28 113.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 480 3.2e-05 4096 135 4224 293888 821.036 232.406 5187.43 6884.93 13126.4 13126.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 0.000256 1024 50 1032 76160 3.42288 66.0849 104.78 174.331 174.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1140 6.4e-05 512 80 240 290304 11.7983 6.71299 58.2034 209.33 286.202 286.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1630 0.001024 1024 490 360 15904 0.69104 4.92954 26.6711 32.3348 32.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1520 0.001024 2048 440 456 15680 1.35818 12.2729 51.9599 65.6343 65.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1840 6.4e-05 2048 390 5304 279552 43.4608 28.33 2752.85 836.908 3661.69 3661.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1820 0.000512 4096 530 1056 33152 6.58227 117.459 264.784 388.868 388.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 870 0.001024 4096 255 768 13216 2.71725 34.1709 104.593 141.524 141.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1490 0.000256 4096 560 1944 59136 11.4512 13.9078 420.099 416.969 862.5 862.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 630 0.001024 2048 240 2256 8512 1.42675 1.37066 33.416 59.7812 96.0639 96.1413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 480 3.2e-05 4096 135 4224 295680 814.632 231.011 7651.48 6845.52 15543.2 15543.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 0.000256 1024 50 1032 76320 3.4256 96.898 104.849 205.216 205.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1140 6.4e-05 512 80 240 291840 11.7382 6.71386 85.8406 208.763 313.213 313.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.001024 1024 490 360 16080 0.692768 7.22842 26.1946 34.1597 34.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1520 0.001024 2048 440 456 15960 1.36861 18.2183 52.439 72.0683 72.1248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1840 6.4e-05 2048 390 5304 279360 43.6696 28.3617 4042.09 839.473 4953.73 4953.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1820 0.000512 4096 530 1056 33360 6.61456 173.275 265.389 445.321 445.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 870 0.001024 4096 255 768 13320 2.71942 50.671 104.602 158.036 158.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1490 0.000256 4096 560 1944 60000 11.5471 13.9771 623.274 420.18 1069.05 1069.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 630 0.001024 2048 240 2256 8400 1.42211 1.35696 48.6399 59.5289 111.017 111.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 480 3.2e-05 4096 135 4224 291840 822.726 232.597 4868.37 6888.11 12812.4 12812.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 0.000256 1024 50 1032 76080 3.42016 62.6053 104.772 170.842 170.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1140 6.4e-05 512 80 240 291840 11.6957 6.71584 55.8605 209.01 283.437 283.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.001024 1024 490 360 15840 0.688672 4.68154 27.607 33.0222 33.0799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1520 0.001024 2048 440 456 15840 1.3704 11.7908 52.4803 65.6855 65.7395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1840 6.4e-05 2048 390 5304 278400 43.5154 28.4549 2590.06 838.622 3500.78 3500.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1820 0.000512 4096 530 1056 33120 6.57696 111.136 264.528 382.284 382.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 870 0.001024 4096 255 768 13200 2.71619 32.1584 104.686 139.605 139.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1490 0.000256 4096 560 1944 59520 11.4929 13.9571 398.247 418.99 842.763 842.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 630 0.001024 2048 240 2256 8160 1.42541 1.36602 30.9929 59.8123 93.6687 93.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 480 3.2e-05 4096 135 4224 294912 817.713 231.765 7297.62 6882.53 15230.2 15230.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 0.000256 1024 50 1032 76288 3.4184 92.7007 104.924 201.089 201.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1140 6.4e-05 512 80 240 292864 11.6605 6.71165 81.8925 209.149 309.57 309.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.001024 1024 490 360 16128 0.696832 6.89731 27.9289 35.5668 35.6242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1520 0.001024 2048 440 456 15872 1.36493 17.1624 52.2741 70.8473 70.9034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1840 6.4e-05 2048 390 5304 280576 43.4377 28.2913 3876.12 838.982 4786.96 4787.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1820 0.000512 4096 530 1056 33408 6.61917 165.864 266.052 438.578 438.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 870 0.001024 4096 255 768 13312 2.7185 48.1549 104.702 155.621 155.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1490 0.000256 4096 560 1944 59648 11.4778 13.9278 592.132 418.616 1036.23 1036.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 630 0.001024 2048 240 2256 8448 1.4199 1.35997 46.5456 59.4864 108.886 108.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 480 3.2e-05 4096 135 4224 294912 817.5 231.017 4946.23 6865.18 12860.5 12861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 0.000256 1024 50 1032 76032 3.41674 62.6761 104.751 170.884 170.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1140 6.4e-05 512 80 240 290816 11.7388 6.71107 55.7781 209.244 283.628 283.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1630 0.001024 1024 490 360 15872 0.693184 4.63274 27.7549 33.1239 33.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1520 0.001024 2048 440 456 15616 1.3577 11.7166 51.9305 65.0469 65.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1840 6.4e-05 2048 390 5304 278528 43.4278 28.3601 2605.33 836.419 3513.67 3513.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1820 0.000512 4096 530 1056 33280 6.61088 112.057 265.618 384.327 384.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 870 0.001024 4096 255 768 13056 2.70493 31.7235 104.021 138.493 138.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1490 0.000256 4096 560 1944 59392 11.4835 13.9346 400.964 419.305 845.757 845.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 630 0.001024 2048 240 2256 8192 1.41722 1.35277 30.5385 58.1941 91.5705 91.6445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 480 3.2e-05 4096 135 4225 300032 809.243 230.276 6300.54 6839.68 14180.3 14180.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 0.000256 1024 50 1025 76416 3.44269 74.2526 104.953 182.692 182.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1140 6.4e-05 512 80 250 294912 11.6861 6.71334 100.286 209.768 328.609 328.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1630 0.001024 1024 490 375 16096 0.697664 10.7241 28.5176 39.9815 40.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1520 0.001024 2048 440 475 15904 1.37261 26.4886 52.4882 80.3921 80.4499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1840 6.4e-05 2048 390 5300 280064 43.4876 28.3534 3165.95 838.643 4076.59 4076.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1820 0.000512 4096 530 1050 33536 6.61731 134.727 266.551 407.938 407.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 870 0.001024 4096 255 775 13376 2.72509 75.7273 104.829 183.322 183.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1490 0.000256 4096 560 1925 60288 11.5569 13.9486 905.838 419.468 1350.89 1350.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 630 0.001024 2048 240 2275 8576 1.42506 1.37469 37.9493 60.9941 101.813 101.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 480 3.2e-05 4096 135 4225 299520 813.191 231.004 5423.1 6864.52 13332.4 13332.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 0.000256 1024 50 1025 76400 3.42483 66.6416 104.942 175.053 175.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1140 6.4e-05 512 80 250 295040 11.7005 6.7321 60.8382 209.777 289.206 289.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1630 0.001024 1024 490 375 16080 0.69472 9.16525 27.2086 37.1142 37.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1520 0.001024 2048 440 475 15920 1.37216 12.8809 52.549 66.8446 66.9005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1840 6.4e-05 2048 390 5300 280000 43.744 28.3895 2840.37 838.649 3751.3 3751.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1820 0.000512 4096 530 1050 33520 6.61094 121.022 266.779 394.453 394.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 870 0.001024 4096 255 775 13360 2.7233 35.1096 104.787 142.679 142.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1490 0.000256 4096 560 1925 60240 11.5674 13.9653 434.627 419.522 879.754 879.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 630 0.001024 2048 240 2275 8560 1.4336 1.36762 34.0818 59.8016 96.758 96.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 480 3.2e-05 4096 135 4225 299520 812.29 230.978 3498.47 6843.43 11385.7 11386.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 0.000256 1024 50 1025 76320 3.42723 43.2947 104.786 151.551 151.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1140 6.4e-05 512 80 250 294400 11.768 6.72154 77.8419 209.678 306.169 306.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1630 0.001024 1024 490 375 16000 0.697728 9.02419 27.7709 37.535 37.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1520 0.001024 2048 440 475 15840 1.3768 22.2679 52.3972 76.0848 76.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1840 6.4e-05 2048 390 5300 279680 43.6004 28.4792 1838.04 838 2748.25 2748.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1820 0.000512 4096 530 1050 33440 6.60493 78.0513 266.264 350.963 351.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 870 0.001024 4096 255 775 13280 2.73923 64.6429 104.471 171.896 171.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1490 0.000256 4096 560 1925 60000 11.5477 13.9567 766.937 418.474 1210.99 1211.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 630 0.001024 2048 240 2275 8480 1.4256 1.36397 22.1865 60.6646 85.7132 85.7887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 480 3.2e-05 4096 135 4225 297984 813.373 231.003 5755.1 6844.75 13644.8 13645.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 0.000256 1024 50 1025 76416 3.4272 71.2984 104.963 179.732 179.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1140 6.4e-05 512 80 250 294144 11.6617 6.72224 64.8616 209.417 292.817 292.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.001024 1024 490 375 16080 0.69632 5.47872 27.1587 33.3766 33.4341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1520 0.001024 2048 440 475 15888 1.3673 13.6684 52.4838 67.5616 67.6184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1840 6.4e-05 2048 390 5300 279936 43.5507 28.3684 3023.44 838.243 3933.75 3933.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1820 0.000512 4096 530 1050 33504 6.62173 129.084 266.594 402.342 402.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 870 0.001024 4096 255 775 13344 2.71974 37.3475 104.733 144.845 144.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1490 0.000256 4096 560 1925 60192 11.5255 13.9546 461.911 419.336 906.802 906.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 630 0.001024 2048 240 2275 8544 1.42458 1.36784 36.3452 59.4419 98.6497 98.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 480 3.2e-05 4096 135 4225 297984 811.654 230.804 3719.7 6841 11603.8 11604.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 0.000256 1024 50 1025 76320 3.42374 46.1155 104.826 154.41 154.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1140 6.4e-05 512 80 250 293376 11.6947 6.71891 42.2427 209.305 270.123 270.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1630 0.001024 1024 490 375 16032 0.696928 9.89798 28.0451 38.6843 38.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1520 0.001024 2048 440 475 15840 1.36781 9.00096 52.4453 62.8596 62.9191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1840 6.4e-05 2048 390 5300 279552 43.4881 28.3087 1962.85 836.779 2871.56 2871.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1820 0.000512 4096 530 1050 33408 6.6048 83.0992 264.69 354.437 354.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 870 0.001024 4096 255 775 13248 2.73994 24.0968 104.399 131.28 131.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1490 0.000256 4096 560 1925 60096 11.4867 13.9366 298.178 418.869 742.544 742.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 630 0.001024 2048 240 2275 8448 1.42701 1.37632 23.4807 59.0623 85.4207 85.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 480 3.2e-05 4096 135 4225 299264 811.27 230.848 6202.16 6826.36 14071.2 14071.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 0.000256 1024 50 1025 76384 3.42198 76.1631 104.857 184.487 184.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1140 6.4e-05 512 80 250 293888 11.6964 6.72768 69.8882 209.276 297.748 297.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.001024 1024 490 375 16072 0.698272 5.98794 26.2824 33.0116 33.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1520 0.001024 2048 440 475 15904 1.37184 14.9418 52.5106 68.8656 68.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1840 6.4e-05 2048 390 5300 280000 43.6884 28.367 3239 837.906 4149.1 4149.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1820 0.000512 4096 530 1050 33488 6.61718 137.687 266.218 410.567 410.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 870 0.001024 4096 255 775 13328 2.7177 40.7812 104.619 148.161 148.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1490 0.000256 4096 560 1925 60256 11.5528 13.9634 496.601 419.276 941.469 941.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 630 0.001024 2048 240 2275 8512 1.42541 1.36598 39.2628 60.0596 102.184 102.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 480 3.2e-05 4096 135 4225 297472 814.797 231.257 3885.91 6848.89 11781.4 11781.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 0.000256 1024 50 1025 76272 3.42179 48.4946 104.753 156.713 156.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1140 6.4e-05 512 80 250 293888 11.6866 6.72099 45.2842 209.349 273.195 273.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1630 0.001024 1024 490 375 16016 0.69632 3.89978 27.962 32.6028 32.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1520 0.001024 2048 440 475 15792 1.36806 9.59526 52.3465 63.3531 63.4131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1840 6.4e-05 2048 390 5300 279552 43.5332 28.3112 2041.62 836.499 2950.1 2950.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1820 0.000512 4096 530 1050 33376 6.60243 87.0835 265.153 358.882 358.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 870 0.001024 4096 255 775 13216 2.71491 25.9072 104.292 132.958 133.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1490 0.000256 4096 560 1925 60032 11.5025 13.9469 316.227 418.846 760.596 760.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 630 0.001024 2048 240 2275 8288 1.4199 1.36589 24.5976 52.0956 79.5507 79.6262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 480 3.2e-05 4096 135 4225 299008 812.921 230.928 6412.37 6843.36 14300.2 14300.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 0.000256 1024 50 1025 76352 3.42669 77.6049 104.782 185.856 185.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1140 6.4e-05 512 80 250 294912 11.6582 6.7151 72.5005 209.537 300.566 300.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.001024 1024 490 375 16064 0.6952 6.22797 26.889 33.8574 33.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1520 0.001024 2048 440 475 15872 1.37014 15.5313 52.425 69.3686 69.4272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1840 6.4e-05 2048 390 5300 280064 43.5253 28.3976 3277.13 837.756 4186.95 4187.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1820 0.000512 4096 530 1050 33472 6.60714 143.522 265.842 416.014 416.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 870 0.001024 4096 255 775 13312 2.71949 42.1417 104.532 149.436 149.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1490 0.000256 4096 560 1925 60160 11.4913 13.9382 513.868 418.452 957.828 957.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 630 0.001024 2048 240 2275 8576 1.43082 1.37251 40.9199 60.0719 103.868 103.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 480 3.2e-05 4096 135 4225 294912 817.649 231.812 4186.17 6855.67 12091.9 12092.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 0.000256 1024 50 1025 76288 3.42304 49.8915 104.792 158.151 158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1140 6.4e-05 512 80 250 292864 11.6757 6.70893 48.2 208.91 275.647 275.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.001024 1024 490 375 16000 0.692768 4.1856 27.7975 32.7192 32.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1520 0.001024 2048 440 475 15744 1.35987 10.3649 52.2563 64.0241 64.0795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1840 6.4e-05 2048 390 5300 279552 43.545 28.2897 2082.26 837.884 2992.11 2992.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1820 0.000512 4096 530 1050 33408 6.60848 94.8204 265.573 367.046 367.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 870 0.001024 4096 255 775 13184 2.71504 28.131 104.194 135.083 135.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1490 0.000256 4096 560 1925 59904 11.4868 13.9216 341.114 418.336 784.931 785.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 630 0.001024 2048 240 2275 8192 1.42029 1.36234 25.901 60.5931 89.3493 89.4216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 480 3.2e-05 4096 135 4225 299520 811.094 230.92 6828.66 6834.87 14706.1 14706.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 0.000256 1024 50 1025 76392 3.42982 84.4472 104.871 192.792 192.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1140 6.4e-05 512 80 250 294912 11.6935 6.72787 77.0038 209.513 305.093 305.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.001024 1024 490 375 16056 0.692224 6.58893 26.8567 34.1815 34.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1520 0.001024 2048 440 475 15840 1.36435 16.3198 52.3706 70.0966 70.1541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1840 6.4e-05 2048 390 5300 279936 43.6408 28.4938 3578.11 837.593 4487.97 4488.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1820 0.000512 4096 530 1050 33480 6.61293 151.447 265.943 424.046 424.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 870 0.001024 4096 255 775 13320 2.72173 44.7345 104.635 152.136 152.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1490 0.000256 4096 560 1925 60192 11.5502 13.9735 545.75 419.098 990.446 990.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 630 0.001024 2048 240 2275 8496 1.4336 1.37306 43.5811 60.2328 106.695 106.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 480 3.2e-05 4096 135 4225 294912 816.896 231.794 4812.55 6861.38 12723.2 12723.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 0.000256 1024 50 1025 76320 3.4351 60.9649 104.978 169.425 169.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1140 6.4e-05 512 80 250 292608 11.6637 6.70768 55.3357 209.001 282.861 282.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.001024 1024 490 375 15984 0.694624 4.78413 26.8041 32.3266 32.3828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1520 0.001024 2048 440 475 15696 1.36483 11.7903 52.2357 65.4332 65.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1840 6.4e-05 2048 390 5300 279936 43.5177 28.314 2559.46 838.556 3469.99 3470.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1820 0.000512 4096 530 1050 33408 6.60698 109.211 264.798 380.662 380.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 870 0.001024 4096 255 775 13248 2.71674 32.2125 104.743 139.714 139.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1490 0.000256 4096 560 1925 59904 11.4838 13.9387 389.455 418.36 833.312 833.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 630 0.001024 2048 240 2275 8352 1.42634 1.36397 30.657 58.7282 92.2503 92.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 480 3.2e-05 4096 135 4225 299520 812.007 230.998 6633.63 6844.49 14521.7 14522.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 0.000256 1024 50 1025 76320 3.424 82.1901 104.858 190.515 190.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1140 6.4e-05 512 80 250 294400 11.6983 6.71994 74.7994 209.756 303.13 303.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.001024 1024 490 375 16000 0.690912 6.42928 26.8496 34.0131 34.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1520 0.001024 2048 440 475 15840 1.37008 16.0482 52.435 69.8962 69.9554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1840 6.4e-05 2048 390 5300 279680 43.5423 28.4916 3466.01 838.832 4377.02 4377.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1820 0.000512 4096 530 1050 33440 6.60758 147.917 265.681 420.248 420.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 870 0.001024 4096 255 775 13280 2.7177 43.4874 104.546 150.794 150.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1490 0.000256 4096 560 1925 60000 11.4843 13.9519 527.325 418.773 971.605 971.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 630 0.001024 2048 240 2275 8480 1.42576 1.36602 42.0767 59.8057 104.748 104.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 480 3.2e-05 4096 135 4225 296960 817.838 231.872 4619.89 6868.32 12538.5 12539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 0.000256 1024 50 1025 76160 3.42016 57.7966 104.682 165.941 165.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1140 6.4e-05 512 80 250 294400 11.6807 9.09558 52.9596 209.662 283.553 283.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1630 0.001024 1024 490 375 15840 0.691168 4.46278 27.7771 32.9733 33.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1520 0.001024 2048 440 475 15680 1.36035 11.2271 52.189 64.8177 64.8765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1840 6.4e-05 2048 390 5300 279040 43.4937 28.3171 2420.9 838.204 3331.05 3331.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1820 0.000512 4096 530 1050 33280 6.58602 103.547 265.687 375.864 375.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 870 0.001024 4096 255 775 13120 2.71075 30.5951 104.046 137.395 137.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1490 0.000256 4096 560 1925 59840 11.4568 13.9272 369.6 418.051 813.11 813.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 630 0.001024 2048 240 2275 8320 1.41926 1.36291 29.2927 58.4728 90.6197 90.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 480 3.2e-05 4096 135 4225 297984 811.25 230.727 8029.39 6844.47 15916.4 15916.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 0.000256 1024 50 1025 76320 3.42038 99.8281 104.83 208.123 208.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1140 6.4e-05 512 80 250 293376 11.683 6.71642 91.5722 209.305 319.431 319.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.001024 1024 490 375 16032 0.693312 7.76602 27.9139 36.4166 36.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1520 0.001024 2048 440 475 15840 1.36739 19.4431 52.4453 73.2976 73.3558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1840 6.4e-05 2048 390 5300 279552 43.4666 28.376 4189.01 836.779 5097.78 5097.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1820 0.000512 4096 530 1050 33408 6.60694 179.407 265.241 451.298 451.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 870 0.001024 4096 255 775 13248 2.71757 52.7872 104.4 159.949 159.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1490 0.000256 4096 560 1925 60096 11.4688 13.9313 642.967 418.792 1087.24 1087.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 630 0.001024 2048 240 2275 8448 1.42547 1.37216 50.901 60.9615 114.732 114.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 480 3.2e-05 4096 135 4225 294912 810.509 230.292 5347 6830.51 13218.9 13219.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 0.000256 1024 50 1025 76224 3.42426 66.9344 104.898 175.301 175.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1140 6.4e-05 512 80 250 291840 11.6443 6.6871 61.2607 208.485 288.24 288.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.001024 1024 490 375 15936 0.694496 5.32202 26.8057 32.863 32.9225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1520 0.001024 2048 440 475 15744 1.36682 13.0314 52.4806 66.9231 66.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1840 6.4e-05 2048 390 5300 279552 43.5067 28.3189 2820.56 837.53 3730.05 3730.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1820 0.000512 4096 530 1050 33216 6.57811 120.387 263.812 390.822 390.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 870 0.001024 4096 255 775 13056 2.70918 35.455 103.96 142.169 142.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1490 0.000256 4096 560 1925 59520 11.4611 13.9126 429.771 419.898 875.119 875.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 630 0.001024 2048 240 2275 8064 1.42192 1.36397 32.0481 59.5678 94.4713 94.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 480 3.2e-05 4096 135 4225 297600 816.789 231.791 8061.13 6861.76 15972.1 15972.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 0.000256 1024 50 1025 76300 3.42237 99.7786 104.784 208.031 208.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1140 6.4e-05 512 80 250 294400 11.6981 6.73398 92.1254 209.4 320.11 320.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.001024 1024 490 375 16000 0.692736 7.81328 26.8227 35.3722 35.4264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1520 0.001024 2048 440 475 15800 1.36627 19.3843 52.339 73.1315 73.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1840 6.4e-05 2048 390 5300 279200 43.7434 28.3533 4195.14 837.161 5104.55 5104.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1820 0.000512 4096 530 1050 33400 6.61094 180.001 265.354 452.01 452.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 870 0.001024 4096 255 775 13300 2.72528 52.8138 104.683 160.265 160.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1490 0.000256 4096 560 1925 60200 11.5764 13.9882 645.839 419.001 1090.48 1090.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 630 0.001024 2048 240 2275 8400 1.43725 1.37194 50.7498 60.0106 113.639 113.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 480 3.2e-05 4096 135 4225 294400 815.653 231.069 5345 6838.56 13230.9 13231.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 0.000256 1024 50 1025 76200 3.42026 66.8877 104.849 175.2 175.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1140 6.4e-05 512 80 250 291200 11.7258 6.70595 61.0207 208.531 288.141 288.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.001024 1024 490 375 15800 0.692224 5.25795 26.6238 32.6168 32.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1520 0.001024 2048 440 475 15600 1.36192 13.2342 52.1037 66.7433 66.8017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1840 6.4e-05 2048 390 5300 278400 43.7269 28.4009 2801.58 840.008 3713.84 3713.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1820 0.000512 4096 530 1050 33200 6.57789 120.637 265.947 393.206 393.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 870 0.001024 4096 255 775 13200 2.72906 35.8605 104.749 143.382 143.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1490 0.000256 4096 560 1925 59600 11.5038 13.9355 430.897 417.649 874.059 874.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 630 0.001024 2048 240 2275 8000 1.42394 1.36397 32.0416 59.5818 94.483 94.5602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 480 3.2e-05 4096 135 4225 297472 814.608 231.247 7771.45 6845.8 15663.7 15664.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 0.000256 1024 50 1025 76272 3.42266 97.1989 104.763 205.43 205.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1140 6.4e-05 512 80 250 293888 11.666 6.7215 89.3689 209.284 317.196 317.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1630 0.001024 1024 490 375 16016 0.695776 7.59258 27.9107 36.2427 36.2967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1520 0.001024 2048 440 475 15792 1.36675 18.8436 52.3514 72.6053 72.6619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1840 6.4e-05 2048 390 5300 279552 43.531 28.3464 4081.66 836.678 4990.34 4990.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1820 0.000512 4096 530 1050 33376 6.59757 174.166 265.125 445.933 445.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 870 0.001024 4096 255 775 13216 2.7169 50.9484 104.298 158.006 158.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1490 0.000256 4096 560 1925 60032 11.4955 13.9551 622.124 418.812 1066.46 1066.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 630 0.001024 2048 240 2275 8288 1.41754 1.36192 48.9042 59.6052 111.361 111.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 480 3.2e-05 4096 135 4225 293888 820.987 232.397 5025.21 6891.82 12971 12971.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 0.000256 1024 50 1025 76160 3.42403 63.7522 104.783 172.003 172.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1140 6.4e-05 512 80 250 293888 11.6814 6.71219 58.4368 209.384 286.369 286.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1630 0.001024 1024 490 375 15904 0.694144 4.9664 27.917 33.622 33.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1520 0.001024 2048 440 475 15680 1.36525 12.3646 52.3599 66.1308 66.1892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1840 6.4e-05 2048 390 5300 279552 43.4886 28.3427 2668.94 837.42 3578.33 3578.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1820 0.000512 4096 530 1050 33152 6.56349 113.551 264.598 384.756 384.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 870 0.001024 4096 255 775 12992 2.70026 33.3189 103.711 139.774 139.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1490 0.000256 4096 560 1925 59584 11.4422 13.9048 404.687 417.075 847.184 847.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 630 0.001024 2048 240 2275 8064 1.42541 1.37216 31.3623 59.7915 94.0243 94.0995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 480 3.2e-05 4096 135 4225 295680 814.629 231.006 7469.22 6847.39 15362.8 15363.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 0.000256 1024 50 1025 76320 3.42115 94.0799 104.929 202.476 202.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1140 6.4e-05 512 80 250 293760 11.634 6.71466 86.0185 211.26 315.783 315.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.001024 1024 490 375 15960 0.694336 7.35766 26.239 34.3338 34.3923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1520 0.001024 2048 440 475 15840 1.37011 18.1208 52.5476 72.0803 72.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1840 6.4e-05 2048 390 5300 279360 43.6719 28.4588 3945.19 837.91 4855.37 4855.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1820 0.000512 4096 530 1050 33360 6.60646 168.21 264.284 439.145 439.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 870 0.001024 4096 255 775 13200 2.70746 49.6672 104.344 156.763 156.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1490 0.000256 4096 560 1925 60000 11.5487 13.9752 601.141 419.476 1046.22 1046.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 630 0.001024 2048 240 2275 8160 1.42365 1.35718 46.1708 58.5162 107.539 107.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 480 3.2e-05 4096 135 4225 291840 822.678 232.588 4895 6884.33 12835.2 12835.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 0.000256 1024 50 1025 76080 3.4185 62.6312 104.699 170.792 170.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1140 6.4e-05 512 80 250 291840 11.6951 6.71069 57.551 208.892 285.002 285.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.001024 1024 490 375 15840 0.692736 4.87555 27.7765 33.3861 33.4422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1520 0.001024 2048 440 475 15600 1.36195 12.2827 52.1851 65.8728 65.9312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1840 6.4e-05 2048 390 5300 278400 43.5195 28.3094 2617.66 835.08 3524.7 3524.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1820 0.000512 4096 530 1050 33120 6.55565 111.493 264.124 382.214 382.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 870 0.001024 4096 255 775 12960 2.69642 32.1771 103.627 138.542 138.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1490 0.000256 4096 560 1925 59520 11.4858 13.9453 398.941 418.534 842.981 843.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 630 0.001024 2048 240 2275 8160 1.42669 1.36602 30.8378 60.8365 94.5367 94.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 480 3.2e-05 4096 135 4225 294912 817.734 231.797 7131.36 6862.81 15044.3 15044.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 0.000256 1024 50 1025 76288 3.42221 89.7355 104.814 198.017 198.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1140 6.4e-05 512 80 250 292864 11.6857 6.70515 82.293 208.946 309.791 309.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.001024 1024 490 375 16000 0.69584 7.02822 26.9162 34.684 34.7422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1520 0.001024 2048 440 475 15744 1.36493 17.4141 52.2613 71.0851 71.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1840 6.4e-05 2048 390 5300 279552 43.5371 28.3988 3763.53 840.159 4675.76 4675.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1820 0.000512 4096 530 1050 33408 6.60899 161.039 264.554 432.245 432.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 870 0.001024 4096 255 775 13184 2.7095 47.0179 105.029 154.8 154.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1490 0.000256 4096 560 1925 59904 11.4761 13.9244 573.284 418.192 1016.95 1017.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 630 0.001024 2048 240 2275 8192 1.42195 1.36362 44.2737 58.386 105.517 105.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 480 3.2e-05 4096 135 4225 294912 817.647 231.063 5089.77 6865.12 13004.2 13004.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 0.000256 1024 50 1025 76032 3.42221 63.5085 104.734 171.711 171.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1140 6.4e-05 512 80 250 290816 11.741 6.70515 58.1715 209.23 286.006 286.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1630 0.001024 1024 490 375 15872 0.694464 4.90701 28.5773 34.2215 34.2794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1520 0.001024 2048 440 475 15616 1.36573 12.5133 52.3122 66.2335 66.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1840 6.4e-05 2048 390 5300 278528 43.4592 28.2624 2671.41 836.5 3579.77 3579.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1820 0.000512 4096 530 1050 33280 6.61187 114.68 264.316 385.652 385.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 870 0.001024 4096 255 775 13056 2.71155 33.6998 104.308 140.762 140.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1490 0.000256 4096 560 1925 59904 11.4922 13.9404 412.485 421.652 859.643 859.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 630 0.001024 2048 240 2275 7680 1.41494 1.35373 29.1281 58.1302 90.098 90.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 480 3.2e-05 4096 135 4224 301056 807.642 230.088 5323.48 6828.07 13189.9 13190.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 0.000256 1024 50 1024 76416 3.42656 64.9517 104.937 173.36 173.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1140 6.4e-05 512 80 256 293376 11.7622 6.71613 87.258 209.751 315.65 315.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1630 0.001024 1024 490 352 16320 0.698816 8.38042 27.7363 36.8585 36.9178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1520 0.001024 2048 440 480 15872 1.37571 21.9418 52.4972 75.8583 75.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1840 6.4e-05 2048 390 5312 279296 43.5464 28.3259 2764.85 838.469 3675.33 3675.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1820 0.000512 4096 530 1056 33504 6.61213 118.487 266.287 391.43 391.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 870 0.001024 4096 255 768 13440 2.73002 61.6837 104.867 169.325 169.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1490 0.000256 4096 560 1952 60096 11.5487 13.9525 765.784 419.428 1210.79 1210.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 630 0.001024 2048 240 2272 8512 1.42762 1.37782 33.0116 59.9951 95.8856 95.9534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 480 3.2e-05 4096 135 4224 301056 810.366 230.273 4121.65 6828.21 11991.1 11991.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 0.000256 1024 50 1024 76352 3.42426 41.8512 104.886 150.203 150.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1140 6.4e-05 512 80 256 292864 11.8042 6.7185 79.0194 209.755 307.45 307.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1630 0.001024 1024 490 352 16256 0.69824 8.32134 28.7659 37.829 37.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1520 0.001024 2048 440 480 15808 1.36608 21.8379 52.4035 75.6506 75.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1840 6.4e-05 2048 390 5312 279040 43.5951 28.3116 1782.13 838.58 2692.75 2692.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1820 0.000512 4096 530 1056 33472 6.61725 76.3249 261.452 344.438 344.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 870 0.001024 4096 255 768 13376 2.72179 61.8564 104.683 169.304 169.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1490 0.000256 4096 560 1952 59904 11.5425 13.9387 749.411 418.871 1193.83 1193.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 630 0.001024 2048 240 2272 8448 1.4295 1.3751 22.6786 61.0307 86.5858 86.6612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 480 3.2e-05 4096 135 4224 300800 810.405 230.608 5437.97 6828.65 13308.2 13308.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 0.000256 1024 50 1024 76400 3.42154 66.3762 104.83 174.671 174.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1140 6.4e-05 512 80 256 293120 11.7685 6.72928 61.9704 209.552 290.173 290.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.001024 1024 490 352 16320 0.698112 4.93014 28.2089 33.88 33.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1520 0.001024 2048 440 480 15880 1.37421 12.9648 52.4881 66.8698 66.9293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1840 6.4e-05 2048 390 5312 279360 43.7558 28.4752 2827.26 837.739 3737.37 3737.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1820 0.000512 4096 530 1056 33520 6.62522 121.537 265.59 393.796 393.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 870 0.001024 4096 255 768 13440 2.72998 35.1786 104.806 142.758 142.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1490 0.000256 4096 560 1952 60080 11.5618 13.9758 438.05 419.058 882.722 882.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 630 0.001024 2048 240 2272 8480 1.43376 1.36874 33.8546 60.6375 97.3732 97.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 480 3.2e-05 4096 135 4224 299520 812.151 230.986 3487.56 6845.89 11377.2 11377.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 0.000256 1024 50 1024 76320 3.42429 42.8812 104.874 151.227 151.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1140 6.4e-05 512 80 256 293120 11.7661 6.72518 80.1652 209.864 308.68 308.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1630 0.001024 1024 490 352 16240 0.696512 8.69171 27.431 36.8637 36.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1520 0.001024 2048 440 480 15840 1.37341 8.47904 52.5373 62.4348 62.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1840 6.4e-05 2048 390 5312 279040 43.5836 28.3144 1829.87 838.595 2740.52 2740.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1820 0.000512 4096 530 1056 33440 6.61514 78.0968 265.566 350.321 350.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 870 0.001024 4096 255 768 13360 2.72179 63.4368 104.694 170.897 170.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1490 0.000256 4096 560 1952 59840 11.5344 13.9485 779.093 421.887 1226.54 1226.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 630 0.001024 2048 240 2272 8320 1.42541 1.36704 21.6978 59.576 84.1406 84.2055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 480 3.2e-05 4096 135 4224 299520 809.345 230.544 5868 6828.45 13736.9 13737.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 0.000256 1024 50 1024 76416 3.4304 71.9503 104.961 180.383 180.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1140 6.4e-05 512 80 256 292608 11.728 6.71878 67.0872 211.936 297.627 297.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.001024 1024 490 352 16272 0.697728 5.32291 27.0154 33.0785 33.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1520 0.001024 2048 440 480 15840 1.37421 14.0534 52.4537 67.9245 67.9803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1840 6.4e-05 2048 390 5312 279168 43.5983 28.3099 3060.38 838.282 3970.71 3970.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1820 0.000512 4096 530 1056 33504 6.63318 131.252 265.611 403.539 403.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 870 0.001024 4096 255 768 13440 2.73187 38.1952 104.949 145.92 145.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1490 0.000256 4096 560 1952 60000 11.5155 13.9551 471.853 419.341 916.739 916.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 630 0.001024 2048 240 2272 8448 1.42336 1.36477 37.0301 60.0882 99.98 100.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 480 3.2e-05 4096 135 4224 297984 811.318 230.732 3726.48 6842.72 11611.8 11612.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 0.000256 1024 50 1024 76320 3.42426 46.7701 104.81 155.048 155.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1140 6.4e-05 512 80 256 291840 11.7294 6.7159 43.6207 209.274 271.499 271.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1630 0.001024 1024 490 352 16224 0.694752 3.52874 26.2636 30.5308 30.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1520 0.001024 2048 440 480 15744 1.36602 9.22451 52.279 62.914 62.9708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1840 6.4e-05 2048 390 5312 278784 43.5227 28.289 1958.54 836.702 2867.19 2867.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1820 0.000512 4096 530 1056 33408 6.61491 84.1525 264.763 355.573 355.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 870 0.001024 4096 255 768 13344 2.72016 24.8218 104.606 132.192 132.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1490 0.000256 4096 560 1952 59904 11.4838 13.9332 300.098 418.736 744.327 744.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 630 0.001024 2048 240 2272 8448 1.42864 1.37216 23.9224 58.9545 85.7513 85.8317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 480 3.2e-05 4096 135 4224 299264 810.564 230.576 5748.69 6831.27 13621.7 13622.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 0.000256 1024 50 1024 76384 3.42346 71.3837 104.926 179.777 179.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1140 6.4e-05 512 80 256 292992 11.7517 6.72688 66.3837 209.428 294.449 294.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1630 0.001024 1024 490 352 16296 0.696352 5.35648 28.0845 34.1804 34.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1520 0.001024 2048 440 480 15848 1.37165 14.0004 52.4943 67.9082 67.9649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1840 6.4e-05 2048 390 5312 279104 43.7473 28.4234 3000.38 838.421 3911.1 3911.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1820 0.000512 4096 530 1056 33488 6.61568 129.276 265.58 401.515 401.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 870 0.001024 4096 255 768 13384 2.71974 37.7774 104.694 145.234 145.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1490 0.000256 4096 560 1952 60032 11.5692 13.9739 463.782 419.458 908.859 908.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 630 0.001024 2048 240 2272 8400 1.42925 1.3679 36.1826 59.1951 98.2461 98.3224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 480 3.2e-05 4096 135 4224 297472 814.744 231.281 3667.82 6844.85 11559.3 11559.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 0.000256 1024 50 1024 76272 3.42163 45.5716 104.751 153.788 153.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1140 6.4e-05 512 80 256 292096 11.7354 6.72106 43.207 209.354 271.17 271.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1630 0.001024 1024 490 352 16240 0.697632 3.52342 26.9217 31.1859 31.2402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1520 0.001024 2048 440 480 15792 1.36909 9.2568 52.4477 63.1169 63.1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1840 6.4e-05 2048 390 5312 278656 43.6209 28.3382 1923.55 840.685 2836.33 2836.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1820 0.000512 4096 530 1056 33376 6.6176 82.3698 264.861 353.892 353.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 870 0.001024 4096 255 768 13328 2.71987 24.3624 104.596 131.724 131.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1490 0.000256 4096 560 1952 59808 11.4954 13.9548 300.487 418.87 744.884 744.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 630 0.001024 2048 240 2272 8288 1.42278 1.36541 23.1761 58.6529 84.6903 84.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 480 3.2e-05 4096 135 4224 295680 820.188 232.474 2995.9 6865.23 10914.4 10914.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 0.000256 1024 50 1024 76272 3.42237 37.6402 104.833 145.94 145.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1140 6.4e-05 512 80 256 292992 11.7614 6.72973 36.156 209.356 264.161 264.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1630 0.001024 1024 490 352 16128 0.695392 2.95165 31.2648 34.9551 35.0085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1520 0.001024 2048 440 480 15624 1.36397 7.58243 52.1496 61.1389 61.1985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1840 6.4e-05 2048 390 5312 278208 43.7721 28.3356 1582.84 836.796 2491.87 2491.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1820 0.000512 4096 530 1056 33264 6.60035 67.9094 264.622 339.175 339.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 870 0.001024 4096 255 768 13272 2.71974 20.2011 104.603 127.567 127.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1490 0.000256 4096 560 1952 59808 11.55 13.9745 248.923 419.109 693.632 693.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 630 0.001024 2048 240 2272 8064 1.42474 1.35952 18.5057 58.4778 79.8432 79.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 480 3.2e-05 4096 135 4224 301056 808.568 230.262 5880.8 6827.31 13747.5 13748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 0.000256 1024 50 1024 76352 3.42256 69.7573 104.806 178.031 178.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1140 6.4e-05 512 80 256 292864 11.7385 6.71456 67.2162 209.598 295.422 295.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1630 0.001024 1024 490 352 16256 0.69632 5.48032 28.1091 34.3284 34.3869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1520 0.001024 2048 440 480 15808 1.36989 14.166 52.367 67.9446 68.0033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1840 6.4e-05 2048 390 5312 279040 43.5937 28.2766 2936.29 837.928 3846.23 3846.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1820 0.000512 4096 530 1056 33472 6.61286 130.215 265.424 402.296 402.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 870 0.001024 4096 255 768 13376 2.72384 38.2198 104.608 145.594 145.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1490 0.000256 4096 560 1952 59904 11.4774 13.9358 471.943 418.562 915.994 916.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 630 0.001024 2048 240 2272 8448 1.43155 1.37642 36.4971 59.1596 98.5381 98.6125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 480 3.2e-05 4096 135 4224 299008 808.153 230.078 3944.23 6822.7 11805.7 11806.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 0.000256 1024 50 1024 76288 3.41978 45.269 104.903 153.637 153.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1140 6.4e-05 512 80 256 290816 11.7408 6.7071 45.1026 209.24 272.945 273.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1630 0.001024 1024 490 352 16128 0.690176 3.72368 26.6667 31.1235 31.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1520 0.001024 2048 440 480 15744 1.3608 9.75507 52.4147 63.5745 63.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1840 6.4e-05 2048 390 5312 278528 43.6208 28.2803 1888.93 838.805 2799.77 2799.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1820 0.000512 4096 530 1056 33408 6.61581 88.2251 266.422 361.307 361.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 870 0.001024 4096 255 768 13312 2.71869 26.1636 104.704 133.631 133.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1490 0.000256 4096 560 1952 59648 11.4753 13.9182 319.264 418.73 763.459 763.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 630 0.001024 2048 240 2272 8192 1.4199 1.35971 23.8197 59.5451 86.2177 86.2917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 480 3.2e-05 4096 135 4224 294912 810.437 230.273 3214.91 6891.39 11147.6 11148.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 0.000256 1024 50 1024 76224 3.42221 37.8574 105.812 147.134 147.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1140 6.4e-05 512 80 256 288768 11.7522 6.68262 37.5566 210.314 266.46 266.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1630 0.001024 1024 490 352 16128 0.694272 3.14058 28.0686 31.9456 32.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1520 0.001024 2048 440 480 15552 1.35466 7.95034 52.5194 61.8687 61.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1840 6.4e-05 2048 390 5312 278016 43.6231 28.332 1577.33 844.91 2494.33 2494.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1820 0.000512 4096 530 1056 33216 6.59402 72.831 266.115 345.582 345.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 870 0.001024 4096 255 768 13248 2.72042 22.1036 105.624 130.491 130.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1490 0.000256 4096 560 1952 59520 11.466 13.9066 263.574 423.242 712.264 712.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 630 0.001024 2048 240 2272 8064 1.42013 1.36397 19.6222 60.0259 82.5052 82.5795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 480 3.2e-05 4096 135 4224 299520 810.987 230.899 8287.86 6841.58 16171.9 16172.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 0.000256 1024 50 1024 76392 3.42762 103.14 104.968 211.579 211.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1140 6.4e-05 512 80 256 292608 11.7668 6.72995 95.2677 209.706 323.632 323.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1630 0.001024 1024 490 352 16272 0.696832 7.65238 27.9458 36.3389 36.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1520 0.001024 2048 440 480 15840 1.37238 20.1422 52.5189 74.0771 74.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1840 6.4e-05 2048 390 5312 278784 43.7072 28.4071 4308.93 838.344 5219.53 5219.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1820 0.000512 4096 530 1056 33480 6.62672 185.568 265.166 457.408 457.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 870 0.001024 4096 255 768 13392 2.72384 54.103 104.835 161.706 161.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1490 0.000256 4096 560 1952 60048 11.5466 13.9694 666.331 419.509 1111.43 1111.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 630 0.001024 2048 240 2272 8496 1.43549 1.37011 53.0541 59.0439 114.976 115.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 480 3.2e-05 4096 135 4224 294912 816.746 231.795 5238.02 6853.83 13141 13141.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 0.000256 1024 50 1024 76320 3.4304 65.7574 104.9 174.133 174.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1140 6.4e-05 512 80 256 290304 11.7451 6.71296 61.9175 208.821 289.354 289.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1630 0.001024 1024 490 352 16128 0.69568 5.00624 26.6965 32.4401 32.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1520 0.001024 2048 440 480 15696 1.36608 13.0106 52.2843 66.7046 66.7607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1840 6.4e-05 2048 390 5312 278784 43.5798 28.3548 2753.48 837.834 3663.39 3663.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1820 0.000512 4096 530 1056 33408 6.63158 119.456 265.077 391.209 391.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 870 0.001024 4096 255 768 13248 2.7136 34.3784 104.362 141.501 141.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1490 0.000256 4096 560 1952 59616 11.4761 13.9425 426.021 418.015 869.531 869.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 630 0.001024 2048 240 2272 8352 1.42512 1.3647 33.0908 58.6858 94.6416 94.7184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 480 3.2e-05 4096 135 4224 297216 810.52 230.568 4328.92 6824.71 12195.3 12195.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 0.000256 1024 50 1024 76248 3.42637 54.6734 104.863 163.007 163.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1140 6.4e-05 512 80 256 290304 11.7759 6.71552 51.3715 208.817 278.842 278.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1630 0.001024 1024 490 352 15984 0.693984 3.98173 26.6016 31.3202 31.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1520 0.001024 2048 440 480 15552 1.36192 10.4316 52.0785 63.9126 63.9693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1840 6.4e-05 2048 390 5312 276480 43.7649 28.3738 2258.77 834.742 3165.79 3165.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1820 0.000512 4096 530 1056 33264 6.61773 97.323 264.094 368.08 368.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 870 0.001024 4096 255 768 13176 2.7136 28.416 106.427 137.601 137.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1490 0.000256 4096 560 1952 59616 11.5183 13.9545 350.446 418.319 794.313 794.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 630 0.001024 2048 240 2272 7776 1.41619 1.34979 25.6209 58.1416 86.6033 86.6796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 480 3.2e-05 4096 135 4224 299520 811.749 230.986 7783.65 6845.23 15672.2 15672.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 0.000256 1024 50 1024 76320 3.42774 95.7107 104.872 204.054 204.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1140 6.4e-05 512 80 256 293120 11.7269 6.72563 90.1393 209.795 318.544 318.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.001024 1024 490 352 16240 0.695936 7.11168 26.9016 34.7524 34.8119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1520 0.001024 2048 440 480 15840 1.37274 18.7522 52.5396 72.709 72.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1840 6.4e-05 2048 390 5312 279040 43.5676 28.3864 4025.09 838.612 4935.8 4935.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1820 0.000512 4096 530 1056 33440 6.62141 174.156 265.084 445.905 445.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 870 0.001024 4096 255 768 13360 2.72112 50.8448 104.695 158.306 158.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1490 0.000256 4096 560 1952 59840 11.4965 13.955 622.852 418.828 1067.2 1067.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 630 0.001024 2048 240 2272 8320 1.42589 1.36333 48.2322 58.7614 109.856 109.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 480 3.2e-05 4096 135 4224 296960 817.79 231.854 5189.41 6872.41 13112.1 13112.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 0.000256 1024 50 1024 76160 3.4215 63.705 104.692 171.861 171.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1140 6.4e-05 512 80 256 291840 11.7668 6.71088 59.8626 209.661 288.161 288.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1630 0.001024 1024 490 352 16160 0.695104 4.89955 26.8782 32.5211 32.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1520 0.001024 2048 440 480 15680 1.36333 12.6607 52.2772 66.3436 66.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1840 6.4e-05 2048 390 5312 279040 43.5021 28.3266 2696.26 842.877 3611.1 3611.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1820 0.000512 4096 530 1056 33280 6.59866 116.164 264.499 387.308 387.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 870 0.001024 4096 255 768 13280 2.71907 34.4921 104.607 141.861 141.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1490 0.000256 4096 560 1952 59520 11.4708 13.9346 417.737 418.053 861.269 861.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 630 0.001024 2048 240 2272 8000 1.41917 1.36176 31.2479 58.4689 92.5709 92.6454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 480 3.2e-05 4096 135 4224 291840 822.792 232.604 4304.87 6888.52 12249.4 12249.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 0.000256 1024 50 1024 76080 3.42413 53.7702 104.753 161.993 162.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1140 6.4e-05 512 80 256 291840 11.7137 6.71539 50.6972 208.998 278.276 278.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.001024 1024 490 352 16080 0.694272 3.99974 26.7784 31.516 31.5761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1520 0.001024 2048 440 480 15600 1.36214 10.75 52.3158 64.4706 64.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1840 6.4e-05 2048 390 5312 276480 43.6687 28.4017 2251.32 835.489 3159.02 3159.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1820 0.000512 4096 530 1056 33120 6.58077 98.0192 267.518 372.161 372.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 870 0.001024 4096 255 768 13200 2.71754 28.7625 104.679 136.203 136.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1490 0.000256 4096 560 1952 59520 11.4907 13.9556 351.975 418.778 796.272 796.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 630 0.001024 2048 240 2272 8160 1.42336 1.36611 26.8481 58.7538 88.4634 88.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 480 3.2e-05 4096 135 4224 297984 811.146 230.747 7310.57 6838.99 15192 15192.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 0.000256 1024 50 1024 76320 3.42045 91.1135 104.796 199.373 199.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1140 6.4e-05 512 80 256 291840 11.726 6.71309 85.0412 209.252 312.887 313.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1630 0.001024 1024 490 352 16224 0.694272 6.81984 27.8879 35.4431 35.5004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1520 0.001024 2048 440 480 15744 1.36765 17.9254 52.2708 71.6056 71.6618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1840 6.4e-05 2048 390 5312 278784 43.5114 28.3791 3818.65 836.478 4727.16 4727.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1820 0.000512 4096 530 1056 33408 6.61507 164.384 264.565 435.61 435.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 870 0.001024 4096 255 768 13344 2.7177 48.4161 104.592 155.769 155.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1490 0.000256 4096 560 1952 59904 11.4689 13.9388 589.487 418.688 1033.66 1033.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 630 0.001024 2048 240 2272 8448 1.42707 1.37658 46.6569 58.8488 108.38 108.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 480 3.2e-05 4096 135 4224 294912 810.534 230.302 4717.97 6829.18 12588.6 12589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 0.000256 1024 50 1024 76224 3.428 59.392 104.814 167.677 167.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1140 6.4e-05 512 80 256 288768 11.7433 6.68672 55.4938 208.315 282.396 282.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1630 0.001024 1024 490 352 16128 0.69632 4.4551 27.8137 33.0088 33.0654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1520 0.001024 2048 440 480 15552 1.36336 11.4254 52.0212 64.8512 64.9095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1840 6.4e-05 2048 390 5312 278016 43.596 28.2957 2475.56 836.815 3384.4 3384.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1820 0.000512 4096 530 1056 33216 6.59456 106.703 265.179 378.52 378.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 870 0.001024 4096 255 768 13248 2.71984 31.4655 104.608 138.839 138.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1490 0.000256 4096 560 1952 59520 11.4565 13.91 381.85 417.187 824.476 824.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 630 0.001024 2048 240 2272 8064 1.42131 1.36378 29.1179 59.5302 91.506 91.5804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 480 3.2e-05 4096 135 4224 285696 822.313 231.684 3955.39 6876.03 11886 11886.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 0.000256 1024 50 1024 76032 3.4225 51.5275 104.678 159.672 159.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1140 6.4e-05 512 80 256 285696 11.7478 6.64595 47.2219 207.344 273.115 273.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1630 0.001024 1024 490 352 15840 0.690176 3.71738 26.3843 30.8359 30.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1520 0.001024 2048 440 480 15552 1.3633 9.9287 52.2752 63.6142 63.6727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1840 6.4e-05 2048 390 5312 276480 43.5177 28.2501 2135.8 835.018 3042.71 3042.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1820 0.000512 4096 530 1056 33120 6.59366 92.0776 263.811 362.528 362.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 870 0.001024 4096 255 768 12960 2.69926 26.2924 103.575 132.611 132.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1490 0.000256 4096 560 1952 59328 11.4657 13.9366 330.576 418.726 774.782 774.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 630 0.001024 2048 240 2272 8064 1.41722 1.35578 26.1662 58.3342 87.3455 87.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 480 3.2e-05 4096 135 4224 300800 809.137 230.675 7272.57 6820.66 15133.7 15134.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 0.000256 1024 50 1024 76300 3.42394 89.6202 104.87 197.959 198.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1140 6.4e-05 512 80 256 292800 11.7732 6.72918 83.9068 209.558 312.119 312.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.001024 1024 490 352 16200 0.694112 6.74326 27.8846 35.3628 35.4196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1520 0.001024 2048 440 480 15800 1.36883 17.4652 52.4778 71.3529 71.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1840 6.4e-05 2048 390 5312 278400 43.7477 28.3607 3748.07 837.804 4658.12 4658.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1820 0.000512 4096 530 1056 33400 6.6176 161.691 264.794 433.147 433.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 870 0.001024 4096 255 768 13300 2.71837 46.8234 104.471 154.057 154.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1490 0.000256 4096 560 1952 60000 11.577 13.9763 581.392 419.312 1026.33 1026.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 630 0.001024 2048 240 2272 8400 1.4336 1.37011 45.8126 58.9948 107.682 107.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 480 3.2e-05 4096 135 4224 294400 815.704 231.126 5013.57 6843.81 12904.8 12905.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 0.000256 1024 50 1024 76200 3.42477 62.548 104.847 170.865 170.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1140 6.4e-05 512 80 256 291200 11.7242 6.7031 58.7943 208.531 285.913 286.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.001024 1024 490 352 16000 0.692288 4.56 26.1133 31.4081 31.4644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1520 0.001024 2048 440 480 15600 1.36038 12.3904 52.2047 65.9999 66.0582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1840 6.4e-05 2048 390 5312 278400 43.7149 28.3259 2634.85 837.958 3544.99 3545.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1820 0.000512 4096 530 1056 33200 6.59434 113.075 264.278 383.993 384.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 870 0.001024 4096 255 768 13200 2.71594 33.0574 104.452 140.269 140.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1490 0.000256 4096 560 1952 59600 11.4998 13.9418 407.254 417.655 850.425 850.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 630 0.001024 2048 240 2272 8000 1.42995 1.36285 29.8725 58.5302 91.2703 91.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 480 3.2e-05 4096 135 4224 297600 818.316 231.523 4182.41 6854.61 12087.4 12087.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 0.000256 1024 50 1024 75900 3.41606 52.0171 104.52 159.996 160.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1140 6.4e-05 512 80 256 292800 11.7828 6.73635 49.2559 209.531 277.463 277.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.001024 1024 490 352 15900 0.69472 3.95325 27.7852 32.4768 32.5309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1520 0.001024 2048 440 480 15600 1.37283 10.4018 52.4431 64.2617 64.3191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1840 6.4e-05 2048 390 5312 278400 43.8124 28.3559 2176.71 837.739 3086.75 3086.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1820 0.000512 4096 530 1056 33000 6.5615 93.379 265.787 365.771 365.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 870 0.001024 4096 255 768 12900 2.69456 27.5377 103.316 133.592 133.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1490 0.000256 4096 560 1952 59400 11.5405 13.9284 336.049 416.881 778.47 778.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 630 0.001024 2048 240 2272 7800 1.43434 1.37027 24.9929 58.7677 86.6375 86.7136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 480 3.2e-05 4096 135 4224 297472 814.655 231.208 7037.64 6846.38 14930.5 14930.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 0.000256 1024 50 1024 76272 3.4232 87.2941 104.776 195.537 195.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1140 6.4e-05 512 80 256 292096 11.7283 6.72154 82.0126 214.104 314.724 314.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1630 0.001024 1024 490 352 16240 0.697216 6.53974 27.9865 35.2675 35.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1520 0.001024 2048 440 480 15792 1.37149 17.3281 52.4561 71.1965 71.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1840 6.4e-05 2048 390 5312 278656 43.6156 28.3566 3676.23 850.429 4598.77 4598.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1820 0.000512 4096 530 1056 33376 6.61267 158.239 265.599 430.497 430.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 870 0.001024 4096 255 768 13328 2.72067 46.4147 104.621 153.801 153.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1490 0.000256 4096 560 1952 59808 11.5016 13.9477 568.524 418.872 1012.92 1012.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 630 0.001024 2048 240 2272 8288 1.4193 1.36448 43.9475 59.6081 106.414 106.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 480 3.2e-05 4096 135 4224 293888 821.012 232.398 4847.53 6885.07 12786.6 12787.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 0.000256 1024 50 1024 76160 3.42128 60.9589 104.753 169.178 169.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1140 6.4e-05 512 80 256 290304 11.7943 6.71152 56.8971 209.345 284.907 285.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1630 0.001024 1024 490 352 16128 0.695296 4.59254 26.8796 32.2098 32.2673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1520 0.001024 2048 440 480 15680 1.3687 12.1132 52.4453 65.9688 66.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1840 6.4e-05 2048 390 5312 277760 43.5794 28.2748 2558.03 836.986 3467.01 3467.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1820 0.000512 4096 530 1056 33152 6.58064 110.405 263.932 380.962 381.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 870 0.001024 4096 255 768 13216 2.71827 32.1772 104.596 139.535 139.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1490 0.000256 4096 560 1952 59136 11.4573 13.91 394.7 416.977 837.118 837.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 630 0.001024 2048 240 2272 8064 1.42541 1.37421 29.6253 58.7266 91.2249 91.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 480 3.2e-05 4096 135 4224 290304 828.698 233.57 3935.42 6928.72 11927 11927.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 0.000256 1024 50 1024 75936 3.42493 50.2743 104.63 158.374 158.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1140 6.4e-05 512 80 256 290304 11.8157 6.72698 47.1648 209.469 275.336 275.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1630 0.001024 1024 490 352 15792 0.690816 3.77133 26.5875 31.0945 31.1529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1520 0.001024 2048 440 480 15456 1.36394 10.2945 52.1568 63.8607 63.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1840 6.4e-05 2048 390 5312 276864 43.6567 28.3276 2090.99 841.33 3004.44 3004.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1820 0.000512 4096 530 1056 32928 6.55008 89.7653 263.422 359.783 359.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 870 0.001024 4096 255 768 13104 2.71565 26.2941 104.622 133.675 133.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1490 0.000256 4096 560 1952 59136 11.44 13.8711 321.532 416.479 763.399 763.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 630 0.001024 2048 240 2272 7392 1.41091 1.34301 22.7372 57.8046 83.3658 83.4436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 480 3.2e-05 4096 135 4224 295680 814.602 231.045 6899.15 6849.69 14795.1 14795.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 0.000256 1024 50 1024 76320 3.42493 84.9989 104.922 193.39 193.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1140 6.4e-05 512 80 256 291840 11.7377 6.7167 79.1545 208.923 306.687 306.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.001024 1024 490 352 16200 0.694272 6.27917 26.7762 33.7908 33.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1520 0.001024 2048 440 480 15720 1.36224 16.5317 52.3141 70.2546 70.3119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1840 6.4e-05 2048 390 5312 278400 43.7442 28.3794 3599.06 841.027 4512.35 4512.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1820 0.000512 4096 530 1056 33360 6.61501 157.134 266.952 430.744 430.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 870 0.001024 4096 255 768 13320 2.72941 46.0513 104.679 153.502 153.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1490 0.000256 4096 560 1952 60000 11.5488 13.9653 560.22 425.887 1011.7 1011.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 630 0.001024 2048 240 2272 8160 1.42541 1.35987 42.6784 58.5151 104.051 104.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 480 3.2e-05 4096 135 4224 291840 822.78 232.612 4820.69 6909.54 12786.2 12786.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 0.000256 1024 50 1024 76080 3.42221 61.3376 104.68 169.481 169.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1140 6.4e-05 512 80 256 291840 11.706 6.71264 57.228 208.865 284.666 284.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.001024 1024 490 352 16080 0.695104 4.51584 26.7571 32.0135 32.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1520 0.001024 2048 440 480 15600 1.36467 12.2614 52.2774 65.9469 66.0036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1840 6.4e-05 2048 390 5312 276480 43.6447 28.4874 2547.66 837.133 3457.06 3457.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1820 0.000512 4096 530 1056 33120 6.57824 109.664 264.528 380.813 380.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 870 0.001024 4096 255 768 13200 2.71622 32.605 104.605 139.971 140.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1490 0.000256 4096 560 1952 59520 11.4979 13.9489 395.645 418.484 839.646 839.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 630 0.001024 2048 240 2272 8160 1.42541 1.36397 30.8892 59.7699 93.5226 93.5973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 480 3.2e-05 4096 135 4224 288000 829.791 233.922 3987.27 6937.24 11988.8 11989.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 0.000256 1024 50 1024 75960 3.42022 50.8048 104.663 158.932 158.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1140 6.4e-05 512 80 256 288000 11.8952 6.72112 47.3268 208.907 275.008 275.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1630 0.001024 1024 490 352 15840 0.692 4.05427 26.6697 31.4592 31.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1520 0.001024 2048 440 480 15480 1.3641 10.2195 52.2707 63.8964 63.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1840 6.4e-05 2048 390 5312 276480 43.7669 28.3443 2119.13 835.491 3026.87 3026.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1820 0.000512 4096 530 1056 33120 6.61869 91.3347 265.253 363.249 363.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 870 0.001024 4096 255 768 12960 2.70806 26.4088 103.952 133.114 133.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1490 0.000256 4096 560 1952 59760 11.5459 13.9671 333.229 419.062 777.882 777.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 630 0.001024 2048 240 2272 7200 1.40989 1.3431 22.9086 57.8311 83.5652 83.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 480 3.2e-05 4096 135 4224 299008 807.977 230.118 6932.79 6819.36 14790.8 14791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 0.000256 1024 50 1024 76288 3.42538 86.2147 104.905 194.585 194.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1140 6.4e-05 512 80 256 290816 11.7189 6.7072 79.7396 209.157 307.477 307.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1630 0.001024 1024 490 352 16128 0.692032 6.42253 27.8282 34.9877 35.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1520 0.001024 2048 440 480 15744 1.36602 17.0647 52.4191 70.8928 70.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1840 6.4e-05 2048 390 5312 278528 43.5968 28.3218 3607.45 838.927 4518.44 4518.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1820 0.000512 4096 530 1056 33408 6.61507 155.574 266.246 428.477 428.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 870 0.001024 4096 255 768 13312 2.72384 45.3512 104.706 152.823 152.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1490 0.000256 4096 560 1952 59648 11.4692 13.9284 556.16 418.612 1000.25 1000.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 630 0.001024 2048 240 2272 8192 1.41862 1.36394 42.8292 59.4859 105.167 105.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 480 3.2e-05 4096 135 4224 294912 817.455 231.004 4635.72 6860.23 12545 12545.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 0.000256 1024 50 1024 76032 3.41811 58.4467 104.653 166.562 166.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1140 6.4e-05 512 80 256 290816 11.7382 6.70106 54.9215 213.592 287.113 287.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1630 0.001024 1024 490 352 15872 0.692384 4.49978 26.6365 31.8719 31.9304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1520 0.001024 2048 440 480 15616 1.36602 11.5712 52.3819 65.3638 65.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1840 6.4e-05 2048 390 5312 276480 43.5941 28.2952 2429.94 835.877 3337.84 3337.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1820 0.000512 4096 530 1056 33280 6.61104 105.84 266.707 379.202 379.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 870 0.001024 4096 255 768 13056 2.70733 30.5294 103.934 137.213 137.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1490 0.000256 4096 560 1952 59392 11.489 13.9384 376.419 421.303 823.223 823.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 630 0.001024 2048 240 2272 7680 1.41328 1.35107 27.9101 59.1414 89.8891 89.9631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 480 3.2e-05 4096 135 4224 282624 822.987 231.162 4070.06 6863.02 11987.8 11988.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 0.000256 1024 50 1024 76032 3.42474 52.8317 104.779 161.079 161.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1140 6.4e-05 512 80 256 282624 11.7545 6.62563 48.2603 206.49 273.284 273.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1630 0.001024 1024 490 352 15744 0.689696 3.91795 26.3433 30.9948 31.0505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1520 0.001024 2048 440 480 15360 1.36192 9.9392 52.0071 63.3511 63.4081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1840 6.4e-05 2048 390 5312 276480 43.512 28.2708 2212.28 833.189 3117.39 3117.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1820 0.000512 4096 530 1056 33024 6.59325 96.7049 264.465 367.807 367.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 870 0.001024 4096 255 768 13056 2.72294 28.1522 104.582 135.498 135.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1490 0.000256 4096 560 1952 59136 11.4811 13.9259 345.08 418.343 788.903 788.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 630 0.001024 2048 240 2272 6912 1.39059 1.3256 21.66 57.014 81.4612 81.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 480 3.2e-05 4096 135 4240 296960 818.133 231.766 5362.94 6872.87 13286.3 13286.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 0.000256 1024 50 1040 76384 3.42426 67.1559 104.947 175.568 175.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1140 6.4e-05 512 80 240 292864 11.7565 6.71885 85.4916 209.779 313.9 314.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1630 0.001024 1024 490 360 16256 0.697344 8.75936 26.7042 36.2049 36.2614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1520 0.001024 2048 440 480 15872 1.37139 22.6212 52.5068 76.5402 76.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1840 6.4e-05 2048 390 5320 277504 43.6717 28.33 2803.2 838.567 3713.91 3714.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1820 0.000512 4096 530 1080 33408 6.61008 122.589 266.438 395.68 395.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 870 0.001024 4096 255 800 13184 2.74432 66.8628 104.849 174.5 174.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1490 0.000256 4096 560 1960 60032 11.5425 13.9489 790.28 419.477 1235.33 1235.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 630 0.001024 2048 240 2280 8448 1.43101 1.37347 33.7466 59.855 96.4816 96.5587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 480 3.2e-05 4096 135 4240 296960 819.983 231.81 4165.22 6877.52 12095.1 12095.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 0.000256 1024 50 1040 76352 3.41952 43.3679 104.839 151.668 151.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1140 6.4e-05 512 80 240 292864 11.7317 6.7231 71.6752 209.591 299.873 299.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1630 0.001024 1024 490 360 16192 0.69632 8.73117 27.7342 37.2042 37.2634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1520 0.001024 2048 440 480 15808 1.36819 22.5895 52.3677 76.3666 76.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1840 6.4e-05 2048 390 5320 277504 43.6831 28.358 1815.2 837.959 2725.34 2725.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1820 0.000512 4096 530 1080 33344 6.61923 78.9391 266.809 352.411 352.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 870 0.001024 4096 255 800 13120 2.72019 65.6057 104.577 172.947 173.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1490 0.000256 4096 560 1960 59904 11.5233 13.9285 775.737 418.608 1219.87 1219.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 630 0.001024 2048 240 2280 8448 1.4295 1.37274 21.963 60.7704 85.6194 85.6876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 480 3.2e-05 4096 135 4240 296960 819.84 232.421 6119.24 6872.11 14044.2 14044.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 0.000256 1024 50 1040 76400 3.42976 76.9406 104.96 185.372 185.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1140 6.4e-05 512 80 240 292480 11.7903 6.73507 69.163 209.755 297.598 297.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1630 0.001024 1024 490 360 16240 0.698368 5.7393 28.1745 34.6565 34.7177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1520 0.001024 2048 440 480 15880 1.37248 14.9831 52.5393 68.9372 68.9953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1840 6.4e-05 2048 390 5320 277440 43.8484 28.3648 3183.71 838.608 4094.67 4094.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1820 0.000512 4096 530 1080 33400 6.61062 140.822 266.928 414.404 414.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 870 0.001024 4096 255 800 13200 2.72864 41.3966 104.965 149.149 149.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1490 0.000256 4096 560 1960 60000 11.5558 13.9682 497.827 419.467 942.894 942.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 630 0.001024 2048 240 2280 8400 1.43126 1.36771 38.8558 60.213 101.938 102.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 480 3.2e-05 4096 135 4240 296960 818.672 232.217 3872.92 6866.95 11791.4 11791.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 0.000256 1024 50 1040 76320 3.42835 49.0723 104.817 157.361 157.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1140 6.4e-05 512 80 240 291840 11.8082 6.72435 84.9147 209.604 313.21 313.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1630 0.001024 1024 490 360 16160 0.694272 9.68102 27.2452 37.6633 37.7221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1520 0.001024 2048 440 480 15840 1.37741 9.52579 52.4935 63.4381 63.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1840 6.4e-05 2048 390 5320 277120 43.7695 28.3374 2030.98 838.095 2941.32 2941.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1820 0.000512 4096 530 1080 33360 6.61664 88.9528 265.322 360.936 360.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 870 0.001024 4096 255 800 13120 2.74816 26.5236 104.662 133.977 134.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1490 0.000256 4096 560 1960 59840 11.5371 13.9469 880.408 418.464 1324.43 1324.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 630 0.001024 2048 240 2280 8320 1.42461 1.36806 24.8586 59.2733 86.9956 87.0789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 480 3.2e-05 4096 135 4240 291840 824.301 232.828 3106.33 6881.46 11045.5 11046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 0.000256 1024 50 1040 76320 3.43197 40.3254 104.874 148.678 148.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1140 6.4e-05 512 80 240 289920 11.8291 6.71744 80.6382 208.771 308.115 308.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1630 0.001024 1024 490 360 16080 0.695936 9.83594 28.0743 38.6476 38.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1520 0.001024 2048 440 480 15720 1.37011 25.3289 52.2772 79.022 79.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1840 6.4e-05 2048 390 5320 276480 43.8911 28.3355 1657.79 837.208 2567.36 2567.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1820 0.000512 4096 530 1080 33240 6.60867 72.9623 265.188 344.803 344.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 870 0.001024 4096 255 800 13080 2.74118 74.6619 104.673 182.12 182.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1490 0.000256 4096 560 1960 59760 11.5864 13.9764 883.213 419.123 1327.98 1328.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 630 0.001024 2048 240 2280 8160 1.42349 1.36026 19.7722 60.2112 82.8459 82.9266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 480 3.2e-05 4096 135 4240 294912 820.808 232.375 5580.41 6878.53 13512.7 13513.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 0.000256 1024 50 1040 76368 3.42544 70.648 104.94 179.058 179.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1140 6.4e-05 512 80 240 291840 11.765 6.72563 62.9708 209.438 291.049 291.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1630 0.001024 1024 490 360 16224 0.696768 5.2439 27.0543 33.0371 33.0916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1520 0.001024 2048 440 480 15840 1.37216 13.6602 52.4615 67.5352 67.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1840 6.4e-05 2048 390 5320 277248 43.6931 28.3111 2945.87 838.361 3856.37 3856.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1820 0.000512 4096 530 1080 33360 6.6128 128.936 267.932 403.529 403.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 870 0.001024 4096 255 800 13152 2.72355 37.6218 104.762 145.149 145.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1490 0.000256 4096 560 1960 60000 11.5134 13.953 456.28 419.385 901.204 901.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 630 0.001024 2048 240 2280 8352 1.42746 1.36806 35.2349 59.1501 97.249 97.3252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 480 3.2e-05 4096 135 4240 294912 819.121 232.126 3640.35 6874.87 11567.1 11567.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 0.000256 1024 50 1040 76320 3.4231 46.4089 104.839 154.716 154.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1140 6.4e-05 512 80 240 291840 11.7245 6.71738 41.4095 209.391 269.399 269.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1630 0.001024 1024 490 360 16128 0.693056 3.53565 26.6875 30.96 31.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1520 0.001024 2048 440 480 15744 1.36445 8.89651 52.2807 62.5844 62.6404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1840 6.4e-05 2048 390 5320 276480 43.6811 28.3736 1911.08 836.575 2819.86 2819.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1820 0.000512 4096 530 1080 33312 6.61427 84.1277 265.076 355.864 355.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 870 0.001024 4096 255 800 13056 2.71827 24.5395 104.405 131.707 131.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1490 0.000256 4096 560 1960 59904 11.4678 13.9329 296.875 418.8 741.15 741.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 630 0.001024 2048 240 2280 8256 1.4271 1.37318 23.3403 58.9311 85.143 85.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 480 3.2e-05 4096 135 4240 290304 827.037 233.372 2944.28 6904.07 10909.4 10909.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 0.000256 1024 50 1040 76176 3.42221 38.4084 104.804 146.678 146.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1140 6.4e-05 512 80 240 290304 11.7596 6.71254 34.6885 208.976 262.293 262.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1630 0.001024 1024 490 360 16128 0.696544 8.64134 26.8618 36.2449 36.3011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1520 0.001024 2048 440 480 15696 1.36448 7.58966 52.3203 61.3188 61.3771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1840 6.4e-05 2048 390 5320 276480 43.7748 28.3637 1584.93 843.615 2500.83 2500.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1820 0.000512 4096 530 1080 33264 6.6136 69.7097 265.315 341.681 341.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 870 0.001024 4096 255 800 12960 2.73171 20.4206 104.241 127.436 127.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1490 0.000256 4096 560 1960 59616 11.4827 13.9477 244.232 418.319 688.056 688.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 630 0.001024 2048 240 2280 8064 1.42778 1.36413 18.3171 59.7757 80.9593 81.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 480 3.2e-05 4096 135 4240 295680 820.397 232.298 7949.54 6883.72 15886.6 15887.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 0.000256 1024 50 1040 76384 3.42854 102.571 104.881 210.925 210.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1140 6.4e-05 512 80 240 292096 11.7821 6.72902 90.2493 209.262 318.185 318.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1630 0.001024 1024 490 360 16184 0.693056 7.67622 26.2529 34.6669 34.7262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1520 0.001024 2048 440 480 15848 1.37434 19.5044 52.4551 73.3761 73.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1840 6.4e-05 2048 390 5320 277312 43.8253 28.4759 4191.31 837.733 5101.49 5101.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1820 0.000512 4096 530 1080 33376 6.63069 182.639 265.259 454.573 454.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 870 0.001024 4096 255 800 13160 2.72195 54.3094 104.756 161.835 161.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1490 0.000256 4096 560 1960 60032 11.552 13.9734 651.182 419.155 1095.94 1096.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 630 0.001024 2048 240 2280 8400 1.4295 1.3633 50.8031 58.7817 112.452 112.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 480 3.2e-05 4096 135 4240 293888 823.028 232.638 4987.88 6886.2 12930.3 12930.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 0.000256 1024 50 1040 76272 3.42384 64.1549 104.813 172.435 172.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1140 6.4e-05 512 80 240 292096 11.7494 6.71987 58.1247 209.315 286.064 286.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1630 0.001024 1024 490 360 16128 0.694272 4.92749 26.2554 31.9219 31.9829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1520 0.001024 2048 440 480 15792 1.37174 12.2634 52.4609 66.1398 66.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1840 6.4e-05 2048 390 5320 276864 43.72 28.3789 2633.19 836.729 3542.15 3542.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1820 0.000512 4096 530 1080 33264 6.60973 115.123 264.794 386.57 386.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 870 0.001024 4096 255 800 13104 2.72362 34.2139 104.766 141.75 141.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1490 0.000256 4096 560 1960 59808 11.5016 13.953 407.921 418.871 852.321 852.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 630 0.001024 2048 240 2280 8288 1.42131 1.36602 32.2765 58.5544 93.693 93.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 480 3.2e-05 4096 135 4240 295680 820.153 232.44 4083.98 6884.38 12021.5 12022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 0.000256 1024 50 1040 76272 3.43203 52.4496 104.96 160.887 160.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1140 6.4e-05 512 80 240 290304 11.8478 6.72768 47.6046 209.497 275.836 275.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1630 0.001024 1024 490 360 15960 0.695936 3.94998 26.6934 31.3811 31.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1520 0.001024 2048 440 480 15624 1.36397 10.1918 52.1954 63.794 63.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1840 6.4e-05 2048 390 5320 276864 43.8391 28.3976 2147.02 837.461 3056.86 3056.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1820 0.000512 4096 530 1080 33264 6.6263 94.1898 266.295 367.153 367.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 870 0.001024 4096 255 800 12936 2.7136 27.646 104.239 134.64 134.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1490 0.000256 4096 560 1960 59808 11.5506 13.9729 333.93 419.468 778.997 779.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 630 0.001024 2048 240 2280 8064 1.42131 1.36045 25.2664 59.5707 87.6932 87.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 480 3.2e-05 4096 135 4240 296960 818.39 231.827 7439.23 6871.07 15361.1 15361.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 0.000256 1024 50 1040 76352 3.42112 93.9288 104.829 202.222 202.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1140 6.4e-05 512 80 240 292864 11.7277 6.72205 84.7525 209.566 312.931 313.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1630 0.001024 1024 490 360 16192 0.695808 7.09632 27.9368 35.7713 35.8276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1520 0.001024 2048 440 480 15808 1.36602 18.1688 52.3611 71.9379 71.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1840 6.4e-05 2048 390 5320 277504 43.6461 28.2894 3861 844.48 4777.55 4777.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1820 0.000512 4096 530 1080 33344 6.61053 170.226 272.658 449.54 449.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 870 0.001024 4096 255 800 13120 2.7249 50.1803 104.564 157.512 157.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1490 0.000256 4096 560 1960 59904 11.4761 13.9387 601.301 418.508 1045.3 1045.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 630 0.001024 2048 240 2280 8448 1.42803 1.37216 47.3015 59.9843 110.159 110.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 480 3.2e-05 4096 135 4240 294912 817.801 231.814 4727.42 6860.72 12638.3 12638.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 0.000256 1024 50 1040 76288 3.42016 57.7987 104.839 166.101 166.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1140 6.4e-05 512 80 240 290816 11.7304 6.70925 54.9998 208.953 282.545 282.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1630 0.001024 1024 490 360 16128 0.695712 4.56547 26.8477 32.1516 32.2088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1520 0.001024 2048 440 480 15744 1.36573 11.6593 52.3705 65.4392 65.4975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1840 6.4e-05 2048 390 5320 277504 43.6895 28.33 2366.01 838.083 3276.25 3276.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1820 0.000512 4096 530 1080 33280 6.61091 108.755 263.08 378.49 378.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 870 0.001024 4096 255 800 13056 2.71878 32.013 104.577 139.353 139.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1490 0.000256 4096 560 1960 59648 11.4839 13.9195 386.967 418.202 830.647 830.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 630 0.001024 2048 240 2280 8192 1.4207 1.35811 29.0752 59.4335 91.3601 91.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 480 3.2e-05 4096 135 4240 288768 825.7 232.587 3765.06 6896.63 11720.6 11721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 0.000256 1024 50 1040 76224 3.42202 47.3741 104.929 155.769 155.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1140 6.4e-05 512 80 240 288768 11.7529 6.68262 44.0253 208.482 271.101 271.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1630 0.001024 1024 490 360 15936 0.692032 3.60243 27.6782 32.0157 32.0719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1520 0.001024 2048 440 480 15552 1.35869 9.65837 52.0643 63.1242 63.1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1840 6.4e-05 2048 390 5320 276480 43.7308 28.2952 1940.67 841.403 2854.24 2854.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1820 0.000512 4096 530 1080 33216 6.60925 88.4366 266.176 361.266 361.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 870 0.001024 4096 255 800 12864 2.70301 25.7868 103.979 132.513 132.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1490 0.000256 4096 560 1960 59520 11.4688 13.9192 312.461 417.543 755.467 755.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 630 0.001024 2048 240 2280 8064 1.4185 1.3624 23.9943 60.6201 87.4681 87.5439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 480 3.2e-05 4096 135 4240 294912 824.304 233.196 7580.75 6951.89 15590.7 15591.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 0.000256 1024 50 1040 76320 3.4247 97.2397 105.816 206.527 206.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1140 6.4e-05 512 80 240 292608 11.7646 6.72768 87.6899 211.526 317.869 318.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1630 0.001024 1024 490 360 16200 0.694624 7.18861 26.5441 34.471 34.5255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1520 0.001024 2048 440 480 15840 1.37194 18.5802 52.9775 72.9745 73.0322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1840 6.4e-05 2048 390 5320 277056 43.8378 28.3964 3996.24 845.583 4914.2 4914.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1820 0.000512 4096 530 1080 33336 6.61504 175.136 267.051 448.845 448.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 870 0.001024 4096 255 800 13104 2.7185 51.3171 105.54 159.621 159.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1490 0.000256 4096 560 1960 59904 11.5455 13.9742 617.921 423.143 1066.66 1066.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 630 0.001024 2048 240 2280 8352 1.43114 1.37011 48.4383 59.4871 110.799 110.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 480 3.2e-05 4096 135 4240 290304 826.917 233.373 4844.97 6904.12 12810 12810.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 0.000256 1024 50 1040 76176 3.42189 62.8551 104.801 171.12 171.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1140 6.4e-05 512 80 240 290304 11.7575 6.708 56.267 208.977 283.865 283.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1630 0.001024 1024 490 360 16128 0.69632 4.65894 26.8137 32.2119 32.2683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1520 0.001024 2048 440 480 15696 1.36602 12.2945 52.3221 66.0248 66.0796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1840 6.4e-05 2048 390 5320 276480 43.7752 28.3812 2580.88 838.593 3491.76 3491.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1820 0.000512 4096 530 1080 33264 6.61094 113.605 266.364 386.624 386.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 870 0.001024 4096 255 800 12960 2.71267 33.2964 104.237 140.288 140.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1490 0.000256 4096 560 1960 59616 11.477 13.9409 399.8 418.309 843.599 843.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 630 0.001024 2048 240 2280 8064 1.42528 1.36646 30.338 59.777 92.9804 93.0557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 480 3.2e-05 4096 135 4240 290304 826.003 233.036 4284.64 6939.92 12286.1 12286.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 0.000256 1024 50 1040 76032 3.44544 55.4542 104.704 163.648 163.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1140 6.4e-05 512 80 240 290304 11.7992 6.71856 49.6528 209.017 277.344 277.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1630 0.001024 1024 490 360 15984 0.69424 4.12467 26.7164 31.5775 31.6303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1520 0.001024 2048 440 480 15552 1.35978 10.6807 52.1277 64.2102 64.2687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1840 6.4e-05 2048 390 5320 274752 43.9364 28.348 2267.76 835.593 3175.78 3175.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1820 0.000512 4096 530 1080 33048 6.59024 99.9805 264 370.614 370.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 870 0.001024 4096 255 800 12960 2.7224 29.5055 104.624 136.897 136.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1490 0.000256 4096 560 1960 59616 11.5223 13.9598 353.764 418.695 798.017 798.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 630 0.001024 2048 240 2280 7776 1.41722 1.34806 26.755 58.1939 87.7876 87.8639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 480 3.2e-05 4096 135 4240 285696 822.29 231.666 3760.03 6960.07 11774.6 11775.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 0.000256 1024 50 1040 76032 3.42032 49.68 105.718 158.862 158.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1140 6.4e-05 512 80 240 285696 11.7524 6.64371 44.2451 209.334 272.128 272.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1630 0.001024 1024 490 360 15840 0.69424 3.91696 27.7863 32.4397 32.4938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1520 0.001024 2048 440 480 15552 1.36211 9.80992 52.7783 63.9946 64.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1840 6.4e-05 2048 390 5320 274176 43.7571 28.3121 2025.94 843.041 2941.19 2941.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1820 0.000512 4096 530 1080 33120 6.61286 89.4699 267.72 363.846 363.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 870 0.001024 4096 255 800 12672 2.69558 25.4239 104.37 132.534 132.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1490 0.000256 4096 560 1960 59328 11.4557 13.9349 315.138 422.76 763.362 763.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 630 0.001024 2048 240 2280 7488 1.41914 1.35632 22.3186 58.8326 83.9994 84.0745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 480 3.2e-05 4096 135 4240 296960 818.491 232.218 7170.47 6867.26 15089 15089.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 0.000256 1024 50 1040 76320 3.42336 90.6473 104.827 198.941 198.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1140 6.4e-05 512 80 240 291840 11.7759 6.72768 81.5332 209.605 309.802 309.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1630 0.001024 1024 490 360 16160 0.694272 6.74707 27.9163 35.3994 35.4554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1520 0.001024 2048 440 480 15840 1.37011 17.3947 52.4926 71.301 71.3579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1840 6.4e-05 2048 390 5320 277120 43.7482 28.3464 3731.87 851.157 4655.26 4655.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1820 0.000512 4096 530 1080 33360 6.61488 164.229 265.307 436.196 436.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 870 0.001024 4096 255 800 13120 2.7249 48.3612 104.665 155.793 155.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1490 0.000256 4096 560 1960 59840 11.4932 13.9531 578.463 418.473 1022.46 1022.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 630 0.001024 2048 240 2280 8320 1.42426 1.36352 45.5044 60.8216 109.186 109.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 480 3.2e-05 4096 135 4240 296960 817.802 231.872 4904.95 6878.34 12833.6 12834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 0.000256 1024 50 1040 76160 3.42221 61.8839 104.791 170.141 170.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1140 6.4e-05 512 80 240 291840 11.764 6.71296 56.4159 209.82 284.868 284.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1630 0.001024 1024 490 360 16000 0.693856 4.70662 26.7744 32.2157 32.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1520 0.001024 2048 440 480 15680 1.36397 12.0607 52.3144 65.7822 65.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1840 6.4e-05 2048 390 5320 276480 43.7079 28.4036 2541.01 838.808 3452.06 3452.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1820 0.000512 4096 530 1080 33280 6.62419 112.073 266.552 385.292 385.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 870 0.001024 4096 255 800 12960 2.7112 32.3065 104.312 139.373 139.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1490 0.000256 4096 560 1960 59520 11.4653 13.929 393.02 418.346 836.838 836.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 630 0.001024 2048 240 2280 8000 1.42387 1.36445 29.4889 58.5032 90.8524 90.9267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 480 3.2e-05 4096 135 4240 291840 822.724 232.583 4036.47 6883.45 11975.8 11976.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 0.000256 1024 50 1040 76080 3.42256 52.0111 104.714 160.191 160.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1140 6.4e-05 512 80 240 288000 11.8563 6.71222 46.6961 208.849 274.27 274.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1630 0.001024 1024 490 360 15840 0.687872 3.84784 26.5339 31.1126 31.1687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1520 0.001024 2048 440 480 15600 1.36602 10.2101 56.5032 68.1231 68.1759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1840 6.4e-05 2048 390 5320 274560 43.8272 28.3449 2118.84 853.483 3044.63 3044.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1820 0.000512 4096 530 1080 33120 6.61776 93.9234 265.392 365.977 366.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 870 0.001024 4096 255 800 12960 2.72403 27.4065 104.664 134.838 134.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1490 0.000256 4096 560 1960 59520 11.4904 13.9461 331.186 418.481 775.177 775.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 630 0.001024 2048 240 2280 8160 1.42541 1.36538 25.5415 61.03 89.4349 89.5078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 480 3.2e-05 4096 135 4240 296960 816.964 231.763 4116.86 6880.52 12046.7 12047.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 0.000256 1024 50 1040 75840 3.42 50.7338 104.586 158.785 158.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1140 6.4e-05 512 80 240 286720 11.5891 6.62211 45.3374 206.509 270.212 270.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1630 0.001024 1024 490 360 15680 0.689728 3.81738 27.3486 31.8986 31.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1520 0.001024 2048 440 480 15360 1.35558 9.85702 51.8922 63.1479 63.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1840 6.4e-05 2048 390 5320 273920 43.5594 28.1765 2088.21 832.434 2992.51 2992.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1820 0.000512 4096 530 1080 32960 6.58842 95.0916 264.595 366.32 366.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 870 0.001024 4096 255 800 12800 2.71168 26.7646 104.325 133.843 133.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1490 0.000256 4096 560 1960 58880 11.4749 13.9119 331.571 417.539 774.57 774.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 630 0.001024 2048 240 2280 7680 1.43155 1.37149 23.2339 58.8618 84.9675 85.0444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 480 3.2e-05 4096 135 4240 294912 818.798 232.124 6786.04 6879.42 14717 14717.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 0.000256 1024 50 1040 76320 3.41725 84.818 104.941 193.219 193.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1140 6.4e-05 512 80 240 291840 11.734 6.70966 76.7413 209.481 304.823 304.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1630 0.001024 1024 490 360 16128 0.694144 6.43891 27.8835 35.0589 35.1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1520 0.001024 2048 440 480 15744 1.36416 16.289 52.3282 70.0235 70.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1840 6.4e-05 2048 390 5320 276480 43.654 28.2831 3521.96 837.574 4431.61 4431.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1820 0.000512 4096 530 1080 33312 6.61062 156.322 266.157 429.132 429.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 870 0.001024 4096 255 800 13056 2.71853 45.4978 104.505 152.765 152.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1490 0.000256 4096 560 1960 59904 11.4708 13.9425 552.737 419.138 997.363 997.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 630 0.001024 2048 240 2280 8256 1.42746 1.3711 42.4644 58.8984 104.234 104.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 480 3.2e-05 4096 135 4240 288768 825.625 232.552 4701.72 6964.35 12724.8 12725.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 0.000256 1024 50 1040 76224 3.42669 60.6221 105.874 169.967 170.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1140 6.4e-05 512 80 240 288768 11.7548 6.68816 54.5351 210.356 283.489 283.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1630 0.001024 1024 490 360 15936 0.69152 4.46333 27.9087 33.1079 33.1653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1520 0.001024 2048 440 480 15552 1.35984 11.9847 52.529 65.9149 65.9702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1840 6.4e-05 2048 390 5320 276480 43.7425 28.4716 2507.14 845.045 3424.53 3424.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1820 0.000512 4096 530 1080 33216 6.61517 110.561 266.98 384.2 384.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 870 0.001024 4096 255 800 12864 2.70643 32.0124 104.913 139.674 139.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1490 0.000256 4096 560 1960 59520 11.4545 13.908 388.899 421.285 835.619 835.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 630 0.001024 2048 240 2280 8064 1.42118 1.36381 29.7229 60.0352 92.6165 92.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 480 3.2e-05 4096 135 4240 285696 822.247 231.665 3829.89 6888.06 11772.4 11772.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 0.000256 1024 50 1040 76032 3.42208 50.3521 104.704 158.523 158.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1140 6.4e-05 512 80 240 285696 11.7339 6.64624 44.8066 207.317 270.66 270.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1630 0.001024 1024 490 360 15840 0.691616 3.98579 26.4811 31.2024 31.2599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1520 0.001024 2048 440 480 15552 1.36602 9.8503 52.2721 63.5304 63.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1840 6.4e-05 2048 390 5320 274176 43.7349 28.3976 2048.3 835.002 2955.57 2955.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1820 0.000512 4096 530 1080 33120 6.616 90.894 265.694 363.248 363.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 870 0.001024 4096 255 800 12672 2.69299 25.815 103.367 131.917 131.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1490 0.000256 4096 560 1960 59328 11.4804 13.9325 320.68 418.676 764.84 764.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 630 0.001024 2048 240 2280 7488 1.4223 1.35782 22.718 58.3297 83.9007 83.9744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 480 3.2e-05 4096 135 4240 282624 822.856 231.129 3550.61 6884.87 11490 11490.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 0.000256 1024 50 1040 76032 3.42144 47.2169 104.917 155.597 155.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1140 6.4e-05 512 80 240 282624 11.7699 6.62528 41.5034 206.521 266.573 266.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1630 0.001024 1024 490 360 15744 0.69632 3.7376 27.5761 32.0512 32.1088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1520 0.001024 2048 440 480 15360 1.36192 9.64179 52.0549 63.1014 63.1588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1840 6.4e-05 2048 390 5320 273408 43.8124 28.1927 1915.54 833.807 2821.48 2821.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1820 0.000512 4096 530 1080 33024 6.61709 86.4003 265.525 358.584 358.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 870 0.001024 4096 255 800 12672 2.7031 24.7884 103.964 131.499 131.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1490 0.000256 4096 560 1960 59136 11.4758 13.9261 299.215 418.512 743.201 743.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 630 0.001024 2048 240 2280 6912 1.38848 1.32298 20.7712 54.9519 78.5052 78.5815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 480 3.2e-05 4096 135 4240 294400 824.285 232.994 6959.09 6903.71 14920.6 14921.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 0.000256 1024 50 1040 76300 3.42221 88.9221 104.815 197.201 197.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1140 6.4e-05 512 80 240 291200 11.8219 6.73178 79.9816 209.397 308.086 308.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1630 0.001024 1024 490 360 16100 0.692832 6.70557 26.1919 33.6347 33.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1520 0.001024 2048 440 480 15800 1.37126 17.025 52.437 70.8762 70.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1840 6.4e-05 2048 390 5320 276800 43.8731 28.3654 3660.03 837.238 4569.64 4569.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1820 0.000512 4096 530 1080 33300 6.61302 161.093 264.933 432.68 432.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 870 0.001024 4096 255 800 13100 2.72675 47.2556 104.661 154.687 154.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1490 0.000256 4096 560 1960 59800 11.5657 13.9849 567.896 418.992 1012.51 1012.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 630 0.001024 2048 240 2280 8400 1.43728 1.37421 44.9297 58.9588 106.771 106.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 480 3.2e-05 4096 135 4240 288000 828.902 233.462 4628.73 6909.79 12601.5 12601.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 0.000256 1024 50 1040 76200 3.42032 60.5358 104.919 168.918 168.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1140 6.4e-05 512 80 240 288000 11.8415 6.70515 54.0798 208.6 281.383 281.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1630 0.001024 1024 490 360 16000 0.692224 4.57325 26.7291 32.0387 32.0976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1520 0.001024 2048 440 480 15600 1.36416 11.5671 52.2209 65.1937 65.2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1840 6.4e-05 2048 390 5320 276800 43.8424 28.3587 2487.51 838.162 3398.01 3398.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1820 0.000512 4096 530 1080 33200 6.61709 108.82 266.232 381.713 381.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 870 0.001024 4096 255 800 13000 2.72157 32.6625 104.762 140.188 140.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1490 0.000256 4096 560 1960 59200 11.4932 13.9428 382.27 417.803 825.579 825.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 630 0.001024 2048 240 2280 8000 1.42541 1.36064 29.5588 58.548 90.9635 91.0384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 480 3.2e-05 4096 135 4240 288000 835.028 235.263 4129.79 6959.78 12160.4 12160.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 0.000256 1024 50 1040 75900 3.42208 52.3428 104.549 160.358 160.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1140 6.4e-05 512 80 240 288000 11.9885 6.73574 47.722 209.587 276.188 276.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1630 0.001024 1024 490 360 15900 0.694272 4.18611 27.8763 32.8008 32.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1520 0.001024 2048 440 480 15600 1.37232 10.7039 52.4384 64.556 64.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1840 6.4e-05 2048 390 5320 276000 43.9718 28.4156 2169.77 837.678 3079.97 3080.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1820 0.000512 4096 530 1080 33000 6.60262 95.5269 265.528 367.701 367.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 870 0.001024 4096 255 800 12900 2.72112 27.9939 104.657 135.415 135.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1490 0.000256 4096 560 1960 58800 11.5344 13.9327 337.823 416.841 780.207 780.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 630 0.001024 2048 240 2280 7800 1.43728 1.37011 24.6034 59.8137 87.292 87.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 480 3.2e-05 4096 135 4240 281600 826.34 232.443 3619.61 6877.88 11556.9 11557.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 0.000256 1024 50 1040 76000 3.42045 48.3512 104.907 156.722 156.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1140 6.4e-05 512 80 240 281600 11.8216 6.62669 42.8752 206.564 268.041 268.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1630 0.001024 1024 490 360 15600 0.687616 4.04294 26.2924 31.0659 31.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1520 0.001024 2048 440 480 15200 1.34784 9.34538 51.6822 62.4166 62.4763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1840 6.4e-05 2048 390 5320 275200 43.6284 28.2612 1976.28 838.634 2886.94 2887.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1820 0.000512 4096 530 1080 32800 6.55859 87.0462 264.514 358.162 358.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 870 0.001024 4096 255 800 12800 2.7224 26.4902 104.754 134.008 134.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1490 0.000256 4096 560 1960 59200 11.4874 13.9463 306.135 418.818 750.46 750.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 630 0.001024 2048 240 2280 7200 1.38522 1.32205 22.4864 57.0555 82.318 82.3963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 480 3.2e-05 4096 135 4224 297984 814.036 230.92 5791.87 6880.35 13717.7 13718.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 0.000256 1024 50 1056 76384 3.42928 73.2872 104.966 181.727 181.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1140 6.4e-05 512 80 240 292352 11.7599 6.71334 92.2294 209.748 320.609 320.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1630 0.001024 1024 490 384 16032 0.698336 10.275 28.3566 39.3757 39.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1520 0.001024 2048 440 480 15872 1.36806 25.7186 52.4968 79.6242 79.6817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1840 6.4e-05 2048 390 5328 280576 43.4128 28.2924 3041.97 838.599 3952.41 3952.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1820 0.000512 4096 530 1056 33504 6.61914 130.179 267.055 403.897 403.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 870 0.001024 4096 255 768 13440 2.74854 75.1031 104.863 182.76 182.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1490 0.000256 4096 560 1968 59840 11.5133 13.9489 912.549 419.429 1357.52 1357.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 630 0.001024 2048 240 2256 8768 1.4295 1.37443 37.8057 59.3644 100.052 100.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 480 3.2e-05 4096 135 4224 296960 818.781 231.802 4048.74 6873.53 11973.4 11973.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 0.000256 1024 50 1056 76352 3.44902 47.9368 104.952 156.38 156.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1140 6.4e-05 512 80 240 291840 11.8058 6.71866 79.8368 209.835 308.353 308.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1630 0.001024 1024 490 384 16000 0.695104 10.2258 27.3654 38.33 38.3876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1520 0.001024 2048 440 480 15808 1.37037 25.6246 52.4036 79.4424 79.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1840 6.4e-05 2048 390 5328 280576 43.4452 28.3302 1955.38 842.41 2869.71 2869.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1820 0.000512 4096 530 1056 33472 6.61504 83.8021 266.561 357.022 357.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 870 0.001024 4096 255 768 13376 2.7145 73.9297 104.68 181.368 181.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1490 0.000256 4096 560 1968 59648 11.5261 13.9305 893.942 418.863 1338.34 1338.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 630 0.001024 2048 240 2256 8704 1.42966 1.38013 24.1825 60.7478 87.8134 87.8998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 480 3.2e-05 4096 135 4224 294912 819.509 232.093 3951.78 6891.9 11895.9 11896.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 0.000256 1024 50 1056 76320 3.42947 39.5756 104.964 148.011 148.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1140 6.4e-05 512 80 240 291840 11.7914 6.71517 78.5685 209.451 306.679 306.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1630 0.001024 1024 490 384 15936 0.698368 10.1642 27.5005 38.4058 38.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1520 0.001024 2048 440 480 15744 1.36554 25.4444 52.3231 79.1772 79.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1840 6.4e-05 2048 390 5328 279552 43.4716 28.363 1613.78 837.462 2523.21 2523.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1820 0.000512 4096 530 1056 33408 6.61254 69.1832 266.179 342.02 342.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 870 0.001024 4096 255 768 13344 2.72144 72.5546 104.696 180.014 180.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1490 0.000256 4096 560 1968 59712 11.4839 13.9443 891.318 419.267 1336.08 1336.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 630 0.001024 2048 240 2256 8640 1.42746 1.38925 21.5474 60.5449 84.9803 85.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 480 3.2e-05 4096 135 4224 298240 815.966 231.401 5600.4 6852.38 13500.7 13501.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 0.000256 1024 50 1056 76360 3.42451 71.5691 104.849 179.885 179.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1140 6.4e-05 512 80 240 291840 11.8107 6.72899 62.2511 209.562 290.505 290.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1630 0.001024 1024 490 384 16000 0.69632 5.59533 26.9317 33.2659 33.3242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1520 0.001024 2048 440 480 15880 1.37421 13.6499 52.4948 67.5618 67.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1840 6.4e-05 2048 390 5328 280320 43.6443 28.5082 2958.03 837.797 3868.12 3868.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1820 0.000512 4096 530 1056 33520 6.62256 126.367 267.006 400.038 400.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 870 0.001024 4096 255 768 13440 2.7352 37.0855 104.819 144.681 144.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1490 0.000256 4096 560 1968 59840 11.5669 13.9715 458.113 419.09 902.809 902.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 630 0.001024 2048 240 2256 8720 1.42973 1.36406 36.2063 60.187 99.2572 99.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 480 3.2e-05 4096 135 4224 296960 818.586 232.172 3646.07 6882.02 11579.5 11579.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 0.000256 1024 50 1056 76320 3.42899 46.9723 104.839 155.286 155.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1140 6.4e-05 512 80 240 291840 11.7785 6.72544 41.3358 209.671 269.665 269.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1630 0.001024 1024 490 384 15920 0.6944 9.17504 26.8677 36.7811 36.8389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1520 0.001024 2048 440 480 15840 1.37421 9.19651 52.4881 63.1022 63.1624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1840 6.4e-05 2048 390 5328 280320 43.5109 28.3566 1931.36 837.768 2841.15 2841.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1820 0.000512 4096 530 1056 33440 6.61834 82.7689 265.282 354.714 354.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 870 0.001024 4096 255 768 13360 2.73786 24.4903 104.593 131.867 131.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1490 0.000256 4096 560 1968 59680 11.4904 13.955 298.532 418.5 742.549 742.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 630 0.001024 2048 240 2256 8640 1.42698 1.36499 23.8527 58.7189 85.435 85.5191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 480 3.2e-05 4096 135 4224 295680 814.606 230.994 2963.98 6846.74 10856.9 10857.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 0.000256 1024 50 1056 76200 3.42406 38.8689 104.846 147.183 147.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1140 6.4e-05 512 80 240 289920 11.8599 6.71533 72.3703 214.055 305.157 305.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1630 0.001024 1024 490 384 15840 0.692544 8.98365 28.4848 38.2016 38.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1520 0.001024 2048 440 480 15720 1.36704 7.64723 52.3269 61.3827 61.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1840 6.4e-05 2048 390 5328 279360 43.702 28.3361 1582.99 837.931 2493.1 2493.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1820 0.000512 4096 530 1056 33360 6.60685 67.9014 266.146 340.696 340.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 870 0.001024 4096 255 768 13320 2.73613 62.7595 104.702 170.241 170.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1490 0.000256 4096 560 1968 59760 11.603 13.9718 766.391 419.524 1211.56 1211.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 630 0.001024 2048 240 2256 8400 1.42704 1.35798 19.285 60.3215 82.4613 82.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 480 3.2e-05 4096 135 4224 296448 816.743 231.623 7729.94 6862.12 15641 15641.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 0.000256 1024 50 1056 76368 3.42784 101.378 104.979 209.828 209.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1140 6.4e-05 512 80 240 291840 11.752 6.72154 86.1242 209.434 314.188 314.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1630 0.001024 1024 490 384 15984 0.695296 7.8361 26.2856 34.8595 34.9182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1520 0.001024 2048 440 480 15840 1.36995 18.9566 52.46 72.8309 72.8883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1840 6.4e-05 2048 390 5328 280320 43.4449 28.4442 4113.97 838.276 5024.28 5024.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1820 0.000512 4096 530 1056 33504 6.62118 173.838 265.553 446.057 446.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 870 0.001024 4096 255 768 13440 2.73203 50.8357 104.963 158.575 158.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1490 0.000256 4096 560 1968 59808 11.5076 13.951 630.112 419.39 1075.04 1075.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 630 0.001024 2048 240 2256 8640 1.42413 1.36496 50.0378 58.8489 111.749 111.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 480 3.2e-05 4096 135 4224 294912 818.803 232.107 4836.82 6878.88 12767.2 12767.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 0.000256 1024 50 1056 76320 3.42854 63.3276 104.894 171.694 171.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1140 6.4e-05 512 80 240 291840 11.7417 6.7104 55.6884 209.32 283.618 283.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1630 0.001024 1024 490 384 15936 0.695808 4.9168 26.8403 32.4967 32.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1520 0.001024 2048 440 480 15744 1.36227 12.2171 52.2872 65.9107 65.9683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1840 6.4e-05 2048 390 5328 279552 43.4443 28.3565 2578.04 836.756 3486.74 3486.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1820 0.000512 4096 530 1056 33408 6.61702 110.066 266.031 382.756 382.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 870 0.001024 4096 255 768 13344 2.71565 32.1594 104.624 139.544 139.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1490 0.000256 4096 560 1968 59712 11.4632 13.9366 398.914 418.809 843.197 843.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 630 0.001024 2048 240 2256 8640 1.42371 1.37216 31.746 59.9107 94.5275 94.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 480 3.2e-05 4096 135 4224 294912 816.762 231.78 3904.59 6848.85 11802.6 11803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 0.000256 1024 50 1056 76176 3.42221 51.4893 104.758 159.712 159.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1140 6.4e-05 512 80 240 290304 11.7415 6.7113 45.4052 208.8 272.814 272.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1630 0.001024 1024 490 384 15840 0.695616 3.91645 27.7481 32.4049 32.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1520 0.001024 2048 440 480 15696 1.36602 10.048 52.2794 63.7359 63.7931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1840 6.4e-05 2048 390 5328 279936 43.504 28.4226 2095.41 856.203 3023.68 3023.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1820 0.000512 4096 530 1056 33408 6.62896 89.8028 265.442 361.918 361.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 870 0.001024 4096 255 768 13248 2.71757 26.0065 104.346 133.13 133.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1490 0.000256 4096 560 1968 59328 11.4842 13.9335 321.4 417.969 764.858 764.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 630 0.001024 2048 240 2256 8352 1.42538 1.364 25.3023 60.7917 88.9557 89.0327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 480 3.2e-05 4096 135 4224 288768 825.503 232.586 3229 6890.73 11178.4 11178.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 0.000256 1024 50 1056 76224 3.43466 43.4857 104.871 151.836 151.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1140 6.4e-05 512 80 240 288768 11.7642 6.68448 92.4432 208.365 319.422 319.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1630 0.001024 1024 490 384 15744 0.694272 13.5621 26.686 40.9866 41.0419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1520 0.001024 2048 440 480 15552 1.36397 8.01981 52.0231 61.4488 61.5064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1840 6.4e-05 2048 390 5328 279552 43.502 28.2808 1769.39 836.919 2678.23 2678.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1820 0.000512 4096 530 1056 33216 6.58691 74.6673 264.486 345.786 345.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 870 0.001024 4096 255 768 13248 2.73786 22.4258 104.606 129.815 129.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1490 0.000256 4096 560 1968 59136 11.4599 13.9156 1126.47 417.178 1569.1 1569.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 630 0.001024 2048 240 2256 8448 1.42483 1.36611 21.1292 58.4799 82.4713 82.5529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 480 3.2e-05 4096 135 4224 297472 814.696 231.092 7147.29 6851.2 15044.9 15045.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 0.000256 1024 50 1056 76328 3.42166 93.442 104.862 201.772 201.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1140 6.4e-05 512 80 240 291200 11.7933 6.72835 80.2393 209.281 308.202 308.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1630 0.001024 1024 490 384 16016 0.697056 7.24787 27.9491 35.9379 35.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1520 0.001024 2048 440 480 15848 1.37066 17.5882 52.4628 71.4643 71.5221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1840 6.4e-05 2048 390 5328 280448 43.6134 28.3428 3800.78 837.872 4710.75 4710.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1820 0.000512 4096 530 1056 33488 6.61501 160.858 265.347 432.866 432.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 870 0.001024 4096 255 768 13384 2.71568 47.3443 104.624 154.73 154.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1490 0.000256 4096 560 1968 59808 11.5483 13.9712 582.628 419.186 1027.41 1027.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 630 0.001024 2048 240 2256 8624 1.42781 1.36429 46.2926 61.9249 111.082 111.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 480 3.2e-05 4096 135 4224 297472 814.639 231.224 4536.13 6871.38 12453.9 12454.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 0.000256 1024 50 1056 76272 3.42016 59.1477 104.936 167.546 167.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1140 6.4e-05 512 80 240 290304 11.8116 6.72291 52.9997 209.49 281.175 281.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1630 0.001024 1024 490 384 15904 0.696608 4.6121 26.8443 32.1953 32.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1520 0.001024 2048 440 480 15792 1.36774 11.2026 52.5019 65.1146 65.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1840 6.4e-05 2048 390 5328 279552 43.532 28.3859 2399.39 837.43 3308.88 3308.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1820 0.000512 4096 530 1056 33376 6.6097 102.055 266.109 374.816 374.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 870 0.001024 4096 255 768 13328 2.71792 30.0156 104.706 137.482 137.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1490 0.000256 4096 560 1968 59584 11.4954 13.9489 371.879 419.218 816.613 816.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 630 0.001024 2048 240 2256 8512 1.41942 1.35987 29.1362 59.6518 91.6396 91.7139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 480 3.2e-05 4096 135 4224 295680 820.327 232.453 3721.8 6891.24 11666.4 11666.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 0.000256 1024 50 1056 76104 3.42147 48.4911 104.784 156.74 156.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1140 6.4e-05 512 80 240 290304 11.8615 6.72381 43.3851 209.518 271.645 271.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1630 0.001024 1024 490 384 15792 0.693536 3.97549 27.8191 32.5295 32.5858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1520 0.001024 2048 440 480 15624 1.36474 9.20899 52.1969 62.8114 62.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1840 6.4e-05 2048 390 5328 279552 43.6674 28.4459 1974.54 837.55 2884.34 2884.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1820 0.000512 4096 530 1056 33264 6.59904 84.3574 265.853 356.855 356.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 870 0.001024 4096 255 768 13272 2.7208 24.9236 104.708 132.393 132.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1490 0.000256 4096 560 1968 59472 11.5446 13.9694 306.627 424.038 756.254 756.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 630 0.001024 2048 240 2256 8400 1.42317 1.36035 23.8415 59.581 86.2793 86.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 480 3.2e-05 4096 135 4224 293888 821.114 232.372 3331.26 6911.48 11296.8 11297.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 0.000256 1024 50 1056 76160 3.42304 43.7441 104.932 152.143 152.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1140 6.4e-05 512 80 240 290304 11.8156 6.71587 39.4023 209.556 267.644 267.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1630 0.001024 1024 490 384 15680 0.693824 3.63658 26.7446 31.1172 31.1726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1520 0.001024 2048 440 480 15680 1.3745 8.76074 52.4983 62.6743 62.7323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1840 6.4e-05 2048 390 5328 279552 43.4692 28.2788 1779.95 837.792 2689.62 2689.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1820 0.000512 4096 530 1056 33152 6.57562 76.1078 265.562 348.287 348.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 870 0.001024 4096 255 768 13216 2.71974 22.0877 104.705 129.554 129.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1490 0.000256 4096 560 1968 59136 11.4381 13.9018 276.388 417.413 719.213 719.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 630 0.001024 2048 240 2256 8512 1.42746 1.37254 21.5955 59.8374 84.3067 84.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 480 3.2e-05 4096 135 4224 296960 818.383 231.837 6938.47 6871.51 14860.8 14861.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 0.000256 1024 50 1056 76352 3.43277 88.5169 104.851 196.844 196.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1140 6.4e-05 512 80 240 291840 11.7549 6.71411 79.7659 209.555 307.949 308.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1630 0.001024 1024 490 384 16000 0.695616 7.02518 27.9655 35.729 35.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1520 0.001024 2048 440 480 15808 1.36438 17.1639 52.3532 70.9236 70.9793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1840 6.4e-05 2048 390 5328 280576 43.4494 28.3238 3595.34 837.838 4505.09 4505.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1820 0.000512 4096 530 1056 33472 6.61322 156.186 266.357 429.2 429.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 870 0.001024 4096 255 768 13376 2.71238 46.1653 104.579 153.504 153.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1490 0.000256 4096 560 1968 59648 11.4811 13.9274 565.025 418.465 1008.97 1009.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 630 0.001024 2048 240 2256 8704 1.4295 1.3736 44.6698 59.9759 107.521 107.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 480 3.2e-05 4096 135 4224 294912 817.751 231.789 4458.16 6860.1 12368.4 12368.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 0.000256 1024 50 1056 76288 3.43075 56.8051 104.86 165.138 165.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1140 6.4e-05 512 80 240 290816 11.736 6.70954 51.386 208.928 278.918 279.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1630 0.001024 1024 490 384 15872 0.692576 4.55152 26.7887 32.0772 32.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1520 0.001024 2048 440 480 15744 1.36397 11.4629 52.3581 65.2305 65.2861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1840 6.4e-05 2048 390 5328 280576 43.4428 28.33 2295.93 855.224 3223.05 3223.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1820 0.000512 4096 530 1056 33408 6.6136 101.36 266.413 374.43 374.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 870 0.001024 4096 255 768 13312 2.71558 30.1097 104.601 137.47 137.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1490 0.000256 4096 560 1968 59392 11.474 13.931 365.474 418.163 809.12 809.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 630 0.001024 2048 240 2256 8448 1.42326 1.35942 28.505 58.3811 89.7414 89.8171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 480 3.2e-05 4096 135 4224 288768 825.499 232.627 3658.54 6891.51 11608.8 11609.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 0.000256 1024 50 1056 76224 3.42835 46.3852 104.89 154.746 154.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1140 6.4e-05 512 80 240 288768 11.7503 6.68346 42.7495 208.333 269.671 269.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1630 0.001024 1024 490 384 15744 0.691744 3.86192 27.6902 32.2841 32.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1520 0.001024 2048 440 480 15552 1.35686 9.14768 52.028 62.5743 62.6339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1840 6.4e-05 2048 390 5328 279552 43.5348 28.3198 1871.98 836.981 2780.95 2781.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1820 0.000512 4096 530 1056 33216 6.58717 85.3586 265.56 357.548 357.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 870 0.001024 4096 255 768 13248 2.71955 25.6183 104.622 133.003 133.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1490 0.000256 4096 560 1968 59136 11.4745 13.91 306.855 417.242 749.554 749.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 630 0.001024 2048 240 2256 8448 1.42131 1.36192 23.5415 58.4867 84.8836 84.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 480 3.2e-05 4096 135 4224 294912 817.608 231.044 3301.54 6864.79 11215.6 11216.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 0.000256 1024 50 1056 76032 3.42128 40.7703 104.799 149.035 149.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1140 6.4e-05 512 80 240 290816 11.7444 6.70704 38.0107 209.215 265.83 265.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1630 0.001024 1024 490 384 15616 0.692288 3.60525 27.6973 32.04 32.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1520 0.001024 2048 440 480 15616 1.36602 8.00122 52.4105 61.8193 61.8761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1840 6.4e-05 2048 390 5328 278528 43.4754 28.3756 1640.04 836.422 2548.45 2548.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1820 0.000512 4096 530 1056 33280 6.60867 75.7249 266.193 348.568 348.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 870 0.001024 4096 255 768 13056 2.6991 21.3135 104.01 128.067 128.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1490 0.000256 4096 560 1968 59392 11.4809 13.9407 272.329 419.268 717.092 717.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 630 0.001024 2048 240 2256 8192 1.41434 1.34938 20.8634 59.185 82.8843 82.9593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 480 3.2e-05 4096 135 4224 297216 818.092 231.732 6886.59 6868.23 14805.2 14805.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 0.000256 1024 50 1056 76320 3.42448 87.5658 104.944 195.978 196.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1140 6.4e-05 512 80 240 291456 11.8209 6.73168 77.8538 209.727 306.291 306.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1630 0.001024 1024 490 384 15984 0.694016 6.95341 26.8964 34.586 34.6401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1520 0.001024 2048 440 480 15840 1.36838 16.8336 52.524 70.7671 70.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1840 6.4e-05 2048 390 5328 279936 43.6119 28.3355 3613.59 838.394 4524.07 4524.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1820 0.000512 4096 530 1056 33480 6.62102 154.17 277.42 438.255 438.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 870 0.001024 4096 255 768 13392 2.72589 44.8736 104.833 152.476 152.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1490 0.000256 4096 560 1968 59760 11.5468 13.9879 559.928 419.515 1005.06 1005.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 630 0.001024 2048 240 2256 8640 1.43197 1.37357 44.2626 59.0403 106.182 106.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 480 3.2e-05 4096 135 4224 294912 816.976 231.773 4719.44 6849.91 12618.7 12619.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 0.000256 1024 50 1056 76176 3.42426 61.3048 104.761 169.532 169.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1140 6.4e-05 512 80 240 290304 11.7567 6.70797 53.6854 208.823 281.127 281.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1630 0.001024 1024 490 384 15840 0.694272 4.66125 27.7531 33.15 33.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1520 0.001024 2048 440 480 15696 1.36342 11.9663 52.2878 65.6604 65.7162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1840 6.4e-05 2048 390 5328 279936 43.5086 28.378 2500.53 837.935 3410.48 3410.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1820 0.000512 4096 530 1056 33408 6.62528 107.403 266.525 380.596 380.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 870 0.001024 4096 255 768 13248 2.71613 31.2351 104.358 138.351 138.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1490 0.000256 4096 560 1968 59328 11.4831 13.9404 383.843 418.028 827.369 827.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 630 0.001024 2048 240 2256 8352 1.42224 1.36394 30.3556 58.6946 91.9069 91.9847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 480 3.2e-05 4096 135 4224 290304 827.495 233.074 3929.9 6900.31 11891.4 11891.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 0.000256 1024 50 1056 76032 3.42221 52.0181 104.665 160.148 160.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1140 6.4e-05 512 80 240 290304 11.7826 6.71792 45.7517 208.872 273.282 273.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1630 0.001024 1024 490 384 15768 0.69296 4.1001 27.7513 32.5886 32.6442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1520 0.001024 2048 440 480 15552 1.36333 9.96272 52.095 63.4652 63.5216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1840 6.4e-05 2048 390 5328 278208 43.6748 28.3195 2113.18 835.014 3020.32 3020.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1820 0.000512 4096 530 1056 33264 6.61504 90.3663 265.596 362.621 362.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 870 0.001024 4096 255 768 13176 2.71766 27.2193 104.367 134.346 134.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1490 0.000256 4096 560 1968 59184 11.5241 13.9541 326.942 418.41 770.904 770.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 630 0.001024 2048 240 2256 8208 1.42003 1.34963 25.3466 59.2061 87.3928 87.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 480 3.2e-05 4096 135 4224 285696 822.154 231.688 3877.07 6877.18 11808.7 11809.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 0.000256 1024 50 1056 76032 3.42426 52.2894 104.761 160.517 160.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1140 6.4e-05 512 80 240 285696 11.7439 6.64454 44.8552 207.375 270.776 270.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1630 0.001024 1024 490 384 15552 0.688128 4.25312 27.4532 32.4372 32.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1520 0.001024 2048 440 480 15552 1.36374 9.6801 52.2837 63.3686 63.4245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1840 6.4e-05 2048 390 5328 278784 43.3598 28.2522 2124.23 839.472 3035.45 3035.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1820 0.000512 4096 530 1056 33120 6.58237 91.9798 265.25 363.857 363.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 870 0.001024 4096 255 768 12960 2.69901 26.6363 104.735 134.112 134.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1490 0.000256 4096 560 1968 59328 11.4754 13.9436 329.388 418.79 773.673 773.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 630 0.001024 2048 240 2256 8064 1.4192 1.3552 25.4042 60.4489 88.6993 88.7734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 480 3.2e-05 4096 135 4224 296960 818.468 232.198 6802.28 6868.01 14721.5 14722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 0.000256 1024 50 1056 76320 3.42426 86.004 104.869 194.343 194.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1140 6.4e-05 512 80 240 291840 11.7714 6.7217 75.9103 209.641 304.201 304.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1630 0.001024 1024 490 384 15920 0.694272 6.76259 27.888 35.3882 35.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1520 0.001024 2048 440 480 15840 1.37136 16.6667 52.4994 70.5814 70.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1840 6.4e-05 2048 390 5328 280320 43.4957 28.3114 3560.24 838.174 4470.36 4470.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1820 0.000512 4096 530 1056 33440 6.61882 152.948 266.342 425.951 426.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 870 0.001024 4096 255 768 13360 2.72179 44.4115 104.621 151.799 151.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1490 0.000256 4096 560 1968 59680 11.4942 13.9524 552.741 418.537 996.801 996.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 630 0.001024 2048 240 2256 8640 1.42714 1.36602 43.7279 59.783 106.378 106.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 480 3.2e-05 4096 135 4224 296960 817.786 231.886 4844.24 6875.71 12770.2 12770.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 0.000256 1024 50 1056 76160 3.42221 62.3379 104.848 170.652 170.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1140 6.4e-05 512 80 240 291840 11.7733 6.71584 54.9259 209.863 283.435 283.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1630 0.001024 1024 490 384 15840 0.691904 4.85565 26.8585 32.449 32.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1520 0.001024 2048 440 480 15680 1.36544 12.1222 52.3313 65.8597 65.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1840 6.4e-05 2048 390 5328 280320 43.4084 28.4117 2559.12 839.041 3470.12 3470.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1820 0.000512 4096 530 1056 33280 6.59453 109.587 266.122 382.345 382.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 870 0.001024 4096 255 768 13280 2.71974 32.2981 104.704 139.764 139.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1490 0.000256 4096 560 1968 59520 11.4665 13.9219 395.078 418.445 838.985 839.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 630 0.001024 2048 240 2256 8320 1.41907 1.36528 30.3936 58.5284 91.7728 91.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 480 3.2e-05 4096 135 4224 291840 822.832 232.621 3926.53 6889.64 11872.2 11872.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 0.000256 1024 50 1056 76080 3.41862 51.6053 104.846 159.913 159.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1140 6.4e-05 512 80 240 288000 11.859 6.7072 45.0648 209.052 272.841 272.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1630 0.001024 1024 490 384 15600 0.690176 4.02445 27.5806 32.3366 32.3963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1520 0.001024 2048 440 480 15600 1.36397 9.96925 52.3259 63.7012 63.7572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1840 6.4e-05 2048 390 5328 278400 43.5137 28.3563 2095.24 835.732 3002.98 3003.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1820 0.000512 4096 530 1056 33120 6.5808 89.6778 264.06 360.361 360.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 870 0.001024 4096 255 768 13200 2.71565 26.0072 104.706 133.474 133.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1490 0.000256 4096 560 1968 59520 11.4978 13.9492 324.32 418.863 768.704 768.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 630 0.001024 2048 240 2256 8160 1.42458 1.36518 25.006 59.8215 87.6867 87.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 480 3.2e-05 4096 135 4224 296960 817.039 231.759 3724.44 6877.87 11651.7 11652.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 0.000256 1024 50 1056 75840 3.42016 47.9324 104.634 156.03 156.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1140 6.4e-05 512 80 240 286720 11.5924 6.62365 41.7984 206.532 266.701 266.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1630 0.001024 1024 490 384 15680 0.696352 3.74701 27.6442 32.1282 32.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1520 0.001024 2048 440 480 15360 1.35373 9.89389 51.9027 63.192 63.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1840 6.4e-05 2048 390 5328 276480 43.3529 28.116 1935.88 832.572 2840.05 2840.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1820 0.000512 4096 530 1056 32960 6.54541 84.0765 264.135 354.801 354.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 870 0.001024 4096 255 768 13120 2.72179 24.7521 104.709 132.226 132.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1490 0.000256 4096 560 1968 58880 11.4636 13.911 300.009 417.579 743.038 743.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 630 0.001024 2048 240 2256 8320 1.43088 1.37421 23.9139 58.872 85.6622 85.7381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 480 3.2e-05 4096 135 4250 293888 824.515 232.902 6029.32 6905.79 13993.1 13993.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 0.000256 1024 50 1050 76384 3.43046 77.2288 104.961 185.664 185.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1140 6.4e-05 512 80 250 292352 11.7771 6.71334 96.5247 209.773 324.944 325.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1630 0.001024 1024 490 400 15872 0.697952 10.6315 28.2888 39.6609 39.7168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1520 0.001024 2048 440 500 15712 1.37018 25.5899 52.4728 79.4774 79.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1840 6.4e-05 2048 390 5300 279552 43.523 28.2972 3157.95 838.742 4068.65 4068.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1820 0.000512 4096 530 1050 33536 6.61334 136.143 266.359 409.16 409.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 870 0.001024 4096 255 800 13184 2.7425 76.1488 104.849 183.785 183.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1490 0.000256 4096 560 1950 59968 11.526 13.9404 896.929 419.47 1341.94 1342.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 630 0.001024 2048 240 2300 8512 1.42691 1.37536 39.0047 61.3723 103.252 103.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 480 3.2e-05 4096 135 4250 292864 826.674 233.515 4169.1 6911.77 12141.6 12142.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 0.000256 1024 50 1050 76352 3.45142 49.2608 109.796 162.552 162.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1140 6.4e-05 512 80 250 291840 11.8107 6.71949 84.6033 209.627 312.915 313.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1630 0.001024 1024 490 400 15808 0.695904 10.547 28.3315 39.6154 39.6736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1520 0.001024 2048 440 500 15680 1.37011 25.4464 52.4366 79.2948 79.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1840 6.4e-05 2048 390 5300 279552 43.5688 28.3341 2028 838.074 2938.12 2938.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1820 0.000512 4096 530 1050 33472 6.61555 86.2126 265.998 358.87 358.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 870 0.001024 4096 255 800 13120 2.72179 75.81 104.598 183.171 183.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1490 0.000256 4096 560 1950 59776 11.4949 13.9305 876.218 420.803 1322.52 1322.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 630 0.001024 2048 240 2300 8448 1.4295 1.3759 25.0538 60.5908 88.5201 88.6026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 480 3.2e-05 4096 135 4250 291840 825.98 233.154 3970.87 6909.94 11940.5 11941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1410 0.000256 1024 50 1050 76320 3.43245 40.6736 104.94 149.089 149.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1140 6.4e-05 512 80 250 291840 11.7672 6.71117 82.1959 209.304 310.131 310.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1630 0.001024 1024 490 400 15744 0.691904 10.4653 27.0975 38.2996 38.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1520 0.001024 2048 440 500 15648 1.36806 25.3702 52.4347 79.2154 79.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1840 6.4e-05 2048 390 5300 278784 43.5197 28.2973 1655.97 836.684 2564.61 2564.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1820 0.000512 4096 530 1050 33408 6.61379 70.7575 265.247 342.66 342.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 870 0.001024 4096 255 800 13056 2.71565 75.7405 104.421 182.918 182.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1490 0.000256 4096 560 1950 59712 11.5065 13.9375 869.597 418.861 1313.98 1314.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 630 0.001024 2048 240 2300 8448 1.42544 1.39629 22.0058 59.4526 84.3531 84.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 480 3.2e-05 4096 135 4250 293120 827.517 233.795 5571.08 6922.15 13555.2 13555.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 0.000256 1024 50 1050 76360 3.42211 71.6347 104.84 179.94 179.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1140 6.4e-05 512 80 250 292480 11.7862 6.72973 64.2124 209.58 292.464 292.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1630 0.001024 1024 490 400 15880 0.699232 5.77194 27.0361 33.5516 33.6114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1520 0.001024 2048 440 500 15720 1.36739 14.0932 52.4683 67.9711 68.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1840 6.4e-05 2048 390 5300 279360 43.7517 28.3835 2964.5 848.842 3885.62 3885.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1820 0.000512 4096 530 1050 33520 6.61437 126.16 265.181 397.999 398.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 870 0.001024 4096 255 800 13200 2.73203 37.8771 104.879 145.529 145.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1490 0.000256 4096 560 1950 59920 11.5615 13.9756 458.848 423.448 907.911 907.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 630 0.001024 2048 240 2300 8480 1.4295 1.37216 36.2921 59.1244 98.2929 98.3684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 480 3.2e-05 4096 135 4250 291840 829.076 234.051 3566.24 6920.43 11550.4 11550.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 0.000256 1024 50 1050 76320 3.42224 46.1537 104.821 154.438 154.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1140 6.4e-05 512 80 250 291840 11.7726 6.72051 41.6892 209.62 269.956 270.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1630 0.001024 1024 490 400 15840 0.699616 9.43309 26.969 37.1458 37.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1520 0.001024 2048 440 500 15680 1.36611 9.18938 52.4652 63.0624 63.1199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1840 6.4e-05 2048 390 5300 279040 43.588 28.3066 1903.71 837.846 2813.58 2813.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1820 0.000512 4096 530 1050 33440 6.60474 81.6096 265.934 354.191 354.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 870 0.001024 4096 255 800 13120 2.74016 24.6246 104.642 132.048 132.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1490 0.000256 4096 560 1950 59680 11.4995 13.9448 295.307 418.491 739.314 739.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 630 0.001024 2048 240 2300 8320 1.42746 1.36566 23.3412 58.9901 85.1953 85.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 480 3.2e-05 4096 135 4250 288000 831.724 234.309 2933.27 6929.06 10928.9 10929.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 0.000256 1024 50 1050 76200 3.42426 38.8389 106.311 148.618 148.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1140 6.4e-05 512 80 250 289920 11.8661 6.71763 73.7177 208.953 301.412 301.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1630 0.001024 1024 490 400 15720 0.69408 9.3424 28.4999 38.5776 38.6366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1520 0.001024 2048 440 500 15600 1.3639 7.90938 52.41 61.726 61.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1840 6.4e-05 2048 390 5300 278400 43.738 28.3399 1585.11 837.861 2495.18 2495.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1820 0.000512 4096 530 1050 33360 6.60672 67.6044 265.332 339.586 339.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 870 0.001024 4096 255 800 13080 2.74006 65.258 104.753 172.794 172.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1490 0.000256 4096 560 1950 59760 11.6041 13.9726 767.694 419.535 1212.88 1212.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 630 0.001024 2048 240 2300 8160 1.4239 1.35987 19.4068 60.2134 82.4766 82.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 480 3.2e-05 4096 135 4250 291840 828.37 233.824 2905.83 6927.21 10895.8 10896.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 0.000256 1024 50 1050 76160 3.4392 33.536 104.795 141.813 141.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1140 6.4e-05 512 80 250 291840 11.7698 6.71914 68.0609 209.67 296.373 296.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1630 0.001024 1024 490 400 15680 0.70304 9.39315 28.1471 38.2853 38.3399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1520 0.001024 2048 440 500 15520 1.36083 22.2392 52.2549 75.8975 75.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1840 6.4e-05 2048 390 5300 279040 43.5089 28.3201 1367.6 838.126 2277.7 2277.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1820 0.000512 4096 530 1050 33280 6.58109 58.3872 266.25 331.262 331.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 870 0.001024 4096 255 800 12960 2.7136 64.6185 104.235 171.609 171.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1490 0.000256 4096 560 1950 59520 11.4942 13.9264 754.625 418.118 1198.24 1198.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 630 0.001024 2048 240 2300 8000 1.41994 1.36192 16.4047 60.3681 79.6269 79.7061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 480 3.2e-05 4096 135 4250 291840 826.735 233.482 7535.4 6911.56 15507.8 15508.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 0.000256 1024 50 1050 76368 3.42979 99.1455 104.963 207.582 207.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1140 6.4e-05 512 80 250 291840 11.752 6.72138 85.9598 209.445 314.034 314.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1630 0.001024 1024 490 400 15840 0.692928 7.84794 26.8613 35.4457 35.5041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1520 0.001024 2048 440 500 15696 1.36592 19.4517 52.478 73.3368 73.3941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1840 6.4e-05 2048 390 5300 279168 43.565 28.3054 4029.32 838.425 4939.74 4939.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1820 0.000512 4096 530 1050 33504 6.61709 170.663 265.783 443.106 443.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 870 0.001024 4096 255 800 13152 2.72787 51.2957 104.77 158.837 158.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1490 0.000256 4096 560 1950 59904 11.5056 13.9447 618.227 419.391 1063.14 1063.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 630 0.001024 2048 240 2300 8448 1.42541 1.36746 49.2596 59.8942 112.018 112.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 480 3.2e-05 4096 135 4250 291840 824.882 233.16 4693.11 6914.83 12666.6 12667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 0.000256 1024 50 1050 76320 3.43245 61.1922 104.939 169.607 169.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1140 6.4e-05 512 80 250 291840 11.7429 6.71539 54.9355 209.422 282.974 283.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1630 0.001024 1024 490 400 15744 0.69232 4.98483 27.8422 33.5612 33.6178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1520 0.001024 2048 440 500 15648 1.36704 11.899 52.4665 65.7751 65.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1840 6.4e-05 2048 390 5300 278784 43.5111 28.3594 2494.44 837.232 3403.68 3403.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1820 0.000512 4096 530 1050 33408 6.60422 106.705 264.304 377.657 377.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 870 0.001024 4096 255 800 13056 2.7161 31.6539 104.48 138.894 138.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1490 0.000256 4096 560 1950 59712 11.4697 13.9406 385.324 419.042 829.852 829.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 630 0.001024 2048 240 2300 8448 1.42445 1.37315 30.763 58.8838 92.5156 92.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 480 3.2e-05 4096 135 4250 290304 827.121 233.37 3812.13 6903.87 11777.1 11777.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 0.000256 1024 50 1050 76176 3.4263 50.1551 104.821 158.445 158.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1140 6.4e-05 512 80 250 290304 11.751 6.70541 45.0202 208.965 272.6 272.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1630 0.001024 1024 490 400 15696 0.692544 3.98746 26.2154 30.9409 30.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1520 0.001024 2048 440 500 15552 1.36397 9.73933 52.3381 63.4829 63.5422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1840 6.4e-05 2048 390 5300 278784 43.5676 28.3432 2050.88 838.481 2961.41 2961.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1820 0.000512 4096 530 1050 33408 6.61408 87.2481 264.779 358.683 358.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 870 0.001024 4096 255 800 12960 2.71168 26.6067 104.236 133.612 133.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1490 0.000256 4096 560 1950 59616 11.4749 13.9461 315.176 420.362 761.031 761.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 630 0.001024 2048 240 2300 8352 1.42515 1.36397 25.3933 58.728 86.9842 87.0617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 480 3.2e-05 4096 135 4250 288768 824.226 232.357 3232.6 6894.87 11184.6 11185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 0.000256 1024 50 1050 76224 3.43139 42.8706 104.884 151.229 151.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1140 6.4e-05 512 80 250 288768 11.7503 6.69072 92.7262 208.342 319.666 319.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1630 0.001024 1024 490 400 15552 0.693888 13.8998 26.0716 40.7075 40.7643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1520 0.001024 2048 440 500 15552 1.36803 8.27549 52.4375 62.1243 62.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1840 6.4e-05 2048 390 5300 278016 43.6217 28.4324 1742.35 837.098 2651.64 2651.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1820 0.000512 4096 530 1050 33216 6.56998 74.0331 264.735 345.38 345.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 870 0.001024 4096 255 800 12864 2.72317 21.762 104.12 128.649 128.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1490 0.000256 4096 560 1950 59136 11.4571 13.9066 265.722 417.255 708.415 708.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 630 0.001024 2048 240 2300 8064 1.42291 1.36502 20.4046 59.5297 82.7937 82.8744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 480 3.2e-05 4096 135 4250 292096 827.581 233.581 6925.61 6901.09 14888.5 14888.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 0.000256 1024 50 1050 76328 3.42131 91.0366 104.802 199.302 199.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1140 6.4e-05 512 80 250 292096 11.7676 6.72973 79.6566 209.206 307.517 307.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1630 0.001024 1024 490 400 15848 0.694272 7.38435 27.9053 36.025 36.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1520 0.001024 2048 440 500 15680 1.36794 17.8927 52.3978 71.7008 71.7578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1840 6.4e-05 2048 390 5300 279552 43.6995 28.3408 3708.22 837.637 4618.04 4618.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1820 0.000512 4096 530 1050 33488 6.61606 155.969 265.542 428.167 428.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 870 0.001024 4096 255 800 13160 2.72179 47.4247 104.732 154.923 154.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1490 0.000256 4096 560 1950 59920 11.5507 13.9669 569.139 419.039 1013.77 1013.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 630 0.001024 2048 240 2300 8400 1.42909 1.36397 44.9278 59.8146 107.609 107.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 480 3.2e-05 4096 135 4250 290304 829.366 233.986 4371.46 6928.87 12364.3 12364.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 0.000256 1024 50 1050 76272 3.42221 57.8366 104.909 166.21 166.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1140 6.4e-05 512 80 250 292096 11.7353 6.72048 53.3089 209.459 281.38 281.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1630 0.001024 1024 490 400 15792 0.695936 4.70656 27.9367 33.3816 33.4373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1520 0.001024 2048 440 500 15568 1.36384 11.4459 52.298 65.1494 65.2082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1840 6.4e-05 2048 390 5300 278656 43.5946 28.3054 2347 837.465 3256.51 3256.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1820 0.000512 4096 530 1050 33376 6.59632 100.166 265.296 372.101 372.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 870 0.001024 4096 255 800 13104 2.72198 30.3933 104.846 138.007 138.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1490 0.000256 4096 560 1950 59808 11.4986 13.9529 363.515 419.171 808.209 808.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 630 0.001024 2048 240 2300 8288 1.42349 1.35987 28.7307 59.6396 91.2234 91.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 480 3.2e-05 4096 135 4250 290304 830.482 234.363 3592.54 6929.06 11587 11587.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 0.000256 1024 50 1050 76104 3.42221 47.2166 104.759 155.44 155.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1140 6.4e-05 512 80 250 290304 11.8572 6.72768 43.197 209.496 271.434 271.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1630 0.001024 1024 490 400 15624 0.693824 3.75034 27.7832 32.2706 32.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1520 0.001024 2048 440 500 15456 1.36122 9.37814 52.1488 62.931 62.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1840 6.4e-05 2048 390 5300 278208 43.778 28.3291 1925 841.469 2838.71 2838.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1820 0.000512 4096 530 1050 33264 6.58349 82.0929 265.005 353.724 353.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 870 0.001024 4096 255 800 12936 2.71197 25.4105 104.238 132.405 132.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1490 0.000256 4096 560 1950 59808 11.5395 13.9716 300.552 419.473 745.608 745.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 630 0.001024 2048 240 2300 8064 1.42384 1.35584 22.9951 59.57 85.4186 85.4935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 480 3.2e-05 4096 135 4250 286720 832.309 234.848 3197.07 6980.71 11245.5 11246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 0.000256 1024 50 1050 76160 3.4263 42.4285 104.92 150.819 150.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1140 6.4e-05 512 80 250 290304 11.8044 6.71885 38.772 209.553 267.012 267.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1630 0.001024 1024 490 400 15680 0.694528 3.66762 27.9359 32.3402 32.3977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1520 0.001024 2048 440 500 15456 1.36413 8.88422 52.3018 62.596 62.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1840 6.4e-05 2048 390 5300 277760 43.5936 28.2727 1733.01 837.741 2642.76 2642.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1820 0.000512 4096 530 1050 33152 6.56797 73.6303 263.713 343.958 344.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 870 0.001024 4096 255 800 12992 2.7217 22.4709 104.854 130.09 130.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1490 0.000256 4096 560 1950 59136 11.4562 13.9076 267.612 417.412 710.462 710.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 630 0.001024 2048 240 2300 8064 1.43101 1.37158 20.518 58.7797 82.1714 82.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 480 3.2e-05 4096 135 4250 292864 825.803 233.478 6870.66 6917.24 14847.8 14848.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 0.000256 1024 50 1050 76352 3.43066 88.4623 104.966 196.904 196.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1140 6.4e-05 512 80 250 291840 11.7686 6.71245 80.3904 209.807 308.833 308.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1630 0.001024 1024 490 400 15808 0.692224 7.24781 26.8802 34.8619 34.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1520 0.001024 2048 440 500 15680 1.36621 17.8312 52.4748 71.7167 71.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1840 6.4e-05 2048 390 5300 279552 43.5341 28.3198 3590.49 838.825 4501.3 4501.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1820 0.000512 4096 530 1050 33472 6.61504 155.347 265.759 427.764 427.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 870 0.001024 4096 255 800 13120 2.71939 47.1839 104.68 154.627 154.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1490 0.000256 4096 560 1950 59776 11.4812 13.9387 563.134 418.952 1007.58 1007.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 630 0.001024 2048 240 2300 8448 1.43155 1.37546 44.7002 58.9779 106.557 106.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 480 3.2e-05 4096 135 4250 290816 825.67 233.04 4442.73 6902.06 12404.1 12404.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 0.000256 1024 50 1050 76288 3.43114 56.9685 104.882 165.325 165.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1140 6.4e-05 512 80 250 290816 11.7372 6.70806 52.0709 208.981 279.649 279.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1630 0.001024 1024 490 400 15744 0.69408 4.76515 27.8733 33.3767 33.4312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1520 0.001024 2048 440 500 15616 1.36806 11.3622 52.431 65.202 65.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1840 6.4e-05 2048 390 5300 279552 43.522 28.3034 2325.35 838.242 3235.55 3235.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1820 0.000512 4096 530 1050 33408 6.61238 101.161 266.51 374.324 374.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 870 0.001024 4096 255 800 13056 2.71949 30.2569 104.599 137.618 137.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1490 0.000256 4096 560 1950 59648 11.4751 13.9305 366.102 418.272 809.853 809.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 630 0.001024 2048 240 2300 8192 1.41926 1.36058 28.6602 60.4964 92.0084 92.0833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 480 3.2e-05 4096 135 4250 288768 824.417 232.386 3722.36 6896.64 11676.4 11676.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 0.000256 1024 50 1050 76224 3.42986 47.6157 104.956 156.044 156.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1140 6.4e-05 512 80 250 288768 11.7544 6.68877 43.9731 208.491 271.062 271.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1630 0.001024 1024 490 400 15552 0.692224 4.06416 26.6425 31.4412 31.4963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1520 0.001024 2048 440 500 15552 1.36806 9.69139 52.4777 63.5792 63.6363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1840 6.4e-05 2048 390 5300 278016 43.6388 28.3404 1916.66 837.546 2826.31 2826.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1820 0.000512 4096 530 1050 33216 6.56637 85.7111 262.769 355.089 355.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 870 0.001024 4096 255 800 12864 2.70285 25.5972 103.985 132.328 132.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1490 0.000256 4096 560 1950 59136 11.4545 13.9106 308.033 417.548 751.015 751.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 630 0.001024 2048 240 2300 8064 1.42029 1.36528 23.5093 59.5703 85.9371 86.0118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 480 3.2e-05 4096 135 4250 286720 831.743 234 3297.72 6957.42 11321.4 11321.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 0.000256 1024 50 1050 76032 3.42221 41.351 104.779 149.595 149.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1140 6.4e-05 512 80 250 290816 11.7509 6.71398 39.5636 209.37 267.552 267.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1630 0.001024 1024 490 400 15616 0.694272 3.78291 26.8942 31.4162 31.4724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1520 0.001024 2048 440 500 15360 1.36397 8.48374 52.1285 62.0191 62.0783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1840 6.4e-05 2048 390 5300 278528 43.4462 28.3505 1676.22 836.424 2584.57 2584.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1820 0.000512 4096 530 1050 33280 6.60566 76.5747 265.37 348.594 348.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 870 0.001024 4096 255 800 12800 2.71194 22.5444 103.982 129.283 129.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1490 0.000256 4096 560 1950 59392 11.4913 13.9366 276.131 419.259 720.892 720.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 630 0.001024 2048 240 2300 7680 1.41475 1.34938 20.2403 59.1748 82.2509 82.3257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 480 3.2e-05 4096 135 4250 292608 828.446 233.965 7082.48 6916.05 15061.5 15062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 0.000256 1024 50 1050 76320 3.42378 90.786 104.936 199.19 199.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1140 6.4e-05 512 80 250 291456 11.8085 6.72563 81.3962 209.71 309.795 309.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1630 0.001024 1024 490 400 15840 0.695904 7.27194 26.8964 34.9053 34.9618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1520 0.001024 2048 440 500 15696 1.37011 18.2056 52.5418 72.1644 72.2233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1840 6.4e-05 2048 390 5300 279360 43.6989 28.387 3740.46 838.488 4651.17 4651.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1820 0.000512 4096 530 1050 33480 6.61328 159.783 265.778 432.22 432.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 870 0.001024 4096 255 800 13104 2.71904 47.4939 104.636 154.891 154.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1490 0.000256 4096 560 1950 59904 11.5459 13.9776 580.677 419.515 1025.79 1025.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 630 0.001024 2048 240 2300 8496 1.43299 1.36774 46.1394 59.0369 108.049 108.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 480 3.2e-05 4096 135 4250 290304 827.15 233.362 4997.58 6908.17 12966.9 12967.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 0.000256 1024 50 1050 76176 3.42045 64.8638 104.81 173.138 173.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1140 6.4e-05 512 80 250 290304 11.7523 6.70992 58.215 208.939 285.776 285.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1630 0.001024 1024 490 400 15696 0.69248 5.18218 26.2135 32.1299 32.1864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1520 0.001024 2048 440 500 15552 1.36506 12.6935 52.3365 66.4359 66.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1840 6.4e-05 2048 390 5300 278784 43.5814 28.3544 2666.46 838.37 3576.91 3577.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1820 0.000512 4096 530 1050 33408 6.61299 114.348 264.757 385.762 385.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 870 0.001024 4096 255 800 12960 2.71181 34.8099 104.225 141.791 141.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1490 0.000256 4096 560 1950 59616 11.4775 13.9372 412.953 418.259 856.705 856.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 630 0.001024 2048 240 2300 8352 1.42333 1.36806 32.9551 58.719 94.5368 94.6137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 480 3.2e-05 4096 135 4250 290304 825.974 233.045 4121.58 6905.03 12086.2 12086.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 0.000256 1024 50 1050 76032 3.42227 53.5667 104.728 161.758 161.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1140 6.4e-05 512 80 250 290304 11.7827 6.72154 48.2638 209.01 275.938 276.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1630 0.001024 1024 490 400 15552 0.692224 4.42573 27.7465 32.9059 32.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1520 0.001024 2048 440 500 15552 1.37382 10.7581 52.5369 64.7101 64.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1840 6.4e-05 2048 390 5300 278208 43.69 28.3213 2194.71 835.649 3102.51 3102.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1820 0.000512 4096 530 1050 33264 6.60275 93.6632 265.965 366.273 366.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 870 0.001024 4096 255 800 12960 2.7177 29.1717 104.626 136.561 136.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1490 0.000256 4096 560 1950 59616 11.5237 13.9592 340.306 418.704 784.564 784.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 630 0.001024 2048 240 2300 7776 1.4177 1.34963 25.4468 59.2323 87.5193 87.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 480 3.2e-05 4096 135 4250 285696 822.351 231.66 3837.56 6880.22 11772.4 11772.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 0.000256 1024 50 1050 76032 3.4185 50.7277 104.752 158.944 158.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1140 6.4e-05 512 80 250 285696 11.7443 6.64986 44.6571 207.376 270.585 270.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1630 0.001024 1024 490 400 15552 0.694432 4.34189 27.6396 32.7179 32.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1520 0.001024 2048 440 500 15264 1.3561 9.89466 51.9223 63.2158 63.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1840 6.4e-05 2048 390 5300 276480 43.5315 28.3064 2056.57 835.238 2963.78 2963.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1820 0.000512 4096 530 1050 33120 6.57229 88.857 264.46 359.934 359.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 870 0.001024 4096 255 800 12672 2.69104 27.1974 103.393 133.324 133.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1490 0.000256 4096 560 1950 59328 11.4736 13.9331 320.303 418.798 764.583 764.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 630 0.001024 2048 240 2300 8064 1.42522 1.35578 24.7403 58.3416 85.9338 86.0075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 480 3.2e-05 4096 135 4250 288000 831.681 234.655 3544.23 6926.48 11537.6 11538.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 0.000256 1024 50 1050 75960 3.42381 46.8993 104.733 155.099 155.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1140 6.4e-05 512 80 250 288000 11.8991 6.72182 42.1323 213.295 274.203 274.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1630 0.001024 1024 490 400 15480 0.694048 4.34387 26.8332 31.9147 31.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1520 0.001024 2048 440 500 15120 1.35213 10.0065 51.7183 63.1206 63.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1840 6.4e-05 2048 390 5300 276480 43.7667 28.3388 1889.64 847.796 2809.68 2809.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1820 0.000512 4096 530 1050 33120 6.6033 82.1167 264.806 353.57 353.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 870 0.001024 4096 255 800 12600 2.69456 25.6575 103.378 131.774 131.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1490 0.000256 4096 560 1950 59040 11.5492 13.9715 293.782 421.276 740.653 740.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 630 0.001024 2048 240 2300 7200 1.41523 1.34422 21.1188 57.8376 81.788 81.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 480 3.2e-05 4096 135 4250 291840 829.145 234.116 6840.22 6920.23 14824.3 14824.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 0.000256 1024 50 1050 76320 3.42755 88.6867 106.84 198.999 199.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1140 6.4e-05 512 80 250 291840 11.7721 7.48493 79.9953 209.569 308.983 309.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1630 0.001024 1024 490 400 15840 0.69664 7.19667 26.9161 34.8506 34.9042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1520 0.001024 2048 440 500 15680 1.368 17.3766 52.4568 71.2431 71.3021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1840 6.4e-05 2048 390 5300 279040 43.5484 28.3202 3632.65 837.876 4542.53 4542.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1820 0.000512 4096 530 1050 33440 6.61296 155.163 264.417 426.239 426.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 870 0.001024 4096 255 800 13120 2.72179 46.5681 104.638 153.971 154.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1490 0.000256 4096 560 1950 59680 11.4975 13.953 559.863 418.361 1003.75 1003.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 630 0.001024 2048 240 2300 8320 1.42659 1.36387 44.2588 58.7077 105.827 105.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 480 3.2e-05 4096 135 4250 291840 827.519 233.864 4694.42 6921.63 12678 12678.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 0.000256 1024 50 1050 76160 3.42678 60.7703 104.71 168.95 168.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1140 6.4e-05 512 80 250 291840 11.7618 6.71581 54.6748 209.603 282.912 283.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1630 0.001024 1024 490 400 15680 0.695456 4.96432 27.8583 33.5561 33.6117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1520 0.001024 2048 440 500 15520 1.3623 12.31 52.2373 65.9538 66.0097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1840 6.4e-05 2048 390 5300 279040 43.5053 28.3149 2490.35 838 3400.32 3400.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1820 0.000512 4096 530 1050 33280 6.57974 106.875 267.17 380.668 380.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 870 0.001024 4096 255 800 12960 2.7121 32.6554 104.206 139.617 139.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1490 0.000256 4096 560 1950 59520 11.4671 13.9363 384.592 417.943 828.01 828.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 630 0.001024 2048 240 2300 8000 1.42131 1.36253 29.509 60.5597 92.9229 92.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 480 3.2e-05 4096 135 4250 284160 833.815 235.42 3929.86 6974.02 11973.7 11974.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 0.000256 1024 50 1050 76080 3.42224 51.8444 104.837 160.148 160.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1140 6.4e-05 512 80 250 288000 11.8522 6.71392 46.3763 209.053 274.152 274.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1630 0.001024 1024 490 400 15600 0.691968 4.20906 26.2184 31.1614 31.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1520 0.001024 2048 440 500 15360 1.35805 10.5167 52.0868 64.0056 64.0622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1840 6.4e-05 2048 390 5300 276480 43.6604 28.4365 2105.51 839.279 3017.02 3017.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1820 0.000512 4096 530 1050 33120 6.55971 90.2112 263.436 360.251 360.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 870 0.001024 4096 255 800 12960 2.72179 27.235 104.762 134.763 134.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1490 0.000256 4096 560 1950 59520 11.4913 13.9535 327.726 418.88 772.126 772.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 630 0.001024 2048 240 2300 8160 1.42595 1.36806 26.0714 58.7691 87.7051 87.7829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 480 3.2e-05 4096 135 4250 286720 835.904 236.2 3626.88 6985.53 11685.1 11685.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 0.000256 1024 50 1050 75840 3.4225 47.7526 104.594 155.812 155.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1140 6.4e-05 512 80 250 286720 11.5928 6.62285 42.4822 206.484 267.341 267.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1630 0.001024 1024 490 400 15360 0.692832 3.91168 26.4017 31.0513 31.1071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1520 0.001024 2048 440 500 15360 1.36874 10.3367 52.2937 64.0433 64.1033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1840 6.4e-05 2048 390 5300 276480 43.3417 28.1479 1941.3 844.799 2857.73 2857.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1820 0.000512 4096 530 1050 32960 6.5423 83.0019 263.263 352.852 352.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 870 0.001024 4096 255 800 12800 2.71152 25.8574 104.31 132.931 132.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1490 0.000256 4096 560 1950 58880 11.4598 13.9121 299.656 420.572 745.675 745.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 630 0.001024 2048 240 2300 7680 1.4295 1.37379 23.3499 59.9086 86.134 86.2098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 480 3.2e-05 4096 135 4250 281600 824.853 232.539 3454.36 6877.81 11390.1 11390.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 0.000256 1024 50 1050 76000 3.41914 45.6075 104.915 153.986 154.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1140 6.4e-05 512 80 250 281600 11.8208 6.63066 40.0048 206.542 265.152 265.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1630 0.001024 1024 490 400 15200 0.684032 3.84867 27.192 31.7683 31.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1520 0.001024 2048 440 500 15200 1.35472 9.30202 52.0769 62.7767 62.8328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1840 6.4e-05 2048 390 5300 275200 43.6484 28.2262 1856.54 834.437 2762.99 2763.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1820 0.000512 4096 530 1050 32800 6.53046 80.7923 264.311 351.676 351.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 870 0.001024 4096 255 800 12800 2.72326 24.8828 104.745 132.394 132.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1490 0.000256 4096 560 1950 59200 11.4934 13.9489 289.649 418.785 733.948 734.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 630 0.001024 2048 240 2300 7200 1.39018 1.31987 21.2098 59.1529 83.145 83.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 480 3.2e-05 4096 135 4260 291840 827.895 233.858 5514.81 6921.25 13498.4 13498.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 0.000256 1024 50 1020 76416 3.42426 68.9412 104.847 177.255 177.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1140 6.4e-05 512 80 240 289280 11.8634 6.71168 84.1353 212.963 315.83 315.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1630 0.001024 1024 490 360 16256 0.698368 8.78147 27.2461 36.7662 36.8229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1520 0.001024 2048 440 480 15872 1.3711 13.7463 52.4538 67.6144 67.6732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1840 6.4e-05 2048 390 5340 279040 43.534 28.2925 2957 837.773 3866.73 3866.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1820 0.000512 4096 530 1080 33408 6.61286 128.423 267.522 402.6 402.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 870 0.001024 4096 255 780 13344 2.72794 64.6001 104.764 172.135 172.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1490 0.000256 4096 560 1980 59648 11.5386 13.9407 788.503 419.075 1233.13 1233.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 630 0.001024 2048 240 2280 8192 1.42749 1.37405 34.6074 60.5707 98.0515 98.1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 480 3.2e-05 4096 135 4260 290816 830.88 234.308 3858.46 6940.39 11864.6 11865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 0.000256 1024 50 1020 76352 3.42429 45.2362 104.902 153.606 153.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1140 6.4e-05 512 80 240 288768 11.9603 6.71763 74.7857 209.805 303.422 303.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1630 0.001024 1024 490 360 16192 0.697696 8.72189 28.629 38.0901 38.1467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1520 0.001024 2048 440 480 15808 1.36816 22.5552 52.4159 76.3809 76.4355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1840 6.4e-05 2048 390 5340 279040 43.5514 28.3038 1925.5 838.795 2836.28 2836.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1820 0.000512 4096 530 1080 33344 6.61715 83.6389 266.895 357.194 357.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 870 0.001024 4096 255 780 13312 2.72179 64.3105 104.872 171.945 172.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1490 0.000256 4096 560 1980 59520 11.5389 13.9384 771.955 418.98 1216.49 1216.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 630 0.001024 2048 240 2280 8192 1.43226 1.40083 22.9056 61.8473 87.6577 87.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 480 3.2e-05 4096 135 4260 288768 831.318 234.353 3615.77 6948.49 11630.5 11631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 0.000256 1024 50 1020 76320 3.42368 37.1125 104.887 145.467 145.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1140 6.4e-05 512 80 240 288768 11.9158 6.71232 70.757 209.445 298.992 299.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1630 0.001024 1024 490 360 16128 0.694816 8.67328 28.5676 37.9794 38.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1520 0.001024 2048 440 480 15744 1.36586 22.4563 52.3197 76.1818 76.2409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1840 6.4e-05 2048 390 5340 278016 43.569 28.262 1561.44 837.489 2470.89 2471.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1820 0.000512 4096 530 1080 33312 6.61088 68.4748 266.604 341.734 341.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 870 0.001024 4096 255 780 13248 2.7177 64.2171 104.682 171.661 171.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1490 0.000256 4096 560 1980 59520 11.5077 13.9364 767.265 419.162 1211.95 1212.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 630 0.001024 2048 240 2280 8064 1.42669 1.37165 18.367 59.8723 81.1099 81.1851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 480 3.2e-05 4096 135 4260 286720 832.939 234.662 3242.37 6945.82 11256.4 11256.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1410 0.000256 1024 50 1020 76288 3.42797 31.9727 104.816 140.262 140.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1140 6.4e-05 512 80 240 286720 11.9594 6.70608 71.5939 208.986 299.402 299.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1630 0.001024 1024 490 360 16128 0.696288 8.69578 27.6116 37.0482 37.1057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1520 0.001024 2048 440 480 15744 1.36944 22.469 52.3715 76.2536 76.3105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1840 6.4e-05 2048 390 5340 278528 43.6232 28.2963 1358.27 842.357 2272.68 2272.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1820 0.000512 4096 530 1080 33280 6.6184 58.8182 266.083 331.564 331.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 870 0.001024 4096 255 780 13184 2.71974 63.4655 104.436 170.668 170.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1490 0.000256 4096 560 1980 59392 11.5313 13.9272 761.374 418.385 1205.29 1205.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 630 0.001024 2048 240 2280 7936 1.4215 1.36538 17.1295 59.4454 79.4323 79.5095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 480 3.2e-05 4096 135 4260 291840 830.241 234.285 7548.29 6939.31 15552.7 15553.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 0.000256 1024 50 1020 76400 3.42426 96.342 104.825 204.635 204.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1140 6.4e-05 512 80 240 289280 11.9065 6.72816 86.1505 209.577 314.52 314.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1630 0.001024 1024 490 360 16240 0.69632 7.27162 26.9175 34.9255 34.9817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1520 0.001024 2048 440 480 15880 1.37216 18.7593 52.4923 72.6678 72.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1840 6.4e-05 2048 390 5340 279040 43.7131 28.4673 4055.54 837.776 4965.63 4965.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1820 0.000512 4096 530 1080 33400 6.61248 175.727 266.837 449.219 449.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 870 0.001024 4096 255 780 13320 2.72547 50.6368 104.681 158.086 158.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1490 0.000256 4096 560 1980 59600 11.5487 13.964 626.444 419.111 1071.14 1071.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 630 0.001024 2048 240 2280 8160 1.43152 1.36538 47.3139 58.9042 109.086 109.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 480 3.2e-05 4096 135 4260 291840 829.064 234.034 4700.69 6938.11 12702.5 12703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 0.000256 1024 50 1020 76320 3.42266 59.5426 104.747 167.757 167.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1140 6.4e-05 512 80 240 289280 11.8898 6.72275 55.2971 209.559 283.619 283.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1630 0.001024 1024 490 360 16160 0.693856 12.0211 26.8594 39.6171 39.6711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1520 0.001024 2048 440 480 15840 1.37011 11.8913 52.4854 65.7898 65.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1840 6.4e-05 2048 390 5340 279040 43.5987 28.3832 2518.65 837.674 3428.46 3428.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1820 0.000512 4096 530 1080 33360 6.61779 109.689 266.779 383.131 383.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 870 0.001024 4096 255 780 13280 2.72384 31.6276 104.649 139.042 139.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1490 0.000256 4096 560 1980 59360 11.4913 13.953 389.117 418.373 833.009 833.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 630 0.001024 2048 240 2280 8000 1.42902 1.3625 29.2411 58.7066 90.8129 90.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 480 3.2e-05 4096 135 4260 288000 831.594 234.325 3786.39 6928.99 11781.9 11782.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 0.000256 1024 50 1020 76320 3.42426 48.6377 104.927 157.033 157.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1140 6.4e-05 512 80 240 288000 11.91 6.71949 99.6108 208.975 327.369 327.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1630 0.001024 1024 490 360 16080 0.696 12.7887 26.2209 39.7474 39.8062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1520 0.001024 2048 440 480 15720 1.36554 9.73558 52.3266 63.4709 63.5283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1840 6.4e-05 2048 390 5340 278400 43.7167 28.4279 2062.43 837.999 2972.72 2972.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1820 0.000512 4096 530 1080 33240 6.60778 89.6676 264.373 360.692 360.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 870 0.001024 4096 255 780 13200 2.71379 26.7198 104.559 134.039 134.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1490 0.000256 4096 560 1980 59520 11.5482 13.9699 1111.21 419.511 1556.32 1556.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 630 0.001024 2048 240 2280 7920 1.42394 1.35965 23.7481 58.6433 85.2461 85.3319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 480 3.2e-05 4096 135 4260 291840 827.669 233.849 3250.99 6928.91 11242 11242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 0.000256 1024 50 1020 76160 3.42256 41.3307 104.758 149.554 149.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1140 6.4e-05 512 80 240 289280 11.8761 6.99283 90.4769 209.836 319.341 319.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1630 0.001024 1024 490 360 16000 0.69568 12.5262 26.837 40.1013 40.1579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1520 0.001024 2048 440 480 15680 1.36397 32.7068 52.3184 86.4313 86.4903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1840 6.4e-05 2048 390 5340 279040 43.5163 28.3119 1755.39 843.265 2670.62 2670.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1820 0.000512 4096 530 1080 33280 6.60867 76.2236 267.045 349.923 349.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 870 0.001024 4096 255 780 13120 2.71907 89.4178 104.337 196.518 196.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1490 0.000256 4096 560 1980 59200 11.4709 13.9264 1097.26 418.396 1541.13 1541.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 630 0.001024 2048 240 2280 7680 1.42336 1.36397 19.7594 59.6893 82.3238 82.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 480 3.2e-05 4096 135 4260 290304 829.645 234.157 6891.31 6920.81 14876.5 14877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 0.000256 1024 50 1020 76416 3.4319 88.441 104.854 196.773 196.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1140 6.4e-05 512 80 240 288768 11.8786 6.72691 78.9997 209.231 306.993 307.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1630 0.001024 1024 490 360 16224 0.69648 6.67763 26.8678 34.285 34.3418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1520 0.001024 2048 440 480 15840 1.36813 17.0601 52.404 70.8751 70.9338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1840 6.4e-05 2048 390 5340 278784 43.5509 28.2997 3730.26 837.743 4639.99 4640.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1820 0.000512 4096 530 1080 33360 6.61072 160.155 266.559 433.367 433.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 870 0.001024 4096 255 780 13344 2.73085 46.8874 104.843 154.504 154.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1490 0.000256 4096 560 1980 59616 11.5118 13.9591 573.128 418.948 1017.62 1017.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 630 0.001024 2048 240 2280 8160 1.4273 1.36381 43.2992 59.8425 106.003 106.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 480 3.2e-05 4096 135 4260 288768 829.916 234.368 4299.27 6944.63 12308.8 12309.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 0.000256 1024 50 1020 76320 3.42221 55.4996 104.89 163.855 163.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1140 6.4e-05 512 80 240 288768 11.85 6.70925 52.6637 213.597 284.98 285.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1630 0.001024 1024 490 360 16128 0.694624 4.2048 26.2497 31.1918 31.2446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1520 0.001024 2048 440 480 15744 1.36192 11.0203 52.322 64.7459 64.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1840 6.4e-05 2048 390 5340 278016 43.5669 28.2778 2329.35 837.357 3238.68 3238.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1820 0.000512 4096 530 1080 33312 6.61434 101.015 266.597 374.269 374.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 870 0.001024 4096 255 780 13248 2.72138 29.5981 104.681 137.043 137.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1490 0.000256 4096 560 1980 59520 11.4727 13.9326 361.484 421.437 808.401 808.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 630 0.001024 2048 240 2280 8064 1.42746 1.37325 27.0546 58.894 88.8181 88.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 480 3.2e-05 4096 135 4260 285696 831.808 235.083 3502.12 6951.03 11520.6 11521.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 0.000256 1024 50 1020 76320 3.42896 45.5324 105.206 154.212 154.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1140 6.4e-05 512 80 240 288000 11.8561 6.7113 42.8043 208.792 270.32 270.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1630 0.001024 1024 490 360 16128 0.695744 3.4345 27.8444 32.0156 32.0704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1520 0.001024 2048 440 480 15696 1.36515 8.81926 52.2754 62.5051 62.5622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1840 6.4e-05 2048 390 5340 278784 43.5804 28.3203 1922.02 837.801 2831.85 2831.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1820 0.000512 4096 530 1080 33264 6.61488 83.7796 266.655 357.095 357.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 870 0.001024 4096 255 780 13248 2.7352 24.2828 104.85 131.911 131.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1490 0.000256 4096 560 1980 59328 11.4893 13.9305 297.505 417.97 740.965 741.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 630 0.001024 2048 240 2280 8064 1.42624 1.36397 22.8527 59.7339 85.4497 85.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 480 3.2e-05 4096 135 4260 282624 832.752 234.578 3124.28 6963.87 11156.1 11156.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 0.000256 1024 50 1020 76224 3.42586 41.0216 104.886 149.377 149.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1140 6.4e-05 512 80 240 285696 11.8699 6.68595 37.8633 208.559 265.124 265.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1630 0.001024 1024 490 360 15936 0.690816 10.9951 26.6568 38.3853 38.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1520 0.001024 2048 440 480 15552 1.35578 8.18413 52.0642 61.6452 61.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1840 6.4e-05 2048 390 5340 278016 43.6063 28.2952 1730.72 837.521 2640.29 2640.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1820 0.000512 4096 530 1080 33216 6.61251 75.121 266.635 348.413 348.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 870 0.001024 4096 255 780 13056 2.70925 21.2641 104.261 128.277 128.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1490 0.000256 4096 560 1980 59136 11.4562 13.9156 267.848 417.533 710.825 710.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 630 0.001024 2048 240 2280 7680 1.42269 1.36416 19.5502 59.57 81.9848 82.0596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 480 3.2e-05 4096 135 4260 284160 833.852 235.432 2722.28 6967.19 10759.3 10759.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 0.000256 1024 50 1020 76080 3.42426 35.635 104.643 143.743 143.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1140 6.4e-05 512 80 240 288000 11.8752 6.7072 84.3781 208.867 311.983 312.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1630 0.001024 1024 490 360 15840 0.6928 10.594 27.7876 39.1174 39.1741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1520 0.001024 2048 440 480 15600 1.36483 6.98157 52.265 60.6539 60.7118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1840 6.4e-05 2048 390 5340 276480 43.6511 28.4185 1495.12 836.939 2404.26 2404.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1820 0.000512 4096 530 1080 33120 6.6089 65.1088 265.802 337.563 337.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 870 0.001024 4096 255 780 12960 2.70496 18.9788 103.795 125.522 125.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1490 0.000256 4096 560 1980 59040 11.5087 13.9461 944.915 418.377 1388.82 1388.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 630 0.001024 2048 240 2280 7680 1.4295 1.36806 16.534 60.0214 79.4242 79.5085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 480 3.2e-05 4096 135 4260 290304 831.547 234.288 6595.09 6932.49 14594 14594.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 0.000256 1024 50 1020 76384 3.424 83.7551 104.915 192.139 192.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1140 6.4e-05 512 80 240 288512 11.9174 6.72768 77.6978 209.418 305.923 306.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1630 0.001024 1024 490 360 16184 0.696608 6.4079 26.2728 33.4217 33.4801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1520 0.001024 2048 440 480 15848 1.36842 16.6502 52.4968 70.5599 70.6173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1840 6.4e-05 2048 390 5340 278656 43.7424 28.3546 3545.03 838.519 4455.79 4455.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1820 0.000512 4096 530 1080 33376 6.62925 153.777 265.837 426.288 426.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 870 0.001024 4096 255 780 13328 2.72605 44.8995 104.899 152.565 152.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1490 0.000256 4096 560 1980 59584 11.5547 13.9763 550.704 419.473 995.788 995.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 630 0.001024 2048 240 2280 8064 1.42746 1.36576 41.5298 58.8215 103.217 103.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 480 3.2e-05 4096 135 4260 290304 829.295 233.979 4185.23 6931.2 12180.3 12180.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 0.000256 1024 50 1020 76272 3.42029 53.2854 104.831 161.579 161.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1140 6.4e-05 512 80 240 288512 11.8857 6.72106 50.1277 209.435 278.323 278.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1630 0.001024 1024 490 360 16128 0.695968 4.10419 27.8991 32.7403 32.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1520 0.001024 2048 440 480 15792 1.36842 10.6189 52.4872 64.5167 64.5712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1840 6.4e-05 2048 390 5340 277760 43.6846 28.373 2235.84 841.349 3149.39 3149.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1820 0.000512 4096 530 1080 33264 6.612 97.6672 266.411 370.732 370.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 870 0.001024 4096 255 780 13216 2.72115 28.6287 104.583 135.976 136.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1490 0.000256 4096 560 1980 59360 11.5003 13.9451 350.551 419.117 795.19 795.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 630 0.001024 2048 240 2280 7840 1.41706 1.3665 26.0975 59.6398 88.5934 88.6671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 480 3.2e-05 4096 135 4260 290304 830.494 234.426 3514.62 6923.4 11503.5 11504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 0.000256 1024 50 1020 76272 3.42275 44.9693 104.806 153.24 153.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1140 6.4e-05 512 80 240 287616 11.96 6.72944 42.6149 209.272 270.738 270.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1630 0.001024 1024 490 360 15960 0.693824 3.6103 26.0912 30.439 30.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1520 0.001024 2048 440 480 15624 1.36218 8.71834 52.1359 62.2611 62.3171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1840 6.4e-05 2048 390 5340 278208 43.7726 28.5398 1890.77 836.57 2799.79 2799.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1820 0.000512 4096 530 1080 33264 6.6217 82.5037 265.501 354.67 354.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 870 0.001024 4096 255 780 13104 2.71398 23.6974 104.184 130.641 130.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1490 0.000256 4096 560 1980 59472 11.5464 13.9715 297.723 421.377 744.692 744.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 630 0.001024 2048 240 2280 7728 1.42541 1.35587 21.6037 58.4676 82.9288 83.0031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 480 3.2e-05 4096 135 4260 286720 832.221 234.828 3050.7 6968.36 11086.7 11087.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 0.000256 1024 50 1020 76160 3.4263 39.5591 104.926 147.955 148.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1140 6.4e-05 512 80 240 286720 11.9645 6.71107 37.4386 209.531 265.804 265.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1630 0.001024 1024 490 360 15904 0.690176 3.24035 26.5999 30.5749 30.6319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1520 0.001024 2048 440 480 15680 1.36758 8.18928 52.4931 62.094 62.1498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1840 6.4e-05 2048 390 5340 277760 43.5764 28.3291 1659.21 837.585 2568.83 2568.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1820 0.000512 4096 530 1080 33152 6.61504 72.7768 266.503 345.937 345.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 870 0.001024 4096 255 780 12992 2.70746 21.7211 104.004 128.474 128.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1490 0.000256 4096 560 1980 58688 11.4504 13.9077 258.749 417.423 701.604 701.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 630 0.001024 2048 240 2280 7616 1.42963 1.36947 17.8652 58.7778 79.5176 79.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 480 3.2e-05 4096 135 4260 277760 839.877 236.739 2618.12 6972.7 10668 10668.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 0.000256 1024 50 1020 76160 3.41936 34.7459 104.829 143.037 143.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1140 6.4e-05 512 80 240 282240 17.2838 6.76643 32.6105 208.018 265.062 265.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1630 0.001024 1024 490 360 15960 0.694912 3.06893 27.6703 31.4778 31.5376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1520 0.001024 2048 440 480 15400 1.35338 7.09632 51.8468 60.3398 60.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1840 6.4e-05 2048 390 5340 277760 43.7031 28.3647 1466.84 835.815 2374.86 2374.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1820 0.000512 4096 530 1080 33040 6.59866 64.2561 264.788 335.688 335.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 870 0.001024 4096 255 780 12880 2.6983 18.2395 103.604 124.584 124.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1490 0.000256 4096 560 1980 59360 11.549 13.9767 234.127 419.102 678.829 678.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 630 0.001024 2048 240 2280 7280 1.42541 1.35472 15.9778 59.5331 78.3624 78.4379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 480 3.2e-05 4096 135 4260 290816 829.93 234.265 6253.25 6952.7 14270.7 14271.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 0.000256 1024 50 1020 76352 3.42419 78.3538 104.904 186.722 186.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1140 6.4e-05 512 80 240 288768 11.8945 6.71994 74.7587 209.804 303.333 303.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1630 0.001024 1024 490 360 16192 0.6976 6.18566 27.964 34.8913 34.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1520 0.001024 2048 440 480 15808 1.36643 15.9265 52.4159 69.7489 69.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1840 6.4e-05 2048 390 5340 279040 43.5263 28.3382 3278.25 842.929 4193.19 4193.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1820 0.000512 4096 530 1080 33344 6.6169 145.931 266.867 419.458 419.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 870 0.001024 4096 255 780 13312 2.72384 42.3904 104.868 150.025 150.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1490 0.000256 4096 560 1980 59520 11.4831 13.9348 521.451 419.096 966.041 966.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 630 0.001024 2048 240 2280 8192 1.43155 1.37757 39.3661 58.9854 101.233 101.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 480 3.2e-05 4096 135 4260 286720 831.149 234.668 4216.36 6949.51 12232.3 12232.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 0.000256 1024 50 1020 76288 3.42221 51.8584 104.875 160.199 160.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1140 6.4e-05 512 80 240 286720 11.8934 6.70634 50.1555 209.098 278.005 278.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1630 0.001024 1024 490 360 16128 0.694272 4.37306 26.8684 31.9782 32.0369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1520 0.001024 2048 440 480 15744 1.36442 10.8524 52.4042 64.6643 64.7209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1840 6.4e-05 2048 390 5340 278528 43.6 28.3116 2175.43 842.552 3090.03 3090.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1820 0.000512 4096 530 1080 33280 6.6111 99.6421 266.844 373.141 373.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 870 0.001024 4096 255 780 13184 2.71974 29.0404 104.497 136.299 136.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1490 0.000256 4096 560 1980 59392 11.4713 13.9258 359.205 418.512 803.188 803.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 630 0.001024 2048 240 2280 7936 1.42131 1.36032 26.1979 59.4714 88.524 88.5963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 480 3.2e-05 4096 135 4260 282624 832.859 234.569 3451.35 6962.56 11481.9 11482.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 0.000256 1024 50 1020 76224 3.42755 43.0493 104.816 151.335 151.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1140 6.4e-05 512 80 240 285696 11.8886 6.68682 41.6601 208.342 268.736 268.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1630 0.001024 1024 490 360 15936 0.694272 3.64986 26.6723 31.0601 31.1173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1520 0.001024 2048 440 480 15552 1.36064 9.01219 52.0348 62.4505 62.5072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1840 6.4e-05 2048 390 5340 278016 43.6305 28.375 1798.92 837.063 2708.12 2708.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1820 0.000512 4096 530 1080 33216 6.61299 82.6708 265.442 354.769 354.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 870 0.001024 4096 255 780 13056 2.7095 23.5534 104.095 130.4 130.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1490 0.000256 4096 560 1980 59136 11.4722 13.9095 296.972 417.263 739.69 739.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 630 0.001024 2048 240 2280 7680 1.42131 1.36368 21.1538 59.5324 83.5441 83.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 480 3.2e-05 4096 135 4260 286720 831.697 234.031 3232.44 6947.2 11246 11246.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 0.000256 1024 50 1020 76032 3.42602 38.7456 104.632 146.846 146.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1140 6.4e-05 512 80 240 286720 11.911 6.7072 38.6753 209.034 266.482 266.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1630 0.001024 1024 490 360 15872 0.6936 3.38422 27.7291 31.8486 31.9062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1520 0.001024 2048 440 480 15616 1.36586 8.77798 52.3633 62.5518 62.6085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1840 6.4e-05 2048 390 5340 276480 43.6056 28.3338 1604.08 835.729 2511.88 2512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1820 0.000512 4096 530 1080 33024 6.5879 77.1619 264.542 348.338 348.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 870 0.001024 4096 255 780 13056 2.71459 22.2471 104.421 129.426 129.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1490 0.000256 4096 560 1980 59392 11.4871 13.9414 276.841 418.896 721.239 721.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 630 0.001024 2048 240 2280 7680 1.41926 1.35542 19.4345 59.1323 81.4147 81.4899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 480 3.2e-05 4096 135 4260 286720 836.03 236.216 2952.07 6982.98 11007.9 11008.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 0.000256 1024 50 1020 75840 3.42179 35.6391 104.473 143.579 143.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1140 6.4e-05 512 80 240 281600 11.8172 6.61843 34.5916 206.37 259.554 259.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1630 0.001024 1024 490 360 15680 0.688128 3.14003 27.3348 31.2049 31.2622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1520 0.001024 2048 440 480 15360 1.3535 7.67005 51.8607 60.9275 60.9836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1840 6.4e-05 2048 390 5340 276480 43.3757 28.1326 1476.44 831.922 2380.01 2380.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1820 0.000512 4096 530 1080 32960 6.58451 70.7058 264.92 342.256 342.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 870 0.001024 4096 255 780 12800 2.6929 20.3448 103.412 126.493 126.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1490 0.000256 4096 560 1980 58880 11.4606 13.9068 252.5 417.269 695.21 695.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 630 0.001024 2048 240 2280 7680 1.43155 1.37216 18.5399 59.8791 81.2958 81.3732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 480 3.2e-05 4096 135 4224 293888 822.816 232.619 5434.25 6900.29 13390.6 13391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 0.000256 1024 50 1024 76416 3.42426 68.0939 104.864 176.428 176.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1140 6.4e-05 512 80 256 290816 11.9777 6.71872 89.4902 209.608 317.953 318.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1630 0.001024 1024 490 384 16032 0.698496 8.87398 27.4091 37.0281 37.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1520 0.001024 2048 440 512 15648 1.376 14.2275 52.5089 68.1555 68.2119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1840 6.4e-05 2048 390 5312 278784 43.5395 28.357 2881.99 838.046 3792.08 3792.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1820 0.000512 4096 530 1088 33344 6.61277 126.694 266.533 399.883 399.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 870 0.001024 4096 255 768 13440 2.72525 62.6795 104.794 170.242 170.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1490 0.000256 4096 560 1984 59840 11.5364 13.9469 773.715 419.21 1218.48 1218.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 630 0.001024 2048 240 2304 7936 1.4295 1.37206 33.5488 60.5626 96.9858 97.0526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 480 3.2e-05 4096 135 4224 292864 827.368 233.128 3483.56 6917.23 11461.9 11462.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 0.000256 1024 50 1024 76352 3.42365 43.8406 104.907 152.212 152.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1140 6.4e-05 512 80 256 290816 11.8838 6.7175 78.094 209.792 306.644 306.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1630 0.001024 1024 490 384 16000 0.698368 8.85315 27.6105 37.2038 37.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1520 0.001024 2048 440 512 15616 1.37254 22.7348 52.5468 76.6969 76.7517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1840 6.4e-05 2048 390 5312 278528 43.6174 28.3124 1851.84 842.919 2766.83 2766.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1820 0.000512 4096 530 1088 33280 6.61398 81.7009 265.517 353.876 353.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 870 0.001024 4096 255 768 13376 2.72179 63.0251 104.703 170.496 170.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1490 0.000256 4096 560 1984 59648 11.5253 13.9263 758.221 432.178 1215.93 1216.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 630 0.001024 2048 240 2304 7936 1.42998 1.37626 21.7564 59.9078 84.5593 84.6234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 480 3.2e-05 4096 135 4224 291840 827.494 233.112 3607.83 6912.42 11581.5 11582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 0.000256 1024 50 1024 76320 3.42419 36.786 104.894 145.148 145.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1140 6.4e-05 512 80 256 290304 11.8604 6.716 73.7653 209.569 302.07 302.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1630 0.001024 1024 490 384 15936 0.696896 8.8272 26.4386 36.0067 36.0632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1520 0.001024 2048 440 512 15552 1.37011 22.6812 52.5066 76.6014 76.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1840 6.4e-05 2048 390 5312 278016 43.5627 28.2918 1532.16 837.342 2441.5 2441.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1820 0.000512 4096 530 1088 33216 6.61709 67.3628 264.636 338.661 338.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 870 0.001024 4096 255 768 13344 2.71706 62.6239 104.696 170.08 170.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1490 0.000256 4096 560 1984 59712 11.5155 13.9387 756.196 419.214 1200.94 1201.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 630 0.001024 2048 240 2304 7872 1.4288 1.3769 18.0941 59.9452 80.9164 80.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 480 3.2e-05 4096 135 4224 290816 826.994 233.026 3244.83 6901.47 11206.9 11207.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1410 0.000256 1024 50 1024 76288 3.42221 31.5944 104.784 139.845 139.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1140 6.4e-05 512 80 256 288768 11.8861 6.70909 73.4348 209.018 301.209 301.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1630 0.001024 1024 490 384 15872 0.693152 8.7327 28.6066 38.0765 38.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1520 0.001024 2048 440 512 15488 1.3655 22.4688 52.3201 76.1968 76.2526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1840 6.4e-05 2048 390 5312 278528 43.5998 28.3753 1322.62 837.853 2232.58 2232.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1820 0.000512 4096 530 1088 33152 6.59661 58.0243 264.483 329.149 329.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 870 0.001024 4096 255 768 13312 2.71917 61.9454 104.587 169.294 169.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1490 0.000256 4096 560 1984 59392 11.5294 13.9305 748.855 418.132 1192.52 1192.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 630 0.001024 2048 240 2304 7680 1.42176 1.36608 16.6308 59.3924 78.8841 78.9606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 480 3.2e-05 4096 135 4224 293120 827.738 233.409 7284.88 6916.61 15263.2 15263.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 0.000256 1024 50 1024 76400 3.42387 92.5262 104.915 200.908 200.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1140 6.4e-05 512 80 256 290560 11.8494 6.73408 87.4024 209.731 315.871 316.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1630 0.001024 1024 490 384 16000 0.694272 7.42013 27.9614 36.1198 36.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1520 0.001024 2048 440 512 15640 1.37533 18.8254 52.5347 72.776 72.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1840 6.4e-05 2048 390 5312 278720 43.713 28.4257 3868.3 838.52 4779.1 4779.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1820 0.000512 4096 530 1088 33360 6.62035 170.136 265.265 442.064 442.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 870 0.001024 4096 255 768 13440 2.7239 48.9783 104.896 156.641 156.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1490 0.000256 4096 560 1984 59840 11.5425 13.9714 601.292 419.424 1046.3 1046.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 630 0.001024 2048 240 2304 7920 1.4295 1.36602 45.0254 58.9396 106.833 106.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 480 3.2e-05 4096 135 4224 291840 827.971 233.881 4403.63 6925.86 12391.9 12392.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 0.000256 1024 50 1024 76320 3.42486 56.7667 104.786 165.022 165.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1140 6.4e-05 512 80 256 290560 11.8369 6.72333 56.219 209.607 284.539 284.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1630 0.001024 1024 490 384 15920 0.694304 12.3648 26.8386 39.9407 39.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1520 0.001024 2048 440 512 15600 1.3735 11.4756 52.496 65.3874 65.4444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1840 6.4e-05 2048 390 5312 278400 43.6408 28.3136 2357.13 837.95 3267.18 3267.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1820 0.000512 4096 530 1088 33280 6.61914 103.166 264.991 374.819 374.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 870 0.001024 4096 255 768 13360 2.72384 29.7666 104.603 137.137 137.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1490 0.000256 4096 560 1984 59680 11.4918 13.9449 366.277 418.471 810.263 810.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 630 0.001024 2048 240 2304 7840 1.42557 1.36394 27.4698 58.7207 89.0562 89.1311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 480 3.2e-05 4096 135 4224 288000 830.072 233.818 3609.56 6922.45 11596.5 11596.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 0.000256 1024 50 1024 76320 3.4271 46.6054 104.837 154.912 154.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1140 6.4e-05 512 80 256 288000 11.8944 6.7199 99.845 208.776 327.393 327.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1630 0.001024 1024 490 384 15840 0.69344 11.9173 26.7142 39.3668 39.4254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1520 0.001024 2048 440 512 15480 1.36589 9.89837 52.2783 63.5875 63.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1840 6.4e-05 2048 390 5312 278400 43.7324 28.4058 1951.71 837.142 2861.12 2861.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1820 0.000512 4096 530 1088 33240 6.61392 86.4289 265.839 358.929 358.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 870 0.001024 4096 255 768 13320 2.71837 24.6927 104.61 132.065 132.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1490 0.000256 4096 560 1984 59760 11.5481 13.9779 304.901 419.117 749.616 749.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 630 0.001024 2048 240 2304 7680 1.42746 1.35792 22.2975 59.5276 84.6819 84.7616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 480 3.2e-05 4096 135 4224 291840 827.64 233.861 3137.47 7001.18 11200.7 11201.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 0.000256 1024 50 1024 76160 3.42368 40.0916 105.704 149.262 149.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1140 6.4e-05 512 80 256 289280 11.8929 6.71334 92.9584 211.714 323.434 323.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1630 0.001024 1024 490 384 15840 0.694272 12.3457 27.165 40.2481 40.3051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1520 0.001024 2048 440 512 15520 1.37216 8.56474 53.0108 62.9909 63.0457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1840 6.4e-05 2048 390 5312 277760 43.5921 28.3177 1674.56 846.366 2592.97 2593.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1820 0.000512 4096 530 1088 33120 6.59942 73.3955 267.605 347.642 347.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 870 0.001024 4096 255 768 13280 2.7209 86.4425 105.632 194.837 194.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1490 0.000256 4096 560 1984 59520 11.4747 13.9252 1044.74 422.146 1492.35 1492.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 630 0.001024 2048 240 2304 7680 1.42131 1.36218 19.7957 60.1478 82.801 82.8641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 480 3.2e-05 4096 135 4224 288000 828.91 233.463 3322.39 6919.77 11305.1 11305.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 0.000256 1024 50 1024 76200 3.42547 36.6606 104.873 144.999 145.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1140 6.4e-05 512 80 256 288000 11.8435 6.7071 96.9558 208.573 324.233 324.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1630 0.001024 1024 490 384 15800 0.6944 12.3023 26.7851 39.8251 39.8788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1520 0.001024 2048 440 512 15400 1.36608 32.4196 52.3204 86.1486 86.2067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1840 6.4e-05 2048 390 5312 278400 43.7184 28.3709 1540.3 838.146 2450.67 2450.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1820 0.000512 4096 530 1088 33200 6.61754 67.7283 266.277 340.666 340.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 870 0.001024 4096 255 768 13200 2.71389 87.5877 104.477 194.822 194.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1490 0.000256 4096 560 1984 59200 11.4998 13.9305 1000.37 417.748 1443.63 1443.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 630 0.001024 2048 240 2304 7600 1.4272 1.38397 17.7506 59.683 80.3161 80.3821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 480 3.2e-05 4096 135 4224 291840 827.736 233.365 6661.25 6909.81 14632.8 14633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 0.000256 1024 50 1024 76416 3.43107 85.7575 104.951 194.183 194.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1140 6.4e-05 512 80 256 290304 11.8101 6.71907 80.5607 209.39 308.639 308.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1630 0.001024 1024 490 384 15984 0.69488 6.86826 26.8563 34.4608 34.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1520 0.001024 2048 440 512 15600 1.37206 17.6051 52.4483 71.467 71.5266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1840 6.4e-05 2048 390 5312 278784 43.5616 28.3315 3572.3 838.252 4482.59 4482.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1820 0.000512 4096 530 1088 33312 6.6145 156.119 264.979 427.758 427.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 870 0.001024 4096 255 768 13440 2.72957 44.798 104.938 152.51 152.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1490 0.000256 4096 560 1984 59808 11.5133 13.9566 551.905 419.276 996.729 996.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 630 0.001024 2048 240 2304 7872 1.42605 1.36483 41.0834 58.8291 102.776 102.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 480 3.2e-05 4096 135 4224 291840 826.37 233.077 4166.59 6905.5 12132.1 12132.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 0.000256 1024 50 1024 76320 3.42016 53.9772 104.788 162.229 162.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1140 6.4e-05 512 80 256 290304 12.0223 6.7113 53.8173 209.223 281.934 282.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1630 0.001024 1024 490 384 15936 0.694112 4.3168 26.2605 31.3121 31.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1520 0.001024 2048 440 512 15552 1.3681 11.3189 52.3972 65.125 65.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1840 6.4e-05 2048 390 5312 278016 43.5647 28.2713 2232.41 836.494 3140.87 3140.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1820 0.000512 4096 530 1088 33216 6.61702 97.8391 265.451 369.949 370.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 870 0.001024 4096 255 768 13344 2.71933 28.1069 104.582 135.45 135.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1490 0.000256 4096 560 1984 59712 11.4668 13.9398 345.409 418.636 789.525 789.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 630 0.001024 2048 240 2304 7872 1.42746 1.37526 26.0313 59.8877 88.7924 88.8629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 480 3.2e-05 4096 135 4224 290304 826.944 233.331 3415.71 6903.9 11380.5 11381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 0.000256 1024 50 1024 76320 3.42877 44.017 104.956 152.446 152.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1140 6.4e-05 512 80 256 288000 11.848 6.7167 43.2304 208.965 270.916 271.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1630 0.001024 1024 490 384 15840 0.692224 3.5256 26.7147 30.9768 31.0333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1520 0.001024 2048 440 512 15408 1.36189 9.056 52.1964 62.6556 62.7119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1840 6.4e-05 2048 390 5312 278784 43.5592 28.3159 1840.69 838.484 2751.18 2751.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1820 0.000512 4096 530 1088 33120 6.60342 80.7199 265.631 352.997 353.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 870 0.001024 4096 255 768 13248 2.71565 23.5784 104.434 130.771 130.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1490 0.000256 4096 560 1984 59328 11.4771 13.9356 285.271 418.311 729.066 729.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 630 0.001024 2048 240 2304 7776 1.42806 1.36288 21.3673 59.7716 84.0019 84.0786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 480 3.2e-05 4096 135 4224 288768 825.617 232.613 3019.82 6895.68 10974.3 10974.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 0.000256 1024 50 1024 76224 3.42362 38.9183 104.884 147.269 147.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1140 6.4e-05 512 80 256 288768 11.7531 6.68285 37.9858 208.465 265.045 265.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1630 0.001024 1024 490 384 15744 0.694528 3.32426 26.6514 30.715 30.7732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1520 0.001024 2048 440 512 15360 1.36227 8.26099 52.1971 61.8626 61.9216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1840 6.4e-05 2048 390 5312 278016 43.6293 28.3197 1623.93 841.839 2537.86 2537.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1820 0.000512 4096 530 1088 33024 6.57408 70.8178 264.134 341.569 341.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 870 0.001024 4096 255 768 13248 2.72179 21.4173 104.684 128.866 128.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1490 0.000256 4096 560 1984 59136 11.4749 13.9225 251.864 417.491 694.829 694.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 630 0.001024 2048 240 2304 7680 1.41958 1.3664 18.9808 58.5093 80.3575 80.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 480 3.2e-05 4096 135 4224 284160 833.957 235.356 2613.56 6963.83 10647.3 10647.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 0.000256 1024 50 1024 76080 3.42016 34.3374 104.653 142.453 142.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1140 6.4e-05 512 80 256 288000 11.8894 6.70723 84.3276 208.806 311.884 312.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1630 0.001024 1024 490 384 15600 0.690848 10.8237 26.6179 38.1764 38.2321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1520 0.001024 2048 440 512 15360 1.36397 7.17245 52.267 60.8467 60.9048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1840 6.4e-05 2048 390 5312 276480 43.6562 28.3471 1429.15 839.918 2341.21 2341.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1820 0.000512 4096 530 1088 33120 6.61638 62.8937 264.305 333.862 333.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 870 0.001024 4096 255 768 13200 2.71974 17.759 104.583 125.105 125.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1490 0.000256 4096 560 1984 59520 11.4954 13.953 224.711 418.375 668.609 668.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 630 0.001024 2048 240 2304 7680 1.4305 1.36746 16.0227 59.7561 78.6493 78.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 480 3.2e-05 4096 135 4224 292096 826.958 233.121 6273.42 6920.11 14254.2 14254.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 0.000256 1024 50 1024 76384 3.42294 79.8515 104.823 188.141 188.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1140 6.4e-05 512 80 256 290304 11.8501 6.72973 78.1234 209.201 306.058 306.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1630 0.001024 1024 490 384 16016 0.69504 6.4983 26.8869 34.1232 34.1807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1520 0.001024 2048 440 512 15624 1.37206 16.365 52.4875 70.2662 70.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1840 6.4e-05 2048 390 5312 278656 43.7366 28.3855 3342.96 837.535 4252.75 4252.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1820 0.000512 4096 530 1088 33320 6.62326 147.32 264.907 418.894 418.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 870 0.001024 4096 255 768 13384 2.71558 42.5532 104.587 149.898 149.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1490 0.000256 4096 560 1984 59808 11.551 13.9724 520.999 419.032 965.624 965.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 630 0.001024 2048 240 2304 7840 1.42541 1.36806 39.167 59.8103 101.845 101.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 480 3.2e-05 4096 135 4224 290304 828.417 233.887 3967.76 6930.81 11961.4 11961.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 0.000256 1024 50 1024 76272 3.42086 50.8915 104.863 159.22 159.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1140 6.4e-05 512 80 256 290304 11.8189 6.71837 51.0608 209.546 279.305 279.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1630 0.001024 1024 490 384 15904 0.694272 4.2025 27.9616 32.9018 32.9564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1520 0.001024 2048 440 512 15568 1.37101 10.7774 52.5475 64.7421 64.8008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1840 6.4e-05 2048 390 5312 277760 43.671 28.3469 2119.76 841.432 3033.34 3033.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1820 0.000512 4096 530 1088 33264 6.61696 94.1015 266.056 366.819 366.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 870 0.001024 4096 255 768 13328 2.7177 26.675 104.704 134.142 134.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1490 0.000256 4096 560 1984 59584 11.4971 13.9476 334.227 419.275 779.022 779.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 630 0.001024 2048 240 2304 7616 1.42358 1.36022 23.991 59.6466 86.4949 86.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 480 3.2e-05 4096 135 4224 290304 830.51 234.394 3354.98 6928.49 11348.9 11349.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 0.000256 1024 50 1024 76272 3.42371 43.1985 104.843 151.508 151.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1140 6.4e-05 512 80 256 290304 11.8639 6.7257 43.1594 209.388 271.291 271.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1630 0.001024 1024 490 384 15792 0.691744 3.65978 27.861 32.2549 32.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1520 0.001024 2048 440 512 15456 1.36602 8.91341 52.3489 62.671 62.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1840 6.4e-05 2048 390 5312 278208 43.7731 28.3367 1802.86 836.875 2711.97 2712.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1820 0.000512 4096 530 1088 33096 6.6048 79.7594 265.265 351.673 351.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 870 0.001024 4096 255 768 13272 2.72195 22.612 104.609 129.986 130.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1490 0.000256 4096 560 1984 59472 11.5489 13.9653 283.384 419.126 728.098 728.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 630 0.001024 2048 240 2304 7392 1.42611 1.35894 19.7884 59.5236 82.1672 82.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 480 3.2e-05 4096 135 4224 286720 832.258 234.871 2912.84 6963.17 10943.7 10944.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 0.000256 1024 50 1024 76160 3.42426 37.7405 104.766 145.973 146.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1140 6.4e-05 512 80 256 290304 11.7979 6.71539 38.1601 213.204 270.034 270.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1630 0.001024 1024 490 384 15680 0.692224 3.31926 26.7223 30.7753 30.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1520 0.001024 2048 440 512 15456 1.37162 8.4097 52.4965 62.3208 62.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1840 6.4e-05 2048 390 5312 277760 43.593 28.3872 1576.9 837.041 2486.05 2486.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1820 0.000512 4096 530 1088 33152 6.61955 68.7674 265.887 341.315 341.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 870 0.001024 4096 255 768 13216 2.71805 20.4266 104.606 127.794 127.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1490 0.000256 4096 560 1984 59136 11.4463 13.91 246.894 417.032 689.358 689.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 630 0.001024 2048 240 2304 7616 1.4295 1.37085 17.4305 58.8264 79.1307 79.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 480 3.2e-05 4096 135 4224 286720 827.056 232.813 2583.73 6887.08 10531.2 10531.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 0.000256 1024 50 1024 76160 3.42096 33.4131 104.938 141.814 141.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1140 6.4e-05 512 80 256 286720 11.7853 6.67238 33.7604 207.792 260.165 260.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1630 0.001024 1024 490 384 15680 0.692448 2.68646 27.7689 31.1908 31.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1520 0.001024 2048 440 512 15400 1.37443 7.29907 52.5476 61.2648 61.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1840 6.4e-05 2048 390 5312 277760 43.7076 28.3443 1400.75 836.756 2309.69 2309.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1820 0.000512 4096 530 1088 33040 6.61206 61.7642 265.591 334.011 334.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 870 0.001024 4096 255 768 13160 2.71834 18.6315 104.709 126.102 126.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1490 0.000256 4096 560 1984 59360 11.5505 13.9715 223.571 419.575 668.74 668.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 630 0.001024 2048 240 2304 7280 1.42746 1.35955 15.2026 58.5254 76.5862 76.6605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 480 3.2e-05 4096 135 4224 292864 827.221 233.193 6225.37 6911.7 14198.1 14198.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 0.000256 1024 50 1024 76352 3.42083 77.4595 104.821 185.745 185.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1140 6.4e-05 512 80 256 290816 11.8053 6.72026 78.3221 209.626 306.631 306.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1630 0.001024 1024 490 384 16000 0.698112 6.53107 27.9758 35.2472 35.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1520 0.001024 2048 440 512 15616 1.37216 16.3123 52.5064 70.2326 70.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1840 6.4e-05 2048 390 5312 278528 43.6043 28.3119 3215.93 838.107 4126.09 4126.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1820 0.000512 4096 530 1088 33280 6.6089 145.869 265.945 418.465 418.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 870 0.001024 4096 255 768 13376 2.71898 41.4165 104.622 148.799 148.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1490 0.000256 4096 560 1984 59648 11.4647 13.9292 516.131 418.617 960.214 960.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 630 0.001024 2048 240 2304 7936 1.43155 1.37373 38.4125 58.9367 100.224 100.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 480 3.2e-05 4096 135 4224 290816 825.671 233.005 4159.53 6901.04 12119.8 12120.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 0.000256 1024 50 1024 76288 3.42173 50.6737 104.808 158.947 159.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1140 6.4e-05 512 80 256 288768 11.8068 6.7072 51.9277 208.958 279.556 279.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1630 0.001024 1024 490 384 15872 0.695552 4.23197 27.8473 32.8169 32.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1520 0.001024 2048 440 512 15488 1.36602 11.3031 52.3259 65.0372 65.0917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1840 6.4e-05 2048 390 5312 278528 43.5798 28.2894 2103.58 838.08 3013.66 3013.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1820 0.000512 4096 530 1088 33152 6.59661 97.6082 265.576 369.824 369.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 870 0.001024 4096 255 768 13312 2.72093 28.7907 104.603 136.158 136.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1490 0.000256 4096 560 1984 59392 11.4677 13.9223 349.359 418.219 793.041 793.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 630 0.001024 2048 240 2304 7680 1.42035 1.36179 25.1571 59.4311 87.4427 87.5198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 480 3.2e-05 4096 135 4224 288768 825.716 232.548 3429.55 6959.97 11448.4 11448.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 0.000256 1024 50 1024 76224 3.42659 41.8791 105.812 151.162 151.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1140 6.4e-05 512 80 256 288768 11.7591 6.68467 43.1079 210.308 272.016 272.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1630 0.001024 1024 490 384 15744 0.694272 3.76435 27.9343 32.4355 32.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1520 0.001024 2048 440 512 15360 1.36234 9.42544 52.6501 63.4824 63.5401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1840 6.4e-05 2048 390 5312 278016 43.6002 28.3537 1735.9 844.861 2652.85 2652.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1820 0.000512 4096 530 1088 33024 6.57456 80.5214 267.014 354.154 354.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 870 0.001024 4096 255 768 13248 2.72179 24.1267 105.608 132.498 132.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1490 0.000256 4096 560 1984 59136 11.4415 13.9059 288.419 421.198 735.035 735.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 630 0.001024 2048 240 2304 7680 1.42112 1.36397 20.9252 60.0231 83.8051 83.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 480 3.2e-05 4096 135 4224 286720 831.324 233.996 3125.58 6946.79 11138.3 11138.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 0.000256 1024 50 1024 76032 3.6825 37.7344 104.64 146.101 146.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1140 6.4e-05 512 80 256 286720 11.9217 6.70698 39.6012 209.092 267.475 267.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1630 0.001024 1024 490 384 15616 0.69264 3.49149 26.6812 30.9071 30.9637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1520 0.001024 2048 440 512 15360 1.36909 9.1177 52.3267 62.852 62.9096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1840 6.4e-05 2048 390 5312 276480 43.5866 28.3523 1551.14 839.047 2462.26 2462.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1820 0.000512 4096 530 1088 33024 6.60461 75.4455 265.149 347.239 347.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 870 0.001024 4096 255 768 13056 2.70186 20.729 103.916 127.39 127.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1490 0.000256 4096 560 1984 59392 11.4913 13.9325 268.284 418.901 712.681 712.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 630 0.001024 2048 240 2304 7168 1.41574 1.34877 17.8664 59.1283 79.8321 79.9068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 480 3.2e-05 4096 135 4224 286720 835.822 236.208 2882.69 6985.52 10940.8 10941.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 0.000256 1024 50 1024 75840 3.41811 34.2905 104.536 142.287 142.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1140 6.4e-05 512 80 256 281600 11.8201 6.62323 35.437 206.49 260.525 260.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1630 0.001024 1024 490 384 15680 0.689888 3.35462 26.4469 30.535 30.5914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1520 0.001024 2048 440 512 15360 1.36906 7.94534 57.6882 67.0446 67.1031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1840 6.4e-05 2048 390 5312 273920 43.5366 28.184 1409.67 832.27 2313.79 2313.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1820 0.000512 4096 530 1088 32960 6.59533 68.7278 264.587 339.955 340.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 870 0.001024 4096 255 768 13120 2.72003 20.8445 104.684 128.292 128.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1490 0.000256 4096 560 1984 58880 11.4708 13.9124 243.808 417.545 686.811 686.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 630 0.001024 2048 240 2304 7680 1.43565 1.37014 18.115 59.9052 80.8982 80.9738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 480 3.2e-05 4096 135 4224 282624 822.701 231.15 2697.13 6861.71 10613.3 10613.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 0.000256 1024 50 1024 76032 3.42614 31.9951 104.808 140.271 140.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1140 6.4e-05 512 80 256 282624 11.7592 6.6207 34.0732 206.38 258.982 259.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1630 0.001024 1024 490 384 15360 0.684032 3.06534 27.1407 30.9343 30.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1520 0.001024 2048 440 512 14976 1.34554 7.51853 51.6452 60.5519 60.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1840 6.4e-05 2048 390 5312 276480 43.5427 28.2237 1319.91 833.229 2225.04 2225.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1820 0.000512 4096 530 1088 32640 6.53235 65.866 263.36 335.801 335.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 870 0.001024 4096 255 768 13056 2.71597 18.2244 104.608 125.596 125.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1490 0.000256 4096 560 1984 59136 11.4753 13.9226 234.4 418.227 678.096 678.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 630 0.001024 2048 240 2304 6912 1.39117 1.32506 15.828 58.0697 76.6849 76.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 480 3.2e-05 4096 135 4224 289280 832.895 234.471 9307.7 6951.74 17327.4 17327.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1410 0.000256 1024 50 1024 76448 3.42883 67.4181 104.87 175.761 175.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1140 6.4e-05 512 80 256 289536 11.9402 6.72157 98.0378 209.564 326.433 326.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1630 0.001024 1024 490 384 16048 0.69632 8.76694 28.8768 38.3827 38.4409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1520 0.001024 2048 440 512 15664 1.3751 22.1755 52.4933 76.0865 76.1413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1840 6.4e-05 2048 390 5376 274176 44.1597 28.3153 2962.02 838.157 3872.8 3872.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1820 0.000512 4096 530 1152 33040 6.62931 235.87 274.146 516.69 516.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 870 0.001024 4096 255 768 13472 2.7329 69.4948 104.865 177.141 177.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1490 0.000256 4096 560 2048 58944 11.5589 13.956 867.531 418.992 1312.12 1312.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 630 0.001024 2048 240 2304 7200 1.43552 1.37197 47.7626 60.7133 111.355 111.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 480 3.2e-05 4096 135 4224 288768 829.874 234.433 5959.86 6958.24 13983 13983.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 0.000256 1024 50 1024 76416 3.4289 76.8164 104.908 185.197 185.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1140 6.4e-05 512 80 256 289280 11.9044 6.71882 96.4315 209.701 324.913 325.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1630 0.001024 1024 490 384 16032 0.696448 9.35238 28.2785 38.3681 38.4242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1520 0.001024 2048 440 512 15648 1.37594 15.9188 52.5294 69.868 69.9228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1840 6.4e-05 2048 390 5376 273920 43.999 28.3428 3195.63 838.39 4106.49 4106.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1820 0.000512 4096 530 1152 33024 6.62509 147.939 267.368 421.977 422.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 870 0.001024 4096 255 768 13440 2.72806 66.5129 104.837 174.122 174.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1490 0.000256 4096 560 2048 58944 11.5356 13.9432 823.123 419.324 1268 1268.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 630 0.001024 2048 240 2304 7168 1.42947 1.37434 34.9148 60.4099 98.2007 98.2674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 480 3.2e-05 4096 135 4224 288768 831.666 234.833 3863.79 6961.3 11892.2 11892.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 0.000256 1024 50 1024 76352 3.41856 50.0853 104.893 158.441 158.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1140 6.4e-05 512 80 256 288768 11.9404 6.71741 84.2391 209.775 312.833 312.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1630 0.001024 1024 490 384 16000 0.697056 9.3248 27.3448 37.4159 37.4735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1520 0.001024 2048 440 512 15616 1.37587 10.6708 52.5404 64.6299 64.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1840 6.4e-05 2048 390 5376 273920 44.0791 28.4299 2075.84 838.631 2987.12 2987.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1820 0.000512 4096 530 1152 32960 6.61299 96.6843 269.158 372.501 372.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 870 0.001024 4096 255 768 13376 2.72118 65.8574 104.692 173.315 173.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1490 0.000256 4096 560 2048 58752 11.52 13.9352 801.346 418.914 1245.79 1245.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 630 0.001024 2048 240 2304 7168 1.43174 1.37834 22.5523 59.3121 84.7489 84.8145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 480 3.2e-05 4096 135 4224 285696 832.302 235.406 3117.71 6979.72 11165.7 11166.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 0.000256 1024 50 1024 76320 3.42323 40.891 104.894 149.252 149.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1140 6.4e-05 512 80 256 288768 11.9239 6.71722 79.0507 209.454 307.302 307.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1630 0.001024 1024 490 384 15936 0.69936 9.28934 28.3794 38.4109 38.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1520 0.001024 2048 440 512 15552 1.36931 23.9214 52.4547 77.7873 77.8428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1840 6.4e-05 2048 390 5376 273408 44.0198 28.3277 1689.93 837.381 2599.8 2599.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1820 0.000512 4096 530 1152 32928 6.61514 78.7178 268.07 353.447 353.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 870 0.001024 4096 255 768 13344 2.71933 65.3209 104.697 172.781 172.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1490 0.000256 4096 560 2048 58752 11.5139 13.9376 798.948 419.089 1243.56 1243.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 630 0.001024 2048 240 2304 7104 1.4295 1.37613 18.6084 60.4108 81.9161 81.9812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 480 3.2e-05 4096 135 4224 286720 831.89 234.683 3128.76 6943.34 11139.3 11139.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 0.000256 1024 50 1024 76288 3.42256 36.4851 104.797 144.748 144.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1140 6.4e-05 512 80 256 286720 11.9347 6.7113 76.0904 208.912 303.805 303.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1630 0.001024 1024 490 384 15872 0.696608 9.25949 27.2932 37.2933 37.3507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1520 0.001024 2048 440 512 15488 1.37091 23.875 52.3163 77.606 77.6643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1840 6.4e-05 2048 390 5376 273408 44.1279 28.3079 1512.3 837.972 2422.84 2422.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1820 0.000512 4096 530 1152 32896 6.61907 71.2792 267.964 345.906 345.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 870 0.001024 4096 255 768 13312 2.72589 65.5872 104.587 172.944 173.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1490 0.000256 4096 560 2048 58624 11.518 13.9264 793.92 418.132 1237.57 1237.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 630 0.001024 2048 240 2304 6912 1.42166 1.38035 16.1257 60.9207 79.9207 79.9859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 480 3.2e-05 4096 135 4224 286720 834.147 235.512 2916.89 6976.82 10964 10964.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 0.000256 1024 50 1024 76160 3.42426 33.0998 104.649 141.218 141.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1140 6.4e-05 512 80 256 289280 11.9335 6.71334 74.9949 209.716 303.523 303.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1630 0.001024 1024 490 384 15840 0.696768 9.23392 27.1982 37.1726 37.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1520 0.001024 2048 440 512 15520 1.37139 23.8285 52.4822 77.7224 77.7851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1840 6.4e-05 2048 390 5376 273920 44.0054 28.3544 1392.79 837.942 2303.22 2303.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1820 0.000512 4096 530 1152 32800 6.6089 65.4204 266.067 338.14 338.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 870 0.001024 4096 255 768 13280 2.72243 64.7412 104.583 172.091 172.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1490 0.000256 4096 560 2048 58560 11.51 13.9264 793.788 417.938 1237.24 1237.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 630 0.001024 2048 240 2304 6720 1.42099 1.3841 15.1613 59.054 77.0944 77.1625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 480 3.2e-05 4096 135 4224 282624 834.385 234.932 3167.01 6957.66 11194.6 11195.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 0.000256 1024 50 1024 76224 3.41946 30.6619 104.823 138.95 139.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1140 6.4e-05 512 80 256 285696 11.9469 6.68618 72.4656 208.34 299.606 299.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1630 0.001024 1024 490 384 15744 0.694176 9.17693 27.3107 37.2253 37.2879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1520 0.001024 2048 440 512 15360 1.36717 23.665 52.1571 77.2325 77.2926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1840 6.4e-05 2048 390 5376 273408 44.0949 28.2926 1286.55 836.963 2196.04 2196.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1820 0.000512 4096 530 1152 32832 6.61504 59.435 266.251 332.346 332.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 870 0.001024 4096 255 768 13248 2.71974 64.8196 104.622 172.208 172.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1490 0.000256 4096 560 2048 58368 11.5057 13.9105 786.247 417.241 1228.98 1229.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 630 0.001024 2048 240 2304 6912 1.4272 1.36602 14.1421 58.9474 75.9541 76.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 480 3.2e-05 4096 135 4224 286720 833.139 234.842 3090.18 6971.13 11129.9 11130.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 0.000256 1024 50 1024 76160 3.42176 28.7293 104.859 137.054 137.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1140 6.4e-05 512 80 256 286720 12.0026 6.71494 74.2169 209.539 302.63 302.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1630 0.001024 1024 490 384 15680 0.694656 9.1255 28.4864 38.3506 38.4082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1520 0.001024 2048 440 512 15456 1.37005 23.7236 52.5399 77.6763 77.7314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1840 6.4e-05 2048 390 5376 272384 44.1449 28.3437 1200.85 837.606 2111.09 2111.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1820 0.000512 4096 530 1152 32704 6.6048 56.5576 267.449 330.655 330.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 870 0.001024 4096 255 768 13216 2.72384 64.9196 104.695 172.381 172.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1490 0.000256 4096 560 2048 58240 11.4886 13.9018 784.71 417.374 1227.55 1227.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 630 0.001024 2048 240 2304 6720 1.43126 1.37421 12.7583 61.6695 77.3066 77.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 480 3.2e-05 4096 135 4224 286720 832.966 233.995 2988.24 6952.48 11008.3 11008.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1410 0.000256 1024 50 1024 76032 3.42282 27.3027 104.723 135.493 135.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1140 6.4e-05 512 80 256 286720 11.9729 6.70925 74.0599 209.218 302.119 302.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1630 0.001024 1024 490 384 15616 0.693376 9.09882 28.248 38.081 38.1389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1520 0.001024 2048 440 512 15360 1.36957 23.6401 52.3682 77.4216 77.4758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1840 6.4e-05 2048 390 5376 272384 44.025 28.2688 1144.7 836.418 2053.54 2053.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1820 0.000512 4096 530 1152 32768 6.6153 52.495 267.217 326.371 326.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 870 0.001024 4096 255 768 13056 2.7049 64.5519 104.007 171.308 171.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1490 0.000256 4096 560 2048 58368 11.5366 13.9381 787.981 419.261 1232.79 1232.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 630 0.001024 2048 240 2304 6656 1.4167 1.35174 13.3944 59.7609 75.9949 76.0727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 480 3.2e-05 4096 135 4260 286720 834.974 234.874 8809.51 6962.68 16842.6 16843.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1410 0.000256 1024 50 1020 76160 3.42403 26.4607 104.763 134.691 134.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1140 6.4e-05 512 80 240 286720 12.0167 6.7113 76.9934 209.366 305.258 305.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1630 0.001024 1024 490 360 15904 0.693728 8.56896 27.519 36.8245 36.8821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1520 0.001024 2048 440 480 15680 1.37421 22.4059 52.4559 76.2786 76.3354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1840 6.4e-05 2048 390 5340 277760 43.6372 28.3054 1346.92 837.118 2256.13 2256.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1820 0.000512 4096 530 1080 33152 6.61014 220.568 265.679 492.903 492.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 870 0.001024 4096 255 780 12992 2.71155 62.0713 103.912 168.74 168.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1490 0.000256 4096 560 1980 58688 11.5016 13.9096 752.491 417.01 1194.99 1195.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 630 0.001024 2048 240 2280 7616 1.43293 1.37222 13.967 60.059 76.901 76.9788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 480 3.2e-05 4096 135 4224 286720 834.801 234.852 8639.84 6961.81 16671.9 16672.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1410 0.000256 1024 50 1024 76160 3.42096 26.1108 104.752 134.328 134.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1140 6.4e-05 512 80 256 290304 11.8674 6.71539 79.3968 209.333 307.481 307.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1630 0.001024 1024 490 384 15680 0.696064 8.70522 28.3914 37.8381 37.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1520 0.001024 2048 440 512 15456 1.37677 22.6431 52.4906 76.5568 76.6198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1840 6.4e-05 2048 390 5312 277760 43.7892 28.2836 1306.82 836.916 2215.98 2216.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1820 0.000512 4096 530 1088 33152 6.61741 218.968 265.389 491.02 491.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 870 0.001024 4096 255 768 13216 2.72998 61.6983 104.595 169.067 169.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1490 0.000256 4096 560 1984 59136 11.5075 13.9141 744.636 416.966 1187.1 1187.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 630 0.001024 2048 240 2304 7616 1.4295 1.37632 13.9389 61.7315 78.5494 78.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 480 3.2e-05 4096 135 4250 286720 826.82 232.599 8977.09 6875.55 16912.7 16913.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1410 0.000256 1024 50 1050 75880 3.4176 27.5028 104.495 135.46 135.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1140 6.4e-05 512 80 250 286720 11.8354 8.05702 78.374 207.558 305.984 306.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1630 0.001024 1024 490 400 15400 0.690176 9.18858 27.1935 37.113 37.1722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1520 0.001024 2048 440 500 15400 1.36646 22.1716 52.2393 75.8265 75.8825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1840 6.4e-05 2048 390 5300 277760 43.7797 28.3218 1343.11 835.773 2251.12 2251.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1820 0.000512 4096 530 1050 33040 6.56163 212.541 264.661 483.808 483.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 870 0.001024 4096 255 800 12880 2.72384 64.4162 104.427 171.612 171.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1490 0.000256 4096 560 1950 59360 11.6 13.978 755.105 419.107 1199.86 1199.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 630 0.001024 2048 240 2300 7840 1.42701 1.36166 14.4034 60.4288 77.6915 77.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 480 3.2e-05 4096 135 4224 286720 829.548 232.792 8767.81 6882.85 16713.6 16714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1410 0.000256 1024 50 1056 75880 3.41821 27.5558 104.621 135.637 135.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1140 6.4e-05 512 80 240 286720 11.8335 6.66957 78.3312 207.768 304.76 304.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1630 0.001024 1024 490 384 15680 0.69504 8.95312 28.419 38.1102 38.1649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1520 0.001024 2048 440 480 15400 1.35578 22.0242 51.8939 75.3156 75.3723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1840 6.4e-05 2048 390 5328 277760 43.7956 28.4136 1330.22 836.646 2239.21 2239.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1820 0.000512 4096 530 1056 33040 6.54934 215.57 265.724 487.887 487.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 870 0.001024 4096 255 768 13160 2.72294 62.4004 104.7 169.865 169.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1490 0.000256 4096 560 1968 59360 11.6083 13.9749 757.382 419.513 1202.56 1202.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 630 0.001024 2048 240 2256 7840 1.42419 1.36464 14.3054 59.7944 76.9625 77.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 480 3.2e-05 4096 135 4224 299008 811.186 230.08 9033.44 6817.98 16893.3 16893.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1410 0.000256 1024 50 1024 76288 3.42627 30.4271 104.88 138.776 138.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1140 6.4e-05 512 80 256 290816 11.8226 6.70531 80.2182 209.112 308.023 308.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1630 0.001024 1024 490 352 16128 0.699008 8.30464 27.7267 36.7735 36.8312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1520 0.001024 2048 440 480 15744 1.36806 21.7895 52.4042 75.6043 75.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1840 6.4e-05 2048 390 5312 278528 43.6895 28.3421 1483.34 838.746 2394.25 2394.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1820 0.000512 4096 530 1056 33408 6.61478 213.299 266.861 486.818 486.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 870 0.001024 4096 255 768 13312 2.7231 61.305 104.687 168.757 168.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1490 0.000256 4096 560 1952 59648 11.5367 13.9315 739.316 418.518 1183.38 1183.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 630 0.001024 2048 240 2272 8192 1.41901 1.36445 16.7381 59.5541 79.1474 79.2226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 480 3.2e-05 4096 135 4224 276480 831.141 234.091 4464.84 6933.24 12463.9 12464.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1410 0.000256 1024 50 1024 75840 3.42192 46.2626 104.808 154.537 154.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1140 6.4e-05 512 80 256 284160 11.7106 6.62528 106.265 206.587 331.343 331.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1630 0.001024 1024 490 352 15840 0.69248 11.9462 27.5885 40.2705 40.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1520 0.001024 2048 440 480 15360 1.36416 31.7522 52.3203 85.4828 85.5387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1840 6.4e-05 2048 390 5312 276480 43.5599 28.2931 2184.79 836.113 3092.9 3093.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1820 0.000512 4096 530 1056 32640 6.52288 302.659 262.572 571.796 571.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 870 0.001024 4096 255 768 12960 2.72243 87.3824 104.679 194.828 194.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1490 0.000256 4096 560 1952 58560 11.3883 13.83 1032.28 414.902 1472.48 1472.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 630 0.001024 2048 240 2272 6720 1.38384 1.3233 20.953 56.6099 80.3418 80.4177
