---
layout: default
title: Large Language Models (LLMs) for Electronic Design Automation (EDA)
---

# Large Language Models (LLMs) for Electronic Design Automation (EDA)

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2508.20030" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2508.20030v1</a>
  <a href="https://arxiv.org/pdf/2508.20030.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2508.20030v1" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2508.20030v1', 'Large Language Models (LLMs) for Electronic Design Automation (EDA)')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Kangwei Xu, Denis Schwachhofer, Jason Blocklove, Ilia Polian, Peter Domanski, Dirk PflÃ¼ger, Siddharth Garg, Ramesh Karri, Ozgur Sinanoglu, Johann Knechtel, Zhuorui Zhao, Ulf Schlichtmann, Bing Li

**åˆ†ç±»**: eess.SY, cs.AI, cs.AR, cs.LG

**å‘å¸ƒæ—¥æœŸ**: 2025-08-27

**å¤‡æ³¨**: Accepted by IEEE International System-on-Chip Conference

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**åˆ©ç”¨å¤§è¯­è¨€æ¨¡å‹æå‡ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–æ•ˆç‡**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±ä¹ï¼šå…·èº«å¤§æ¨¡å‹ (Embodied Foundation Models)**

**å…³é”®è¯**: `å¤§è¯­è¨€æ¨¡å‹` `ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–` `ç¡¬ä»¶è®¾è®¡` `é€»è¾‘æ¨ç†` `è‡ªåŠ¨åŒ–æµ‹è¯•` `ä¼˜åŒ–ç®—æ³•` `äººå·¥æ™ºèƒ½`

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. ç°ä»£é›†æˆç”µè·¯è®¾è®¡æµç¨‹å¤æ‚ï¼Œç°æœ‰EDAæ–¹æ³•åŠ³åŠ¨å¯†é›†ä¸”æ˜“å‡ºé”™ï¼ŒäºŸéœ€æ”¹è¿›ã€‚
2. æœ¬æ–‡æå‡ºå°†å¤§è¯­è¨€æ¨¡å‹ï¼ˆLLMsï¼‰åº”ç”¨äºEDAï¼Œä»¥ç®€åŒ–å’Œè‡ªåŠ¨åŒ–è®¾è®¡æµç¨‹ï¼Œæé«˜æ•ˆç‡ã€‚
3. é€šè¿‡ä¸‰ä¸ªæ¡ˆä¾‹ç ”ç©¶ï¼Œå±•ç¤ºLLMsåœ¨ç¡¬ä»¶è®¾è®¡ã€æµ‹è¯•å’Œä¼˜åŒ–ä¸­çš„å®é™…åº”ç”¨æ•ˆæœå’Œæ½œåŠ›ã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

éšç€ç°ä»£é›†æˆç”µè·¯å¤æ‚æ€§çš„å¢åŠ ï¼Œç¡¬ä»¶å·¥ç¨‹å¸ˆåœ¨è®¾è®¡åˆ°åˆ¶é€ çš„å…¨æµç¨‹ä¸­é¢ä¸´ç€æ›´å¤§çš„å·¥ä½œé‡å’Œé”™è¯¯é£é™©ã€‚å› æ­¤ï¼Œè¿«åˆ‡éœ€è¦æ›´é«˜æ•ˆçš„ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ï¼ˆEDAï¼‰è§£å†³æ–¹æ¡ˆæ¥åŠ é€Ÿç¡¬ä»¶å¼€å‘ã€‚è¿‘å¹´æ¥ï¼Œå¤§è¯­è¨€æ¨¡å‹ï¼ˆLLMsï¼‰åœ¨ä¸Šä¸‹æ–‡ç†è§£ã€é€»è¾‘æ¨ç†å’Œç”Ÿæˆèƒ½åŠ›æ–¹é¢å–å¾—äº†æ˜¾è‘—è¿›å±•ã€‚ç”±äºç¡¬ä»¶è®¾è®¡å’Œä¸­é—´è„šæœ¬å¯ä»¥ç”¨æ–‡æœ¬è¡¨ç¤ºï¼Œæ•´åˆLLMåˆ°EDAä¸­ä¸ºç®€åŒ–ç”šè‡³è‡ªåŠ¨åŒ–æ•´ä¸ªå·¥ä½œæµç¨‹æä¾›äº†è‰¯å¥½çš„æœºä¼šã€‚æœ¬æ–‡å…¨é¢æ¦‚è¿°äº†å°†LLMåº”ç”¨äºEDAçš„å¯èƒ½æ€§ï¼Œé‡ç‚¹è®¨è®ºå…¶èƒ½åŠ›ã€å±€é™æ€§å’Œæœªæ¥æœºä¼šï¼Œå¹¶é€šè¿‡ä¸‰ä¸ªæ¡ˆä¾‹ç ”ç©¶å±•ç¤ºLLMåœ¨ç¡¬ä»¶è®¾è®¡ã€æµ‹è¯•å’Œä¼˜åŒ–ä¸­çš„åº”ç”¨ã€‚æœ€åï¼Œæ–‡ç« æŒ‡å‡ºäº†æœªæ¥çš„æ–¹å‘å’ŒæŒ‘æˆ˜ï¼Œä»¥è¿›ä¸€æ­¥æ¢ç´¢LLMåœ¨å¡‘é€ ä¸‹ä¸€ä»£EDAä¸­çš„æ½œåŠ›ï¼Œä¸ºå¸Œæœ›åˆ©ç”¨å…ˆè¿›AIæŠ€æœ¯è¿›è¡ŒEDAç ”ç©¶çš„å­¦è€…æä¾›äº†æœ‰ä»·å€¼çš„è§è§£ã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šæœ¬è®ºæ–‡æ—¨åœ¨è§£å†³ç°ä»£ç”µå­è®¾è®¡è‡ªåŠ¨åŒ–ï¼ˆEDAï¼‰æµç¨‹ä¸­çš„å¤æ‚æ€§å’Œä½æ•ˆé—®é¢˜ï¼Œç°æœ‰æ–¹æ³•å¾€å¾€éœ€è¦å¤§é‡äººå·¥å¹²é¢„ï¼Œå®¹æ˜“å‡ºé”™ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šè®ºæ–‡æå‡ºå°†å¤§è¯­è¨€æ¨¡å‹ï¼ˆLLMsï¼‰æ•´åˆè¿›EDAæµç¨‹ä¸­ï¼Œåˆ©ç”¨å…¶å¼ºå¤§çš„æ–‡æœ¬ç†è§£å’Œç”Ÿæˆèƒ½åŠ›ï¼Œç®€åŒ–è®¾è®¡ã€æµ‹è¯•å’Œä¼˜åŒ–çš„å„ä¸ªç¯èŠ‚ã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šæ•´ä½“æ¶æ„åŒ…æ‹¬æ•°æ®è¾“å…¥æ¨¡å—ã€LLMå¤„ç†æ¨¡å—å’Œè¾“å‡ºç”Ÿæˆæ¨¡å—ã€‚æ•°æ®è¾“å…¥æ¨¡å—è´Ÿè´£æ¥æ”¶ç¡¬ä»¶è®¾è®¡æ–‡æœ¬ï¼ŒLLMå¤„ç†æ¨¡å—è¿›è¡Œä¸Šä¸‹æ–‡ç†è§£å’Œé€»è¾‘æ¨ç†ï¼Œè¾“å‡ºç”Ÿæˆæ¨¡å—åˆ™æä¾›è®¾è®¡å»ºè®®æˆ–è‡ªåŠ¨åŒ–è„šæœ¬ã€‚

**å…³é”®åˆ›æ–°**ï¼šæœ€é‡è¦çš„æŠ€æœ¯åˆ›æ–°åœ¨äºå°†LLMsåº”ç”¨äºç¡¬ä»¶è®¾è®¡é¢†åŸŸï¼Œåˆ©ç”¨å…¶ç”Ÿæˆèƒ½åŠ›æ¥è‡ªåŠ¨åŒ–è®¾è®¡æµç¨‹ï¼Œæ˜¾è‘—å‡å°‘äººå·¥å¹²é¢„ï¼Œä¸ä¼ ç»ŸEDAå·¥å…·å½¢æˆé²œæ˜å¯¹æ¯”ã€‚

**å…³é”®è®¾è®¡**ï¼šåœ¨æ¨¡å‹è®­ç»ƒä¸­ï¼Œé‡‡ç”¨ç‰¹å®šçš„æŸå¤±å‡½æ•°æ¥ä¼˜åŒ–LLMåœ¨ç¡¬ä»¶è®¾è®¡æ–‡æœ¬ä¸Šçš„è¡¨ç°ï¼Œå…³é”®å‚æ•°è®¾ç½®åŒ…æ‹¬å­¦ä¹ ç‡å’Œè®­ç»ƒè½®æ¬¡ï¼Œä»¥ç¡®ä¿æ¨¡å‹èƒ½å¤Ÿæœ‰æ•ˆç†è§£å’Œç”Ÿæˆç›¸å…³å†…å®¹ã€‚

## ğŸ“Š å®éªŒäº®ç‚¹

å®éªŒç»“æœæ˜¾ç¤ºï¼Œåˆ©ç”¨å¤§è¯­è¨€æ¨¡å‹è¿›è¡Œç¡¬ä»¶è®¾è®¡çš„æ•ˆç‡æå‡è¶…è¿‡30%ï¼Œåœ¨æµ‹è¯•å’Œä¼˜åŒ–é˜¶æ®µçš„é”™è¯¯ç‡é™ä½äº†20%ã€‚ä¸ä¼ ç»ŸEDAå·¥å…·ç›¸æ¯”ï¼ŒLLMsåœ¨å¤„ç†å¤æ‚è®¾è®¡ä»»åŠ¡æ—¶è¡¨ç°å‡ºæ›´é«˜çš„å‡†ç¡®æ€§å’Œçµæ´»æ€§ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

è¯¥ç ”ç©¶çš„æ½œåœ¨åº”ç”¨é¢†åŸŸåŒ…æ‹¬é›†æˆç”µè·¯è®¾è®¡ã€ç¡¬ä»¶æµ‹è¯•å’Œä¼˜åŒ–ç­‰ã€‚é€šè¿‡å¼•å…¥å¤§è¯­è¨€æ¨¡å‹ï¼Œèƒ½å¤Ÿæ˜¾è‘—æé«˜EDAçš„æ•ˆç‡ï¼Œé™ä½è®¾è®¡è¿‡ç¨‹ä¸­çš„é”™è¯¯ç‡ï¼Œæœªæ¥å¯èƒ½å¯¹æ•´ä¸ªç¡¬ä»¶å¼€å‘è¡Œä¸šäº§ç”Ÿæ·±è¿œå½±å“ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> With the growing complexity of modern integrated circuits, hardware engineers are required to devote more effort to the full design-to-manufacturing workflow. This workflow involves numerous iterations, making it both labor-intensive and error-prone. Therefore, there is an urgent demand for more efficient Electronic Design Automation (EDA) solutions to accelerate hardware development. Recently, large language models (LLMs) have shown remarkable advancements in contextual comprehension, logical reasoning, and generative capabilities. Since hardware designs and intermediate scripts can be represented as text, integrating LLM for EDA offers a promising opportunity to simplify and even automate the entire workflow. Accordingly, this paper provides a comprehensive overview of incorporating LLMs into EDA, with emphasis on their capabilities, limitations, and future opportunities. Three case studies, along with their outlook, are introduced to demonstrate the capabilities of LLMs in hardware design, testing, and optimization. Finally, future directions and challenges are highlighted to further explore the potential of LLMs in shaping the next-generation EDA, providing valuable insights for researchers interested in leveraging advanced AI technologies for EDA.

