
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/verilog/UART_TEST/pa.fromHdl.tcl
# create_project -name UART_TEST -dir "D:/verilog/UART_TEST/planAhead_run_4" -part xc6slx45csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/verilog/UART_TEST/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {uart_rx.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/verilog/UART_TEST/uart_rx.v" into library work
Analyzing Verilog file "D:/verilog/UART_TEST/clock_divider.v" into library work
Analyzing Verilog file "D:/verilog/UART_TEST/top.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/verilog/UART_TEST/top.ucf]
Finished Parsing UCF File [D:/verilog/UART_TEST/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 487e868d
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 576.797 ; gain = 121.500
update_compile_order -fileset sim_1
startgroup
set_property package_pin N12 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin P16 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin D4 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin M13 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin N12 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin L15 [get_ports clk]
endgroup
startgroup
set_property package_pin F5 [get_ports reset]
endgroup
startgroup
set_property package_pin A16 [get_ports rx]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun May 27 11:28:33 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
