
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002607                       # Number of seconds simulated
sim_ticks                                  2607347477                       # Number of ticks simulated
final_tick                                 2607347477                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 383754                       # Simulator instruction rate (inst/s)
host_op_rate                                   391072                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              329457211                       # Simulator tick rate (ticks/s)
host_mem_usage                                 645216                       # Number of bytes of host memory used
host_seconds                                     7.91                       # Real time elapsed on the host
sim_insts                                     3037045                       # Number of instructions simulated
sim_ops                                       3094966                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           833                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           23488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           33984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               57472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        23488                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23488                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              367                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              531                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  898                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            9008389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13033936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               22042325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       9008389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           9008389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           9008389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13033936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              22042325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       367.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       531.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1891                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          898                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        898                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   57472                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    57472                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 75                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 62                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 79                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                138                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                15                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                18                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 3                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                56                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2607225859                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    898                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      800                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       90                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          174                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     317.425287                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    251.300343                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    229.506212                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            18     10.34%     10.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           47     27.01%     37.36% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           59     33.91%     71.26% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           20     11.49%     82.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           12      6.90%     89.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.30%     91.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      3.45%     95.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            8      4.60%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           174                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        23488                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        33984                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 9008388.873056983575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13033935.944395799190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          367                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          531                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     14329075                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     20466515                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     39043.80                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     38543.34                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      17958090                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 34795590                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4490000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19997.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38747.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         22.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      22.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.17                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.17                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       718                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.96                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2903369.55                       # Average gap between requests
system.mem_ctrl.pageHitRate                     79.96                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    387090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3505740                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          40566240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              13425210                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1547520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        177209010                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         38504160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         504262980                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               780164790                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             299.217805                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            2573657654                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       2311823                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       17160000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2084988200                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    100270727                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       13987019                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    388629708                       # Time in different power states
system.mem_ctrl_1.actEnergy                    528360                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    273240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2905980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               8479320                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1164960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         84560070                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         15312000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         568706160                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               700983930                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             268.849448                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            2585670298                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2205793                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        8060000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2360405788                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     39872858                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11354091                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    185448947                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  357270                       # Number of BP lookups
system.cpu.branchPred.condPredicted            255366                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             24328                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               214989                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  107080                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             49.807199                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   49618                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               6022                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           36473                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              29931                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6542                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        16953                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3130069                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     3037045                       # Number of instructions committed
system.cpu.committedOps                       3094966                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                         84954                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.030630                       # CPI: cycles per instruction
system.cpu.ipc                               0.970281                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2321163     75.00%     75.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                  36093      1.17%     76.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     76.16% # Class of committed instruction
system.cpu.op_class_0::MemRead                 571710     18.47%     94.64% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165984      5.36%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite               16      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3094966                       # Class of committed instruction
system.cpu.tickCycles                         3024458                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                          105611                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions            2573908                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions            601599                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           140559                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           424.466643                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              686611                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1232.694794                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            219912                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   424.466643                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.829036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.829036                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          464                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2747393                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2747393                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       514659                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          514659                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159363                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         6016                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         6016                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         6016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6016                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       674022                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           674022                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       674022                       # number of overall hits
system.cpu.dcache.overall_hits::total          674022                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          142                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           142                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          513                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          655                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            655                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          655                       # number of overall misses
system.cpu.dcache.overall_misses::total           655                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     13398805                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13398805                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     55247892                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     55247892                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     68646697                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     68646697                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     68646697                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     68646697                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       514801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       514801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       159876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159876                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         6016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         6016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       674677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       674677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       674677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       674677                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003209                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003209                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000971                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000971                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000971                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000971                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94357.781690                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94357.781690                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 107695.695906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 107695.695906                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 104804.117557                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 104804.117557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 104804.117557                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 104804.117557                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           28                       # number of writebacks
system.cpu.dcache.writebacks::total                28                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           86                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           86                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data           98                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           98                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          130                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          130                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          427                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          427                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          557                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12278420                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12278420                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     47475169                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     47475169                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     59753589                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     59753589                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     59753589                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     59753589                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002671                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000826                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000826                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000826                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 94449.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 94449.384615                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111183.065574                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111183.065574                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107277.538600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107277.538600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107277.538600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107277.538600                       # average overall mshr miss latency
system.cpu.dcache.replacements                     74                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           326.884234                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              725124                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               395                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1835.756962                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            105791                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   326.884234                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.638446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.638446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          353                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.689453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2900895                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2900895                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       724729                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          724729                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       724729                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           724729                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       724729                       # number of overall hits
system.cpu.icache.overall_hits::total          724729                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           396                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::total           396                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     42173957                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     42173957                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     42173957                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     42173957                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     42173957                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     42173957                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       725125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       725125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       725125                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       725125                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       725125                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       725125                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000546                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000546                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000546                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000546                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106499.891414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106499.891414                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106499.891414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106499.891414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106499.891414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106499.891414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     41515887                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     41515887                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     41515887                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     41515887                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     41515887                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     41515887                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000546                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000546                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104838.098485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104838.098485                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104838.098485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104838.098485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104838.098485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104838.098485                       # average overall mshr miss latency
system.cpu.icache.replacements                     42                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse          769.248139                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs                975                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs              898                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.085746                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            87465                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   318.913904                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data   450.334235                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.019465                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.027486                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.046951                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024          898                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          844                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.054810                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses             8746                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses            8746                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks           28                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total           28                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           28                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           49                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           28                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           21                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              49                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           28                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           21                       # number of overall hits
system.cpu.l2cache.overall_hits::total             49                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data          427                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total          427                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          368                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          477                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          368                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data          536                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total           904                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          368                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data          536                       # number of overall misses
system.cpu.l2cache.overall_misses::total          904                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data     46051572                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     46051572                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     39502526                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     11308808                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     50811334                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     39502526                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data     57360380                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total     96862906                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     39502526                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data     57360380                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total     96862906                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks           28                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total           28                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data          427                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total          427                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          396                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data          130                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total          526                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          396                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data          557                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total          953                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          396                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data          557                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total          953                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.929293                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.838462                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.906844                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.929293                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.962298                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.948583                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.929293                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.962298                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.948583                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 107849.114754                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 107849.114754                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 107343.820652                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 103750.532110                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 106522.712788                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 107343.820652                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 107015.634328                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 107149.232301                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 107343.820652                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 107015.634328                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 107149.232301                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            5                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data          427                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total          427                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          368                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          104                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          472                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          368                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data          531                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total          899                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          368                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data          531                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total          899                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     38937752                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     38937752                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     33388306                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9123849                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     42512155                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     33388306                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data     48061601                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total     81449907                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     33388306                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data     48061601                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total     81449907                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.929293                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.897338                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.929293                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.953321                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.943337                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.929293                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.953321                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.943337                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 91189.114754                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 91189.114754                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 90729.092391                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87729.317308                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 90068.125000                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 90729.092391                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 90511.489642                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 90600.563960                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 90729.092391                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 90511.489642                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 90600.563960                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1069                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          143                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 525                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            28                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                427                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               427                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            526                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          833                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         1188                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2021                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        25280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        37440                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    62720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                953                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.053515                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.225177                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      902     94.65%     94.65% # Request fanout histogram
system.l2bus.snoop_fanout::1                       51      5.35%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  953                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               983773                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1645175                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             2324065                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests           898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2607347477                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                471                       # Transaction distribution
system.membus.trans_dist::ReadExReq               427                       # Transaction distribution
system.membus.trans_dist::ReadExResp              427                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           471                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         1796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port        57472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   57472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               898                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     898    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 898                       # Request fanout histogram
system.membus.reqLayer0.occupancy              748034                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4009195                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
