 
****************************************
Report : qor
Design : floating_integration
Version: U-2022.12-SP7
Date   : Sun Dec 24 21:24:42 2023
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          2.17
  Critical Path Slack:         uninit
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        740
  Leaf Cell Count:               3339
  Buf/Inv Cell Count:             295
  Buf Cell Count:                  19
  Inv Cell Count:                 276
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3243
  Sequential Cell Count:           96
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    43853.414219
  Noncombinational Area:  2388.787170
  Buf/Inv Area:           1631.232042
  Total Buffer Area:           105.06
  Total Inverter Area:        1526.17
  Macro/Black Box Area:      0.000000
  Net Area:               2733.046906
  -----------------------------------
  Cell Area:             46242.201389
  Design Area:           48975.248295


  Design Rules
  -----------------------------------
  Total Number of Nets:          4242
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.72
  Logic Optimization:                  0.86
  Mapping Optimization:                1.20
  -----------------------------------------
  Overall Compile Time:                3.50
  Overall Compile Wall Clock Time:     3.74

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
