
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <link rel="StyleSheet" media="screen" href="../css/hdl2html.css"/>
</head>
<body id="hdl2html">
  <tt><a name="1"/><span style="color:red">%s%%s%%s%%s%%s%1%s%%s%</span>`ifndef%s%__SYS_TMR_SIGNAL_V__<br/>
<a name="2"/><span style="color:red">%s%%s%%s%%s%%s%2%s%%s%</span>`<span class="keyattr">define</span>%s%__SYS_TMR_SIGNAL_V__<br/>
<a name="3"/><span style="color:red">%s%%s%%s%%s%%s%3%s%%s%</span><br/>
<a name="4"/><span style="color:red">%s%%s%%s%%s%%s%4%s%%s%</span><span class="comment">//%s%=============================================================================</span><br/>
<a name="5"/><span style="color:red">%s%%s%%s%%s%%s%5%s%%s%</span><span class="comment">//%s%Module:%s%sys_signal</span><br/>
<a name="6"/><span style="color:red">%s%%s%%s%%s%%s%6%s%%s%</span><span class="comment">//%s%Description:%s%Generates%s%the%s%main%s%system%s%clock%s%and%s%active-low%s%reset%s%signal.</span><br/>
<a name="7"/><span style="color:red">%s%%s%%s%%s%%s%7%s%%s%</span><span class="comment">//%s%Parameters:</span><br/>
<a name="8"/><span style="color:red">%s%%s%%s%%s%%s%8%s%%s%</span><span class="comment">//%s%%s%%s%-%s%sys_clk_period:%s%The%s%period%s%of%s%the%s%generated%s%clock%s%in%s%ns.</span><br/>
<a name="9"/><span style="color:red">%s%%s%%s%%s%%s%9%s%%s%</span><span class="comment">//%s%Outputs:</span><br/>
<a name="10"/><span style="color:red">%s%%s%%s%%s%10%s%%s%</span><span class="comment">//%s%%s%%s%-%s%sys_clk:%s%The%s%system%s%clock.</span><br/>
<a name="11"/><span style="color:red">%s%%s%%s%%s%11%s%%s%</span><span class="comment">//%s%%s%%s%-%s%sys_rst_n:%s%The%s%active-low%s%reset%s%signal.</span><br/>
<a name="12"/><span style="color:red">%s%%s%%s%%s%12%s%%s%</span><span class="comment">//%s%=============================================================================</span><br/>
<a name="13"/><span style="color:red">%s%%s%%s%%s%13%s%%s%</span><span class="keyword">module</span>%s%sys_signal%s%#(<br/>
<a name="14"/><span style="color:red">%s%%s%%s%%s%14%s%%s%</span>%s%%s%<span class="keyword">parameter</span>%s%sys_clk_period%s%=%s%10<br/>
<a name="15"/><span style="color:red">%s%%s%%s%%s%15%s%%s%</span>)(<br/>
<a name="16"/><span style="color:red">%s%%s%%s%%s%16%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">reg</span>%s%sys_clk,%s%sys_rst_n<br/>
<a name="17"/><span style="color:red">%s%%s%%s%%s%17%s%%s%</span>);<br/>
<a name="18"/><span style="color:red">%s%%s%%s%%s%18%s%%s%</span>%s%%s%<br/>
<a name="19"/><span style="color:red">%s%%s%%s%%s%19%s%%s%</span>%s%%s%<span class="comment">//%s%Clock%s%Generation:%s%sys_clk</span><br/>
<a name="20"/><span style="color:red">%s%%s%%s%%s%20%s%%s%</span>%s%%s%<span class="keyword">initial</span>%s%<span class="keyword">begin</span><br/>
<a name="21"/><span style="color:red">%s%%s%%s%%s%21%s%%s%</span>%s%%s%%s%%s%sys_clk%s%=%s%1'b0;<br/>
<a name="22"/><span style="color:red">%s%%s%%s%%s%22%s%%s%</span>%s%%s%%s%%s%<span class="keyword">forever</span>%s%#(sys_clk_period/2)%s%sys_clk%s%=%s%~sys_clk;<br/>
<a name="23"/><span style="color:red">%s%%s%%s%%s%23%s%%s%</span>%s%%s%<span class="keyword">end</span><br/>
<a name="24"/><span style="color:red">%s%%s%%s%%s%24%s%%s%</span><br/>
<a name="25"/><span style="color:red">%s%%s%%s%%s%25%s%%s%</span>%s%%s%<span class="comment">//%s%Reset%s%Generation:%s%sys_rst_n</span><br/>
<a name="26"/><span style="color:red">%s%%s%%s%%s%26%s%%s%</span>%s%%s%<span class="keyword">initial</span>%s%<span class="keyword">begin</span>%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%<br/>
<a name="27"/><span style="color:red">%s%%s%%s%%s%27%s%%s%</span>%s%%s%%s%%s%sys_rst_n%s%=%s%1'b0;%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%<span class="comment">//%s%Assert%s%reset</span><br/>
<a name="28"/><span style="color:red">%s%%s%%s%%s%28%s%%s%</span>%s%%s%%s%%s%<span class="keyword">repeat</span>%s%(2)%s%@(<span class="keyattr">posedge</span>%s%sys_clk);%s%<span class="comment">//%s%Wait%s%for%s%a%s%few%s%clock%s%cycles</span><br/>
<a name="29"/><span style="color:red">%s%%s%%s%%s%29%s%%s%</span>%s%%s%%s%%s%sys_rst_n%s%=%s%1'b1;%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%<span class="comment">//%s%Release%s%reset</span><br/>
<a name="30"/><span style="color:red">%s%%s%%s%%s%30%s%%s%</span>%s%%s%<span class="keyword">end</span><br/>
<a name="31"/><span style="color:red">%s%%s%%s%%s%31%s%%s%</span><br/>
<a name="32"/><span style="color:red">%s%%s%%s%%s%32%s%%s%</span><span class="keyword">endmodule</span><br/>
<a name="33"/><span style="color:red">%s%%s%%s%%s%33%s%%s%</span><br/>
<a name="34"/><span style="color:red">%s%%s%%s%%s%34%s%%s%</span><span class="comment">//%s%=============================================================================</span><br/>
<a name="35"/><span style="color:red">%s%%s%%s%%s%35%s%%s%</span><span class="comment">//%s%Module:%s%cnt_clk_in_gen</span><br/>
<a name="36"/><span style="color:red">%s%%s%%s%%s%36%s%%s%</span><span class="comment">//%s%Description:%s%Generates%s%four%s%divided%s%clock%s%signals%s%from%s%a%s%single%s%input%s%clock.</span><br/>
<a name="37"/><span style="color:red">%s%%s%%s%%s%37%s%%s%</span><span class="comment">//%s%Outputs:</span><br/>
<a name="38"/><span style="color:red">%s%%s%%s%%s%38%s%%s%</span><span class="comment">//%s%%s%%s%-%s%sys_clk:%s%The%s%input%s%clock.</span><br/>
<a name="39"/><span style="color:red">%s%%s%%s%%s%39%s%%s%</span><span class="comment">//%s%%s%%s%-%s%clk_in:%s%A%s%4-bit%s%bus%s%containing%s%the%s%divided%s%clocks.</span><br/>
<a name="40"/><span style="color:red">%s%%s%%s%%s%40%s%%s%</span><span class="comment">//%s%=============================================================================</span><br/>
<a name="41"/><span style="color:red">%s%%s%%s%%s%41%s%%s%</span><span class="keyword">module</span>%s%cnt_clk_in_gen%s%(<br/>
<a name="42"/><span style="color:red">%s%%s%%s%%s%42%s%%s%</span>%s%%s%<span class="keyword">input</span>%s%<span class="keyword">wire</span>%s%sys_clk,<br/>
<a name="43"/><span style="color:red">%s%%s%%s%%s%43%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">wire</span>%s%[3:0]%s%clk_in<br/>
<a name="44"/><span style="color:red">%s%%s%%s%%s%44%s%%s%</span>);<br/>
<a name="45"/><span style="color:red">%s%%s%%s%%s%45%s%%s%</span><br/>
<a name="46"/><span style="color:red">%s%%s%%s%%s%46%s%%s%</span>%s%%s%<span class="comment">//%s%Divided%s%Clock%s%Registers</span><br/>
<a name="47"/><span style="color:red">%s%%s%%s%%s%47%s%%s%</span>%s%%s%<span class="keyword">reg</span>%s%clk_div2,%s%clk_div4,%s%clk_div8,%s%clk_div16;<br/>
<a name="48"/><span style="color:red">%s%%s%%s%%s%48%s%%s%</span>%s%%s%<br/>
<a name="49"/><span style="color:red">%s%%s%%s%%s%49%s%%s%</span>%s%%s%<span class="keyword">initial</span>%s%<span class="keyword">begin</span><br/>
<a name="50"/><span style="color:red">%s%%s%%s%%s%50%s%%s%</span>%s%%s%%s%%s%<span class="comment">//%s%Initialize%s%registers%s%to%s%0</span><br/>
<a name="51"/><span style="color:red">%s%%s%%s%%s%51%s%%s%</span>%s%%s%%s%%s%clk_div2%s%%s%=%s%1'b0;<br/>
<a name="52"/><span style="color:red">%s%%s%%s%%s%52%s%%s%</span>%s%%s%%s%%s%clk_div4%s%%s%=%s%1'b0;<br/>
<a name="53"/><span style="color:red">%s%%s%%s%%s%53%s%%s%</span>%s%%s%%s%%s%clk_div8%s%%s%=%s%1'b0;<br/>
<a name="54"/><span style="color:red">%s%%s%%s%%s%54%s%%s%</span>%s%%s%%s%%s%clk_div16%s%=%s%1'b0;<br/>
<a name="55"/><span style="color:red">%s%%s%%s%%s%55%s%%s%</span>%s%%s%<span class="keyword">end</span><br/>
<a name="56"/><span style="color:red">%s%%s%%s%%s%56%s%%s%</span><br/>
<a name="57"/><span style="color:red">%s%%s%%s%%s%57%s%%s%</span>%s%%s%<span class="comment">//%s%Generate%s%divided%s%clocks%s%from%s%the%s%input%s%clock</span><br/>
<a name="58"/><span style="color:red">%s%%s%%s%%s%58%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(<span class="keyattr">posedge</span>%s%sys_clk)%s%%s%%s%clk_div2%s%%s%&lt;=%s%~clk_div2;<br/>
<a name="59"/><span style="color:red">%s%%s%%s%%s%59%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(<span class="keyattr">posedge</span>%s%clk_div2)%s%%s%clk_div4%s%%s%&lt;=%s%~clk_div4;<br/>
<a name="60"/><span style="color:red">%s%%s%%s%%s%60%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(<span class="keyattr">posedge</span>%s%clk_div4)%s%%s%clk_div8%s%%s%&lt;=%s%~clk_div8;<br/>
<a name="61"/><span style="color:red">%s%%s%%s%%s%61%s%%s%</span>%s%%s%<span class="keyword">always</span>%s%@(<span class="keyattr">posedge</span>%s%clk_div8)%s%%s%clk_div16%s%&lt;=%s%~clk_div16;<br/>
<a name="62"/><span style="color:red">%s%%s%%s%%s%62%s%%s%</span>%s%%s%<br/>
<a name="63"/><span style="color:red">%s%%s%%s%%s%63%s%%s%</span>%s%%s%<span class="comment">//%s%Assign%s%the%s%divided%s%clocks%s%to%s%the%s%output%s%bus</span><br/>
<a name="64"/><span style="color:red">%s%%s%%s%%s%64%s%%s%</span>%s%%s%<span class="keyword">assign</span>%s%clk_in%s%=%s%{clk_div16,%s%clk_div8,%s%clk_div4,%s%clk_div2};<br/>
<a name="65"/><span style="color:red">%s%%s%%s%%s%65%s%%s%</span><br/>
<a name="66"/><span style="color:red">%s%%s%%s%%s%66%s%%s%</span><span class="keyword">endmodule</span><br/>
<a name="67"/><span style="color:red">%s%%s%%s%%s%67%s%%s%</span><br/>
<a name="68"/><span style="color:red">%s%%s%%s%%s%68%s%%s%</span><span class="comment">//%s%=============================================================================</span><br/>
<a name="69"/><span style="color:red">%s%%s%%s%%s%69%s%%s%</span><span class="comment">//%s%Module:%s%cnt_sys_signal</span><br/>
<a name="70"/><span style="color:red">%s%%s%%s%%s%70%s%%s%</span><span class="comment">//%s%Description:%s%Top-level%s%module%s%that%s%instantiates%s%the%s%clock/reset%s%generator</span><br/>
<a name="71"/><span style="color:red">%s%%s%%s%%s%71%s%%s%</span><span class="comment">//%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%and%s%the%s%divided%s%clock%s%generator.%s%This%s%module%s%serves%s%as%s%a</span><br/>
<a name="72"/><span style="color:red">%s%%s%%s%%s%72%s%%s%</span><span class="comment">//%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%%s%convenient%s%wrapper%s%for%s%the%s%testbench.</span><br/>
<a name="73"/><span style="color:red">%s%%s%%s%%s%73%s%%s%</span><span class="comment">//%s%Outputs:</span><br/>
<a name="74"/><span style="color:red">%s%%s%%s%%s%74%s%%s%</span><span class="comment">//%s%%s%%s%-%s%sys_clk_w:%s%The%s%main%s%system%s%clock.</span><br/>
<a name="75"/><span style="color:red">%s%%s%%s%%s%75%s%%s%</span><span class="comment">//%s%%s%%s%-%s%sys_rst_n_w:%s%The%s%system%s%reset.</span><br/>
<a name="76"/><span style="color:red">%s%%s%%s%%s%76%s%%s%</span><span class="comment">//%s%%s%%s%-%s%clk_in_w:%s%The%s%four%s%divided%s%clock%s%signals.</span><br/>
<a name="77"/><span style="color:red">%s%%s%%s%%s%77%s%%s%</span><span class="comment">//%s%=============================================================================</span><br/>
<a name="78"/><span style="color:red">%s%%s%%s%%s%78%s%%s%</span><span class="keyword">module</span>%s%cnt_sys_signal%s%#(<br/>
<a name="79"/><span style="color:red">%s%%s%%s%%s%79%s%%s%</span>%s%%s%<span class="keyword">parameter</span>%s%sys_clk_period%s%=%s%10<br/>
<a name="80"/><span style="color:red">%s%%s%%s%%s%80%s%%s%</span>)(<br/>
<a name="81"/><span style="color:red">%s%%s%%s%%s%81%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">wire</span>%s%sys_clk_w,<br/>
<a name="82"/><span style="color:red">%s%%s%%s%%s%82%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">wire</span>%s%sys_rst_n_w,<br/>
<a name="83"/><span style="color:red">%s%%s%%s%%s%83%s%%s%</span>%s%%s%<span class="keyword">output</span>%s%<span class="keyword">wire</span>%s%[3:0]%s%clk_in_w%s%%s%<br/>
<a name="84"/><span style="color:red">%s%%s%%s%%s%84%s%%s%</span>);<br/>
<a name="85"/><span style="color:red">%s%%s%%s%%s%85%s%%s%</span>%s%%s%<br/>
<a name="86"/><span style="color:red">%s%%s%%s%%s%86%s%%s%</span>%s%%s%<span class="comment">//%s%Internal%s%wire%s%to%s%connect%s%the%s%two%s%sub-modules</span><br/>
<a name="87"/><span style="color:red">%s%%s%%s%%s%87%s%%s%</span>%s%%s%<span class="keyword">wire</span>%s%sys_clk_int;<br/>
<a name="88"/><span style="color:red">%s%%s%%s%%s%88%s%%s%</span>%s%%s%<br/>
<a name="89"/><span style="color:red">%s%%s%%s%%s%89%s%%s%</span>%s%%s%<span class="comment">//%s%Instantiate%s%the%s%clock%s%and%s%reset%s%generator</span><br/>
<a name="90"/><span style="color:red">%s%%s%%s%%s%90%s%%s%</span>%s%%s%sys_signal%s%#(<br/>
<a name="91"/><span style="color:red">%s%%s%%s%%s%91%s%%s%</span>%s%%s%%s%%s%.sys_clk_period(sys_clk_period)<br/>
<a name="92"/><span style="color:red">%s%%s%%s%%s%92%s%%s%</span>%s%%s%)%s%signal_gen_inst%s%(<br/>
<a name="93"/><span style="color:red">%s%%s%%s%%s%93%s%%s%</span>%s%%s%%s%%s%.sys_clk(sys_clk_int),<br/>
<a name="94"/><span style="color:red">%s%%s%%s%%s%94%s%%s%</span>%s%%s%%s%%s%.sys_rst_n(sys_rst_n_w)<br/>
<a name="95"/><span style="color:red">%s%%s%%s%%s%95%s%%s%</span>%s%%s%);<br/>
<a name="96"/><span style="color:red">%s%%s%%s%%s%96%s%%s%</span><br/>
<a name="97"/><span style="color:red">%s%%s%%s%%s%97%s%%s%</span>%s%%s%<span class="comment">//%s%Instantiate%s%the%s%divided%s%clock%s%generator</span><br/>
<a name="98"/><span style="color:red">%s%%s%%s%%s%98%s%%s%</span>%s%%s%cnt_clk_in_gen%s%clk_gen_inst%s%(<br/>
<a name="99"/><span style="color:red">%s%%s%%s%%s%99%s%%s%</span>%s%%s%%s%%s%.sys_clk(sys_clk_int),<br/>
<a name="100"/><span style="color:red">%s%%s%%s%100%s%%s%</span>%s%%s%%s%%s%.clk_in(clk_in_w)<br/>
<a name="101"/><span style="color:red">%s%%s%%s%101%s%%s%</span>%s%%s%);<br/>
<a name="102"/><span style="color:red">%s%%s%%s%102%s%%s%</span><br/>
<a name="103"/><span style="color:red">%s%%s%%s%103%s%%s%</span>%s%%s%<span class="comment">//%s%Connect%s%the%s%internal%s%clock%s%wire%s%to%s%the%s%output</span><br/>
<a name="104"/><span style="color:red">%s%%s%%s%104%s%%s%</span>%s%%s%<span class="keyword">assign</span>%s%sys_clk_w%s%=%s%sys_clk_int;<br/>
<a name="105"/><span style="color:red">%s%%s%%s%105%s%%s%</span><br/>
<a name="106"/><span style="color:red">%s%%s%%s%106%s%%s%</span><span class="keyword">endmodule</span><br/>
<a name="107"/><span style="color:red">%s%%s%%s%107%s%%s%</span><br/>
<a name="108"/><span style="color:red">%s%%s%%s%108%s%%s%</span>`<span class="keyattr">endif</span>%s%<span class="comment">//%s%__SYS_TMR_SIGNAL_V__</span><br/>
<a name="109"/><span style="color:red">%s%%s%%s%109%s%%s%</span><br/>
</tt>
<script type="text/javascript" src="../scripts/buildsrcpage.js"></script>
  
</body>
</html>
