{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734595908405 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734595908405 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:11:48 2024 " "Processing started: Thu Dec 19 11:11:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734595908405 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734595908405 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quiz3 -c quiz3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off quiz3 -c quiz3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734595908405 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1734595908737 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734595908927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tb " "Found entity 1: Tb" {  } { { "../cse331p2/Tb.v" "" { Text "C:/Users/PC/Desktop/cse331p2/Tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/singlecyclemips.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/singlecyclemips.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleMIPS " "Found entity 1: SingleCycleMIPS" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../cse331p2/RegisterFile.v" "" { Text "C:/Users/PC/Desktop/cse331p2/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/pcmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/pcmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcModule " "Found entity 1: PcModule" {  } { { "../cse331p2/PcModule.v" "" { Text "C:/Users/PC/Desktop/cse331p2/PcModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/instructionfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/instructionfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "../cse331p2/InstructionFetch.v" "" { Text "C:/Users/PC/Desktop/cse331p2/InstructionFetch.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../cse331p2/DataMemory.v" "" { Text "C:/Users/PC/Desktop/cse331p2/DataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../cse331p2/ControlUnit.v" "" { Text "C:/Users/PC/Desktop/cse331p2/ControlUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/cse331p2/alumodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/cse331p2/alumodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluModule " "Found entity 1: AluModule" {  } { { "../cse331p2/AluModule.v" "" { Text "C:/Users/PC/Desktop/cse331p2/AluModule.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734595909035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734595909035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleMIPS " "Elaborating entity \"SingleCycleMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734595909088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SingleCycleMIPS.v(28) " "Verilog HDL assignment warning at SingleCycleMIPS.v(28): truncated value with size 32 to match size of target (5)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734595909090 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[0\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[0\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909090 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[1\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[1\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[2\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[2\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[3\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[3\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[4\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[4\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[5\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[5\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[6\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[6\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[7\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[7\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[8\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[8\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909091 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[9\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[9\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909092 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[10\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[10\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909092 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[11\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[11\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909092 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[12\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[12\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909092 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[13\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[13\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909092 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[14\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[14\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909092 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[15\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[15\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909092 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[16\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[16\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909093 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[17\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[17\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909093 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[18\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[18\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909093 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[19\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[19\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909093 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[20\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[20\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909093 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[21\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[21\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909093 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[22\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[22\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[23\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[23\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[24\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[24\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[25\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[25\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[26\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[26\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[27\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[27\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[28\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[28\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[29\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[29\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[30\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[30\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_pc\[31\] SingleCycleMIPS.v(27) " "Inferred latch for \"next_pc\[31\]\" at SingleCycleMIPS.v(27)" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734595909094 "|SingleCycleMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcModule PcModule:pc_module " "Elaborating entity \"PcModule\" for hierarchy \"PcModule:pc_module\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "pc_module" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734595909097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:if_module " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:if_module\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "if_module" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734595909100 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 InstructionFetch.v(11) " "Verilog HDL warning at InstructionFetch.v(11): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../cse331p2/InstructionFetch.v" "" { Text "C:/Users/PC/Desktop/cse331p2/InstructionFetch.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734595909105 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 InstructionFetch.v(8) " "Net \"instruction_memory.data_a\" at InstructionFetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../cse331p2/InstructionFetch.v" "" { Text "C:/Users/PC/Desktop/cse331p2/InstructionFetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734595909114 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 InstructionFetch.v(8) " "Net \"instruction_memory.waddr_a\" at InstructionFetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../cse331p2/InstructionFetch.v" "" { Text "C:/Users/PC/Desktop/cse331p2/InstructionFetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734595909114 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 InstructionFetch.v(8) " "Net \"instruction_memory.we_a\" at InstructionFetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../cse331p2/InstructionFetch.v" "" { Text "C:/Users/PC/Desktop/cse331p2/InstructionFetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734595909115 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf_module " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf_module\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "rf_module" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734595909137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluModule AluModule:alu_module " "Elaborating entity \"AluModule\" for hierarchy \"AluModule:alu_module\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "alu_module" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734595909166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dm_module " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dm_module\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "dm_module" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734595909171 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 DataMemory.v(13) " "Verilog HDL warning at DataMemory.v(13): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../cse331p2/DataMemory.v" "" { Text "C:/Users/PC/Desktop/cse331p2/DataMemory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734595909176 "|SingleCycleMIPS|DataMemory:dm_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:cu_module " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:cu_module\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "cu_module" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734595909207 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(31) " "Verilog HDL Case Statement warning at ControlUnit.v(31): incomplete case statement has no default case item" {  } { { "../cse331p2/ControlUnit.v" "" { Text "C:/Users/PC/Desktop/cse331p2/ControlUnit.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734595909210 "|SingleCycleMIPS|ControlUnit:cu_module"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(27) " "Verilog HDL Case Statement warning at ControlUnit.v(27): incomplete case statement has no default case item" {  } { { "../cse331p2/ControlUnit.v" "" { Text "C:/Users/PC/Desktop/cse331p2/ControlUnit.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734595909210 "|SingleCycleMIPS|ControlUnit:cu_module"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734595909898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734595909898 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734595909947 "|SingleCycleMIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734595909947 "|SingleCycleMIPS|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734595909947 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734595909948 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734595909948 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734595909948 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734595910007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 11:11:50 2024 " "Processing ended: Thu Dec 19 11:11:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734595910007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734595910007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734595910007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734595910007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734595912190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734595912191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:11:51 2024 " "Processing started: Thu Dec 19 11:11:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734595912191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734595912191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off quiz3 -c quiz3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off quiz3 -c quiz3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734595912192 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734595912363 ""}
{ "Info" "0" "" "Project  = quiz3" {  } {  } 0 0 "Project  = quiz3" 0 0 "Fitter" 0 0 1734595912364 ""}
{ "Info" "0" "" "Revision = quiz3" {  } {  } 0 0 "Revision = quiz3" 0 0 "Fitter" 0 0 1734595912364 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1734595912511 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "quiz3 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"quiz3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734595912519 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1734595912575 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1734595912575 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734595912870 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1734595912910 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734595913934 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 4 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/Quiz3/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734595914368 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rst } } } { "../cse331p2/SingleCycleMIPS.v" "" { Text "C:/Users/PC/Desktop/cse331p2/SingleCycleMIPS.v" 6 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/PC/Desktop/Quiz3/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1734595914368 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1734595914368 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1734595926938 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734595927428 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quiz3.sdc " "Synopsys Design Constraints File file not found: 'quiz3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734595928147 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734595928148 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1734595928148 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1734595928149 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734595928149 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1734595928149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734595928150 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734595928155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734595928155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734595928155 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734595928156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734595928156 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734595928156 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734595928156 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1734595928157 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734595928157 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734595928220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734595944011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734595944125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734595944137 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734595944895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734595944895 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734595945906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/PC/Desktop/Quiz3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1734595966988 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734595966988 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734595968367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1734595968368 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1734595968368 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734595968368 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1734595969551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734595969776 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734595970541 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734595970671 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734595971628 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734595973305 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/Quiz3/output_files/quiz3.fit.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/Quiz3/output_files/quiz3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734595973782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5789 " "Peak virtual memory: 5789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734595974525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 11:12:54 2024 " "Processing ended: Thu Dec 19 11:12:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734595974525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734595974525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734595974525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734595974525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734595976278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734595976279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:12:56 2024 " "Processing started: Thu Dec 19 11:12:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734595976279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734595976279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off quiz3 -c quiz3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off quiz3 -c quiz3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734595976279 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734595986891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734595991081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 11:13:11 2024 " "Processing ended: Thu Dec 19 11:13:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734595991081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734595991081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734595991081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734595991081 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734595991986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734595993256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734595993256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:13:12 2024 " "Processing started: Thu Dec 19 11:13:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734595993256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734595993256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta quiz3 -c quiz3 " "Command: quartus_sta quiz3 -c quiz3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734595993257 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1734595993408 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734595994236 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1734595994291 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1734595994291 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "quiz3.sdc " "Synopsys Design Constraints File file not found: 'quiz3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1734595995608 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734595995609 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1734595995609 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1734595995609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1734595995610 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1734595995610 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1734595995611 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1734595995617 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1734595995619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595995620 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595995627 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595995630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595995633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595995636 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595995638 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1734595995646 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1734595995696 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1734595996841 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734595996943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1734595996943 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1734595996943 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1734595996944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595996944 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595996951 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595996956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595996960 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595996962 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595996966 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1734595996975 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1734595997194 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1734595997929 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734595998006 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1734595998006 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1734595998007 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1734595998007 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998017 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998021 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998023 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1734595998031 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734595998343 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1734595998343 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1734595998343 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1734595998343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998348 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734595998357 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734595998858 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734595998858 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734595998981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 11:13:18 2024 " "Processing ended: Thu Dec 19 11:13:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734595998981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734595998981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734595998981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734595998981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734596000807 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734596000807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:13:20 2024 " "Processing started: Thu Dec 19 11:13:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734596000807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734596000807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off quiz3 -c quiz3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off quiz3 -c quiz3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734596000807 ""}
{ "Warning" "WQNETO_POST_COMPILATION_VHDL_SIMULATION_NOT_SUPPORTED" "Cyclone V " "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the Cyclone V devices." {  } {  } 0 11101 "Unable to generate the VHDL EDA simulation netlist files because the Quartus II software does not currently support VHDL post-compilation simulation for the %1!s! devices." 0 0 "Quartus II" 0 -1 1734596001917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734596001991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 11:13:21 2024 " "Processing ended: Thu Dec 19 11:13:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734596001991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734596001991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734596001991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734596001991 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus II Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734596002664 ""}
