

================================================================
== Vivado HLS Report for 'long_div3'
================================================================
* Date:           Mon Jul 23 16:23:07 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.106|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |                          |                |  Latency  |  Interval | Pipeline|
        |         Instance         |     Module     | min | max | min | max |   Type  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_86  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_93  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        +--------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|    3276|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        -|      -|     122|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     122|    3423|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       3|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------+---------+-------+---+------+
    |         Instance         |     Module     | BRAM_18K| DSP48E| FF|  LUT |
    +--------------------------+----------------+---------+-------+---+------+
    |grp_lut_div3_chunk_fu_86  |lut_div3_chunk  |        0|      0|  0|  1638|
    |grp_lut_div3_chunk_fu_93  |lut_div3_chunk  |        0|      0|  0|  1638|
    +--------------------------+----------------+---------+-------+---+------+
    |Total                     |                |        0|      0|  0|  3276|
    +--------------------------+----------------+---------+-------+---+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  44|          9|    1|          9|
    |grp_lut_div3_chunk_fu_86_d_V     |  44|          9|    4|         36|
    |grp_lut_div3_chunk_fu_86_r_in_V  |  15|          3|    2|          6|
    |grp_lut_div3_chunk_fu_93_d_V     |  44|          9|    4|         36|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 147|         30|   11|         87|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  8|   0|    8|          0|
    |p_Result_10_reg_354     |  4|   0|    4|          0|
    |p_Result_11_reg_359     |  4|   0|    4|          0|
    |p_Result_12_reg_364     |  4|   0|    4|          0|
    |p_Result_13_reg_369     |  4|   0|    4|          0|
    |p_Result_2_reg_309      |  4|   0|    4|          0|
    |p_Result_3_reg_314      |  4|   0|    4|          0|
    |p_Result_4_reg_319      |  4|   0|    4|          0|
    |p_Result_5_reg_324      |  4|   0|    4|          0|
    |p_Result_6_reg_329      |  4|   0|    4|          0|
    |p_Result_7_reg_334      |  4|   0|    4|          0|
    |p_Result_8_reg_339      |  4|   0|    4|          0|
    |p_Result_9_reg_344      |  4|   0|    4|          0|
    |p_Result_s_4_reg_349    |  4|   0|    4|          0|
    |q_chunk_V_0_10_reg_424  |  4|   0|    4|          0|
    |q_chunk_V_0_11_reg_429  |  4|   0|    4|          0|
    |q_chunk_V_0_12_reg_434  |  4|   0|    4|          0|
    |q_chunk_V_0_1_reg_304   |  4|   0|    4|          0|
    |q_chunk_V_0_2_reg_379   |  4|   0|    4|          0|
    |q_chunk_V_0_3_reg_384   |  4|   0|    4|          0|
    |q_chunk_V_0_4_reg_389   |  4|   0|    4|          0|
    |q_chunk_V_0_5_reg_394   |  4|   0|    4|          0|
    |q_chunk_V_0_6_reg_399   |  4|   0|    4|          0|
    |q_chunk_V_0_7_reg_404   |  4|   0|    4|          0|
    |q_chunk_V_0_8_reg_409   |  4|   0|    4|          0|
    |q_chunk_V_0_9_reg_414   |  4|   0|    4|          0|
    |q_chunk_V_0_s_reg_419   |  4|   0|    4|          0|
    |q_chunk_V_reg_299       |  4|   0|    4|          0|
    |reg_116                 |  2|   0|    2|          0|
    |tmp_reg_374             |  4|   0|    4|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   |122|   0|  122|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |   long_div3  | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |   long_div3  | return value |
|ap_start   |  in |    1| ap_ctrl_hs |   long_div3  | return value |
|ap_done    | out |    1| ap_ctrl_hs |   long_div3  | return value |
|ap_idle    | out |    1| ap_ctrl_hs |   long_div3  | return value |
|ap_ready   | out |    1| ap_ctrl_hs |   long_div3  | return value |
|ap_return  | out |   64| ap_ctrl_hs |   long_div3  | return value |
|in_r       |  in |   64|   ap_none  |     in_r     |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

