--
-- VHDL Architecture PipelinedOperators_test.parallelAdder_tb.struct
--
-- Created:
--          by - axel.amand.UNKNOWN (WE7860)
--          at - 15:19:47 28.04.2023
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  USE ieee.numeric_std.ALL;

LIBRARY PipelinedOperators;
LIBRARY PipelinedOperators_test;

ARCHITECTURE struct OF parallelAdder_tb IS

    -- Architecture declarations
    constant adderBitNb: positive := 8;
    constant clockFrequency : real := 60.0E6;
    --constant clockFrequency : real := 66.0E6;

    -- Internal signal declarations
    SIGNAL a    : signed(adderBitNb-1 DOWNTO 0);
    SIGNAL b    : signed(adderBitNb-1 DOWNTO 0);
    SIGNAL cIn  : std_ulogic;
    SIGNAL cOut : std_ulogic;
    SIGNAL sum  : signed(adderBitNb-1 DOWNTO 0);


    -- Component Declarations
    COMPONENT parallelAdder
    GENERIC (
        bitNb : positive := 32
    );
    PORT (
        sum  : OUT    signed (bitNb-1 DOWNTO 0);
        cIn  : IN     std_ulogic ;
        cOut : OUT    std_ulogic ;
        a    : IN     signed (bitNb-1 DOWNTO 0);
        b    : IN     signed (bitNb-1 DOWNTO 0)
    );
    END COMPONENT;
    COMPONENT parallelAdder_tester
    GENERIC (
        adderBitNb     : positive := 32;
        clockFrequency : real     := 60.0E6
    );
    PORT (
        cOut : IN     std_ulogic ;
        sum  : IN     signed (adderBitNb-1 DOWNTO 0);
        a    : OUT    signed (adderBitNb-1 DOWNTO 0);
        b    : OUT    signed (adderBitNb-1 DOWNTO 0);
        cIn  : OUT    std_ulogic 
    );
    END COMPONENT;

    -- Optional embedded configurations
    -- pragma synthesis_off
    FOR ALL : parallelAdder USE ENTITY PipelinedOperators.parallelAdder;
    FOR ALL : parallelAdder_tester USE ENTITY PipelinedOperators_test.parallelAdder_tester;
    -- pragma synthesis_on


BEGIN

    -- Instance port mappings.
    I_DUT : parallelAdder
        GENERIC MAP (
            bitNb => adderBitNb
        )
        PORT MAP (
            sum  => sum,
            cIn  => cIn,
            cOut => cOut,
            a    => a,
            b    => b
        );
    I_tester : parallelAdder_tester
        GENERIC MAP (
            adderBitNb     => adderBitNb,
            clockFrequency => clockFrequency
        )
        PORT MAP (
            cOut => cOut,
            sum  => sum,
            a    => a,
            b    => b,
            cIn  => cIn
        );

END struct;
