
****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12348 ; free virtual = 60172
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12256 ; free virtual = 60079
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top s13207_bench -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 670164
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.664 ; gain = 2.863 ; free physical = 11221 ; free virtual = 59044
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's13207_bench' [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/s13207.v:1]
INFO: [Synth 8-6155] done synthesizing module 's13207_bench' (1#1) [/home/jason/gmt_benchmarks/original_benchmarks/s13207/rtl/s13207.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.539 ; gain = 117.738 ; free physical = 11898 ; free virtual = 59724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2516.445 ; gain = 126.645 ; free physical = 11911 ; free virtual = 59737
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2524.449 ; gain = 134.648 ; free physical = 11911 ; free virtual = 59736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2524.449 ; gain = 134.648 ; free physical = 11918 ; free virtual = 59745
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 510   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11902 ; free virtual = 59735
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11902 ; free virtual = 59735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11900 ; free virtual = 59733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11902 ; free virtual = 59735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11902 ; free virtual = 59735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11902 ; free virtual = 59735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|s13207_bench | g1158_reg | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|s13207_bench | g1097_reg | 5      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|s13207_bench | g16_reg   | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-------------+-----------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT1   |    10|
|3     |LUT2   |    37|
|4     |LUT3   |    35|
|5     |LUT4   |    55|
|6     |LUT5   |    55|
|7     |LUT6   |    40|
|8     |SRL16E |     3|
|9     |FDCE   |   207|
|10    |FDPE   |     1|
|11    |FDRE   |     3|
|12    |IBUF   |    11|
|13    |OBUF   |   121|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   579|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11901 ; free virtual = 59734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2540.465 ; gain = 150.664 ; free physical = 11902 ; free virtual = 59735
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2540.473 ; gain = 150.664 ; free physical = 11902 ; free virtual = 59735
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.473 ; gain = 0.000 ; free physical = 11984 ; free virtual = 59817
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 11934 ; free virtual = 59767
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2596.492 ; gain = 206.691 ; free physical = 12072 ; free virtual = 59905

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12072 ; free virtual = 59905

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12072 ; free virtual = 59905

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12072 ; free virtual = 59905

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12072 ; free virtual = 59905

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12072 ; free virtual = 59905

Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12071 ; free virtual = 59904

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12071 ; free virtual = 59904

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2596.492 ; gain = 0.000 ; free physical = 12072 ; free virtual = 59905
Placing Design...
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11704 ; free virtual = 59537
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ec0de62c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11705 ; free virtual = 59538
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11705 ; free virtual = 59538

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12efb51fe

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11705 ; free virtual = 59538

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dcd4a5fa

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11705 ; free virtual = 59538

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dcd4a5fa

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11705 ; free virtual = 59538
Phase 1 Placer Initialization | Checksum: 1dcd4a5fa

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11705 ; free virtual = 59538

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dcd4a5fa

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11703 ; free virtual = 59536

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dcd4a5fa

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11703 ; free virtual = 59536

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1c5ef9c50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11670 ; free virtual = 59503
Phase 2 Global Placement | Checksum: 1c5ef9c50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11670 ; free virtual = 59503

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c5ef9c50

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11670 ; free virtual = 59503

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 166f2c32b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11668 ; free virtual = 59501

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1145119b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11668 ; free virtual = 59501

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 137d15a37

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11668 ; free virtual = 59501

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11665 ; free virtual = 59498

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11665 ; free virtual = 59498

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11665 ; free virtual = 59498
Phase 3 Detail Placement | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11665 ; free virtual = 59498

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11665 ; free virtual = 59498

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11666 ; free virtual = 59499

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11666 ; free virtual = 59499
Phase 4.3 Placer Reporting | Checksum: 22830a179

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11666 ; free virtual = 59499

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11666 ; free virtual = 59499

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11666 ; free virtual = 59499
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1de7dc1d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11666 ; free virtual = 59499
Ending Placer Task | Checksum: 12444166c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3091.473 ; gain = 0.000 ; free physical = 11666 ; free virtual = 59499
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 1 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3091.473 ; gain = 494.980 ; free physical = 11692 ; free virtual = 59525
Routing Design...
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e4e73db2 ConstDB: 0 ShapeSum: 3f5cd8ba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1115c5e69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3104.348 ; gain = 0.000 ; free physical = 11520 ; free virtual = 59353
Post Restoration Checksum: NetGraph: 55238e6b NumContArr: bc38cffe Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1115c5e69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.008 ; gain = 18.660 ; free physical = 11486 ; free virtual = 59319

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1115c5e69

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3123.008 ; gain = 18.660 ; free physical = 11488 ; free virtual = 59321
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 16002c91f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3151.305 ; gain = 46.957 ; free physical = 11475 ; free virtual = 59308

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 294
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 294
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16002c91f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11479 ; free virtual = 59312
Phase 3 Initial Routing | Checksum: 9f0c5bfc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11479 ; free virtual = 59312

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 18703bbcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11479 ; free virtual = 59312
Phase 4 Rip-up And Reroute | Checksum: 18703bbcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11479 ; free virtual = 59312

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 18703bbcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11478 ; free virtual = 59311

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 18703bbcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11478 ; free virtual = 59311
Phase 6 Post Hold Fix | Checksum: 18703bbcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11478 ; free virtual = 59311

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0836489 %
  Global Horizontal Routing Utilization  = 0.0905087 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 17.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 26.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 18703bbcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11478 ; free virtual = 59311

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18703bbcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3152.305 ; gain = 47.957 ; free physical = 11476 ; free virtual = 59310

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 100740845

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.320 ; gain = 79.973 ; free physical = 11478 ; free virtual = 59311
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3184.320 ; gain = 79.973 ; free physical = 11515 ; free virtual = 59348

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3184.320 ; gain = 92.848 ; free physical = 11515 ; free virtual = 59348
Writing checkpoint...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 11512 ; free virtual = 59346
INFO: [Common 17-1381] The checkpoint '/home/jason/gmt_benchmarks/original_benchmarks/s13207/compiled_design/s13207_bench.dcp' has been generated.
Writing utilization_report...
Writing Vivado netlist...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3184.320 ; gain = 0.000 ; free physical = 11513 ; free virtual = 59346
Command: write_bitstream -force s13207_bench.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./s13207_bench.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/original_benchmarks/s13207/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:37:53 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3502.043 ; gain = 317.723 ; free physical = 11480 ; free virtual = 59317
Command: write_bitstream -force s13207_bench_debug.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./s13207_bench_debug.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/original_benchmarks/s13207/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:38:00 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 3 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3534.023 ; gain = 31.980 ; free physical = 11473 ; free virtual = 59315
All done...
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:38:00 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12335 ; free virtual = 60167
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12249 ; free virtual = 60081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 672426
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.660 ; gain = 3.738 ; free physical = 11225 ; free virtual = 59057
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:1077]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:2]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (1#1) [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U9' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U9' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U9' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U10' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U10' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U10' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U11' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U11' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U11' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
INFO: [Synth 8-6157] synthesizing module 'XNOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1896]
ERROR: [Synth 8-6156] failed synthesizing module 'XNOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1896]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:1077]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2445.566 ; gain = 55.645 ; free physical = 11202 ; free virtual = 59034
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 11 Warnings, 16 Critical Warnings and 37 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:38:15 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12332 ; free virtual = 60164
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12236 ; free virtual = 60068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 672615
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2430.566 ; gain = 40.645 ; free physical = 11202 ; free virtual = 59034
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:1077]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:2]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (1#1) [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:2391]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:26]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:27]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:28]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:29]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:31]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:32]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U9' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U9' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U9' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:33]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U10' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U10' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U10' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:34]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U11' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U11' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U11' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:35]
INFO: [Synth 8-6157] synthesizing module 'XNOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1896]
ERROR: [Synth 8-6156] failed synthesizing module 'XNOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/benchmarks_master_lib.v:1896]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/original_benchmarks/b15_scan/rtl/b15_scan.v:1077]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2482.473 ; gain = 92.551 ; free physical = 11190 ; free virtual = 59022
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 11 Warnings, 16 Critical Warnings and 37 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:38:33 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12316 ; free virtual = 60148
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12224 ; free virtual = 60056
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top openMSP430 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 672807
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:2180]
ERROR: [Synth 8-2841] use of undefined macro DMEM_MSB [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:122]
ERROR: [Synth 8-2715] syntax error near : [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:122]
ERROR: [Synth 8-2841] use of undefined macro IRQ_NR [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:126]
ERROR: [Synth 8-2841] use of undefined macro PMEM_MSB [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:137]
ERROR: [Synth 8-2715] syntax error near : [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:137]
ERROR: [Synth 8-1011] dmem_addr is not a port [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:58]
ERROR: [Synth 8-1011] pmem_addr is not a port [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:73]
ERROR: [Synth 8-993] pmem_addr is an unknown type [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:137]
ERROR: [Synth 8-1852] concurrent assignment to a non-net mclk is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:314]
ERROR: [Synth 8-1852] concurrent assignment to a non-net dbg_freeze is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:638]
ERROR: [Synth 8-1852] concurrent assignment to a non-net dbg_i2c_sda_out is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:640]
ERROR: [Synth 8-1852] concurrent assignment to a non-net dbg_uart_txd is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:646]
INFO: [Synth 8-2350] module openMSP430 ignored due to previous errors [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:48]
Failed to read verilog '/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v'
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 16 Critical Warnings and 13 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:38:50 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12279 ; free virtual = 60111
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12184 ; free virtual = 60016
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top openMSP430 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 672985
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/benchmarks_master_lib.v:2180]
ERROR: [Synth 8-2841] use of undefined macro DMEM_MSB [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:122]
ERROR: [Synth 8-2715] syntax error near : [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:122]
ERROR: [Synth 8-2841] use of undefined macro IRQ_NR [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:126]
ERROR: [Synth 8-2841] use of undefined macro PMEM_MSB [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:137]
ERROR: [Synth 8-2715] syntax error near : [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:137]
ERROR: [Synth 8-1011] dmem_addr is not a port [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:58]
ERROR: [Synth 8-1011] pmem_addr is not a port [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:73]
ERROR: [Synth 8-993] pmem_addr is an unknown type [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:137]
ERROR: [Synth 8-1852] concurrent assignment to a non-net mclk is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:314]
ERROR: [Synth 8-1852] concurrent assignment to a non-net dbg_freeze is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:638]
ERROR: [Synth 8-1852] concurrent assignment to a non-net dbg_i2c_sda_out is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:640]
ERROR: [Synth 8-1852] concurrent assignment to a non-net dbg_uart_txd is not permitted [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:646]
INFO: [Synth 8-2350] module openMSP430 ignored due to previous errors [/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v:48]
Failed to read verilog '/home/jason/gmt_benchmarks/original_benchmarks/openmsp430/rtl/openMSP430.v'
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 16 Critical Warnings and 13 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:39:08 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12328 ; free virtual = 60160
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12236 ; free virtual = 60068
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b19 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 673202
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2180]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_0 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_0 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:93]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:161]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:320]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_3 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:411]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:502]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_3 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:570]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:638]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_5 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:737]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_6 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:926]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_5 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1043]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_7 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1111]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_8 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1228]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_6 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1346]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_7 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1414]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_9 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1482]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_10 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1557]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_12 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1632]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_0 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1740]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1781]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_13 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1822]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_14 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_20 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2002]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_21 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2077]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_16 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2152]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2260]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_3 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2301]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_17 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2342]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_25 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2450]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_28 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2519]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_29 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2590]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_31 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2661]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_32 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2736]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_20 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2811]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2919]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_5 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2960]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_21 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_36 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3109]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_39 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3178]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_40 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3249]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_42 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3320]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_43 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3395]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_24 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_6 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3578]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_7 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3619]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_25 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_47 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3768]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_53 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3840]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_54 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_28 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3990]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_8 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4098]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_9 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4139]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_29 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4180]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_58 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4288]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_61 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4357]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_62 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4428]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_64 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4499]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_65 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4574]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_32 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4649]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_10 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4757]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_11 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_33 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4839]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_69 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4947]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_72 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5016]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_73 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5087]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_34 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5158]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_74 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5249]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_35 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5317]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_75 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5408]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_36 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5476]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_37 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5567]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_76 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5658]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_77 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5726]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_38 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5794]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_39 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5893]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_78 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6012]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_40 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6080]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_79 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6195]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_41 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6263]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_42 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6383]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_80 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6496]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_81 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6564]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2594.660 ; gain = 200.664 ; free physical = 11668 ; free virtual = 59500
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b19' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:28465]
INFO: [Synth 8-6157] synthesizing module 'ISOLANDX8' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6155] done synthesizing module 'ISOLANDX8' (1#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6157] synthesizing module 'AO222X2' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6155] done synthesizing module 'AO222X2' (2#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6157] synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (3#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6157] synthesizing module 'XNOR3X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'XNOR3X1' (4#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (5#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'b19' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:28465]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2826.582 ; gain = 432.586 ; free physical = 11817 ; free virtual = 59649
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 100 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:39:33 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12291 ; free virtual = 60123
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12196 ; free virtual = 60028
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b19 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 673429
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2180]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_0 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_0 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:93]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:161]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:252]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:320]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_3 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:411]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:502]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_3 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:570]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:638]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_5 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:737]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:858]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_6 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:926]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_5 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1043]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_7 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1111]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_8 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1228]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_6 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1346]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_7 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1414]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_9 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1482]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_10 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1557]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_12 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1632]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_0 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1740]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_1 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1781]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_13 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1822]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_14 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:1930]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_20 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2002]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_21 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2077]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_16 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2152]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_2 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2260]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_3 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2301]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_17 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2342]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_25 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2450]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_28 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2519]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_29 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2590]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_31 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2661]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_32 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2736]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_20 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2811]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_4 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2919]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_5 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2960]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_21 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3001]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_36 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3109]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_39 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3178]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_40 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3249]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_42 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3320]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_43 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3395]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_24 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3470]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_6 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3578]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_7 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3619]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_25 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3660]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_47 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3768]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_53 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3840]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_54 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3915]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_28 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:3990]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_8 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4098]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_9 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4139]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_29 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4180]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_58 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4288]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_61 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4357]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_62 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4428]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_64 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4499]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_65 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4574]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_32 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4649]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_10 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4757]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_inc_11 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4798]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_33 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4839]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_69 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:4947]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_72 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5016]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_73 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5087]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_34 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5158]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_74 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5249]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_35 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5317]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_75 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5408]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_36 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5476]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_37 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5567]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_76 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5658]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_77 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5726]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_38 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5794]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_39 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:5893]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_78 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6012]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_40 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6080]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_79 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6195]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_41 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6263]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_sub_42 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6383]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_80 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6496]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module b19_DW01_add_81 [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:6564]
INFO: [Common 17-14] Message 'Synth 8-2490' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2630.629 ; gain = 236.633 ; free physical = 11637 ; free virtual = 59469
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b19' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:28465]
INFO: [Synth 8-6157] synthesizing module 'ISOLANDX8' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6155] done synthesizing module 'ISOLANDX8' (1#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6157] synthesizing module 'AO222X2' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6155] done synthesizing module 'AO222X2' (2#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6157] synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (3#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6157] synthesizing module 'XNOR3X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'XNOR3X1' (4#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (5#1) [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:59]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:2]
ERROR: [Synth 8-6156] failed synthesizing module 'b19' [/home/jason/gmt_benchmarks/original_benchmarks/b19/rtl/b19_scan.v:28465]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2862.551 ; gain = 468.555 ; free physical = 11784 ; free virtual = 59616
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 100 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:39:58 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12302 ; free virtual = 60134
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12212 ; free virtual = 60044
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 673635
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.660 ; gain = 3.762 ; free physical = 11199 ; free virtual = 59031
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:1201]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:12]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'INVX0' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1374]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:62]
INFO: [Synth 8-6157] synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:1201]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.566 ; gain = 54.668 ; free physical = 11166 ; free virtual = 58998
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 9 Warnings, 16 Critical Warnings and 28 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:40:16 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12272 ; free virtual = 60104
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12177 ; free virtual = 60009
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 673824
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2430.566 ; gain = 40.668 ; free physical = 11176 ; free virtual = 59008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:1201]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:12]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'INVX0' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1374]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:61]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:62]
INFO: [Synth 8-6157] synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T200/rtl/b15_eco.v:1201]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2480.473 ; gain = 90.574 ; free physical = 11130 ; free virtual = 58963
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 9 Warnings, 16 Critical Warnings and 28 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:40:35 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12300 ; free virtual = 60132
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12208 ; free virtual = 60041
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 674014
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.664 ; gain = 3.762 ; free physical = 11173 ; free virtual = 59006
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:1201]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:12]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'INVX0' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1374]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:62]
INFO: [Synth 8-6157] synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:1201]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.570 ; gain = 54.668 ; free physical = 11162 ; free virtual = 58995
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 9 Warnings, 16 Critical Warnings and 28 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:40:52 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12268 ; free virtual = 60101
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12173 ; free virtual = 60006
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 674197
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2430.570 ; gain = 40.668 ; free physical = 11161 ; free virtual = 58993
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:1201]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:12]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'INVX0' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1374]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:61]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:62]
INFO: [Synth 8-6157] synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T400/rtl/b15_eco.v:1201]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2480.477 ; gain = 90.574 ; free physical = 11126 ; free virtual = 58959
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 9 Warnings, 16 Critical Warnings and 28 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:41:11 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12274 ; free virtual = 60106
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12187 ; free virtual = 60020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 674381
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.664 ; gain = 3.762 ; free physical = 11152 ; free virtual = 58985
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:1201]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:12]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'INVX0' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1374]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:62]
INFO: [Synth 8-6157] synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:1201]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2444.570 ; gain = 54.668 ; free physical = 11142 ; free virtual = 58974
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 9 Warnings, 16 Critical Warnings and 28 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:41:28 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12246 ; free virtual = 60079
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12150 ; free virtual = 59983
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b15 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 674571
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2430.570 ; gain = 40.668 ; free physical = 11124 ; free virtual = 58956
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:1201]
INFO: [Synth 8-6157] synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:12]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1374]
INFO: [Synth 8-6155] done synthesizing module 'INVX0' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1374]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U8' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:54]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U7' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:55]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U6' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:56]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U5' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:57]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U4' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:58]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U3' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:60]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U1' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:61]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:62]
INFO: [Synth 8-6157] synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'AND2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/benchmarks_master_lib.v:1512]
ERROR: [Synth 8-6156] failed synthesizing module 'b15_DW01_add_1' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:12]
ERROR: [Synth 8-6156] failed synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b15_trojans/b15-T100/rtl/b15_extracted.v:1201]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2480.477 ; gain = 90.574 ; free physical = 11105 ; free virtual = 58938
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 9 Warnings, 16 Critical Warnings and 28 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:41:47 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12269 ; free virtual = 60102
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12186 ; free virtual = 60019
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top s13207 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 674761
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.660 ; gain = 3.793 ; free physical = 11176 ; free virtual = 59009
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's13207' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2]
INFO: [Synth 8-6157] synthesizing module 'nor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6155] done synthesizing module 'nor2s3' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6157] synthesizing module 'xor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6155] done synthesizing module 'xor2s3' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6157] synthesizing module 'nnd2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s3' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6157] synthesizing module 'nnd3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s3' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6157] synthesizing module 'nnd4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s2' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6157] synthesizing module 'or2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6155] done synthesizing module 'or2s3' (6#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6157] synthesizing module 'xnr2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6155] done synthesizing module 'xnr2s3' (7#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6157] synthesizing module 'or5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6155] done synthesizing module 'or5s3' (8#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6157] synthesizing module 'nor5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'nor5s3' (9#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6157] synthesizing module 'nor6s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:181]
INFO: [Synth 8-6155] done synthesizing module 'nor6s3' (10#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:181]
INFO: [Synth 8-6157] synthesizing module 'and2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6155] done synthesizing module 'and2s3' (11#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6157] synthesizing module 'or4s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:332]
INFO: [Synth 8-6155] done synthesizing module 'or4s3' (12#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:332]
INFO: [Synth 8-6157] synthesizing module 'nor4s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:143]
INFO: [Synth 8-6155] done synthesizing module 'nor4s3' (13#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:143]
INFO: [Synth 8-6157] synthesizing module 'and4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6155] done synthesizing module 'and4s2' (14#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6157] synthesizing module 'and3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6155] done synthesizing module 'and3s3' (15#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6157] synthesizing module 'or3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6155] done synthesizing module 'or3s3' (16#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6157] synthesizing module 'nor3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:130]
INFO: [Synth 8-6155] done synthesizing module 'nor3s3' (17#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:130]
INFO: [Synth 8-6157] synthesizing module 'i1s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6155] done synthesizing module 'i1s3' (18#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6157] synthesizing module 'and2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:621]
INFO: [Synth 8-6155] done synthesizing module 'and2s1' (19#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:621]
INFO: [Synth 8-6157] synthesizing module 'nnd2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s1' (20#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6157] synthesizing module 'nnd2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s2' (21#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6157] synthesizing module 'and4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6155] done synthesizing module 'and4s1' (22#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6157] synthesizing module 'nnd3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s1' (23#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6157] synthesizing module 'nnd3s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s2' (24#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6157] synthesizing module 'nnd4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s1' (25#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6157] synthesizing module 'and3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6155] done synthesizing module 'and3s1' (26#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6157] synthesizing module 'hi1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6155] done synthesizing module 'hi1s1' (27#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6157] synthesizing module 'ib1s9' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ib1s9' (28#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6157] synthesizing module 'ib1s5' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ib1s5' (29#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6157] synthesizing module 'i1s12' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:68]
INFO: [Synth 8-6155] done synthesizing module 'i1s12' (30#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:68]
INFO: [Synth 8-6157] synthesizing module 'sdffs1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'sdffs1' (31#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1081]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_636/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2106]
WARNING: [Synth 8-7023] instance 'DFF_636/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2106]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_633/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2112]
WARNING: [Synth 8-7023] instance 'DFF_633/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2112]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_625/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2128]
WARNING: [Synth 8-7023] instance 'DFF_625/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2128]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_621/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2136]
WARNING: [Synth 8-7023] instance 'DFF_621/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2136]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_614/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2148]
WARNING: [Synth 8-7023] instance 'DFF_614/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2148]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_609/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2158]
WARNING: [Synth 8-7023] instance 'DFF_609/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2158]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_601/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2174]
WARNING: [Synth 8-7023] instance 'DFF_601/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2174]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_598/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2178]
WARNING: [Synth 8-7023] instance 'DFF_598/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2178]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_595/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2184]
WARNING: [Synth 8-7023] instance 'DFF_595/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2184]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_590/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2194]
WARNING: [Synth 8-7023] instance 'DFF_590/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2194]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_587/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2200]
WARNING: [Synth 8-7023] instance 'DFF_587/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2200]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_586/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2202]
WARNING: [Synth 8-7023] instance 'DFF_586/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2202]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_584/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2204]
WARNING: [Synth 8-7023] instance 'DFF_584/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2204]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_583/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2206]
WARNING: [Synth 8-7023] instance 'DFF_583/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2206]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_582/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2208]
WARNING: [Synth 8-7023] instance 'DFF_582/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2208]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_580/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2212]
WARNING: [Synth 8-7023] instance 'DFF_580/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2212]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_578/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2216]
WARNING: [Synth 8-7023] instance 'DFF_578/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2216]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_576/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2220]
WARNING: [Synth 8-7023] instance 'DFF_576/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2220]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_568/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2236]
WARNING: [Synth 8-7023] instance 'DFF_568/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2236]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_562/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2248]
WARNING: [Synth 8-7023] instance 'DFF_562/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2248]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_557/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2258]
WARNING: [Synth 8-7023] instance 'DFF_557/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2258]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_556/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2260]
WARNING: [Synth 8-7023] instance 'DFF_556/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2260]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_554/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2264]
WARNING: [Synth 8-7023] instance 'DFF_554/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2264]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_553/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2266]
WARNING: [Synth 8-7023] instance 'DFF_553/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2266]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_548/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2272]
WARNING: [Synth 8-7023] instance 'DFF_548/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2272]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_547/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2274]
WARNING: [Synth 8-7023] instance 'DFF_547/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2274]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_543/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2282]
WARNING: [Synth 8-7023] instance 'DFF_543/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2282]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_539/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2290]
WARNING: [Synth 8-7023] instance 'DFF_539/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2290]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_536/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2296]
WARNING: [Synth 8-7023] instance 'DFF_536/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2296]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_535/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2298]
WARNING: [Synth 8-7023] instance 'DFF_535/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2298]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_534/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2300]
WARNING: [Synth 8-7023] instance 'DFF_534/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2300]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_533/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2302]
WARNING: [Synth 8-7023] instance 'DFF_533/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2302]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_531/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2306]
WARNING: [Synth 8-7023] instance 'DFF_531/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2306]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_529/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2310]
WARNING: [Synth 8-7023] instance 'DFF_529/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2310]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_522/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2324]
WARNING: [Synth 8-7023] instance 'DFF_522/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2324]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_520/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2328]
WARNING: [Synth 8-7023] instance 'DFF_520/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2328]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_516/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2336]
WARNING: [Synth 8-7023] instance 'DFF_516/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2336]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_512/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2344]
WARNING: [Synth 8-7023] instance 'DFF_512/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2344]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_509/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2350]
WARNING: [Synth 8-7023] instance 'DFF_509/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2350]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_504/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2360]
WARNING: [Synth 8-7023] instance 'DFF_504/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2360]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_503/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2362]
WARNING: [Synth 8-7023] instance 'DFF_503/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2362]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_502/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2364]
WARNING: [Synth 8-7023] instance 'DFF_502/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2364]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_499/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2370]
WARNING: [Synth 8-7023] instance 'DFF_499/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2370]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_497/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2374]
WARNING: [Synth 8-7023] instance 'DFF_497/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2374]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_491/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2386]
WARNING: [Synth 8-7023] instance 'DFF_491/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2386]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_490/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2388]
WARNING: [Synth 8-7023] instance 'DFF_490/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2388]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_487/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2394]
WARNING: [Synth 8-7023] instance 'DFF_487/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2394]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_486/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2396]
WARNING: [Synth 8-7023] instance 'DFF_486/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2396]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_483/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2402]
WARNING: [Synth 8-7023] instance 'DFF_483/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2402]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_479/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2410]
WARNING: [Synth 8-7023] instance 'DFF_479/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2410]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_478/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2412]
WARNING: [Synth 8-7023] instance 'DFF_478/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2412]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_469/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2430]
WARNING: [Synth 8-7023] instance 'DFF_469/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2430]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_468/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2432]
WARNING: [Synth 8-7023] instance 'DFF_468/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2432]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_467/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2434]
WARNING: [Synth 8-7023] instance 'DFF_467/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2434]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_466/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2436]
WARNING: [Synth 8-7023] instance 'DFF_466/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2436]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_465/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2438]
WARNING: [Synth 8-7023] instance 'DFF_465/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2438]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_463/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2442]
WARNING: [Synth 8-7023] instance 'DFF_463/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2442]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_451/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2466]
WARNING: [Synth 8-7023] instance 'DFF_451/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2466]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_445/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2478]
WARNING: [Synth 8-7023] instance 'DFF_445/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2478]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_444/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2480]
WARNING: [Synth 8-7023] instance 'DFF_444/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2480]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_442/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2484]
WARNING: [Synth 8-7023] instance 'DFF_442/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2484]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_437/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2494]
WARNING: [Synth 8-7023] instance 'DFF_437/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2494]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_434/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2500]
WARNING: [Synth 8-7023] instance 'DFF_434/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2500]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_429/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2510]
WARNING: [Synth 8-7023] instance 'DFF_429/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2510]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_428/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2512]
WARNING: [Synth 8-7023] instance 'DFF_428/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2512]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_427/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2514]
WARNING: [Synth 8-7023] instance 'DFF_427/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2514]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_426/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2516]
WARNING: [Synth 8-7023] instance 'DFF_426/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2516]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_423/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2522]
WARNING: [Synth 8-7023] instance 'DFF_423/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2522]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_419/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2530]
WARNING: [Synth 8-7023] instance 'DFF_419/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2530]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_416/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2536]
WARNING: [Synth 8-7023] instance 'DFF_416/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2536]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_413/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2542]
WARNING: [Synth 8-7023] instance 'DFF_413/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2542]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_410/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2548]
WARNING: [Synth 8-7023] instance 'DFF_410/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2548]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_406/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2556]
WARNING: [Synth 8-7023] instance 'DFF_406/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2556]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_405/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2558]
WARNING: [Synth 8-7023] instance 'DFF_405/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2558]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_400/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2568]
WARNING: [Synth 8-7023] instance 'DFF_400/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2568]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_397/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2574]
WARNING: [Synth 8-7023] instance 'DFF_397/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2574]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_396/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2576]
WARNING: [Synth 8-7023] instance 'DFF_396/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2576]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_394/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2580]
WARNING: [Synth 8-7023] instance 'DFF_394/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2580]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_386/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2594]
WARNING: [Synth 8-7023] instance 'DFF_386/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2594]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_385/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2596]
WARNING: [Synth 8-7023] instance 'DFF_385/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2596]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_383/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2600]
WARNING: [Synth 8-7023] instance 'DFF_383/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2600]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_376/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2614]
WARNING: [Synth 8-7023] instance 'DFF_376/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2614]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_372/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2622]
WARNING: [Synth 8-7023] instance 'DFF_372/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2622]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_370/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2626]
WARNING: [Synth 8-7023] instance 'DFF_370/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2626]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_369/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2628]
WARNING: [Synth 8-7023] instance 'DFF_369/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2628]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_363/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2640]
WARNING: [Synth 8-7023] instance 'DFF_363/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2640]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_360/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2646]
WARNING: [Synth 8-7023] instance 'DFF_360/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2646]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_359/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2648]
WARNING: [Synth 8-7023] instance 'DFF_359/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2648]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_350/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2664]
WARNING: [Synth 8-7023] instance 'DFF_350/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2664]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_347/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2670]
WARNING: [Synth 8-7023] instance 'DFF_347/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2670]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_340/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2684]
WARNING: [Synth 8-7023] instance 'DFF_340/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2684]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_339/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2686]
WARNING: [Synth 8-7023] instance 'DFF_339/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2686]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_338/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2688]
WARNING: [Synth 8-7023] instance 'DFF_338/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2688]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_337/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2690]
WARNING: [Synth 8-7023] instance 'DFF_337/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2690]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_332/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2700]
WARNING: [Synth 8-7023] instance 'DFF_332/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2700]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_330/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2704]
WARNING: [Synth 8-7023] instance 'DFF_330/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2704]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_326/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2712]
WARNING: [Synth 8-7023] instance 'DFF_326/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2712]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_322/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2720]
WARNING: [Synth 8-7023] instance 'DFF_322/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2720]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_320/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2724]
WARNING: [Synth 8-7023] instance 'DFF_320/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2724]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_312/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2740]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'DFF_312/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2740]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'nor2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6155] done synthesizing module 'nor2s1' (32#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6157] synthesizing module 'or2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6155] done synthesizing module 'or2s1' (33#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6157] synthesizing module 'nor4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6155] done synthesizing module 'nor4s1' (34#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6157] synthesizing module 'nor3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6155] done synthesizing module 'nor3s1' (35#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6157] synthesizing module 'or3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6155] done synthesizing module 'or3s1' (36#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6157] synthesizing module 'i1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6155] done synthesizing module 'i1s1' (37#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6157] synthesizing module 'nor5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6155] done synthesizing module 'nor5s1' (38#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6157] synthesizing module 'or5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6155] done synthesizing module 'or5s1' (39#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6157] synthesizing module 'or4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6155] done synthesizing module 'or4s1' (40#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6157] synthesizing module 'dffles2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6155] done synthesizing module 'dffles2' (41#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6157] synthesizing module 'ib1s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ib1s2' (42#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s3' (43#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6157] synthesizing module 'ib1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ib1s1' (44#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6157] synthesizing module 'oai21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:936]
INFO: [Synth 8-6155] done synthesizing module 'oai21s3' (45#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:936]
INFO: [Synth 8-6157] synthesizing module 'oai211s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6155] done synthesizing module 'oai211s2' (46#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6157] synthesizing module 'aoi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:794]
INFO: [Synth 8-6155] done synthesizing module 'aoi21s3' (47#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:794]
INFO: [Synth 8-6157] synthesizing module 'oai221s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'oai221s2' (48#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1000]
INFO: [Synth 8-6157] synthesizing module 'aoi123s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:899]
INFO: [Synth 8-6155] done synthesizing module 'aoi123s2' (49#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:899]
INFO: [Synth 8-6157] synthesizing module 'nor2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6155] done synthesizing module 'nor2s2' (50#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6157] synthesizing module 'oai32s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1010]
INFO: [Synth 8-6155] done synthesizing module 'oai32s1' (51#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1010]
ERROR: [Synth 8-439] module 'aoi22s2' not found [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:3481]
ERROR: [Synth 8-6156] failed synthesizing module 's13207' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2440.566 ; gain = 50.699 ; free physical = 11318 ; free virtual = 59151
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 200 Warnings, 16 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:42:05 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12239 ; free virtual = 60072
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12143 ; free virtual = 59976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top s13207 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 674948
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2429.539 ; gain = 39.668 ; free physical = 11154 ; free virtual = 58987
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's13207' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2]
INFO: [Synth 8-6157] synthesizing module 'nor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6155] done synthesizing module 'nor2s3' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6157] synthesizing module 'xor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6155] done synthesizing module 'xor2s3' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6157] synthesizing module 'nnd2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s3' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6157] synthesizing module 'nnd3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s3' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6157] synthesizing module 'nnd4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s2' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6157] synthesizing module 'or2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6155] done synthesizing module 'or2s3' (6#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6157] synthesizing module 'xnr2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6155] done synthesizing module 'xnr2s3' (7#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6157] synthesizing module 'or5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6155] done synthesizing module 'or5s3' (8#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6157] synthesizing module 'nor5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'nor5s3' (9#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6157] synthesizing module 'nor6s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:181]
INFO: [Synth 8-6155] done synthesizing module 'nor6s3' (10#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:181]
INFO: [Synth 8-6157] synthesizing module 'and2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6155] done synthesizing module 'and2s3' (11#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6157] synthesizing module 'or4s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:332]
INFO: [Synth 8-6155] done synthesizing module 'or4s3' (12#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:332]
INFO: [Synth 8-6157] synthesizing module 'nor4s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:143]
INFO: [Synth 8-6155] done synthesizing module 'nor4s3' (13#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:143]
INFO: [Synth 8-6157] synthesizing module 'and4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6155] done synthesizing module 'and4s2' (14#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6157] synthesizing module 'and3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6155] done synthesizing module 'and3s3' (15#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6157] synthesizing module 'or3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6155] done synthesizing module 'or3s3' (16#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6157] synthesizing module 'nor3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:130]
INFO: [Synth 8-6155] done synthesizing module 'nor3s3' (17#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:130]
INFO: [Synth 8-6157] synthesizing module 'i1s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6155] done synthesizing module 'i1s3' (18#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6157] synthesizing module 'and2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:621]
INFO: [Synth 8-6155] done synthesizing module 'and2s1' (19#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:621]
INFO: [Synth 8-6157] synthesizing module 'nnd2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s1' (20#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6157] synthesizing module 'nnd2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s2' (21#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6157] synthesizing module 'and4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6155] done synthesizing module 'and4s1' (22#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6157] synthesizing module 'nnd3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s1' (23#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6157] synthesizing module 'nnd3s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s2' (24#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6157] synthesizing module 'nnd4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s1' (25#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6157] synthesizing module 'and3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6155] done synthesizing module 'and3s1' (26#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6157] synthesizing module 'hi1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6155] done synthesizing module 'hi1s1' (27#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6157] synthesizing module 'ib1s9' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ib1s9' (28#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6157] synthesizing module 'ib1s5' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ib1s5' (29#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6157] synthesizing module 'i1s12' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:68]
INFO: [Synth 8-6155] done synthesizing module 'i1s12' (30#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:68]
INFO: [Synth 8-6157] synthesizing module 'sdffs1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'sdffs1' (31#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1081]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_636/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2106]
WARNING: [Synth 8-7023] instance 'DFF_636/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2106]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_633/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2112]
WARNING: [Synth 8-7023] instance 'DFF_633/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2112]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_625/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2128]
WARNING: [Synth 8-7023] instance 'DFF_625/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2128]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_621/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2136]
WARNING: [Synth 8-7023] instance 'DFF_621/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2136]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_614/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2148]
WARNING: [Synth 8-7023] instance 'DFF_614/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2148]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_609/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2158]
WARNING: [Synth 8-7023] instance 'DFF_609/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2158]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_601/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2174]
WARNING: [Synth 8-7023] instance 'DFF_601/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2174]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_598/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2178]
WARNING: [Synth 8-7023] instance 'DFF_598/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2178]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_595/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2184]
WARNING: [Synth 8-7023] instance 'DFF_595/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2184]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_590/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2194]
WARNING: [Synth 8-7023] instance 'DFF_590/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2194]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_587/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2200]
WARNING: [Synth 8-7023] instance 'DFF_587/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2200]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_586/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2202]
WARNING: [Synth 8-7023] instance 'DFF_586/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2202]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_584/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2204]
WARNING: [Synth 8-7023] instance 'DFF_584/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2204]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_583/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2206]
WARNING: [Synth 8-7023] instance 'DFF_583/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2206]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_582/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2208]
WARNING: [Synth 8-7023] instance 'DFF_582/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2208]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_580/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2212]
WARNING: [Synth 8-7023] instance 'DFF_580/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2212]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_578/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2216]
WARNING: [Synth 8-7023] instance 'DFF_578/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2216]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_576/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2220]
WARNING: [Synth 8-7023] instance 'DFF_576/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2220]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_568/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2236]
WARNING: [Synth 8-7023] instance 'DFF_568/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2236]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_562/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2248]
WARNING: [Synth 8-7023] instance 'DFF_562/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2248]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_557/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2258]
WARNING: [Synth 8-7023] instance 'DFF_557/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2258]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_556/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2260]
WARNING: [Synth 8-7023] instance 'DFF_556/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2260]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_554/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2264]
WARNING: [Synth 8-7023] instance 'DFF_554/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2264]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_553/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2266]
WARNING: [Synth 8-7023] instance 'DFF_553/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2266]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_548/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2272]
WARNING: [Synth 8-7023] instance 'DFF_548/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2272]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_547/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2274]
WARNING: [Synth 8-7023] instance 'DFF_547/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2274]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_543/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2282]
WARNING: [Synth 8-7023] instance 'DFF_543/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2282]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_539/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2290]
WARNING: [Synth 8-7023] instance 'DFF_539/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2290]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_536/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2296]
WARNING: [Synth 8-7023] instance 'DFF_536/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2296]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_535/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2298]
WARNING: [Synth 8-7023] instance 'DFF_535/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2298]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_534/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2300]
WARNING: [Synth 8-7023] instance 'DFF_534/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2300]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_533/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2302]
WARNING: [Synth 8-7023] instance 'DFF_533/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2302]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_531/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2306]
WARNING: [Synth 8-7023] instance 'DFF_531/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2306]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_529/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2310]
WARNING: [Synth 8-7023] instance 'DFF_529/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2310]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_522/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2324]
WARNING: [Synth 8-7023] instance 'DFF_522/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2324]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_520/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2328]
WARNING: [Synth 8-7023] instance 'DFF_520/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2328]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_516/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2336]
WARNING: [Synth 8-7023] instance 'DFF_516/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2336]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_512/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2344]
WARNING: [Synth 8-7023] instance 'DFF_512/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2344]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_509/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2350]
WARNING: [Synth 8-7023] instance 'DFF_509/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2350]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_504/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2360]
WARNING: [Synth 8-7023] instance 'DFF_504/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2360]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_503/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2362]
WARNING: [Synth 8-7023] instance 'DFF_503/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2362]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_502/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2364]
WARNING: [Synth 8-7023] instance 'DFF_502/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2364]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_499/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2370]
WARNING: [Synth 8-7023] instance 'DFF_499/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2370]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_497/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2374]
WARNING: [Synth 8-7023] instance 'DFF_497/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2374]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_491/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2386]
WARNING: [Synth 8-7023] instance 'DFF_491/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2386]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_490/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2388]
WARNING: [Synth 8-7023] instance 'DFF_490/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2388]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_487/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2394]
WARNING: [Synth 8-7023] instance 'DFF_487/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2394]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_486/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2396]
WARNING: [Synth 8-7023] instance 'DFF_486/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2396]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_483/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2402]
WARNING: [Synth 8-7023] instance 'DFF_483/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2402]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_479/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2410]
WARNING: [Synth 8-7023] instance 'DFF_479/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2410]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_478/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2412]
WARNING: [Synth 8-7023] instance 'DFF_478/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2412]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_469/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2430]
WARNING: [Synth 8-7023] instance 'DFF_469/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2430]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_468/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2432]
WARNING: [Synth 8-7023] instance 'DFF_468/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2432]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_467/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2434]
WARNING: [Synth 8-7023] instance 'DFF_467/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2434]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_466/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2436]
WARNING: [Synth 8-7023] instance 'DFF_466/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2436]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_465/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2438]
WARNING: [Synth 8-7023] instance 'DFF_465/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2438]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_463/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2442]
WARNING: [Synth 8-7023] instance 'DFF_463/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2442]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_451/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2466]
WARNING: [Synth 8-7023] instance 'DFF_451/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2466]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_445/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2478]
WARNING: [Synth 8-7023] instance 'DFF_445/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2478]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_444/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2480]
WARNING: [Synth 8-7023] instance 'DFF_444/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2480]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_442/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2484]
WARNING: [Synth 8-7023] instance 'DFF_442/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2484]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_437/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2494]
WARNING: [Synth 8-7023] instance 'DFF_437/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2494]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_434/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2500]
WARNING: [Synth 8-7023] instance 'DFF_434/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2500]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_429/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2510]
WARNING: [Synth 8-7023] instance 'DFF_429/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2510]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_428/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2512]
WARNING: [Synth 8-7023] instance 'DFF_428/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2512]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_427/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2514]
WARNING: [Synth 8-7023] instance 'DFF_427/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2514]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_426/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2516]
WARNING: [Synth 8-7023] instance 'DFF_426/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2516]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_423/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2522]
WARNING: [Synth 8-7023] instance 'DFF_423/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2522]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_419/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2530]
WARNING: [Synth 8-7023] instance 'DFF_419/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2530]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_416/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2536]
WARNING: [Synth 8-7023] instance 'DFF_416/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2536]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_413/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2542]
WARNING: [Synth 8-7023] instance 'DFF_413/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2542]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_410/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2548]
WARNING: [Synth 8-7023] instance 'DFF_410/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2548]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_406/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2556]
WARNING: [Synth 8-7023] instance 'DFF_406/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2556]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_405/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2558]
WARNING: [Synth 8-7023] instance 'DFF_405/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2558]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_400/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2568]
WARNING: [Synth 8-7023] instance 'DFF_400/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2568]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_397/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2574]
WARNING: [Synth 8-7023] instance 'DFF_397/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2574]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_396/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2576]
WARNING: [Synth 8-7023] instance 'DFF_396/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2576]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_394/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2580]
WARNING: [Synth 8-7023] instance 'DFF_394/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2580]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_386/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2594]
WARNING: [Synth 8-7023] instance 'DFF_386/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2594]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_385/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2596]
WARNING: [Synth 8-7023] instance 'DFF_385/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2596]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_383/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2600]
WARNING: [Synth 8-7023] instance 'DFF_383/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2600]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_376/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2614]
WARNING: [Synth 8-7023] instance 'DFF_376/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2614]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_372/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2622]
WARNING: [Synth 8-7023] instance 'DFF_372/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2622]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_370/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2626]
WARNING: [Synth 8-7023] instance 'DFF_370/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2626]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_369/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2628]
WARNING: [Synth 8-7023] instance 'DFF_369/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2628]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_363/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2640]
WARNING: [Synth 8-7023] instance 'DFF_363/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2640]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_360/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2646]
WARNING: [Synth 8-7023] instance 'DFF_360/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2646]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_359/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2648]
WARNING: [Synth 8-7023] instance 'DFF_359/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2648]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_350/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2664]
WARNING: [Synth 8-7023] instance 'DFF_350/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2664]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_347/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2670]
WARNING: [Synth 8-7023] instance 'DFF_347/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2670]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_340/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2684]
WARNING: [Synth 8-7023] instance 'DFF_340/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2684]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_339/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2686]
WARNING: [Synth 8-7023] instance 'DFF_339/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2686]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_338/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2688]
WARNING: [Synth 8-7023] instance 'DFF_338/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2688]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_337/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2690]
WARNING: [Synth 8-7023] instance 'DFF_337/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2690]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_332/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2700]
WARNING: [Synth 8-7023] instance 'DFF_332/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2700]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_330/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2704]
WARNING: [Synth 8-7023] instance 'DFF_330/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2704]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_326/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2712]
WARNING: [Synth 8-7023] instance 'DFF_326/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2712]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_322/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2720]
WARNING: [Synth 8-7023] instance 'DFF_322/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2720]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_320/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2724]
WARNING: [Synth 8-7023] instance 'DFF_320/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2724]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_312/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2740]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'DFF_312/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2740]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'nor2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6155] done synthesizing module 'nor2s1' (32#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6157] synthesizing module 'or2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6155] done synthesizing module 'or2s1' (33#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6157] synthesizing module 'nor4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6155] done synthesizing module 'nor4s1' (34#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6157] synthesizing module 'nor3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6155] done synthesizing module 'nor3s1' (35#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6157] synthesizing module 'or3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6155] done synthesizing module 'or3s1' (36#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6157] synthesizing module 'i1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6155] done synthesizing module 'i1s1' (37#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6157] synthesizing module 'nor5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6155] done synthesizing module 'nor5s1' (38#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6157] synthesizing module 'or5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6155] done synthesizing module 'or5s1' (39#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6157] synthesizing module 'or4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6155] done synthesizing module 'or4s1' (40#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6157] synthesizing module 'dffles2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6155] done synthesizing module 'dffles2' (41#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6157] synthesizing module 'ib1s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ib1s2' (42#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6157] synthesizing module 'mxi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s3' (43#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6157] synthesizing module 'ib1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ib1s1' (44#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6157] synthesizing module 'oai21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:936]
INFO: [Synth 8-6155] done synthesizing module 'oai21s3' (45#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:936]
INFO: [Synth 8-6157] synthesizing module 'oai211s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6155] done synthesizing module 'oai211s2' (46#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6157] synthesizing module 'aoi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:794]
INFO: [Synth 8-6155] done synthesizing module 'aoi21s3' (47#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:794]
INFO: [Synth 8-6157] synthesizing module 'oai221s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1000]
INFO: [Synth 8-6155] done synthesizing module 'oai221s2' (48#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1000]
INFO: [Synth 8-6157] synthesizing module 'aoi123s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:899]
INFO: [Synth 8-6155] done synthesizing module 'aoi123s2' (49#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:899]
INFO: [Synth 8-6157] synthesizing module 'nor2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6155] done synthesizing module 'nor2s2' (50#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6157] synthesizing module 'oai32s1' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1010]
INFO: [Synth 8-6155] done synthesizing module 'oai32s1' (51#1) [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/benchmarks_master_lib.v:1010]
ERROR: [Synth 8-439] module 'aoi22s2' not found [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:3481]
ERROR: [Synth 8-6156] failed synthesizing module 's13207' [/home/jason/gmt_benchmarks/trojan_alterations/s13207_trojans/s13207_T434/rtl/s13207_T434.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.445 ; gain = 87.574 ; free physical = 11057 ; free virtual = 58890
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 200 Warnings, 16 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:42:23 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12250 ; free virtual = 60083
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12158 ; free virtual = 59991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top s1423 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 675137
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.664 ; gain = 3.863 ; free physical = 11136 ; free virtual = 58970
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:2]
INFO: [Synth 8-6157] synthesizing module 'nor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6155] done synthesizing module 'nor2s3' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6157] synthesizing module 'nor5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'nor5s3' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6157] synthesizing module 'nnd2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s3' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6157] synthesizing module 'and2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6155] done synthesizing module 'and2s3' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6157] synthesizing module 'nnd3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s3' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6157] synthesizing module 'or5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6155] done synthesizing module 'or5s3' (6#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6157] synthesizing module 'or2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6155] done synthesizing module 'or2s3' (7#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6157] synthesizing module 'and4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6155] done synthesizing module 'and4s2' (8#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6157] synthesizing module 'xnr2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6155] done synthesizing module 'xnr2s3' (9#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6157] synthesizing module 'and3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6155] done synthesizing module 'and3s3' (10#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6157] synthesizing module 'or3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6155] done synthesizing module 'or3s3' (11#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6157] synthesizing module 'nnd4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s2' (12#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6157] synthesizing module 'xor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6155] done synthesizing module 'xor2s3' (13#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6157] synthesizing module 'i1s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6155] done synthesizing module 'i1s3' (14#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6157] synthesizing module 'ib1s9' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ib1s9' (15#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6157] synthesizing module 'ib1s5' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ib1s5' (16#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6157] synthesizing module 'sdffs1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'sdffs1' (17#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1081]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_73/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:474]
WARNING: [Synth 8-7023] instance 'DFF_73/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:474]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_71/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:478]
WARNING: [Synth 8-7023] instance 'DFF_71/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:478]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_40/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:540]
WARNING: [Synth 8-7023] instance 'DFF_40/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:540]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_18/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:584]
WARNING: [Synth 8-7023] instance 'DFF_18/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:584]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_14/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:592]
WARNING: [Synth 8-7023] instance 'DFF_14/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:592]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_7/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:606]
WARNING: [Synth 8-7023] instance 'DFF_7/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:606]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_5/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:610]
WARNING: [Synth 8-7023] instance 'DFF_5/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:610]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_2/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:616]
WARNING: [Synth 8-7023] instance 'DFF_2/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:616]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_1/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:618]
WARNING: [Synth 8-7023] instance 'DFF_1/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:618]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_0/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:620]
WARNING: [Synth 8-7023] instance 'DFF_0/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:620]
INFO: [Synth 8-6157] synthesizing module 'nor5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6155] done synthesizing module 'nor5s1' (18#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6157] synthesizing module 'nnd3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s1' (19#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6157] synthesizing module 'or5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6155] done synthesizing module 'or5s1' (20#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6157] synthesizing module 'i1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6155] done synthesizing module 'i1s1' (21#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6157] synthesizing module 'nor2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6155] done synthesizing module 'nor2s1' (22#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6157] synthesizing module 'or3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6155] done synthesizing module 'or3s1' (23#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6157] synthesizing module 'nor4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6155] done synthesizing module 'nor4s1' (24#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6157] synthesizing module 'nnd4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s1' (25#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6157] synthesizing module 'nor3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6155] done synthesizing module 'nor3s1' (26#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6157] synthesizing module 'and4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6155] done synthesizing module 'and4s1' (27#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6157] synthesizing module 'nnd2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s1' (28#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6157] synthesizing module 'or2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6155] done synthesizing module 'or2s1' (29#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6157] synthesizing module 'or4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6155] done synthesizing module 'or4s1' (30#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6157] synthesizing module 'dffles2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6155] done synthesizing module 'dffles2' (31#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1123]
WARNING: [Synth 8-7071] port 'QN' of module 'dffles2' is unconnected for instance 'troj10_0Trojan_out0_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:699]
WARNING: [Synth 8-7023] instance 'troj10_0Trojan_out0_reg' of module 'dffles2' has 5 connections declared, but only 4 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:699]
INFO: [Synth 8-6157] synthesizing module 'mxi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s3' (32#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6157] synthesizing module 'nnd2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s2' (33#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6157] synthesizing module 'ib1s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ib1s2' (34#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6157] synthesizing module 'ib1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ib1s1' (35#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6157] synthesizing module 'nnd3s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s2' (36#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6157] synthesizing module 'aoi23s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:829]
INFO: [Synth 8-6155] done synthesizing module 'aoi23s2' (37#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:829]
INFO: [Synth 8-6157] synthesizing module 'nor2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6155] done synthesizing module 'nor2s2' (38#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6157] synthesizing module 'oai1112s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:980]
INFO: [Synth 8-6155] done synthesizing module 'oai1112s1' (39#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:980]
INFO: [Synth 8-6157] synthesizing module 'oai211s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:971]
INFO: [Synth 8-6155] done synthesizing module 'oai211s1' (40#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:971]
INFO: [Synth 8-6157] synthesizing module 'mxi21s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s2' (41#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6157] synthesizing module 'and3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6155] done synthesizing module 'and3s1' (42#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6157] synthesizing module 'mx41s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1314]
INFO: [Synth 8-6155] done synthesizing module 'mx41s1' (43#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1314]
INFO: [Synth 8-6157] synthesizing module 'hi1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6155] done synthesizing module 'hi1s1' (44#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:75]
ERROR: [Synth 8-439] module 'mxi41s1' not found [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:734]
ERROR: [Synth 8-6156] failed synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2434.602 ; gain = 44.801 ; free physical = 11121 ; free virtual = 58954
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 22 Warnings, 16 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:42:41 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12220 ; free virtual = 60054
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12124 ; free virtual = 59957
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top s1423 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 675325
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2428.535 ; gain = 38.738 ; free physical = 11145 ; free virtual = 58978
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:2]
INFO: [Synth 8-6157] synthesizing module 'nor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6155] done synthesizing module 'nor2s3' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6157] synthesizing module 'nor5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'nor5s3' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6157] synthesizing module 'nnd2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s3' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6157] synthesizing module 'and2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6155] done synthesizing module 'and2s3' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6157] synthesizing module 'nnd3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s3' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6157] synthesizing module 'or5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6155] done synthesizing module 'or5s3' (6#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6157] synthesizing module 'or2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6155] done synthesizing module 'or2s3' (7#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6157] synthesizing module 'and4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6155] done synthesizing module 'and4s2' (8#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6157] synthesizing module 'xnr2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6155] done synthesizing module 'xnr2s3' (9#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6157] synthesizing module 'and3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6155] done synthesizing module 'and3s3' (10#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6157] synthesizing module 'or3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6155] done synthesizing module 'or3s3' (11#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6157] synthesizing module 'nnd4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s2' (12#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6157] synthesizing module 'xor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6155] done synthesizing module 'xor2s3' (13#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6157] synthesizing module 'i1s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6155] done synthesizing module 'i1s3' (14#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6157] synthesizing module 'ib1s9' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ib1s9' (15#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6157] synthesizing module 'ib1s5' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ib1s5' (16#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6157] synthesizing module 'sdffs1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'sdffs1' (17#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1081]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_73/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:474]
WARNING: [Synth 8-7023] instance 'DFF_73/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:474]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_71/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:478]
WARNING: [Synth 8-7023] instance 'DFF_71/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:478]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_40/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:540]
WARNING: [Synth 8-7023] instance 'DFF_40/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:540]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_18/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:584]
WARNING: [Synth 8-7023] instance 'DFF_18/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:584]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_14/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:592]
WARNING: [Synth 8-7023] instance 'DFF_14/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:592]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_7/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:606]
WARNING: [Synth 8-7023] instance 'DFF_7/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:606]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_5/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:610]
WARNING: [Synth 8-7023] instance 'DFF_5/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:610]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_2/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:616]
WARNING: [Synth 8-7023] instance 'DFF_2/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:616]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_1/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:618]
WARNING: [Synth 8-7023] instance 'DFF_1/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:618]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_0/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:620]
WARNING: [Synth 8-7023] instance 'DFF_0/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:620]
INFO: [Synth 8-6157] synthesizing module 'nor5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6155] done synthesizing module 'nor5s1' (18#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6157] synthesizing module 'nnd3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s1' (19#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6157] synthesizing module 'or5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6155] done synthesizing module 'or5s1' (20#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6157] synthesizing module 'i1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6155] done synthesizing module 'i1s1' (21#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6157] synthesizing module 'nor2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6155] done synthesizing module 'nor2s1' (22#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6157] synthesizing module 'or3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6155] done synthesizing module 'or3s1' (23#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6157] synthesizing module 'nor4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6155] done synthesizing module 'nor4s1' (24#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:233]
INFO: [Synth 8-6157] synthesizing module 'nnd4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s1' (25#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6157] synthesizing module 'nor3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6155] done synthesizing module 'nor3s1' (26#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:217]
INFO: [Synth 8-6157] synthesizing module 'and4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6155] done synthesizing module 'and4s1' (27#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6157] synthesizing module 'nnd2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s1' (28#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6157] synthesizing module 'or2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6155] done synthesizing module 'or2s1' (29#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6157] synthesizing module 'or4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6155] done synthesizing module 'or4s1' (30#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6157] synthesizing module 'dffles2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6155] done synthesizing module 'dffles2' (31#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1123]
WARNING: [Synth 8-7071] port 'QN' of module 'dffles2' is unconnected for instance 'troj10_0Trojan_out0_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:699]
WARNING: [Synth 8-7023] instance 'troj10_0Trojan_out0_reg' of module 'dffles2' has 5 connections declared, but only 4 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:699]
INFO: [Synth 8-6157] synthesizing module 'mxi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s3' (32#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6157] synthesizing module 'nnd2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s2' (33#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6157] synthesizing module 'ib1s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ib1s2' (34#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6157] synthesizing module 'ib1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ib1s1' (35#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6157] synthesizing module 'nnd3s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s2' (36#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6157] synthesizing module 'aoi23s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:829]
INFO: [Synth 8-6155] done synthesizing module 'aoi23s2' (37#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:829]
INFO: [Synth 8-6157] synthesizing module 'nor2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6155] done synthesizing module 'nor2s2' (38#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6157] synthesizing module 'oai1112s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:980]
INFO: [Synth 8-6155] done synthesizing module 'oai1112s1' (39#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:980]
INFO: [Synth 8-6157] synthesizing module 'oai211s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:971]
INFO: [Synth 8-6155] done synthesizing module 'oai211s1' (40#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:971]
INFO: [Synth 8-6157] synthesizing module 'mxi21s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s2' (41#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6157] synthesizing module 'and3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6155] done synthesizing module 'and3s1' (42#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:635]
INFO: [Synth 8-6157] synthesizing module 'mx41s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1314]
INFO: [Synth 8-6155] done synthesizing module 'mx41s1' (43#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:1314]
INFO: [Synth 8-6157] synthesizing module 'hi1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6155] done synthesizing module 'hi1s1' (44#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/benchmarks_master_lib.v:75]
ERROR: [Synth 8-439] module 'mxi41s1' not found [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:734]
ERROR: [Synth 8-6156] failed synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T410/rtl/s1423_T410.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2471.441 ; gain = 81.645 ; free physical = 11079 ; free virtual = 58912
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 22 Warnings, 16 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:42:59 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12226 ; free virtual = 60059
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12135 ; free virtual = 59969
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top s1423 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 675511
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2393.664 ; gain = 3.863 ; free physical = 11160 ; free virtual = 58993
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:2]
INFO: [Synth 8-6157] synthesizing module 'nor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6155] done synthesizing module 'nor2s3' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6157] synthesizing module 'nor5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'nor5s3' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6157] synthesizing module 'nnd2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s3' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6157] synthesizing module 'and2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6155] done synthesizing module 'and2s3' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6157] synthesizing module 'nnd3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s3' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6157] synthesizing module 'or5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6155] done synthesizing module 'or5s3' (6#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6157] synthesizing module 'or2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6155] done synthesizing module 'or2s3' (7#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6157] synthesizing module 'and4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6155] done synthesizing module 'and4s2' (8#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6157] synthesizing module 'xnr2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6155] done synthesizing module 'xnr2s3' (9#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6157] synthesizing module 'and3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6155] done synthesizing module 'and3s3' (10#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6157] synthesizing module 'or3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6155] done synthesizing module 'or3s3' (11#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6157] synthesizing module 'nnd4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s2' (12#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6157] synthesizing module 'xor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6155] done synthesizing module 'xor2s3' (13#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6157] synthesizing module 'i1s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6155] done synthesizing module 'i1s3' (14#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6157] synthesizing module 'ib1s9' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ib1s9' (15#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6157] synthesizing module 'ib1s5' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ib1s5' (16#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6157] synthesizing module 'sdffs1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'sdffs1' (17#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1081]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_73/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:474]
WARNING: [Synth 8-7023] instance 'DFF_73/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:474]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_71/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:478]
WARNING: [Synth 8-7023] instance 'DFF_71/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:478]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_40/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:540]
WARNING: [Synth 8-7023] instance 'DFF_40/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:540]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_18/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:584]
WARNING: [Synth 8-7023] instance 'DFF_18/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:584]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_14/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:592]
WARNING: [Synth 8-7023] instance 'DFF_14/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:592]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_7/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:606]
WARNING: [Synth 8-7023] instance 'DFF_7/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:606]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_5/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:610]
WARNING: [Synth 8-7023] instance 'DFF_5/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:610]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_2/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:616]
WARNING: [Synth 8-7023] instance 'DFF_2/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:616]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_1/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:618]
WARNING: [Synth 8-7023] instance 'DFF_1/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:618]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_0/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:620]
WARNING: [Synth 8-7023] instance 'DFF_0/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:620]
INFO: [Synth 8-6157] synthesizing module 'nor5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6155] done synthesizing module 'nor5s1' (18#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6157] synthesizing module 'or3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6155] done synthesizing module 'or3s1' (19#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6157] synthesizing module 'i1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6155] done synthesizing module 'i1s1' (20#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6157] synthesizing module 'and4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6155] done synthesizing module 'and4s1' (21#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6157] synthesizing module 'nor2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6155] done synthesizing module 'nor2s1' (22#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6157] synthesizing module 'or2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6155] done synthesizing module 'or2s1' (23#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6157] synthesizing module 'nnd2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s1' (24#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6157] synthesizing module 'or5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6155] done synthesizing module 'or5s1' (25#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6157] synthesizing module 'nnd3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s1' (26#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6157] synthesizing module 'or4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6155] done synthesizing module 'or4s1' (27#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6157] synthesizing module 'dffles2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6155] done synthesizing module 'dffles2' (28#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1123]
WARNING: [Synth 8-7071] port 'QN' of module 'dffles2' is unconnected for instance 'troj30_0state_reg_1_' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:669]
WARNING: [Synth 8-7023] instance 'troj30_0state_reg_1_' of module 'dffles2' has 5 connections declared, but only 4 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:669]
WARNING: [Synth 8-7071] port 'QN' of module 'dffles2' is unconnected for instance 'troj30_0Trojan_out0_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:672]
WARNING: [Synth 8-7023] instance 'troj30_0Trojan_out0_reg' of module 'dffles2' has 5 connections declared, but only 4 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:672]
INFO: [Synth 8-6157] synthesizing module 'mxi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s3' (29#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6157] synthesizing module 'nnd2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s2' (30#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6157] synthesizing module 'ib1s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ib1s2' (31#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6157] synthesizing module 'mx21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1290]
INFO: [Synth 8-6155] done synthesizing module 'mx21s3' (32#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1290]
INFO: [Synth 8-6157] synthesizing module 'ib1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ib1s1' (33#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6157] synthesizing module 'oai13s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:962]
INFO: [Synth 8-6155] done synthesizing module 'oai13s2' (34#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:962]
INFO: [Synth 8-6157] synthesizing module 'oai211s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6155] done synthesizing module 'oai211s2' (35#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6157] synthesizing module 'nnd3s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s2' (36#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6157] synthesizing module 'nor2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6155] done synthesizing module 'nor2s2' (37#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnd4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s1' (38#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6157] synthesizing module 'mxi21s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s2' (39#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6157] synthesizing module 'hi1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6155] done synthesizing module 'hi1s1' (40#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:75]
ERROR: [Synth 8-439] module 'mxi41s1' not found [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:699]
ERROR: [Synth 8-6156] failed synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2434.602 ; gain = 44.801 ; free physical = 11092 ; free virtual = 58926
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 24 Warnings, 16 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:43:16 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12197 ; free virtual = 60030
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12104 ; free virtual = 59937
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top s1423 -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 675702
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2428.535 ; gain = 38.738 ; free physical = 11117 ; free virtual = 58951
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:2]
INFO: [Synth 8-6157] synthesizing module 'nor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6155] done synthesizing module 'nor2s3' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:99]
INFO: [Synth 8-6157] synthesizing module 'nor5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6155] done synthesizing module 'nor5s3' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:161]
INFO: [Synth 8-6157] synthesizing module 'nnd2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s3' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:420]
INFO: [Synth 8-6157] synthesizing module 'and2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6155] done synthesizing module 'and2s3' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:565]
INFO: [Synth 8-6157] synthesizing module 'nnd3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s3' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:431]
INFO: [Synth 8-6157] synthesizing module 'or5s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6155] done synthesizing module 'or5s3' (6#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:347]
INFO: [Synth 8-6157] synthesizing module 'or2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6155] done synthesizing module 'or2s3' (7#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:308]
INFO: [Synth 8-6157] synthesizing module 'and4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6155] done synthesizing module 'and4s2' (8#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:603]
INFO: [Synth 8-6157] synthesizing module 'xnr2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6155] done synthesizing module 'xnr2s3' (9#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:780]
INFO: [Synth 8-6157] synthesizing module 'and3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6155] done synthesizing module 'and3s3' (10#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:589]
INFO: [Synth 8-6157] synthesizing module 'or3s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6155] done synthesizing module 'or3s3' (11#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:319]
INFO: [Synth 8-6157] synthesizing module 'nnd4s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s2' (12#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:500]
INFO: [Synth 8-6157] synthesizing module 'xor2s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6155] done synthesizing module 'xor2s3' (13#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:743]
INFO: [Synth 8-6157] synthesizing module 'i1s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6155] done synthesizing module 'i1s3' (14#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:53]
INFO: [Synth 8-6157] synthesizing module 'ib1s9' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6155] done synthesizing module 'ib1s9' (15#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:29]
INFO: [Synth 8-6157] synthesizing module 'ib1s5' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ib1s5' (16#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:20]
INFO: [Synth 8-6157] synthesizing module 'sdffs1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1081]
INFO: [Synth 8-6155] done synthesizing module 'sdffs1' (17#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1081]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_73/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:474]
WARNING: [Synth 8-7023] instance 'DFF_73/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:474]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_71/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:478]
WARNING: [Synth 8-7023] instance 'DFF_71/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:478]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_40/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:540]
WARNING: [Synth 8-7023] instance 'DFF_40/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:540]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_18/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:584]
WARNING: [Synth 8-7023] instance 'DFF_18/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:584]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_14/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:592]
WARNING: [Synth 8-7023] instance 'DFF_14/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:592]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_7/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:606]
WARNING: [Synth 8-7023] instance 'DFF_7/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:606]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_5/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:610]
WARNING: [Synth 8-7023] instance 'DFF_5/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:610]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_2/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:616]
WARNING: [Synth 8-7023] instance 'DFF_2/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:616]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_1/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:618]
WARNING: [Synth 8-7023] instance 'DFF_1/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:618]
WARNING: [Synth 8-7071] port 'QN' of module 'sdffs1' is unconnected for instance 'DFF_0/Q_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:620]
WARNING: [Synth 8-7023] instance 'DFF_0/Q_reg' of module 'sdffs1' has 6 connections declared, but only 5 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:620]
INFO: [Synth 8-6157] synthesizing module 'nor5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6155] done synthesizing module 'nor5s1' (18#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:251]
INFO: [Synth 8-6157] synthesizing module 'or3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6155] done synthesizing module 'or3s1' (19#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:375]
INFO: [Synth 8-6157] synthesizing module 'i1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6155] done synthesizing module 'i1s1' (20#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:45]
INFO: [Synth 8-6157] synthesizing module 'and4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6155] done synthesizing module 'and4s1' (21#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:651]
INFO: [Synth 8-6157] synthesizing module 'nor2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6155] done synthesizing module 'nor2s1' (22#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:203]
INFO: [Synth 8-6157] synthesizing module 'or2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6155] done synthesizing module 'or2s1' (23#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:364]
INFO: [Synth 8-6157] synthesizing module 'nnd2s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s1' (24#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:515]
INFO: [Synth 8-6157] synthesizing module 'or5s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6155] done synthesizing module 'or5s1' (25#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:403]
INFO: [Synth 8-6157] synthesizing module 'nnd3s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s1' (26#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:526]
INFO: [Synth 8-6157] synthesizing module 'or4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6155] done synthesizing module 'or4s1' (27#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:388]
INFO: [Synth 8-6157] synthesizing module 'dffles2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1123]
INFO: [Synth 8-6155] done synthesizing module 'dffles2' (28#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1123]
WARNING: [Synth 8-7071] port 'QN' of module 'dffles2' is unconnected for instance 'troj30_0state_reg_1_' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:669]
WARNING: [Synth 8-7023] instance 'troj30_0state_reg_1_' of module 'dffles2' has 5 connections declared, but only 4 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:669]
WARNING: [Synth 8-7071] port 'QN' of module 'dffles2' is unconnected for instance 'troj30_0Trojan_out0_reg' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:672]
WARNING: [Synth 8-7023] instance 'troj30_0Trojan_out0_reg' of module 'dffles2' has 5 connections declared, but only 4 given [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:672]
INFO: [Synth 8-6157] synthesizing module 'mxi21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s3' (29#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1306]
INFO: [Synth 8-6157] synthesizing module 'nnd2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6155] done synthesizing module 'nnd2s2' (30#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:476]
INFO: [Synth 8-6157] synthesizing module 'ib1s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ib1s2' (31#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:11]
INFO: [Synth 8-6157] synthesizing module 'mx21s3' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1290]
INFO: [Synth 8-6155] done synthesizing module 'mx21s3' (32#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1290]
INFO: [Synth 8-6157] synthesizing module 'ib1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ib1s1' (33#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:2]
INFO: [Synth 8-6157] synthesizing module 'oai13s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:962]
INFO: [Synth 8-6155] done synthesizing module 'oai13s2' (34#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:962]
INFO: [Synth 8-6157] synthesizing module 'oai211s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6155] done synthesizing module 'oai211s2' (35#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:953]
INFO: [Synth 8-6157] synthesizing module 'nnd3s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6155] done synthesizing module 'nnd3s2' (36#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:487]
INFO: [Synth 8-6157] synthesizing module 'nor2s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6155] done synthesizing module 'nor2s2' (37#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:88]
INFO: [Synth 8-6157] synthesizing module 'nnd4s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6155] done synthesizing module 'nnd4s1' (38#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:539]
INFO: [Synth 8-6157] synthesizing module 'mxi21s2' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6155] done synthesizing module 'mxi21s2' (39#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:1298]
INFO: [Synth 8-6157] synthesizing module 'hi1s1' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:75]
INFO: [Synth 8-6155] done synthesizing module 'hi1s1' (40#1) [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/benchmarks_master_lib.v:75]
ERROR: [Synth 8-439] module 'mxi41s1' not found [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:699]
ERROR: [Synth 8-6156] failed synthesizing module 's1423' [/home/jason/gmt_benchmarks/trojan_alterations/s1423_trojans/s1423_T430/rtl/s1423_T430.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2471.441 ; gain = 81.645 ; free physical = 11056 ; free virtual = 58890
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
90 Infos, 24 Warnings, 16 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:43:35 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12228 ; free virtual = 60062
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12137 ; free virtual = 59970
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b19_scan -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 675899
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.852 ; gain = 101.672 ; free physical = 10934 ; free virtual = 58768
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:83582]
INFO: [Synth 8-6157] synthesizing module 'ISOLANDX8' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6155] done synthesizing module 'ISOLANDX8' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6157] synthesizing module 'AO222X2' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6155] done synthesizing module 'AO222X2' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6157] synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:497]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6157] synthesizing module 'XNOR3X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'XNOR3X1' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:680]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:680]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:681]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:682]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:497]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:83582]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2701.633 ; gain = 309.453 ; free physical = 11772 ; free virtual = 59606
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 16 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:43:57 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12197 ; free virtual = 60030
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12101 ; free virtual = 59935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b19_scan -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 676112
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2529.754 ; gain = 137.578 ; free physical = 10901 ; free virtual = 58735
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:83582]
INFO: [Synth 8-6157] synthesizing module 'ISOLANDX8' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6155] done synthesizing module 'ISOLANDX8' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6157] synthesizing module 'AO222X2' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6155] done synthesizing module 'AO222X2' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6157] synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:497]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6157] synthesizing module 'XNOR3X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'XNOR3X1' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:680]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:680]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:681]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:682]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:497]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T200/rtl/b19_routed_loose.v:83582]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.535 ; gain = 346.359 ; free physical = 11735 ; free virtual = 59568
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 16 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:44:19 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12245 ; free virtual = 60034
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12152 ; free virtual = 59941
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Reading VHDL files...
Synthesizing design...
Command: synth_design -top b19 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 676311
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.660 ; gain = 2.863 ; free physical = 11179 ; free virtual = 58968
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b19' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1495]
INFO: [Synth 8-3491] module 'b18' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1380' bound to instance 'P1' of component 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1515]
INFO: [Synth 8-638] synthesizing module 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1389]
INFO: [Synth 8-3491] module 'b17' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1243' bound to instance 'P1' of component 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1430]
INFO: [Synth 8-638] synthesizing module 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1255]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:512' bound to instance 'P1' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1374]
INFO: [Synth 8-638] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'b15' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:528]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:512' bound to instance 'P2' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1375]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:512' bound to instance 'P3' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1376]
INFO: [Synth 8-256] done synthesizing module 'b17' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1255]
INFO: [Synth 8-3491] module 'b17' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1243' bound to instance 'P2' of component 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1431]
INFO: [Synth 8-3491] module 'b14' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:2' bound to instance 'P3' of component 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:466]
INFO: [Synth 8-256] done synthesizing module 'b14' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:12]
INFO: [Synth 8-3491] module 'b14' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:2' bound to instance 'P4' of component 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1433]
INFO: [Synth 8-256] done synthesizing module 'b18' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1389]
INFO: [Synth 8-3491] module 'b18' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1380' bound to instance 'P2' of component 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1516]
INFO: [Synth 8-256] done synthesizing module 'b19' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/rtl/b19.vhd:1495]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2456.598 ; gain = 66.801 ; free physical = 11774 ; free virtual = 59563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2474.410 ; gain = 84.613 ; free physical = 11837 ; free virtual = 59626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.414 ; gain = 92.617 ; free physical = 11836 ; free virtual = 59626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.414 ; gain = 92.617 ; free physical = 11819 ; free virtual = 59611
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 148   
	   3 Input   32 Bit       Adders := 12    
	   2 Input   31 Bit       Adders := 80    
	   2 Input   30 Bit       Adders := 24    
	   3 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 24    
	   2 Input    6 Bit       Adders := 36    
	   3 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 84    
	   2 Input    4 Bit       Adders := 16    
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 16    
	   2 Input    1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 120   
	               30 Bit    Registers := 12    
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 12    
	                8 Bit    Registers := 192   
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 166   
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 229   
	   5 Input   32 Bit        Muxes := 12    
	  11 Input   32 Bit        Muxes := 24    
	   8 Input   32 Bit        Muxes := 12    
	  19 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 32    
	   7 Input   32 Bit        Muxes := 12    
	   6 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 44    
	   8 Input   30 Bit        Muxes := 12    
	   2 Input   30 Bit        Muxes := 28    
	   2 Input   20 Bit        Muxes := 20    
	   4 Input   20 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 12    
	   2 Input    8 Bit        Muxes := 600   
	   2 Input    5 Bit        Muxes := 132   
	   7 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 76    
	   4 Input    4 Bit        Muxes := 48    
	  19 Input    3 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 112   
	   3 Input    3 Bit        Muxes := 24    
	   5 Input    3 Bit        Muxes := 12    
	   4 Input    3 Bit        Muxes := 12    
	  14 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 216   
	  19 Input    1 Bit        Muxes := 120   
	   3 Input    1 Bit        Muxes := 194   
	   8 Input    1 Bit        Muxes := 108   
	   2 Input    1 Bit        Muxes := 1046  
	   4 Input    1 Bit        Muxes := 40    
	  14 Input    1 Bit        Muxes := 20    
	  17 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dout1, operation Mode is: A*B.
DSP Report: operator dout1 is absorbed into DSP dout1.
DSP Report: operator dout1 is absorbed into DSP dout1.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11691 ; free virtual = 59489
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|b18         | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11691 ; free virtual = 59490
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11700 ; free virtual = 59499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11700 ; free virtual = 59498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11701 ; free virtual = 59499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11700 ; free virtual = 59498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |  2023|
|3     |DSP48E1 |    14|
|4     |LUT1    |  1742|
|5     |LUT2    |  1400|
|6     |LUT3    |  3757|
|7     |LUT4    |  1241|
|8     |LUT5    |  3785|
|9     |LUT6    |  8287|
|10    |MUXF7   |   570|
|11    |MUXF8   |    84|
|12    |FDCE    |  5935|
|13    |IBUF    |    23|
|14    |OBUF    |    30|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 28903|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11699 ; free virtual = 59497
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2898.500 ; gain = 508.703 ; free physical = 11700 ; free virtual = 59498
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 2898.508 ; gain = 508.703 ; free physical = 11700 ; free virtual = 59498
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2898.508 ; gain = 0.000 ; free physical = 11780 ; free virtual = 59578
INFO: [Netlist 29-17] Analyzing 2691 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'b19' is not ideal for floorplanning, since the cellview 'b19' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11720 ; free virtual = 59518
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:00 . Memory (MB): peak = 2954.527 ; gain = 564.730 ; free physical = 11883 ; free virtual = 59681
WARNING: [Place 30-568] A LUT 'Trojan_counter[0]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	P2/P2/P3/Trojan_counter_reg[0] {FDCE}
	P2/P2/P3/Trojan_counter_reg[1] {FDCE}
	P2/P2/P3/Trojan_counter_reg[2] {FDCE}
	P2/P2/P3/Trojan_counter_reg[3] {FDCE}
	P2/P2/P3/Trojan_counter_reg[4] {FDCE}

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11882 ; free virtual = 59680

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11882 ; free virtual = 59680

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11882 ; free virtual = 59680

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11882 ; free virtual = 59680

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11882 ; free virtual = 59680

Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11925 ; free virtual = 59725

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11925 ; free virtual = 59725

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2954.527 ; gain = 0.000 ; free physical = 11925 ; free virtual = 59725
Placing Design...
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11507 ; free virtual = 59307
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a467e5f2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11507 ; free virtual = 59307
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11540 ; free virtual = 59340

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'Trojan_counter[0]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	P2/P2/P3/Trojan_counter_reg[0] {FDCE}
	P2/P2/P3/Trojan_counter_reg[1] {FDCE}
	P2/P2/P3/Trojan_counter_reg[2] {FDCE}
	P2/P2/P3/Trojan_counter_reg[3] {FDCE}
	P2/P2/P3/Trojan_counter_reg[4] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aeff60ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11513 ; free virtual = 59313

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 103401026

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11499 ; free virtual = 59299

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 103401026

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11499 ; free virtual = 59299
Phase 1 Placer Initialization | Checksum: 103401026

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11497 ; free virtual = 59296

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 103401026

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11493 ; free virtual = 59293

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 103401026

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11492 ; free virtual = 59292

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 8c4c29e0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11451 ; free virtual = 59250
Phase 2 Global Placement | Checksum: 8c4c29e0

Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11453 ; free virtual = 59253

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 8c4c29e0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11453 ; free virtual = 59253

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: b519240b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11449 ; free virtual = 59249

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1690a9677

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11449 ; free virtual = 59249

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1690a9677

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11450 ; free virtual = 59249

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: c7902b70

Time (s): cpu = 00:00:30 ; elapsed = 00:00:12 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11431 ; free virtual = 59231

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: c7902b70

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11432 ; free virtual = 59232

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c7902b70

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11432 ; free virtual = 59231
Phase 3 Detail Placement | Checksum: c7902b70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11431 ; free virtual = 59231

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: c7902b70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11430 ; free virtual = 59230

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: c7902b70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11430 ; free virtual = 59230

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: c7902b70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11430 ; free virtual = 59230
Phase 4.3 Placer Reporting | Checksum: c7902b70

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11429 ; free virtual = 59229

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11429 ; free virtual = 59229

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11429 ; free virtual = 59229
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12dfe9883

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11429 ; free virtual = 59229
Ending Placer Task | Checksum: 122ef7f9b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3136.211 ; gain = 0.000 ; free physical = 11428 ; free virtual = 59228
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 4 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:20 . Memory (MB): peak = 3136.211 ; gain = 181.684 ; free physical = 11470 ; free virtual = 59270
Routing Design...
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 84fcaf7f ConstDB: 0 ShapeSum: 9df2d01c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10203d8f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3205.680 ; gain = 0.000 ; free physical = 11294 ; free virtual = 59093
Post Restoration Checksum: NetGraph: 41dd65f4 NumContArr: c0267304 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 10203d8f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.340 ; gain = 18.660 ; free physical = 11257 ; free virtual = 59057

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 10203d8f8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3224.340 ; gain = 18.660 ; free physical = 11257 ; free virtual = 59057
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 160f96451

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3269.887 ; gain = 64.207 ; free physical = 11235 ; free virtual = 59035

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25002
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25002
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 160f96451

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3269.887 ; gain = 64.207 ; free physical = 11238 ; free virtual = 59038
Phase 3 Initial Routing | Checksum: a7bed825

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11231 ; free virtual = 59031

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2380
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: b24c8e58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11230 ; free virtual = 59029
Phase 4 Rip-up And Reroute | Checksum: b24c8e58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11230 ; free virtual = 59030

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: b24c8e58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11231 ; free virtual = 59030

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: b24c8e58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11231 ; free virtual = 59030
Phase 6 Post Hold Fix | Checksum: b24c8e58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11230 ; free virtual = 59030

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.05327 %
  Global Horizontal Routing Utilization  = 5.47101 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 44.1441%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: b24c8e58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11230 ; free virtual = 59029

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b24c8e58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 3275.582 ; gain = 69.902 ; free physical = 11227 ; free virtual = 59027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 61bf7914

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3307.598 ; gain = 101.918 ; free physical = 11223 ; free virtual = 59023
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3307.598 ; gain = 101.918 ; free physical = 11268 ; free virtual = 59068

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 4 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3307.598 ; gain = 171.387 ; free physical = 11268 ; free virtual = 59068
Writing checkpoint...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3307.598 ; gain = 0.000 ; free physical = 11206 ; free virtual = 59045
INFO: [Common 17-1381] The checkpoint '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/compiled_design/b19.dcp' has been generated.
Writing utilization_report...
Writing Vivado netlist...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3307.598 ; gain = 0.000 ; free physical = 11239 ; free virtual = 59057
Command: write_bitstream -force b19.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0 input P1/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__0 input P1/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__4 input P1/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0 input P2/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__0 input P2/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__4 input P2/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0 output P1/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__0 output P1/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__1 output P1/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__2 output P1/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__3 output P1/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__4 output P1/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/dout1 output P1/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0 output P2/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__0 output P2/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__1 output P2/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__2 output P2/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__3 output P2/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__4 output P2/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/dout1 output P2/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0 multiplier stage P1/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__0 multiplier stage P1/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__1 multiplier stage P1/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__2 multiplier stage P1/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__3 multiplier stage P1/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__4 multiplier stage P1/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/dout1 multiplier stage P1/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0 multiplier stage P2/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__0 multiplier stage P2/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__1 multiplier stage P2/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__2 multiplier stage P2/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__3 multiplier stage P2/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__4 multiplier stage P2/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/dout1 multiplier stage P2/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net P2/P2/P3/Trojan_state is a gated clock net sourced by a combinational pin Trojan_counter[0]_i_2/O, cell Trojan_counter[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Trojan_counter[0]_i_2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
P2/P2/P3/Trojan_counter_reg[0], P2/P2/P3/Trojan_counter_reg[10], P2/P2/P3/Trojan_counter_reg[11], P2/P2/P3/Trojan_counter_reg[12], P2/P2/P3/Trojan_counter_reg[13], P2/P2/P3/Trojan_counter_reg[14], P2/P2/P3/Trojan_counter_reg[15], P2/P2/P3/Trojan_counter_reg[16], P2/P2/P3/Trojan_counter_reg[17], P2/P2/P3/Trojan_counter_reg[18], P2/P2/P3/Trojan_counter_reg[19], P2/P2/P3/Trojan_counter_reg[1], P2/P2/P3/Trojan_counter_reg[20], P2/P2/P3/Trojan_counter_reg[21], P2/P2/P3/Trojan_counter_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC RTSTAT-10] No routable loads: 6444 net(s) have no routable loads. The problem bus(es) and/or net(s) are B_reg_i_4__0_n_1, B_reg_i_4__0_n_2, B_reg_i_4__0_n_3, B_reg_i_4_n_1, B_reg_i_4_n_2, B_reg_i_4_n_3, B_reg_i_5__0_n_1, B_reg_i_5__0_n_2, B_reg_i_5__0_n_3, B_reg_i_5_n_1, B_reg_i_5_n_2, B_reg_i_5_n_3, B_reg_i_6__0_n_2, B_reg_i_6__0_n_3, B_reg_i_6_n_2... and (the first 15 of 6444 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./b19.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:46:31 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 54 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3657.320 ; gain = 349.723 ; free physical = 11167 ; free virtual = 59010
Command: write_bitstream -force b19_debug.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0 input P1/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__0 input P1/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__4 input P1/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0 input P2/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__0 input P2/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__4 input P2/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0 output P1/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__0 output P1/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__1 output P1/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__2 output P1/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__3 output P1/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__4 output P1/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/dout1 output P1/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0 output P2/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__0 output P2/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__1 output P2/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__2 output P2/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__3 output P2/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__4 output P2/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/dout1 output P2/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0 multiplier stage P1/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__0 multiplier stage P1/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__1 multiplier stage P1/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__2 multiplier stage P1/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__3 multiplier stage P1/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__4 multiplier stage P1/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/dout1 multiplier stage P1/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0 multiplier stage P2/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__0 multiplier stage P2/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__1 multiplier stage P2/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__2 multiplier stage P2/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__3 multiplier stage P2/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__4 multiplier stage P2/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/dout1 multiplier stage P2/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net P2/P2/P3/Trojan_state is a gated clock net sourced by a combinational pin Trojan_counter[0]_i_2/O, cell Trojan_counter[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Trojan_counter[0]_i_2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
P2/P2/P3/Trojan_counter_reg[0], P2/P2/P3/Trojan_counter_reg[10], P2/P2/P3/Trojan_counter_reg[11], P2/P2/P3/Trojan_counter_reg[12], P2/P2/P3/Trojan_counter_reg[13], P2/P2/P3/Trojan_counter_reg[14], P2/P2/P3/Trojan_counter_reg[15], P2/P2/P3/Trojan_counter_reg[16], P2/P2/P3/Trojan_counter_reg[17], P2/P2/P3/Trojan_counter_reg[18], P2/P2/P3/Trojan_counter_reg[19], P2/P2/P3/Trojan_counter_reg[1], P2/P2/P3/Trojan_counter_reg[20], P2/P2/P3/Trojan_counter_reg[21], P2/P2/P3/Trojan_counter_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC RTSTAT-10] No routable loads: 6444 net(s) have no routable loads. The problem bus(es) and/or net(s) are B_reg_i_4__0_n_1, B_reg_i_4__0_n_2, B_reg_i_4__0_n_3, B_reg_i_4_n_1, B_reg_i_4_n_2, B_reg_i_4_n_3, B_reg_i_5__0_n_1, B_reg_i_5__0_n_2, B_reg_i_5__0_n_3, B_reg_i_5_n_1, B_reg_i_5_n_2, B_reg_i_5_n_3, B_reg_i_6__0_n_2, B_reg_i_6__0_n_3, B_reg_i_6_n_2... and (the first 15 of 6444 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./b19_debug.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T400/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:46:41 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 104 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.301 ; gain = 31.980 ; free physical = 11158 ; free virtual = 59004
All done...
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:46:41 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12201 ; free virtual = 60038
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12108 ; free virtual = 59945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b19_scan -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 686795
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.848 ; gain = 101.672 ; free physical = 10906 ; free virtual = 58743
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:83582]
INFO: [Synth 8-6157] synthesizing module 'ISOLANDX8' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6155] done synthesizing module 'ISOLANDX8' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6157] synthesizing module 'AO222X2' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6155] done synthesizing module 'AO222X2' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6157] synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:497]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6157] synthesizing module 'XNOR3X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'XNOR3X1' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:680]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:680]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:681]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:682]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:497]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:83582]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2701.629 ; gain = 309.453 ; free physical = 11741 ; free virtual = 59578
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 16 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:47:00 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part 7a200tffg1156-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12171 ; free virtual = 60008
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12073 ; free virtual = 59910
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Synthesizing design...
Command: synth_design -top b19_scan -flatten_hierarchy full
Starting synth_design
Using part: xc7a200tffg1156-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 687008
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2529.758 ; gain = 137.578 ; free physical = 10869 ; free virtual = 58706
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:83582]
INFO: [Synth 8-6157] synthesizing module 'ISOLANDX8' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6155] done synthesizing module 'ISOLANDX8' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2327]
INFO: [Synth 8-6157] synthesizing module 'AO222X2' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6155] done synthesizing module 'AO222X2' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1992]
INFO: [Synth 8-6157] synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:497]
INFO: [Synth 8-6157] synthesizing module 'FADDX1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6155] done synthesizing module 'FADDX1' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:2391]
INFO: [Synth 8-6157] synthesizing module 'XNOR3X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1910]
INFO: [Synth 8-6155] done synthesizing module 'XNOR3X1' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1910]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:680]
INFO: [Synth 8-6157] synthesizing module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1866]
INFO: [Synth 8-6155] done synthesizing module 'XOR2X1' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1866]
ERROR: [Synth 8-448] named port connection 'Q' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:680]
ERROR: [Synth 8-448] named port connection 'IN2' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:681]
ERROR: [Synth 8-448] named port connection 'IN1' does not exist for instance 'U2' of module 'XOR2X1' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:682]
INFO: [Synth 8-6157] synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'INVX0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/benchmarks_master_lib.v:1374]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_DW01_sub_0' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:497]
ERROR: [Synth 8-6156] failed synthesizing module 'b19_scan' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T100/rtl/b19_routed_tight.v:83582]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2738.539 ; gain = 346.359 ; free physical = 11707 ; free virtual = 59544
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 16 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:47:23 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12214 ; free virtual = 60006
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.801 ; gain = 0.000 ; free physical = 12122 ; free virtual = 59915
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Reading VHDL files...
Synthesizing design...
Command: synth_design -top b19 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 687205
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.664 ; gain = 2.863 ; free physical = 11121 ; free virtual = 58913
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b19' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1489]
INFO: [Synth 8-3491] module 'b18' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1374' bound to instance 'P1' of component 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1509]
INFO: [Synth 8-638] synthesizing module 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1383]
INFO: [Synth 8-3491] module 'b17' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1237' bound to instance 'P1' of component 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1424]
INFO: [Synth 8-638] synthesizing module 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1249]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:512' bound to instance 'P1' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1368]
INFO: [Synth 8-638] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:528]
INFO: [Synth 8-256] done synthesizing module 'b15' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:528]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:512' bound to instance 'P2' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1369]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:512' bound to instance 'P3' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1370]
INFO: [Synth 8-256] done synthesizing module 'b17' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1249]
INFO: [Synth 8-3491] module 'b17' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1237' bound to instance 'P2' of component 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1425]
INFO: [Synth 8-3491] module 'b14' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:2' bound to instance 'P3' of component 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1426]
INFO: [Synth 8-638] synthesizing module 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:12]
INFO: [Synth 8-226] default block is never used [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:466]
INFO: [Synth 8-256] done synthesizing module 'b14' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:12]
INFO: [Synth 8-3491] module 'b14' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:2' bound to instance 'P4' of component 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1427]
INFO: [Synth 8-256] done synthesizing module 'b18' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1383]
INFO: [Synth 8-3491] module 'b18' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1374' bound to instance 'P2' of component 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1510]
INFO: [Synth 8-256] done synthesizing module 'b19' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/rtl/b19.vhd:1489]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2456.602 ; gain = 66.801 ; free physical = 11743 ; free virtual = 59536
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2474.414 ; gain = 84.613 ; free physical = 11806 ; free virtual = 59600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.418 ; gain = 92.617 ; free physical = 11805 ; free virtual = 59599
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.418 ; gain = 92.617 ; free physical = 11795 ; free virtual = 59590
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 148   
	   3 Input   32 Bit       Adders := 12    
	   2 Input   31 Bit       Adders := 80    
	   2 Input   30 Bit       Adders := 24    
	   3 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 24    
	   2 Input    6 Bit       Adders := 36    
	   3 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 84    
	   2 Input    4 Bit       Adders := 16    
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 16    
	   2 Input    1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 120   
	               30 Bit    Registers := 12    
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 12    
	                8 Bit    Registers := 192   
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 166   
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 193   
	   5 Input   32 Bit        Muxes := 12    
	  11 Input   32 Bit        Muxes := 24    
	   8 Input   32 Bit        Muxes := 12    
	  19 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 32    
	   7 Input   32 Bit        Muxes := 12    
	   6 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 44    
	   8 Input   30 Bit        Muxes := 12    
	   2 Input   30 Bit        Muxes := 52    
	   2 Input   20 Bit        Muxes := 20    
	   4 Input   20 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 12    
	   2 Input    8 Bit        Muxes := 600   
	   2 Input    5 Bit        Muxes := 132   
	   7 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 76    
	   4 Input    4 Bit        Muxes := 48    
	  19 Input    3 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 112   
	   3 Input    3 Bit        Muxes := 24    
	   5 Input    3 Bit        Muxes := 12    
	   4 Input    3 Bit        Muxes := 12    
	  14 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 216   
	  19 Input    1 Bit        Muxes := 120   
	   3 Input    1 Bit        Muxes := 194   
	   8 Input    1 Bit        Muxes := 108   
	   2 Input    1 Bit        Muxes := 1046  
	   4 Input    1 Bit        Muxes := 40    
	  14 Input    1 Bit        Muxes := 20    
	  17 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dout1, operation Mode is: A*B.
DSP Report: operator dout1 is absorbed into DSP dout1.
DSP Report: operator dout1 is absorbed into DSP dout1.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11714 ; free virtual = 59516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|b18         | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11716 ; free virtual = 59518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11713 ; free virtual = 59515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11712 ; free virtual = 59514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11712 ; free virtual = 59514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11710 ; free virtual = 59512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |    12|
|2     |CARRY4  |  2023|
|3     |DSP48E1 |    14|
|4     |LUT1    |  1762|
|5     |LUT2    |  1424|
|6     |LUT3    |  3711|
|7     |LUT4    |  1130|
|8     |LUT5    |  3561|
|9     |LUT6    |  8401|
|10    |MUXF7   |   560|
|11    |MUXF8   |    84|
|12    |FDCE    |  5922|
|13    |IBUF    |    23|
|14    |OBUF    |    30|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 28657|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11710 ; free virtual = 59512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2899.301 ; gain = 509.500 ; free physical = 11711 ; free virtual = 59513
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2899.309 ; gain = 509.500 ; free physical = 11711 ; free virtual = 59513
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2899.309 ; gain = 0.000 ; free physical = 11791 ; free virtual = 59593
INFO: [Netlist 29-17] Analyzing 2681 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'b19' is not ideal for floorplanning, since the cellview 'b19' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11730 ; free virtual = 59532
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 2955.328 ; gain = 565.527 ; free physical = 11895 ; free virtual = 59697
WARNING: [Place 30-568] A LUT 'Trojan_counter[0]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	P2/P2/P3/Trojan_counter_reg[0] {FDCE}
	P2/P2/P3/Trojan_counter_reg[1] {FDCE}
	P2/P2/P3/Trojan_counter_reg[2] {FDCE}
	P2/P2/P3/Trojan_counter_reg[3] {FDCE}
	P2/P2/P3/Trojan_counter_reg[4] {FDCE}

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11894 ; free virtual = 59696

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11894 ; free virtual = 59696

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11893 ; free virtual = 59695

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11893 ; free virtual = 59695

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11893 ; free virtual = 59695

Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11892 ; free virtual = 59694

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11891 ; free virtual = 59693

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2955.328 ; gain = 0.000 ; free physical = 11891 ; free virtual = 59693
Placing Design...
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11478 ; free virtual = 59280
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 154c8abcd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11478 ; free virtual = 59280
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11515 ; free virtual = 59317

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'Trojan_counter[0]_i_2' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	P2/P2/P3/Trojan_counter_reg[0] {FDCE}
	P2/P2/P3/Trojan_counter_reg[1] {FDCE}
	P2/P2/P3/Trojan_counter_reg[2] {FDCE}
	P2/P2/P3/Trojan_counter_reg[3] {FDCE}
	P2/P2/P3/Trojan_counter_reg[4] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 171969521

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11483 ; free virtual = 59286

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19909f7cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11468 ; free virtual = 59270

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19909f7cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11469 ; free virtual = 59271
Phase 1 Placer Initialization | Checksum: 19909f7cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11466 ; free virtual = 59269

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19909f7cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11463 ; free virtual = 59265

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 19909f7cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3126.105 ; gain = 0.000 ; free physical = 11462 ; free virtual = 59264

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 18242f31f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11423 ; free virtual = 59225
Phase 2 Global Placement | Checksum: 18242f31f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11428 ; free virtual = 59230

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18242f31f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11428 ; free virtual = 59230

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28b90afb8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11424 ; free virtual = 59226

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 240b4f71b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11424 ; free virtual = 59226

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 240b4f71b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11424 ; free virtual = 59226

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c558af01

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11407 ; free virtual = 59209

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c558af01

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11406 ; free virtual = 59208

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c558af01

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11407 ; free virtual = 59209
Phase 3 Detail Placement | Checksum: 1c558af01

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11406 ; free virtual = 59208

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c558af01

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11404 ; free virtual = 59206

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c558af01

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11404 ; free virtual = 59206

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c558af01

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11403 ; free virtual = 59205
Phase 4.3 Placer Reporting | Checksum: 1c558af01

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11403 ; free virtual = 59205

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3134.109 ; gain = 0.000 ; free physical = 11404 ; free virtual = 59206

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11404 ; free virtual = 59206
Phase 4 Post Placement Optimization and Clean-Up | Checksum: d5cac159

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11403 ; free virtual = 59205
Ending Placer Task | Checksum: 8beab1c7

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3134.109 ; gain = 8.004 ; free physical = 11403 ; free virtual = 59205
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 4 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 3134.109 ; gain = 178.781 ; free physical = 11438 ; free virtual = 59240
Routing Design...
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 815d080f ConstDB: 0 ShapeSum: a8da9b8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e6f4b46f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3200.301 ; gain = 7.664 ; free physical = 11263 ; free virtual = 59066
Post Restoration Checksum: NetGraph: 50fd1884 NumContArr: 95f79beb Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e6f4b46f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3226.297 ; gain = 33.660 ; free physical = 11228 ; free virtual = 59030

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e6f4b46f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3226.297 ; gain = 33.660 ; free physical = 11228 ; free virtual = 59030
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 8b02c143

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3271.844 ; gain = 79.207 ; free physical = 11205 ; free virtual = 59007

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24657
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24657
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8b02c143

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3271.844 ; gain = 79.207 ; free physical = 11207 ; free virtual = 59009
Phase 3 Initial Routing | Checksum: 102c89259

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11199 ; free virtual = 59001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2293
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: a213e7c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11197 ; free virtual = 58999
Phase 4 Rip-up And Reroute | Checksum: a213e7c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11197 ; free virtual = 58999

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a213e7c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11196 ; free virtual = 58998

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a213e7c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11198 ; free virtual = 59000
Phase 6 Post Hold Fix | Checksum: a213e7c1

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11197 ; free virtual = 58999

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.86308 %
  Global Horizontal Routing Utilization  = 5.56301 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 54.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a213e7c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11195 ; free virtual = 58997

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a213e7c1

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3283.305 ; gain = 90.668 ; free physical = 11193 ; free virtual = 58995

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: acd6cf4d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3315.320 ; gain = 122.684 ; free physical = 11194 ; free virtual = 58996
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 3315.320 ; gain = 122.684 ; free physical = 11240 ; free virtual = 59042

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 4 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 3315.320 ; gain = 181.211 ; free physical = 11240 ; free virtual = 59042
Writing checkpoint...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3315.320 ; gain = 0.000 ; free physical = 11179 ; free virtual = 59021
INFO: [Common 17-1381] The checkpoint '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/compiled_design/b19.dcp' has been generated.
Writing utilization_report...
Writing Vivado netlist...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3315.320 ; gain = 0.000 ; free physical = 11210 ; free virtual = 59031
Command: write_bitstream -force b19.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0 input P1/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__0 input P1/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__4 input P1/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0 input P2/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__0 input P2/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__4 input P2/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0 output P1/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__0 output P1/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__1 output P1/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__2 output P1/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__3 output P1/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__4 output P1/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/dout1 output P1/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0 output P2/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__0 output P2/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__1 output P2/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__2 output P2/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__3 output P2/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__4 output P2/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/dout1 output P2/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0 multiplier stage P1/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__0 multiplier stage P1/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__1 multiplier stage P1/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__2 multiplier stage P1/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__3 multiplier stage P1/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__4 multiplier stage P1/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/dout1 multiplier stage P1/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0 multiplier stage P2/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__0 multiplier stage P2/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__1 multiplier stage P2/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__2 multiplier stage P2/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__3 multiplier stage P2/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__4 multiplier stage P2/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/dout1 multiplier stage P2/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net P2/P2/P3/Trojan_state is a gated clock net sourced by a combinational pin Trojan_counter[0]_i_2/O, cell Trojan_counter[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Trojan_counter[0]_i_2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
P2/P2/P3/Trojan_counter_reg[0], P2/P2/P3/Trojan_counter_reg[10], P2/P2/P3/Trojan_counter_reg[11], P2/P2/P3/Trojan_counter_reg[12], P2/P2/P3/Trojan_counter_reg[13], P2/P2/P3/Trojan_counter_reg[14], P2/P2/P3/Trojan_counter_reg[15], P2/P2/P3/Trojan_counter_reg[16], P2/P2/P3/Trojan_counter_reg[17], P2/P2/P3/Trojan_counter_reg[18], P2/P2/P3/Trojan_counter_reg[19], P2/P2/P3/Trojan_counter_reg[1], P2/P2/P3/Trojan_counter_reg[20], P2/P2/P3/Trojan_counter_reg[21], P2/P2/P3/Trojan_counter_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC RTSTAT-10] No routable loads: 6444 net(s) have no routable loads. The problem bus(es) and/or net(s) are B_reg_i_4__0_n_1, B_reg_i_4__0_n_2, B_reg_i_4__0_n_3, B_reg_i_4_n_1, B_reg_i_4_n_2, B_reg_i_4_n_3, B_reg_i_5__0_n_1, B_reg_i_5__0_n_2, B_reg_i_5__0_n_3, B_reg_i_5_n_1, B_reg_i_5_n_2, B_reg_i_5_n_3, B_reg_i_6__0_n_2, B_reg_i_6__0_n_3, B_reg_i_6_n_2... and (the first 15 of 6444 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./b19.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:49:31 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 54 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3657.074 ; gain = 341.754 ; free physical = 11144 ; free virtual = 58989
Command: write_bitstream -force b19_debug.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0 input P1/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__0 input P1/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__4 input P1/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0 input P2/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__0 input P2/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__4 input P2/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0 output P1/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__0 output P1/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__1 output P1/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__2 output P1/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__3 output P1/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__4 output P1/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/dout1 output P1/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0 output P2/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__0 output P2/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__1 output P2/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__2 output P2/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__3 output P2/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__4 output P2/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/dout1 output P2/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0 multiplier stage P1/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__0 multiplier stage P1/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__1 multiplier stage P1/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__2 multiplier stage P1/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__3 multiplier stage P1/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__4 multiplier stage P1/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/dout1 multiplier stage P1/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0 multiplier stage P2/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__0 multiplier stage P2/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__1 multiplier stage P2/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__2 multiplier stage P2/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__3 multiplier stage P2/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__4 multiplier stage P2/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/dout1 multiplier stage P2/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net P2/P2/P3/Trojan_state is a gated clock net sourced by a combinational pin Trojan_counter[0]_i_2/O, cell Trojan_counter[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT Trojan_counter[0]_i_2 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
P2/P2/P3/Trojan_counter_reg[0], P2/P2/P3/Trojan_counter_reg[10], P2/P2/P3/Trojan_counter_reg[11], P2/P2/P3/Trojan_counter_reg[12], P2/P2/P3/Trojan_counter_reg[13], P2/P2/P3/Trojan_counter_reg[14], P2/P2/P3/Trojan_counter_reg[15], P2/P2/P3/Trojan_counter_reg[16], P2/P2/P3/Trojan_counter_reg[17], P2/P2/P3/Trojan_counter_reg[18], P2/P2/P3/Trojan_counter_reg[19], P2/P2/P3/Trojan_counter_reg[1], P2/P2/P3/Trojan_counter_reg[20], P2/P2/P3/Trojan_counter_reg[21], P2/P2/P3/Trojan_counter_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC RTSTAT-10] No routable loads: 6444 net(s) have no routable loads. The problem bus(es) and/or net(s) are B_reg_i_4__0_n_1, B_reg_i_4__0_n_2, B_reg_i_4__0_n_3, B_reg_i_4_n_1, B_reg_i_4_n_2, B_reg_i_4_n_3, B_reg_i_5__0_n_1, B_reg_i_5__0_n_2, B_reg_i_5__0_n_3, B_reg_i_5_n_1, B_reg_i_5_n_2, B_reg_i_5_n_3, B_reg_i_6__0_n_2, B_reg_i_6__0_n_3, B_reg_i_6_n_2... and (the first 15 of 6444 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./b19_debug.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T300/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:49:42 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 104 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3689.055 ; gain = 31.980 ; free physical = 11132 ; free virtual = 58981
All done...
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:49:42 2021...

****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/jason/gmt_benchmarks//tools/compile_all_benchmarks.tcl
# proc compile {{top "top"} {target_dir target_dir} {part "xc7100tcsg324-1l"} } {
#     cd $target_dir
#     puts "Closing any designs that are currently open..."
#     close_project -quiet
#     puts "Continuing..."
# 
#     # Create a design for a specific part
#     link_design -part $part
#     
#     # Compile any .sv, .v, and .vhd files that exist in the current directory
#     if {[glob -nocomplain ../rtl/*.sv] != ""} {
# 	    puts "Reading SV files..."
# 	    read_verilog -sv [glob ../rtl/*.sv]
#     }
#     if {[glob -nocomplain ../rtl/*.v] != ""} {
# 	    puts "Reading Verilog files..."
# 	    read_verilog  [glob ../rtl/*.v]
#     }
#     if {[glob -nocomplain ../rtl/*.vhd] != ""} {
#         puts "Reading VHDL files..."
#         read_vhdl [glob ../rtl/*.vhd]
#     }
# 
#     puts "Synthesizing design..."
#     synth_design -top $top -flatten_hierarchy full 
#     
#     # Add io pins automatically or source XDC file
#     place_ports [get_ports *]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC UCIO-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {NSTD-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {LUTLP-1}]
#     set_property IS_ENABLED 0 [get_drc_checks {DRC MDRV-1}]
#     set_property CFGBVS VCCO [current_design]
#     set_property CONFIG_VOLTAGE 3.3 [current_design]
# 
#     # Now finish implementing design.
#     puts "Placing Design..."
#     place_design
#     
#     puts "Routing Design..."
#     route_design
# 
#     puts "Writing checkpoint..."
#     write_checkpoint -force $top.dcp
# 
#     puts "Writing utilization_report..."
#     report_utilization -file ./utilization_report.txt 
# 
#     puts "Writing Vivado netlist..."
#     set netlist_ending "_vivado_netlist"
#     set verilog_ext ".v"
#     set edif_ext ".edn"
#     set vivado_netlist_name_v [concat $top$netlist_ending$verilog_ext]
#     set vivado_netlist_name_edn [concat $top$netlist_ending$edif_ext]
#     write_verilog -force $vivado_netlist_name_v
#     write_edif -force $vivado_netlist_name_edn
# 
#     write_bitstream -force $top.bit
# 
#     set_property BITSTREAM.GENERAL.DEBUGBITSTREAM yes [current_design]
#     write_bitstream -force ${top}_debug.bit
#     
#     puts "All done..."
# }
# compile [lindex $argv 0] [lindex $argv 1] [lindex $argv 2]
Closing any designs that are currently open...
Continuing...
Command: link_design -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12202 ; free virtual = 59997
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.797 ; gain = 0.000 ; free physical = 12115 ; free virtual = 59910
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Reading Verilog files...
Reading VHDL files...
Synthesizing design...
Command: synth_design -top b19 -flatten_hierarchy full
Starting synth_design
Using part: xc7a100tcsg324-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
The design mode of fileset 'sources_1' was changed to RTL
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 696620
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FD2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1205]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1386]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1398]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module INVX4 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1410]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1512]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1591]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND2X2 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1605]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND3X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1635]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NAND4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1677]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1693]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OR4X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1747]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1788]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module XOR2X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:1866]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:2011]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AOI22X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:2036]
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module OAI21X1 [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/benchmarks_master_lib.v:2180]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.660 ; gain = 2.863 ; free physical = 11113 ; free virtual = 58908
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'b19' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1487]
INFO: [Synth 8-3491] module 'b18' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1372' bound to instance 'P1' of component 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1507]
INFO: [Synth 8-638] synthesizing module 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1381]
INFO: [Synth 8-3491] module 'b17' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1235' bound to instance 'P1' of component 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1247]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:563' bound to instance 'P1' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1366]
INFO: [Synth 8-638] synthesizing module 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:579]
INFO: [Synth 8-256] done synthesizing module 'b15' (1#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:579]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:563' bound to instance 'P2' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1367]
INFO: [Synth 8-3491] module 'b15' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:563' bound to instance 'P3' of component 'b15' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1368]
INFO: [Synth 8-256] done synthesizing module 'b17' (2#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1247]
INFO: [Synth 8-3491] module 'b17' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1235' bound to instance 'P2' of component 'b17' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1423]
INFO: [Synth 8-3491] module 'b14' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:5' bound to instance 'P3' of component 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1424]
INFO: [Synth 8-638] synthesizing module 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:15]
INFO: [Synth 8-226] default block is never used [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:517]
INFO: [Synth 8-256] done synthesizing module 'b14' (3#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:15]
INFO: [Synth 8-3491] module 'b14' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:5' bound to instance 'P4' of component 'b14' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1425]
INFO: [Synth 8-256] done synthesizing module 'b18' (4#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1381]
INFO: [Synth 8-3491] module 'b18' declared at '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1372' bound to instance 'P2' of component 'b18' [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1508]
INFO: [Synth 8-256] done synthesizing module 'b19' (5#1) [/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/rtl/b19.vhd:1487]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2456.598 ; gain = 66.801 ; free physical = 11732 ; free virtual = 59528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2474.410 ; gain = 84.613 ; free physical = 11796 ; free virtual = 59592
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2482.414 ; gain = 92.617 ; free physical = 11794 ; free virtual = 59590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2482.414 ; gain = 92.617 ; free physical = 11778 ; free virtual = 59576
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 148   
	   3 Input   32 Bit       Adders := 12    
	   2 Input   31 Bit       Adders := 80    
	   2 Input   30 Bit       Adders := 24    
	   3 Input   25 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 8     
	   2 Input   15 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 24    
	   2 Input    6 Bit       Adders := 36    
	   3 Input    6 Bit       Adders := 12    
	   2 Input    5 Bit       Adders := 84    
	   2 Input    4 Bit       Adders := 16    
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 16    
	   2 Input    2 Bit       Adders := 16    
	   2 Input    1 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 120   
	               30 Bit    Registers := 12    
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 12    
	               15 Bit    Registers := 12    
	                8 Bit    Registers := 192   
	                5 Bit    Registers := 24    
	                4 Bit    Registers := 36    
	                3 Bit    Registers := 12    
	                1 Bit    Registers := 166   
+---Multipliers : 
	              32x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 197   
	   5 Input   32 Bit        Muxes := 12    
	  11 Input   32 Bit        Muxes := 24    
	   8 Input   32 Bit        Muxes := 12    
	  19 Input   32 Bit        Muxes := 12    
	   4 Input   32 Bit        Muxes := 32    
	   7 Input   32 Bit        Muxes := 12    
	   6 Input   32 Bit        Muxes := 4     
	   2 Input   31 Bit        Muxes := 44    
	   8 Input   30 Bit        Muxes := 12    
	   2 Input   30 Bit        Muxes := 28    
	   2 Input   20 Bit        Muxes := 20    
	   4 Input   20 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 12    
	   2 Input    8 Bit        Muxes := 600   
	   2 Input    5 Bit        Muxes := 132   
	   7 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 76    
	   4 Input    4 Bit        Muxes := 48    
	  19 Input    3 Bit        Muxes := 24    
	   2 Input    3 Bit        Muxes := 112   
	   3 Input    3 Bit        Muxes := 24    
	   5 Input    3 Bit        Muxes := 12    
	   4 Input    3 Bit        Muxes := 12    
	  14 Input    3 Bit        Muxes := 12    
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 4     
	  11 Input    1 Bit        Muxes := 216   
	  19 Input    1 Bit        Muxes := 120   
	   3 Input    1 Bit        Muxes := 194   
	   8 Input    1 Bit        Muxes := 108   
	   2 Input    1 Bit        Muxes := 1046  
	   4 Input    1 Bit        Muxes := 40    
	  14 Input    1 Bit        Muxes := 20    
	  17 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dout1, operation Mode is: A*B.
DSP Report: operator dout1 is absorbed into DSP dout1.
DSP Report: operator dout1 is absorbed into DSP dout1.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: Generating DSP datai0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator datai0 is absorbed into DSP datai0.
DSP Report: operator datai0 is absorbed into DSP datai0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11691 ; free virtual = 59496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|b18         | A*B            | 20     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|b19         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11692 ; free virtual = 59497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11702 ; free virtual = 59507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11700 ; free virtual = 59505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11699 ; free virtual = 59504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11703 ; free virtual = 59508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     5|
|2     |CARRY4  |  1895|
|3     |DSP48E1 |    14|
|4     |LUT1    |  1708|
|5     |LUT2    |   992|
|6     |LUT3    |  3711|
|7     |LUT4    |  1090|
|8     |LUT5    |  3413|
|9     |LUT6    |  8733|
|10    |MUXF7   |   578|
|11    |MUXF8   |    84|
|12    |FDCE    |  5764|
|13    |IBUF    |    23|
|14    |OBUF    |    30|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 28040|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11701 ; free virtual = 59506
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 16 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2896.875 ; gain = 507.078 ; free physical = 11702 ; free virtual = 59507
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 2896.883 ; gain = 507.078 ; free physical = 11702 ; free virtual = 59507
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2896.883 ; gain = 0.000 ; free physical = 11779 ; free virtual = 59583
INFO: [Netlist 29-17] Analyzing 2571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'b19' is not ideal for floorplanning, since the cellview 'b19' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11719 ; free virtual = 59524
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 1 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:05 . Memory (MB): peak = 2952.902 ; gain = 563.105 ; free physical = 11884 ; free virtual = 59689

Starting IO/Clock Placer Task

Phase 1 Add Constraints new method

Phase 1.1 Build CellView Core

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11888 ; free virtual = 59693

Phase 1.2 Add User PBlocks

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11888 ; free virtual = 59693

Phase 1.3 Apply User PBlocks

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11888 ; free virtual = 59693

Phase 1.4 Add terminal Constraints

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11888 ; free virtual = 59693

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11888 ; free virtual = 59693

Phase 2 IO and Clk Clean Up

Phase 2.1 FixIDCReqs

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11882 ; free virtual = 59687

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11881 ; free virtual = 59686

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2952.902 ; gain = 0.000 ; free physical = 11881 ; free virtual = 59686
Placing Design...
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11472 ; free virtual = 59277
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bb71f82e

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11473 ; free virtual = 59278
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11510 ; free virtual = 59315

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dca51fef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11480 ; free virtual = 59285

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 102001f0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11465 ; free virtual = 59270

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 102001f0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11466 ; free virtual = 59271
Phase 1 Placer Initialization | Checksum: 102001f0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11464 ; free virtual = 59269

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 102001f0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11460 ; free virtual = 59265

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 102001f0f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11460 ; free virtual = 59265

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 1ef06f154

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11420 ; free virtual = 59225
Phase 2 Global Placement | Checksum: 1ef06f154

Time (s): cpu = 00:00:20 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11425 ; free virtual = 59230

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ef06f154

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11424 ; free virtual = 59229

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23205be3e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11421 ; free virtual = 59226

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1b20ab3b7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11421 ; free virtual = 59226

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b20ab3b7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:07 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11420 ; free virtual = 59225

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 230623edf

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11402 ; free virtual = 59207

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 230623edf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11402 ; free virtual = 59207

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 230623edf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11402 ; free virtual = 59207
Phase 3 Detail Placement | Checksum: 230623edf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11402 ; free virtual = 59207

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 230623edf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11401 ; free virtual = 59206

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 230623edf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11403 ; free virtual = 59208

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 230623edf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11401 ; free virtual = 59206
Phase 4.3 Placer Reporting | Checksum: 230623edf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11401 ; free virtual = 59206

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11401 ; free virtual = 59206

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11401 ; free virtual = 59206
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2979b8b86

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11398 ; free virtual = 59203
Ending Placer Task | Checksum: 1b6980bfd

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3126.648 ; gain = 0.000 ; free physical = 11397 ; free virtual = 59202
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 2 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3126.648 ; gain = 173.746 ; free physical = 11437 ; free virtual = 59242
Routing Design...
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fb290b45 ConstDB: 0 ShapeSum: bb6f00b8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17f014a02

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3205.055 ; gain = 0.000 ; free physical = 11258 ; free virtual = 59063
Post Restoration Checksum: NetGraph: a4f71f3e NumContArr: da0a2ac4 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 17f014a02

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3225.715 ; gain = 20.660 ; free physical = 11223 ; free virtual = 59029

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 17f014a02

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3225.715 ; gain = 20.660 ; free physical = 11223 ; free virtual = 59029
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 8b39e8d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3271.262 ; gain = 66.207 ; free physical = 11203 ; free virtual = 59008

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 24147
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 24147
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8b39e8d4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3271.262 ; gain = 66.207 ; free physical = 11205 ; free virtual = 59010
Phase 3 Initial Routing | Checksum: 84a2ee49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11204 ; free virtual = 59009

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2390
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1186dfa70

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11202 ; free virtual = 59007
Phase 4 Rip-up And Reroute | Checksum: 1186dfa70

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11202 ; free virtual = 59007

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1186dfa70

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11201 ; free virtual = 59006

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1186dfa70

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11200 ; free virtual = 59005
Phase 6 Post Hold Fix | Checksum: 1186dfa70

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11201 ; free virtual = 59006

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.82043 %
  Global Horizontal Routing Utilization  = 5.36743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1186dfa70

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11200 ; free virtual = 59005

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1186dfa70

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3287.730 ; gain = 82.676 ; free physical = 11199 ; free virtual = 59004

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b7fd5a81

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.746 ; gain = 114.691 ; free physical = 11196 ; free virtual = 59001
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 3319.746 ; gain = 114.691 ; free physical = 11236 ; free virtual = 59041

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 3319.746 ; gain = 193.098 ; free physical = 11235 ; free virtual = 59040
Writing checkpoint...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3319.746 ; gain = 0.000 ; free physical = 11169 ; free virtual = 59013
INFO: [Common 17-1381] The checkpoint '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/compiled_design/b19.dcp' has been generated.
Writing utilization_report...
Writing Vivado netlist...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3319.746 ; gain = 0.000 ; free physical = 11203 ; free virtual = 59026
Command: write_bitstream -force b19.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0 input P1/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__0 input P1/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__4 input P1/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0 input P2/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__0 input P2/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__4 input P2/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0 output P1/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__0 output P1/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__1 output P1/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__2 output P1/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__3 output P1/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__4 output P1/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/dout1 output P1/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0 output P2/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__0 output P2/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__1 output P2/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__2 output P2/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__3 output P2/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__4 output P2/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/dout1 output P2/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0 multiplier stage P1/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__0 multiplier stage P1/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__1 multiplier stage P1/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__2 multiplier stage P1/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__3 multiplier stage P1/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__4 multiplier stage P1/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/dout1 multiplier stage P1/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0 multiplier stage P2/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__0 multiplier stage P2/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__1 multiplier stage P2/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__2 multiplier stage P2/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__3 multiplier stage P2/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__4 multiplier stage P2/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/dout1 multiplier stage P2/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 6060 net(s) have no routable loads. The problem bus(es) and/or net(s) are B_reg_i_4__0_n_3, B_reg_i_4__0_n_4, B_reg_i_4__0_n_5, B_reg_i_4_n_3, B_reg_i_4_n_4, B_reg_i_4_n_5, B_reg_i_5__0_n_3, B_reg_i_5__0_n_4, B_reg_i_5__0_n_5, B_reg_i_5_n_3, B_reg_i_5_n_4, B_reg_i_5_n_5, B_reg_i_6__0_n_4, B_reg_i_6__0_n_5, B_reg_i_6_n_4... and (the first 15 of 6060 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 48 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./b19.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:51:53 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 50 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3655.438 ; gain = 335.691 ; free physical = 11138 ; free virtual = 58985
Command: write_bitstream -force b19_debug.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-1] Report disabled checks: The following rules are disabled: LUTLP-1, MDRV-1, NSTD-1, UCIO-1
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0 input P1/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__0 input P1/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__2 input P1/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__3 input P1/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/datai0__4 input P1/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P1/dout1 input P1/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0 input P2/datai0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__0 input P2/datai0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__2 input P2/datai0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__3 input P2/datai0__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/datai0__4 input P2/datai0__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP P2/dout1 input P2/dout1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0 output P1/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__0 output P1/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__1 output P1/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__2 output P1/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__3 output P1/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/datai0__4 output P1/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P1/dout1 output P1/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0 output P2/datai0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__0 output P2/datai0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__1 output P2/datai0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__2 output P2/datai0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__3 output P2/datai0__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/datai0__4 output P2/datai0__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP P2/dout1 output P2/dout1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0 multiplier stage P1/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__0 multiplier stage P1/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__1 multiplier stage P1/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__2 multiplier stage P1/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__3 multiplier stage P1/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/datai0__4 multiplier stage P1/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P1/dout1 multiplier stage P1/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0 multiplier stage P2/datai0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__0 multiplier stage P2/datai0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__1 multiplier stage P2/datai0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__2 multiplier stage P2/datai0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__3 multiplier stage P2/datai0__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/datai0__4 multiplier stage P2/datai0__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP P2/dout1 multiplier stage P2/dout1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 6060 net(s) have no routable loads. The problem bus(es) and/or net(s) are B_reg_i_4__0_n_3, B_reg_i_4__0_n_4, B_reg_i_4__0_n_5, B_reg_i_4_n_3, B_reg_i_4_n_4, B_reg_i_4_n_5, B_reg_i_5__0_n_3, B_reg_i_5__0_n_4, B_reg_i_5__0_n_5, B_reg_i_5_n_3, B_reg_i_5_n_4, B_reg_i_5_n_5, B_reg_i_6__0_n_4, B_reg_i_6__0_n_5, B_reg_i_6_n_4... and (the first 15 of 6060 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 48 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./b19_debug.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/jason/gmt_benchmarks/trojan_alterations/b19_trojans/b19-T500/compiled_design/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Jul 26 13:52:03 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 98 Warnings, 16 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 3687.418 ; gain = 31.980 ; free physical = 11127 ; free virtual = 58978
All done...
INFO: [Common 17-206] Exiting Vivado at Mon Jul 26 13:52:03 2021...

 #################################################
  All done, it fit on the smaller part
 #################################################


 #################################################
   FAILURE: b15 didn't work on either part
 #################################################


 #################################################
   FAILURE: openMSP430 didn't work on either part
 #################################################


 #################################################
   FAILURE: b19 didn't work on either part
 #################################################


 #################################################
   FAILURE: b15 didn't work on either part
 #################################################


 #################################################
   FAILURE: b15 didn't work on either part
 #################################################


 #################################################
   FAILURE: b15 didn't work on either part
 #################################################


 #################################################
   FAILURE: s13207 didn't work on either part
 #################################################


 #################################################
   FAILURE: s1423 didn't work on either part
 #################################################


 #################################################
   FAILURE: s1423 didn't work on either part
 #################################################


 #################################################
   FAILURE: b19_scan didn't work on either part
 #################################################


 #################################################
  All done, it fit on the smaller part
 #################################################


 #################################################
   FAILURE: b19_scan didn't work on either part
 #################################################


 #################################################
  All done, it fit on the smaller part
 #################################################


 #################################################
  All done, it fit on the smaller part
 #################################################

