#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x614815527940 .scope module, "tb_competitive_seq" "tb_competitive_seq" 2 13;
 .timescale -9 -12;
v0x614815569450_0 .var "actual_ph", 7 0;
v0x614815569530_0 .var "clk", 0 0;
v0x6148155695d0_0 .var "cur", 7 0;
v0x6148155696a0_0 .var/i "cyc_cnt", 31 0;
v0x614815569740_0 .net "cyc_start", 0 0, v0x614815569170_0;  1 drivers
v0x614815569830_0 .net "err_out", 7 0, v0x6148155667d0_0;  1 drivers
v0x6148155698f0_0 .net "err_vld", 0 0, v0x6148155668b0_0;  1 drivers
v0x6148155699c0_0 .net "f_out", 0 0, v0x614815568620_0;  1 drivers
v0x614815569a90_0 .var "fired_in", 0 0;
v0x614815569b60_0 .net "gphase", 7 0, v0x614815569280_0;  1 drivers
v0x614815569c00_0 .net "ph_out", 7 0, v0x614815568950_0;  1 drivers
v0x614815569ca0_0 .net "pred_nx", 7 0, v0x614815566cd0_0;  1 drivers
v0x614815569d70_0 .var "rst_n", 0 0;
v0x614815569e10_0 .net "s0", 7 0, L_0x614815527740;  1 drivers
v0x614815569ee0_0 .net "s1", 7 0, L_0x614815524520;  1 drivers
v0x614815569fb0_0 .net "s2", 7 0, L_0x614815503ae0;  1 drivers
v0x61481556a080_0 .net "s3", 7 0, L_0x6148155448f0;  1 drivers
v0x61481556a150_0 .net "winner", 1 0, v0x614815567d70_0;  1 drivers
E_0x61481550f2c0 .event posedge, v0x614815565ec0_0;
E_0x614815502850 .event edge, v0x614815568950_0, v0x614815568620_0;
S_0x614815526d10 .scope module, "DUT" "competitive_seq_pred" 2 38, 3 35 0, S_0x614815527940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cycle_start";
    .port_info 3 /INPUT 8 "actual_phase";
    .port_info 4 /INPUT 1 "fired";
    .port_info 5 /OUTPUT 8 "pred_next";
    .port_info 6 /OUTPUT 8 "error_out";
    .port_info 7 /OUTPUT 1 "error_valid";
    .port_info 8 /OUTPUT 2 "winner_out";
    .port_info 9 /OUTPUT 8 "slot0_out";
    .port_info 10 /OUTPUT 8 "slot1_out";
    .port_info 11 /OUTPUT 8 "slot2_out";
    .port_info 12 /OUTPUT 8 "slot3_out";
P_0x61481553afd0 .param/l "ETA_SEQ" 0 3 39, C4<00000100>;
P_0x61481553b010 .param/l "ETA_SLOT" 0 3 38, C4<00001000>;
P_0x61481553b050 .param/l "N_SLOTS" 0 3 36, +C4<00000000000000000000000000000100>;
P_0x61481553b090 .param/l "W_INIT" 0 3 37, C4<10000000>;
v0x614815567010_0 .array/port v0x614815567010, 0;
L_0x614815527740 .functor BUFZ 8, v0x614815567010_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x614815567010_1 .array/port v0x614815567010, 1;
L_0x614815524520 .functor BUFZ 8, v0x614815567010_1, C4<00000000>, C4<00000000>, C4<00000000>;
v0x614815567010_2 .array/port v0x614815567010, 2;
L_0x614815503ae0 .functor BUFZ 8, v0x614815567010_2, C4<00000000>, C4<00000000>, C4<00000000>;
v0x614815567010_3 .array/port v0x614815567010, 3;
L_0x6148155448f0 .functor BUFZ 8, v0x614815567010_3, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6148155477b0 .functor BUFZ 8, L_0x61481556a7b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x61481557b250 .functor BUFZ 8, L_0x61481557ad90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x61481557b4a0 .functor BUFZ 8, L_0x61481557b6c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x61481557c650 .functor BUFZ 8, L_0x61481557bb40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7cb5905d4330 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6148155245c0_0 .net *"_ivl_101", 4 0, L_0x7cb5905d4330;  1 drivers
v0x614815523c90_0 .net *"_ivl_102", 8 0, L_0x61481557c0f0;  1 drivers
L_0x7cb5905d4378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815562ab0_0 .net *"_ivl_105", 1 0, L_0x7cb5905d4378;  1 drivers
L_0x7cb5905d43c0 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x614815562b70_0 .net/2u *"_ivl_106", 8 0, L_0x7cb5905d43c0;  1 drivers
v0x614815562c50_0 .net *"_ivl_109", 8 0, L_0x61481557c230;  1 drivers
L_0x7cb5905d4408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x614815562d80_0 .net *"_ivl_114", 0 0, L_0x7cb5905d4408;  1 drivers
v0x614815562e60_0 .net *"_ivl_115", 9 0, L_0x61481557c470;  1 drivers
L_0x7cb5905d4720 .functor BUFT 1, C4<0000000011>, C4<0>, C4<0>, C4<0>;
v0x614815562f40_0 .net/2u *"_ivl_119", 9 0, L_0x7cb5905d4720;  1 drivers
v0x614815563020_0 .net *"_ivl_120", 9 0, L_0x61481557c5b0;  1 drivers
L_0x7cb5905d4450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815563100_0 .net/2u *"_ivl_124", 1 0, L_0x7cb5905d4450;  1 drivers
v0x6148155631e0_0 .net *"_ivl_126", 0 0, L_0x61481557c8e0;  1 drivers
L_0x7cb5905d4498 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x6148155632a0_0 .net/2u *"_ivl_128", 1 0, L_0x7cb5905d4498;  1 drivers
v0x614815563380_0 .net *"_ivl_130", 0 0, L_0x61481557cae0;  1 drivers
L_0x7cb5905d44e0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x614815563440_0 .net/2u *"_ivl_132", 1 0, L_0x7cb5905d44e0;  1 drivers
v0x614815563520_0 .net *"_ivl_134", 0 0, L_0x61481557ccc0;  1 drivers
v0x6148155635e0_0 .net *"_ivl_136", 7 0, L_0x61481557cde0;  1 drivers
v0x6148155636c0_0 .net *"_ivl_138", 7 0, L_0x61481557d070;  1 drivers
v0x6148155637a0_0 .net *"_ivl_143", 5 0, L_0x61481557d4a0;  1 drivers
v0x614815563880_0 .net *"_ivl_144", 7 0, L_0x61481557d590;  1 drivers
L_0x7cb5905d4528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815563960_0 .net *"_ivl_147", 1 0, L_0x7cb5905d4528;  1 drivers
L_0x7cb5905d4570 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x614815563a40_0 .net/2u *"_ivl_148", 7 0, L_0x7cb5905d4570;  1 drivers
v0x614815563b20_0 .net *"_ivl_150", 0 0, L_0x61481557d7f0;  1 drivers
v0x614815563be0_0 .net *"_ivl_153", 5 0, L_0x61481557d930;  1 drivers
v0x614815563cc0_0 .net *"_ivl_154", 7 0, L_0x61481557d680;  1 drivers
L_0x7cb5905d45b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815563da0_0 .net *"_ivl_157", 1 0, L_0x7cb5905d45b8;  1 drivers
L_0x7cb5905d4600 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x614815563e80_0 .net/2u *"_ivl_158", 7 0, L_0x7cb5905d4600;  1 drivers
v0x614815563f60_0 .net *"_ivl_162", 7 0, L_0x61481557de20;  1 drivers
v0x614815564040_0 .net *"_ivl_164", 3 0, L_0x61481557dec0;  1 drivers
L_0x7cb5905d4648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815564120_0 .net *"_ivl_167", 1 0, L_0x7cb5905d4648;  1 drivers
v0x614815564200_0 .net *"_ivl_24", 7 0, L_0x61481556a7b0;  1 drivers
v0x6148155642e0_0 .net *"_ivl_26", 6 0, L_0x61481556a850;  1 drivers
L_0x7cb5905d4018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6148155643c0_0 .net *"_ivl_29", 4 0, L_0x7cb5905d4018;  1 drivers
v0x6148155644a0_0 .net *"_ivl_30", 8 0, L_0x61481556aa10;  1 drivers
L_0x7cb5905d4060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815564580_0 .net *"_ivl_33", 1 0, L_0x7cb5905d4060;  1 drivers
L_0x7cb5905d40a8 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x614815564660_0 .net/2u *"_ivl_34", 8 0, L_0x7cb5905d40a8;  1 drivers
v0x614815564740_0 .net *"_ivl_37", 8 0, L_0x61481557ab60;  1 drivers
v0x614815564820_0 .net *"_ivl_40", 7 0, L_0x61481557ad90;  1 drivers
v0x614815564900_0 .net *"_ivl_42", 6 0, L_0x61481557ae30;  1 drivers
L_0x7cb5905d40f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x6148155649e0_0 .net *"_ivl_45", 4 0, L_0x7cb5905d40f0;  1 drivers
v0x614815564ac0_0 .net *"_ivl_46", 8 0, L_0x61481557af80;  1 drivers
L_0x7cb5905d4138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815564ba0_0 .net *"_ivl_49", 1 0, L_0x7cb5905d4138;  1 drivers
L_0x7cb5905d4180 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x614815564c80_0 .net/2u *"_ivl_50", 8 0, L_0x7cb5905d4180;  1 drivers
v0x614815564d60_0 .net *"_ivl_53", 8 0, L_0x61481557b110;  1 drivers
L_0x7cb5905d41c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x614815564e40_0 .net *"_ivl_58", 0 0, L_0x7cb5905d41c8;  1 drivers
v0x614815564f20_0 .net *"_ivl_59", 9 0, L_0x61481557b2c0;  1 drivers
L_0x7cb5905d4690 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x614815565000_0 .net/2u *"_ivl_63", 9 0, L_0x7cb5905d4690;  1 drivers
v0x6148155650e0_0 .net *"_ivl_64", 9 0, L_0x61481557b400;  1 drivers
v0x6148155651c0_0 .net *"_ivl_68", 7 0, L_0x61481557b6c0;  1 drivers
v0x6148155652a0_0 .net *"_ivl_70", 6 0, L_0x61481557b760;  1 drivers
L_0x7cb5905d4210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x614815565380_0 .net *"_ivl_73", 4 0, L_0x7cb5905d4210;  1 drivers
v0x614815565460_0 .net *"_ivl_74", 8 0, L_0x61481557b8e0;  1 drivers
L_0x7cb5905d4258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x614815565540_0 .net *"_ivl_77", 1 0, L_0x7cb5905d4258;  1 drivers
L_0x7cb5905d42a0 .functor BUFT 1, C4<000000100>, C4<0>, C4<0>, C4<0>;
v0x614815565620_0 .net/2u *"_ivl_78", 8 0, L_0x7cb5905d42a0;  1 drivers
v0x614815565700_0 .net *"_ivl_81", 8 0, L_0x61481557ba20;  1 drivers
L_0x7cb5905d42e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6148155657e0_0 .net *"_ivl_86", 0 0, L_0x7cb5905d42e8;  1 drivers
v0x6148155658c0_0 .net *"_ivl_87", 9 0, L_0x61481557bbe0;  1 drivers
L_0x7cb5905d46d8 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0x6148155659a0_0 .net/2u *"_ivl_91", 9 0, L_0x7cb5905d46d8;  1 drivers
v0x614815565a80_0 .net *"_ivl_92", 9 0, L_0x61481557bd20;  1 drivers
v0x614815565b60_0 .net *"_ivl_96", 7 0, L_0x61481557bb40;  1 drivers
v0x614815565c40_0 .net *"_ivl_98", 6 0, L_0x61481557bf60;  1 drivers
v0x614815565d20_0 .net "act_dn", 0 0, L_0x61481557e150;  1 drivers
v0x614815565de0_0 .net "actual_phase", 7 0, v0x614815569450_0;  1 drivers
v0x614815565ec0_0 .net "clk", 0 0, v0x614815569530_0;  1 drivers
v0x614815565f80_0 .net "cycle_start", 0 0, v0x614815569170_0;  alias, 1 drivers
v0x614815566040_0 .net "d0", 7 0, L_0x61481556a390;  1 drivers
v0x614815566530_0 .net "d1", 7 0, L_0x61481556a500;  1 drivers
v0x614815566610_0 .net "d2", 7 0, L_0x61481556a5f0;  1 drivers
v0x6148155666f0_0 .net "d3", 7 0, L_0x61481556a690;  1 drivers
v0x6148155667d0_0 .var "error_out", 7 0;
v0x6148155668b0_0 .var "error_valid", 0 0;
v0x614815566970_0 .net "fired", 0 0, v0x614815569a90_0;  1 drivers
v0x614815566a30_0 .var/i "i", 31 0;
v0x614815566b10_0 .var/i "j", 31 0;
v0x614815566bf0_0 .var "next_winner_pred", 1 0;
v0x614815566cd0_0 .var "pred_next", 7 0;
v0x614815566db0_0 .var "prev_valid", 0 0;
v0x614815566e70_0 .var "prev_winner", 1 0;
v0x614815566f50_0 .net "rst_n", 0 0, v0x614815569d70_0;  1 drivers
v0x614815567010 .array "slot", 3 0, 7 0;
v0x614815567150_0 .net "slot0_out", 7 0, L_0x614815527740;  alias, 1 drivers
v0x614815567230_0 .net "slot1_out", 7 0, L_0x614815524520;  alias, 1 drivers
v0x614815567310_0 .net "slot2_out", 7 0, L_0x614815503ae0;  alias, 1 drivers
v0x6148155673f0_0 .net "slot3_out", 7 0, L_0x6148155448f0;  alias, 1 drivers
v0x6148155674d0_0 .var "slot_up", 8 0;
v0x6148155675b0_0 .net "step", 7 0, L_0x61481557db50;  1 drivers
v0x614815567690_0 .net "w0", 7 0, L_0x6148155477b0;  1 drivers
v0x614815567770_0 .net "w1", 7 0, L_0x61481557b250;  1 drivers
v0x614815567850_0 .net "w2", 7 0, L_0x61481557b4a0;  1 drivers
v0x614815567930_0 .net "w3", 7 0, L_0x61481557c650;  1 drivers
v0x614815567a10 .array "w_seq", 15 0, 7 0;
v0x614815567ad0_0 .var "w_up", 8 0;
v0x614815567bb0_0 .var "winner", 1 0;
v0x614815567c90_0 .net "winner_dist", 7 0, L_0x61481557d200;  1 drivers
v0x614815567d70_0 .var "winner_out", 1 0;
E_0x614815506220/0 .event negedge, v0x614815566f50_0;
E_0x614815506220/1 .event posedge, v0x614815565ec0_0;
E_0x614815506220 .event/or E_0x614815506220/0, E_0x614815506220/1;
E_0x6148154ddb30 .event edge, v0x614815567770_0, v0x614815567690_0, v0x614815567850_0, v0x614815567930_0;
E_0x614815547860 .event edge, v0x614815566530_0, v0x614815566040_0, v0x614815566610_0, v0x6148155666f0_0;
L_0x61481556a390 .ufunc/vec4 TD_tb_competitive_seq.DUT.circ_dist, 8, v0x614815569450_0, v0x614815567010_0 (v0x61481553ab50_0, v0x61481552aa00_0) S_0x614815523af0;
L_0x61481556a500 .ufunc/vec4 TD_tb_competitive_seq.DUT.circ_dist, 8, v0x614815569450_0, v0x614815567010_1 (v0x61481553ab50_0, v0x61481552aa00_0) S_0x614815523af0;
L_0x61481556a5f0 .ufunc/vec4 TD_tb_competitive_seq.DUT.circ_dist, 8, v0x614815569450_0, v0x614815567010_2 (v0x61481553ab50_0, v0x61481552aa00_0) S_0x614815523af0;
L_0x61481556a690 .ufunc/vec4 TD_tb_competitive_seq.DUT.circ_dist, 8, v0x614815569450_0, v0x614815567010_3 (v0x61481553ab50_0, v0x61481552aa00_0) S_0x614815523af0;
L_0x61481556a7b0 .array/port v0x614815567a10, L_0x61481557ab60;
L_0x61481556a850 .concat [ 2 5 0 0], v0x614815567bb0_0, L_0x7cb5905d4018;
L_0x61481556aa10 .concat [ 7 2 0 0], L_0x61481556a850, L_0x7cb5905d4060;
L_0x61481557ab60 .arith/mult 9, L_0x61481556aa10, L_0x7cb5905d40a8;
L_0x61481557ad90 .array/port v0x614815567a10, L_0x61481557b400;
L_0x61481557ae30 .concat [ 2 5 0 0], v0x614815567bb0_0, L_0x7cb5905d40f0;
L_0x61481557af80 .concat [ 7 2 0 0], L_0x61481557ae30, L_0x7cb5905d4138;
L_0x61481557b110 .arith/mult 9, L_0x61481557af80, L_0x7cb5905d4180;
L_0x61481557b2c0 .concat [ 9 1 0 0], L_0x61481557b110, L_0x7cb5905d41c8;
L_0x61481557b400 .arith/sum 10, L_0x61481557b2c0, L_0x7cb5905d4690;
L_0x61481557b6c0 .array/port v0x614815567a10, L_0x61481557bd20;
L_0x61481557b760 .concat [ 2 5 0 0], v0x614815567bb0_0, L_0x7cb5905d4210;
L_0x61481557b8e0 .concat [ 7 2 0 0], L_0x61481557b760, L_0x7cb5905d4258;
L_0x61481557ba20 .arith/mult 9, L_0x61481557b8e0, L_0x7cb5905d42a0;
L_0x61481557bbe0 .concat [ 9 1 0 0], L_0x61481557ba20, L_0x7cb5905d42e8;
L_0x61481557bd20 .arith/sum 10, L_0x61481557bbe0, L_0x7cb5905d46d8;
L_0x61481557bb40 .array/port v0x614815567a10, L_0x61481557c5b0;
L_0x61481557bf60 .concat [ 2 5 0 0], v0x614815567bb0_0, L_0x7cb5905d4330;
L_0x61481557c0f0 .concat [ 7 2 0 0], L_0x61481557bf60, L_0x7cb5905d4378;
L_0x61481557c230 .arith/mult 9, L_0x61481557c0f0, L_0x7cb5905d43c0;
L_0x61481557c470 .concat [ 9 1 0 0], L_0x61481557c230, L_0x7cb5905d4408;
L_0x61481557c5b0 .arith/sum 10, L_0x61481557c470, L_0x7cb5905d4720;
L_0x61481557c8e0 .cmp/eq 2, v0x614815567bb0_0, L_0x7cb5905d4450;
L_0x61481557cae0 .cmp/eq 2, v0x614815567bb0_0, L_0x7cb5905d4498;
L_0x61481557ccc0 .cmp/eq 2, v0x614815567bb0_0, L_0x7cb5905d44e0;
L_0x61481557cde0 .functor MUXZ 8, L_0x61481556a690, L_0x61481556a5f0, L_0x61481557ccc0, C4<>;
L_0x61481557d070 .functor MUXZ 8, L_0x61481557cde0, L_0x61481556a500, L_0x61481557cae0, C4<>;
L_0x61481557d200 .functor MUXZ 8, L_0x61481557d070, L_0x61481556a390, L_0x61481557c8e0, C4<>;
L_0x61481557d4a0 .part L_0x61481557d200, 2, 6;
L_0x61481557d590 .concat [ 6 2 0 0], L_0x61481557d4a0, L_0x7cb5905d4528;
L_0x61481557d7f0 .cmp/gt 8, L_0x61481557d590, L_0x7cb5905d4570;
L_0x61481557d930 .part L_0x61481557d200, 2, 6;
L_0x61481557d680 .concat [ 6 2 0 0], L_0x61481557d930, L_0x7cb5905d45b8;
L_0x61481557db50 .functor MUXZ 8, L_0x7cb5905d4600, L_0x61481557d680, L_0x61481557d7f0, C4<>;
L_0x61481557de20 .array/port v0x614815567010, L_0x61481557dec0;
L_0x61481557dec0 .concat [ 2 2 0 0], v0x614815567bb0_0, L_0x7cb5905d4648;
L_0x61481557e150 .cmp/gt 8, L_0x61481557de20, v0x614815569450_0;
S_0x614815523af0 .scope function.vec4.s8, "circ_dist" "circ_dist" 3 80, 3 80 0, S_0x614815526d10;
 .timescale -9 -12;
v0x61481553ab50_0 .var "a", 7 0;
v0x61481552aa00_0 .var "b", 7 0;
; Variable circ_dist is vec4 return value of scope S_0x614815523af0
v0x6148155277e0_0 .var "inv", 7 0;
v0x614815526eb0_0 .var "raw", 7 0;
TD_tb_competitive_seq.DUT.circ_dist ;
    %load/vec4 v0x61481553ab50_0;
    %load/vec4 v0x61481552aa00_0;
    %sub;
    %store/vec4 v0x614815526eb0_0, 0, 8;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x614815526eb0_0;
    %sub;
    %addi 1, 0, 8;
    %store/vec4 v0x6148155277e0_0, 0, 8;
    %load/vec4 v0x614815526eb0_0;
    %load/vec4 v0x6148155277e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_0.0, 8;
    %load/vec4 v0x614815526eb0_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v0x6148155277e0_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %ret/vec4 0, 0, 8;  Assign to circ_dist (store_vec4_to_lval)
    %end;
S_0x614815567ff0 .scope module, "PN" "phase_neuron" 2 56, 4 32 0, S_0x614815527940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "global_phase";
    .port_info 3 /INPUT 1 "cycle_start";
    .port_info 4 /INPUT 8 "input_current";
    .port_info 5 /OUTPUT 1 "spike_out";
    .port_info 6 /OUTPUT 8 "phase_lock";
    .port_info 7 /OUTPUT 1 "fired_this_cycle";
P_0x6148155681a0 .param/l "CYCLE_LEN" 0 4 35, C4<11111111>;
P_0x6148155681e0 .param/l "LEAK" 0 4 34, C4<00000000>;
P_0x614815568220 .param/l "THRESHOLD" 0 4 33, C4<11001000>;
v0x6148155684c0_0 .net "clk", 0 0, v0x614815569530_0;  alias, 1 drivers
v0x614815568580_0 .net "cycle_start", 0 0, v0x614815569170_0;  alias, 1 drivers
v0x614815568620_0 .var "fired_this_cycle", 0 0;
v0x6148155686c0_0 .net "global_phase", 7 0, v0x614815569280_0;  alias, 1 drivers
v0x614815568760_0 .var "has_fired", 0 0;
v0x614815568870_0 .net "input_current", 7 0, v0x6148155695d0_0;  1 drivers
v0x614815568950_0 .var "phase_lock", 7 0;
v0x614815568a30_0 .net "rst_n", 0 0, v0x614815569d70_0;  alias, 1 drivers
v0x614815568ad0_0 .var "spike_out", 0 0;
v0x614815568b70_0 .var "v_mem", 7 0;
v0x614815568c50_0 .var "v_next", 8 0;
S_0x614815568e30 .scope module, "osc" "gamma_oscillator" 2 20, 5 23 0, S_0x614815527940;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 8 "phase_out";
    .port_info 3 /OUTPUT 1 "cycle_start";
P_0x614815568fc0 .param/l "CYCLE_LEN" 0 5 24, C4<100000000>;
v0x614815569060_0 .net "clk", 0 0, v0x614815569530_0;  alias, 1 drivers
v0x614815569170_0 .var "cycle_start", 0 0;
v0x614815569280_0 .var "phase_out", 7 0;
v0x614815569320_0 .net "rst_n", 0 0, v0x614815569d70_0;  alias, 1 drivers
    .scope S_0x614815568e30;
T_1 ;
    %wait E_0x614815506220;
    %load/vec4 v0x614815569320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x614815569280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815569170_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x614815569280_0;
    %pad/u 32;
    %cmpi/e 255, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x614815569280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614815569170_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x614815569280_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x614815569280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815569170_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x614815526d10;
T_2 ;
    %wait E_0x614815547860;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x614815567bb0_0, 0, 2;
    %load/vec4 v0x614815566530_0;
    %load/vec4 v0x614815566040_0;
    %cmp/u;
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x614815567bb0_0, 0, 2;
T_2.0 ;
    %load/vec4 v0x614815566610_0;
    %load/vec4 v0x614815566040_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x614815566610_0;
    %load/vec4 v0x614815566530_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x614815567bb0_0, 0, 2;
T_2.2 ;
    %load/vec4 v0x6148155666f0_0;
    %load/vec4 v0x614815566040_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x6148155666f0_0;
    %load/vec4 v0x614815566530_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x6148155666f0_0;
    %load/vec4 v0x614815566610_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x614815567bb0_0, 0, 2;
T_2.4 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x614815526d10;
T_3 ;
    %wait E_0x6148154ddb30;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x614815566bf0_0, 0, 2;
    %load/vec4 v0x614815567690_0;
    %load/vec4 v0x614815567770_0;
    %cmp/u;
    %jmp/0xz  T_3.0, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x614815566bf0_0, 0, 2;
T_3.0 ;
    %load/vec4 v0x614815567690_0;
    %load/vec4 v0x614815567850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x614815567770_0;
    %load/vec4 v0x614815567850_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x614815566bf0_0, 0, 2;
T_3.2 ;
    %load/vec4 v0x614815567690_0;
    %load/vec4 v0x614815567930_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x614815567770_0;
    %load/vec4 v0x614815567930_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x614815567850_0;
    %load/vec4 v0x614815567930_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x614815566bf0_0, 0, 2;
T_3.4 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x614815526d10;
T_4 ;
    %wait E_0x614815506220;
    %load/vec4 v0x614815566f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614815566a30_0, 0, 32;
T_4.2 ;
    %load/vec4 v0x614815566a30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v0x614815566a30_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %sub;
    %pad/u 8;
    %ix/getv/s 3, v0x614815566a30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614815567010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x614815566b10_0, 0, 32;
T_4.4 ;
    %load/vec4 v0x614815566b10_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0x614815566a30_0;
    %load/vec4 v0x614815566b10_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 1, 0, 8;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %load/vec4 v0x614815566a30_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x614815566b10_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614815567a10, 0, 4;
    %load/vec4 v0x614815566b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614815566b10_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %load/vec4 v0x614815566a30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x614815566a30_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x614815566cd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6148155667d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6148155668b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x614815567d70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x614815566e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815566db0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x614815565f80_0;
    %load/vec4 v0x614815566970_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x614815567c90_0;
    %cmpi/u 2, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.10, 5;
    %load/vec4 v0x614815565d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v0x6148155675b0_0;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x614815567010, 4;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x614815567010, 4;
    %load/vec4 v0x6148155675b0_0;
    %sub;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614815567010, 0, 4;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x614815567010, 4;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x6148155675b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x6148155674d0_0, 0, 9;
    %load/vec4 v0x6148155674d0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x6148155674d0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614815567010, 0, 4;
T_4.13 ;
T_4.10 ;
    %load/vec4 v0x614815566db0_0;
    %load/vec4 v0x614815566e70_0;
    %load/vec4 v0x614815567bb0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x614815566e70_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x614815567a10, 4;
    %concat/vec4; draw_concat_vec4
    %addi 4, 0, 9;
    %store/vec4 v0x614815567ad0_0, 0, 9;
    %load/vec4 v0x614815567ad0_0;
    %cmpi/u 255, 0, 9;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %load/vec4 v0x614815567ad0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %load/vec4 v0x614815566e70_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614815567a10, 0, 4;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x614815566e70_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x614815567a10, 4;
    %cmpi/u 4, 0, 8;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.22, 5;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x614815566e70_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x614815567a10, 4;
    %subi 4, 0, 8;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x614815566e70_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614815567a10, 0, 4;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x614815567bb0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x614815566e70_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x614815567a10, 0, 4;
T_4.23 ;
T_4.18 ;
    %load/vec4 v0x614815566bf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x614815567010, 4;
    %assign/vec4 v0x614815566cd0_0, 0;
    %load/vec4 v0x614815567c90_0;
    %assign/vec4 v0x6148155667d0_0, 0;
    %pushi/vec4 2, 0, 8;
    %load/vec4 v0x614815567c90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v0x6148155668b0_0, 0;
    %load/vec4 v0x614815567bb0_0;
    %assign/vec4 v0x614815567d70_0, 0;
    %load/vec4 v0x614815567bb0_0;
    %assign/vec4 v0x614815566e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614815566db0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x614815565f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v0x614815566bf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x614815567010, 4;
    %assign/vec4 v0x614815566cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6148155668b0_0, 0;
T_4.24 ;
T_4.9 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x614815567ff0;
T_5 ;
    %wait E_0x614815506220;
    %load/vec4 v0x614815568a30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x614815568b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815568ad0_0, 0;
    %pushi/vec4 255, 0, 8;
    %assign/vec4 v0x614815568950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815568620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815568760_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x614815568c50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815568ad0_0, 0;
    %load/vec4 v0x614815568580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x614815568b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815568760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x614815568620_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x614815568760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x614815568b70_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x614815568870_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x614815568c50_0, 0, 9;
    %load/vec4 v0x614815568c50_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 255, 0, 8;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %load/vec4 v0x614815568c50_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %assign/vec4 v0x614815568b70_0, 0;
    %load/vec4 v0x614815568c50_0;
    %parti/s 1, 8, 5;
    %flag_set/vec4 8;
    %load/vec4 v0x614815568c50_0;
    %parti/s 8, 0, 2;
    %cmpi/u 200, 0, 8;
    %flag_inv 5; GE is !LT
    %flag_or 5, 8;
    %jmp/0xz  T_5.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614815568ad0_0, 0;
    %load/vec4 v0x6148155686c0_0;
    %assign/vec4 v0x614815568950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614815568620_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x614815568760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x614815568b70_0, 0;
T_5.8 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x614815527940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614815569530_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x614815527940;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v0x614815569530_0;
    %inv;
    %store/vec4 v0x614815569530_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x614815527940;
T_8 ;
    %wait E_0x61481550f2c0;
    %load/vec4 v0x614815569740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x6148155696a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6148155696a0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x614815527940;
T_9 ;
    %wait E_0x614815502850;
    %load/vec4 v0x614815569c00_0;
    %store/vec4 v0x614815569450_0, 0, 8;
    %load/vec4 v0x6148155699c0_0;
    %store/vec4 v0x614815569a90_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x614815527940;
T_10 ;
    %wait E_0x61481550f2c0;
    %load/vec4 v0x614815569740_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x6148155696a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 2 70 "$display", "  [C%3d] cur=%3d ph=%2d | pred=%2d err=%2d W=%0d | s0=%2d s1=%2d s2=%2d s3=%2d", v0x6148155696a0_0, v0x6148155695d0_0, v0x614815569c00_0, v0x614815569ca0_0, v0x614815569830_0, v0x61481556a150_0, v0x614815569e10_0, v0x614815569ee0_0, v0x614815569fb0_0, v0x61481556a080_0 {0 0 0};
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x614815527940;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x614815569d70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6148155696a0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x614815569d70_0, 0, 1;
    %vpi_call 2 81 "$display", "=== [Exp 1] \353\213\250\354\235\274 \355\214\250\355\204\264 (cur=200, ph=1) 10\354\202\254\354\235\264\355\201\264 ===" {0 0 0};
    %vpi_call 2 82 "$display", "  \352\270\260\353\214\200: slot \354\244\221 \355\225\230\353\202\230\352\260\200 1\353\241\234 \354\240\204\353\254\270\355\231\224, \353\202\230\353\250\270\354\247\200 \354\234\240\354\247\200" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
T_11.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.3, 5;
    %jmp/1 T_11.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.2;
T_11.3 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 85 "$display", "  \354\231\204\353\243\214: s0=%0d s1=%0d s2=%0d s3=%0d winner=%0d", v0x614815569e10_0, v0x614815569ee0_0, v0x614815569fb0_0, v0x61481556a080_0, v0x61481556a150_0 {0 0 0};
    %vpi_call 2 89 "$display", "\012=== [Exp 2] \353\221\220 \353\262\210\354\247\270 \355\214\250\355\204\264 (cur=5, ph=40) 10\354\202\254\354\235\264\355\201\264 ===" {0 0 0};
    %vpi_call 2 90 "$display", "  \352\270\260\353\214\200: \353\213\244\353\245\270 slot\354\235\264 40\354\234\274\353\241\234 \354\240\204\353\254\270\355\231\224 (WTA \353\266\204\353\246\254)" {0 0 0};
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
T_11.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.5, 5;
    %jmp/1 T_11.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.4;
T_11.5 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 93 "$display", "  \354\231\204\353\243\214: s0=%0d s1=%0d s2=%0d s3=%0d winner=%0d", v0x614815569e10_0, v0x614815569ee0_0, v0x614815569fb0_0, v0x61481556a080_0, v0x61481556a150_0 {0 0 0};
    %vpi_call 2 97 "$display", "\012=== [Exp 3] \352\265\220\353\262\210 \355\214\250\355\204\264\354\234\274\353\241\234 \354\213\234\355\200\200\354\212\244 \355\225\231\354\212\265 ===" {0 0 0};
    %vpi_call 2 98 "$display", "  \352\270\260\353\214\200: w_seq[A\342\206\222B] \352\260\225\355\231\224, pred_next\352\260\200 \353\257\270\353\236\230 \355\214\250\355\204\264 \352\260\200\353\246\254\355\202\264" {0 0 0};
    %vpi_call 2 99 "$display", "  col: [C] cur ph pred err W s0 s1 s2 s3" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
T_11.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.7, 5;
    %jmp/1 T_11.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.6;
T_11.7 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
T_11.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.9, 5;
    %jmp/1 T_11.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.8;
T_11.9 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
T_11.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.11, 5;
    %jmp/1 T_11.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.10;
T_11.11 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
T_11.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.13, 5;
    %jmp/1 T_11.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.12;
T_11.13 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
T_11.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.15, 5;
    %jmp/1 T_11.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.14;
T_11.15 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
T_11.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.17, 5;
    %jmp/1 T_11.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.16;
T_11.17 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 120 "$display", "\012=== [Exp 4] \354\230\210\354\270\241 \354\204\240\355\226\211 \355\231\225\354\235\270 ===" {0 0 0};
    %vpi_call 2 121 "$display", "  cur=200 (ph=1) \354\234\240\354\247\200 \354\244\221\354\227\220 pred_next\352\260\200 40\354\235\204 \352\260\200\353\246\254\355\202\244\353\212\224\352\260\200?" {0 0 0};
    %vpi_call 2 122 "$display", "  = '\352\263\247 cur=5\352\260\200 \354\230\254 \352\262\203'\354\235\204 \353\257\270\353\246\254 \354\230\210\354\270\241" {0 0 0};
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0x6148155695d0_0, 0, 8;
    %pushi/vec4 512, 0, 32;
T_11.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.19, 5;
    %jmp/1 T_11.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61481550f2c0;
    %jmp T_11.18;
T_11.19 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 126 "$display", "\012  [Exp 4 \352\262\260\352\263\274]" {0 0 0};
    %vpi_call 2 127 "$display", "  cur=200(ph=1) \354\203\201\355\203\234\354\227\220\354\204\234: pred_next=%0d", v0x614815569ca0_0 {0 0 0};
    %vpi_call 2 128 "$display", "  s0=%0d s1=%0d s2=%0d s3=%0d", v0x614815569e10_0, v0x614815569ee0_0, v0x614815569fb0_0, v0x61481556a080_0 {0 0 0};
    %load/vec4 v0x614815569ca0_0;
    %pad/u 32;
    %cmpi/u 20, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.20, 5;
    %vpi_call 2 130 "$display", "  -> pred_next=%0d > 20: \353\213\244\354\235\214 \355\214\250\355\204\264(40) \354\230\210\354\270\241 \354\204\261\352\263\265!", v0x614815569ca0_0 {0 0 0};
    %jmp T_11.21;
T_11.20 ;
    %vpi_call 2 132 "$display", "  -> pred_next=%0d: \354\230\210\354\270\241 \354\213\244\355\214\250 \353\230\220\353\212\224 \355\225\231\354\212\265 \353\266\200\354\241\261", v0x614815569ca0_0 {0 0 0};
T_11.21 ;
    %vpi_call 2 134 "$display", "\012=== DONE ===" {0 0 0};
    %vpi_call 2 135 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tb_competitive_seq.v";
    "competitive_seq_pred.v";
    "phase_neuron.v";
    "gamma_oscillator.v";
