// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "04/12/2018 10:12:26"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DE2_115 (
	CLOCK_50,
	CLOCK2_50,
	CLOCK3_50,
	SMA_CLKIN,
	SMA_CLKOUT,
	LEDG,
	LEDR,
	KEY,
	EX_IO,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LCD_BLON,
	LCD_DATA,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	UART_CTS,
	UART_RTS,
	UART_RXD,
	UART_TXD,
	PS2_CLK,
	PS2_CLK2,
	PS2_DAT,
	PS2_DAT2,
	SD_CLK,
	SD_CMD,
	SD_DAT,
	SD_WP_N,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS,
	AUD_ADCDAT,
	AUD_ADCLRCK,
	AUD_BCLK,
	AUD_DACDAT,
	AUD_DACLRCK,
	AUD_XCK,
	EEP_I2C_SCLK,
	EEP_I2C_SDAT,
	I2C_SCLK,
	I2C_SDAT,
	ENET0_GTX_CLK,
	ENET0_INT_N,
	ENET0_LINK100,
	ENET0_MDC,
	ENET0_MDIO,
	ENET0_RST_N,
	ENET0_RX_CLK,
	ENET0_RX_COL,
	ENET0_RX_CRS,
	ENET0_RX_DATA,
	ENET0_RX_DV,
	ENET0_RX_ER,
	ENET0_TX_CLK,
	ENET0_TX_DATA,
	ENET0_TX_EN,
	ENET0_TX_ER,
	ENETCLK_25,
	ENET1_GTX_CLK,
	ENET1_INT_N,
	ENET1_LINK100,
	ENET1_MDC,
	ENET1_MDIO,
	ENET1_RST_N,
	ENET1_RX_CLK,
	ENET1_RX_COL,
	ENET1_RX_CRS,
	ENET1_RX_DATA,
	ENET1_RX_DV,
	ENET1_RX_ER,
	ENET1_TX_CLK,
	ENET1_TX_DATA,
	ENET1_TX_EN,
	ENET1_TX_ER,
	TD_CLK27,
	TD_DATA,
	TD_HS,
	TD_RESET_N,
	TD_VS,
	OTG_ADDR,
	OTG_CS_N,
	OTG_DACK_N,
	OTG_DATA,
	OTG_DREQ,
	OTG_FSPEED,
	OTG_INT,
	OTG_LSPEED,
	OTG_RD_N,
	OTG_RST_N,
	OTG_WE_N,
	IRDA_RXD,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_DQ,
	DRAM_DQM,
	DRAM_RAS_N,
	DRAM_WE_N,
	SRAM_ADDR,
	SRAM_CE_N,
	SRAM_DQ,
	SRAM_LB_N,
	SRAM_OE_N,
	SRAM_UB_N,
	SRAM_WE_N,
	FL_ADDR,
	FL_CE_N,
	FL_DQ,
	FL_OE_N,
	FL_RST_N,
	FL_RY,
	FL_WE_N,
	FL_WP_N,
	GPIO,
	ADC_CLK_A,
	ADC_CLK_B,
	ADC_DA,
	ADC_DB,
	ADC_OEB_A,
	ADC_OEB_B,
	ADC_OTR_A,
	ADC_OTR_B,
	DAC_CLK_A,
	DAC_CLK_B,
	DAC_DA,
	DAC_DB,
	DAC_MODE,
	DAC_WRT_A,
	DAC_WRT_B,
	OSC_SMA_ADC4,
	SMA_DAC4);
input 	CLOCK_50;
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	SMA_CLKIN;
output 	SMA_CLKOUT;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
input 	[3:0] KEY;
output 	[6:0] EX_IO;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	LCD_BLON;
output 	[7:0] LCD_DATA;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
output 	UART_CTS;
input 	UART_RTS;
input 	UART_RXD;
output 	UART_TXD;
output 	PS2_CLK;
output 	PS2_CLK2;
output 	PS2_DAT;
output 	PS2_DAT2;
output 	SD_CLK;
output 	SD_CMD;
output 	[3:0] SD_DAT;
input 	SD_WP_N;
output 	[7:0] VGA_B;
output 	VGA_BLANK_N;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;
input 	AUD_ADCDAT;
output 	AUD_ADCLRCK;
output 	AUD_BCLK;
output 	AUD_DACDAT;
output 	AUD_DACLRCK;
output 	AUD_XCK;
output 	EEP_I2C_SCLK;
output 	EEP_I2C_SDAT;
output 	I2C_SCLK;
output 	I2C_SDAT;
output 	ENET0_GTX_CLK;
input 	ENET0_INT_N;
input 	ENET0_LINK100;
output 	ENET0_MDC;
output 	ENET0_MDIO;
output 	ENET0_RST_N;
input 	ENET0_RX_CLK;
input 	ENET0_RX_COL;
input 	ENET0_RX_CRS;
input 	[3:0] ENET0_RX_DATA;
input 	ENET0_RX_DV;
input 	ENET0_RX_ER;
input 	ENET0_TX_CLK;
output 	[3:0] ENET0_TX_DATA;
output 	ENET0_TX_EN;
output 	ENET0_TX_ER;
input 	ENETCLK_25;
output 	ENET1_GTX_CLK;
input 	ENET1_INT_N;
input 	ENET1_LINK100;
output 	ENET1_MDC;
output 	ENET1_MDIO;
output 	ENET1_RST_N;
input 	ENET1_RX_CLK;
input 	ENET1_RX_COL;
input 	ENET1_RX_CRS;
input 	[3:0] ENET1_RX_DATA;
input 	ENET1_RX_DV;
input 	ENET1_RX_ER;
input 	ENET1_TX_CLK;
output 	[3:0] ENET1_TX_DATA;
output 	ENET1_TX_EN;
output 	ENET1_TX_ER;
input 	TD_CLK27;
input 	[7:0] TD_DATA;
input 	TD_HS;
output 	TD_RESET_N;
input 	TD_VS;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	[1:0] OTG_DACK_N;
output 	[15:0] OTG_DATA;
input 	[1:0] OTG_DREQ;
output 	OTG_FSPEED;
input 	[1:0] OTG_INT;
output 	OTG_LSPEED;
output 	OTG_RD_N;
output 	OTG_RST_N;
output 	OTG_WE_N;
input 	IRDA_RXD;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	[31:0] DRAM_DQ;
output 	[3:0] DRAM_DQM;
output 	DRAM_RAS_N;
output 	DRAM_WE_N;
output 	[19:0] SRAM_ADDR;
output 	SRAM_CE_N;
output 	[15:0] SRAM_DQ;
output 	SRAM_LB_N;
output 	SRAM_OE_N;
output 	SRAM_UB_N;
output 	SRAM_WE_N;
output 	[22:0] FL_ADDR;
output 	FL_CE_N;
output 	[7:0] FL_DQ;
output 	FL_OE_N;
output 	FL_RST_N;
input 	FL_RY;
output 	FL_WE_N;
output 	FL_WP_N;
output 	[35:0] GPIO;
output 	ADC_CLK_A;
output 	ADC_CLK_B;
input 	[13:0] ADC_DA;
input 	[13:0] ADC_DB;
output 	ADC_OEB_A;
output 	ADC_OEB_B;
input 	ADC_OTR_A;
input 	ADC_OTR_B;
output 	DAC_CLK_A;
output 	DAC_CLK_B;
output 	[13:0] DAC_DA;
output 	[13:0] DAC_DB;
output 	DAC_MODE;
output 	DAC_WRT_A;
output 	DAC_WRT_B;
input 	OSC_SMA_ADC4;
input 	SMA_DAC4;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKIN	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SMA_CLKOUT	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_CTS	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// UART_RTS	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// UART_TXD	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CLK	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_WP_N	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK_N	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_XCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SCLK	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_GTX_CLK	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_INT_N	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_LINK100	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET0_MDC	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RST_N	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CLK	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_COL	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_CRS	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[0]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[1]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[2]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DATA[3]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_DV	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_RX_ER	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_CLK	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[1]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_DATA[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_EN	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET0_TX_ER	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENETCLK_25	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_GTX_CLK	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_INT_N	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_LINK100	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ENET1_MDC	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RST_N	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CLK	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_COL	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_CRS	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[0]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[1]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[2]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DATA[3]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_DV	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_RX_ER	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_CLK	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[0]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[1]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[2]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_DATA[3]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_EN	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_TX_ER	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_CLK27	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[0]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_HS	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// TD_RESET_N	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// TD_VS	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_ADDR[0]	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DACK_N[0]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DACK_N[1]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DREQ[0]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_DREQ[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT[0]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_INT[1]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OTG_RD_N	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_RST_N	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_WE_N	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// IRDA_RXD	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_ADDR[12]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_BA[1]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[0]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[2]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[0]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[1]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[2]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[3]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[4]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[5]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[6]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[8]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[9]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[10]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[11]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[12]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[13]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[14]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[15]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[17]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[18]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_ADDR[19]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_CE_N	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_LB_N	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_OE_N	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_UB_N	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_WE_N	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[1]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[4]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[5]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[6]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[7]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[8]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[9]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[10]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[11]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[12]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[13]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[14]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[16]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[17]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[19]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[20]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[21]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_ADDR[22]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_CE_N	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_OE_N	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RST_N	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_RY	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// FL_WE_N	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_WP_N	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ADC_CLK_A	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_CLK_B	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[0]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[1]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[2]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[3]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[5]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[6]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[7]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[8]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[9]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[10]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[11]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[12]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DA[13]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[0]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[1]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[2]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[3]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[4]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[5]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[6]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[7]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[8]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[9]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[10]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[12]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_DB[13]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OEB_A	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OEB_B	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OTR_A	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_OTR_B	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_CLK_A	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_CLK_B	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[0]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[1]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[2]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[3]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[4]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[5]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[6]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[7]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[8]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[9]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[10]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[11]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[12]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DA[13]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[0]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[1]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[2]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[3]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[4]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[5]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[6]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[7]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[8]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[9]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[10]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[11]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[12]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_DB[13]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_MODE	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_WRT_A	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DAC_WRT_B	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OSC_SMA_ADC4	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SMA_DAC4	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX_IO[0]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[1]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[3]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[4]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EX_IO[6]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_CLK2	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// PS2_DAT2	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_CMD	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[0]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[2]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SD_DAT[3]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_ADCLRCK	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_BCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUD_DACLRCK	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// EEP_I2C_SDAT	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ENET0_MDIO	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET1_MDIO	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DATA[0]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_FSPEED	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// OTG_LSPEED	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[16]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[17]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[18]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[19]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[20]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[21]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[22]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[23]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[24]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[25]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[26]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[27]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[28]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[29]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[30]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DRAM_DQ[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[0]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[1]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[2]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[3]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[4]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[5]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[6]	=>  Location: PIN_AH6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[7]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[8]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[9]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[10]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[11]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[12]	=>  Location: PIN_AE3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[13]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[14]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SRAM_DQ[15]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[0]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[1]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[3]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[4]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[5]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[6]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// FL_DQ[7]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[0]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[1]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[4]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[5]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[7]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[8]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[10]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[11]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[12]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[13]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[14]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[15]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[16]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[17]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[18]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[19]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[20]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[21]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[22]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[23]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[24]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[25]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[26]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[27]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[28]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[29]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[30]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[31]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[32]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[33]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[34]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO[35]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// UART_RXD	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \SMA_CLKIN~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \UART_RTS~input_o ;
wire \SD_WP_N~input_o ;
wire \AUD_ADCDAT~input_o ;
wire \ENET0_INT_N~input_o ;
wire \ENET0_LINK100~input_o ;
wire \ENET0_RX_CLK~input_o ;
wire \ENET0_RX_COL~input_o ;
wire \ENET0_RX_CRS~input_o ;
wire \ENET0_RX_DATA[0]~input_o ;
wire \ENET0_RX_DATA[1]~input_o ;
wire \ENET0_RX_DATA[2]~input_o ;
wire \ENET0_RX_DATA[3]~input_o ;
wire \ENET0_RX_DV~input_o ;
wire \ENET0_RX_ER~input_o ;
wire \ENET0_TX_CLK~input_o ;
wire \ENETCLK_25~input_o ;
wire \ENET1_INT_N~input_o ;
wire \ENET1_LINK100~input_o ;
wire \ENET1_RX_CLK~input_o ;
wire \ENET1_RX_COL~input_o ;
wire \ENET1_RX_CRS~input_o ;
wire \ENET1_RX_DATA[0]~input_o ;
wire \ENET1_RX_DATA[1]~input_o ;
wire \ENET1_RX_DATA[2]~input_o ;
wire \ENET1_RX_DATA[3]~input_o ;
wire \ENET1_RX_DV~input_o ;
wire \ENET1_RX_ER~input_o ;
wire \ENET1_TX_CLK~input_o ;
wire \TD_CLK27~input_o ;
wire \TD_DATA[0]~input_o ;
wire \TD_DATA[1]~input_o ;
wire \TD_DATA[2]~input_o ;
wire \TD_DATA[3]~input_o ;
wire \TD_DATA[4]~input_o ;
wire \TD_DATA[5]~input_o ;
wire \TD_DATA[6]~input_o ;
wire \TD_DATA[7]~input_o ;
wire \TD_HS~input_o ;
wire \TD_VS~input_o ;
wire \OTG_DREQ[0]~input_o ;
wire \OTG_DREQ[1]~input_o ;
wire \OTG_INT[0]~input_o ;
wire \OTG_INT[1]~input_o ;
wire \IRDA_RXD~input_o ;
wire \FL_RY~input_o ;
wire \ADC_DA[0]~input_o ;
wire \ADC_DA[1]~input_o ;
wire \ADC_DA[2]~input_o ;
wire \ADC_DA[3]~input_o ;
wire \ADC_DA[4]~input_o ;
wire \ADC_DA[5]~input_o ;
wire \ADC_DA[6]~input_o ;
wire \ADC_DA[7]~input_o ;
wire \ADC_DA[8]~input_o ;
wire \ADC_DA[9]~input_o ;
wire \ADC_DA[10]~input_o ;
wire \ADC_DA[11]~input_o ;
wire \ADC_DA[12]~input_o ;
wire \ADC_DA[13]~input_o ;
wire \ADC_DB[0]~input_o ;
wire \ADC_DB[1]~input_o ;
wire \ADC_DB[2]~input_o ;
wire \ADC_DB[3]~input_o ;
wire \ADC_DB[4]~input_o ;
wire \ADC_DB[5]~input_o ;
wire \ADC_DB[6]~input_o ;
wire \ADC_DB[7]~input_o ;
wire \ADC_DB[8]~input_o ;
wire \ADC_DB[9]~input_o ;
wire \ADC_DB[10]~input_o ;
wire \ADC_DB[11]~input_o ;
wire \ADC_DB[12]~input_o ;
wire \ADC_DB[13]~input_o ;
wire \ADC_OTR_A~input_o ;
wire \ADC_OTR_B~input_o ;
wire \OSC_SMA_ADC4~input_o ;
wire \SMA_DAC4~input_o ;
wire \EX_IO[0]~input_o ;
wire \EX_IO[1]~input_o ;
wire \EX_IO[2]~input_o ;
wire \EX_IO[3]~input_o ;
wire \EX_IO[4]~input_o ;
wire \EX_IO[5]~input_o ;
wire \EX_IO[6]~input_o ;
wire \LCD_DATA[0]~input_o ;
wire \LCD_DATA[1]~input_o ;
wire \LCD_DATA[2]~input_o ;
wire \LCD_DATA[3]~input_o ;
wire \LCD_DATA[4]~input_o ;
wire \LCD_DATA[5]~input_o ;
wire \LCD_DATA[6]~input_o ;
wire \LCD_DATA[7]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK2~input_o ;
wire \PS2_DAT~input_o ;
wire \PS2_DAT2~input_o ;
wire \SD_CMD~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \AUD_ADCLRCK~input_o ;
wire \AUD_BCLK~input_o ;
wire \AUD_DACLRCK~input_o ;
wire \EEP_I2C_SDAT~input_o ;
wire \I2C_SDAT~input_o ;
wire \ENET0_MDIO~input_o ;
wire \ENET1_MDIO~input_o ;
wire \OTG_DATA[0]~input_o ;
wire \OTG_DATA[1]~input_o ;
wire \OTG_DATA[2]~input_o ;
wire \OTG_DATA[3]~input_o ;
wire \OTG_DATA[4]~input_o ;
wire \OTG_DATA[5]~input_o ;
wire \OTG_DATA[6]~input_o ;
wire \OTG_DATA[7]~input_o ;
wire \OTG_DATA[8]~input_o ;
wire \OTG_DATA[9]~input_o ;
wire \OTG_DATA[10]~input_o ;
wire \OTG_DATA[11]~input_o ;
wire \OTG_DATA[12]~input_o ;
wire \OTG_DATA[13]~input_o ;
wire \OTG_DATA[14]~input_o ;
wire \OTG_DATA[15]~input_o ;
wire \OTG_FSPEED~input_o ;
wire \OTG_LSPEED~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[2]~input_o ;
wire \DRAM_DQ[3]~input_o ;
wire \DRAM_DQ[4]~input_o ;
wire \DRAM_DQ[5]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[8]~input_o ;
wire \DRAM_DQ[9]~input_o ;
wire \DRAM_DQ[10]~input_o ;
wire \DRAM_DQ[11]~input_o ;
wire \DRAM_DQ[12]~input_o ;
wire \DRAM_DQ[13]~input_o ;
wire \DRAM_DQ[14]~input_o ;
wire \DRAM_DQ[15]~input_o ;
wire \DRAM_DQ[16]~input_o ;
wire \DRAM_DQ[17]~input_o ;
wire \DRAM_DQ[18]~input_o ;
wire \DRAM_DQ[19]~input_o ;
wire \DRAM_DQ[20]~input_o ;
wire \DRAM_DQ[21]~input_o ;
wire \DRAM_DQ[22]~input_o ;
wire \DRAM_DQ[23]~input_o ;
wire \DRAM_DQ[24]~input_o ;
wire \DRAM_DQ[25]~input_o ;
wire \DRAM_DQ[26]~input_o ;
wire \DRAM_DQ[27]~input_o ;
wire \DRAM_DQ[28]~input_o ;
wire \DRAM_DQ[29]~input_o ;
wire \DRAM_DQ[30]~input_o ;
wire \DRAM_DQ[31]~input_o ;
wire \SRAM_DQ[0]~input_o ;
wire \SRAM_DQ[1]~input_o ;
wire \SRAM_DQ[2]~input_o ;
wire \SRAM_DQ[3]~input_o ;
wire \SRAM_DQ[4]~input_o ;
wire \SRAM_DQ[5]~input_o ;
wire \SRAM_DQ[6]~input_o ;
wire \SRAM_DQ[7]~input_o ;
wire \SRAM_DQ[8]~input_o ;
wire \SRAM_DQ[9]~input_o ;
wire \SRAM_DQ[10]~input_o ;
wire \SRAM_DQ[11]~input_o ;
wire \SRAM_DQ[12]~input_o ;
wire \SRAM_DQ[13]~input_o ;
wire \SRAM_DQ[14]~input_o ;
wire \SRAM_DQ[15]~input_o ;
wire \FL_DQ[0]~input_o ;
wire \FL_DQ[1]~input_o ;
wire \FL_DQ[2]~input_o ;
wire \FL_DQ[3]~input_o ;
wire \FL_DQ[4]~input_o ;
wire \FL_DQ[5]~input_o ;
wire \FL_DQ[6]~input_o ;
wire \FL_DQ[7]~input_o ;
wire \GPIO[0]~input_o ;
wire \GPIO[1]~input_o ;
wire \GPIO[2]~input_o ;
wire \GPIO[3]~input_o ;
wire \GPIO[4]~input_o ;
wire \GPIO[5]~input_o ;
wire \GPIO[6]~input_o ;
wire \GPIO[7]~input_o ;
wire \GPIO[8]~input_o ;
wire \GPIO[9]~input_o ;
wire \GPIO[10]~input_o ;
wire \GPIO[11]~input_o ;
wire \GPIO[12]~input_o ;
wire \GPIO[13]~input_o ;
wire \GPIO[14]~input_o ;
wire \GPIO[15]~input_o ;
wire \GPIO[16]~input_o ;
wire \GPIO[17]~input_o ;
wire \GPIO[18]~input_o ;
wire \GPIO[19]~input_o ;
wire \GPIO[20]~input_o ;
wire \GPIO[21]~input_o ;
wire \GPIO[22]~input_o ;
wire \GPIO[23]~input_o ;
wire \GPIO[24]~input_o ;
wire \GPIO[25]~input_o ;
wire \GPIO[26]~input_o ;
wire \GPIO[27]~input_o ;
wire \GPIO[28]~input_o ;
wire \GPIO[29]~input_o ;
wire \GPIO[30]~input_o ;
wire \GPIO[31]~input_o ;
wire \GPIO[32]~input_o ;
wire \GPIO[33]~input_o ;
wire \GPIO[34]~input_o ;
wire \GPIO[35]~input_o ;
wire \EX_IO[0]~output_o ;
wire \EX_IO[1]~output_o ;
wire \EX_IO[2]~output_o ;
wire \EX_IO[3]~output_o ;
wire \EX_IO[4]~output_o ;
wire \EX_IO[5]~output_o ;
wire \EX_IO[6]~output_o ;
wire \LCD_DATA[0]~output_o ;
wire \LCD_DATA[1]~output_o ;
wire \LCD_DATA[2]~output_o ;
wire \LCD_DATA[3]~output_o ;
wire \LCD_DATA[4]~output_o ;
wire \LCD_DATA[5]~output_o ;
wire \LCD_DATA[6]~output_o ;
wire \LCD_DATA[7]~output_o ;
wire \PS2_CLK~output_o ;
wire \PS2_CLK2~output_o ;
wire \PS2_DAT~output_o ;
wire \PS2_DAT2~output_o ;
wire \SD_CMD~output_o ;
wire \SD_DAT[0]~output_o ;
wire \SD_DAT[1]~output_o ;
wire \SD_DAT[2]~output_o ;
wire \SD_DAT[3]~output_o ;
wire \AUD_ADCLRCK~output_o ;
wire \AUD_BCLK~output_o ;
wire \AUD_DACLRCK~output_o ;
wire \EEP_I2C_SDAT~output_o ;
wire \I2C_SDAT~output_o ;
wire \ENET0_MDIO~output_o ;
wire \ENET1_MDIO~output_o ;
wire \OTG_DATA[0]~output_o ;
wire \OTG_DATA[1]~output_o ;
wire \OTG_DATA[2]~output_o ;
wire \OTG_DATA[3]~output_o ;
wire \OTG_DATA[4]~output_o ;
wire \OTG_DATA[5]~output_o ;
wire \OTG_DATA[6]~output_o ;
wire \OTG_DATA[7]~output_o ;
wire \OTG_DATA[8]~output_o ;
wire \OTG_DATA[9]~output_o ;
wire \OTG_DATA[10]~output_o ;
wire \OTG_DATA[11]~output_o ;
wire \OTG_DATA[12]~output_o ;
wire \OTG_DATA[13]~output_o ;
wire \OTG_DATA[14]~output_o ;
wire \OTG_DATA[15]~output_o ;
wire \OTG_FSPEED~output_o ;
wire \OTG_LSPEED~output_o ;
wire \DRAM_DQ[0]~output_o ;
wire \DRAM_DQ[1]~output_o ;
wire \DRAM_DQ[2]~output_o ;
wire \DRAM_DQ[3]~output_o ;
wire \DRAM_DQ[4]~output_o ;
wire \DRAM_DQ[5]~output_o ;
wire \DRAM_DQ[6]~output_o ;
wire \DRAM_DQ[7]~output_o ;
wire \DRAM_DQ[8]~output_o ;
wire \DRAM_DQ[9]~output_o ;
wire \DRAM_DQ[10]~output_o ;
wire \DRAM_DQ[11]~output_o ;
wire \DRAM_DQ[12]~output_o ;
wire \DRAM_DQ[13]~output_o ;
wire \DRAM_DQ[14]~output_o ;
wire \DRAM_DQ[15]~output_o ;
wire \DRAM_DQ[16]~output_o ;
wire \DRAM_DQ[17]~output_o ;
wire \DRAM_DQ[18]~output_o ;
wire \DRAM_DQ[19]~output_o ;
wire \DRAM_DQ[20]~output_o ;
wire \DRAM_DQ[21]~output_o ;
wire \DRAM_DQ[22]~output_o ;
wire \DRAM_DQ[23]~output_o ;
wire \DRAM_DQ[24]~output_o ;
wire \DRAM_DQ[25]~output_o ;
wire \DRAM_DQ[26]~output_o ;
wire \DRAM_DQ[27]~output_o ;
wire \DRAM_DQ[28]~output_o ;
wire \DRAM_DQ[29]~output_o ;
wire \DRAM_DQ[30]~output_o ;
wire \DRAM_DQ[31]~output_o ;
wire \SRAM_DQ[0]~output_o ;
wire \SRAM_DQ[1]~output_o ;
wire \SRAM_DQ[2]~output_o ;
wire \SRAM_DQ[3]~output_o ;
wire \SRAM_DQ[4]~output_o ;
wire \SRAM_DQ[5]~output_o ;
wire \SRAM_DQ[6]~output_o ;
wire \SRAM_DQ[7]~output_o ;
wire \SRAM_DQ[8]~output_o ;
wire \SRAM_DQ[9]~output_o ;
wire \SRAM_DQ[10]~output_o ;
wire \SRAM_DQ[11]~output_o ;
wire \SRAM_DQ[12]~output_o ;
wire \SRAM_DQ[13]~output_o ;
wire \SRAM_DQ[14]~output_o ;
wire \SRAM_DQ[15]~output_o ;
wire \FL_DQ[0]~output_o ;
wire \FL_DQ[1]~output_o ;
wire \FL_DQ[2]~output_o ;
wire \FL_DQ[3]~output_o ;
wire \FL_DQ[4]~output_o ;
wire \FL_DQ[5]~output_o ;
wire \FL_DQ[6]~output_o ;
wire \FL_DQ[7]~output_o ;
wire \GPIO[0]~output_o ;
wire \GPIO[1]~output_o ;
wire \GPIO[2]~output_o ;
wire \GPIO[3]~output_o ;
wire \GPIO[4]~output_o ;
wire \GPIO[5]~output_o ;
wire \GPIO[6]~output_o ;
wire \GPIO[7]~output_o ;
wire \GPIO[8]~output_o ;
wire \GPIO[9]~output_o ;
wire \GPIO[10]~output_o ;
wire \GPIO[11]~output_o ;
wire \GPIO[12]~output_o ;
wire \GPIO[13]~output_o ;
wire \GPIO[14]~output_o ;
wire \GPIO[15]~output_o ;
wire \GPIO[16]~output_o ;
wire \GPIO[17]~output_o ;
wire \GPIO[18]~output_o ;
wire \GPIO[19]~output_o ;
wire \GPIO[20]~output_o ;
wire \GPIO[21]~output_o ;
wire \GPIO[22]~output_o ;
wire \GPIO[23]~output_o ;
wire \GPIO[24]~output_o ;
wire \GPIO[25]~output_o ;
wire \GPIO[26]~output_o ;
wire \GPIO[27]~output_o ;
wire \GPIO[28]~output_o ;
wire \GPIO[29]~output_o ;
wire \GPIO[30]~output_o ;
wire \GPIO[31]~output_o ;
wire \GPIO[32]~output_o ;
wire \GPIO[33]~output_o ;
wire \GPIO[34]~output_o ;
wire \GPIO[35]~output_o ;
wire \SMA_CLKOUT~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDG[8]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \LEDR[10]~output_o ;
wire \LEDR[11]~output_o ;
wire \LEDR[12]~output_o ;
wire \LEDR[13]~output_o ;
wire \LEDR[14]~output_o ;
wire \LEDR[15]~output_o ;
wire \LEDR[16]~output_o ;
wire \LEDR[17]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX6[0]~output_o ;
wire \HEX6[1]~output_o ;
wire \HEX6[2]~output_o ;
wire \HEX6[3]~output_o ;
wire \HEX6[4]~output_o ;
wire \HEX6[5]~output_o ;
wire \HEX6[6]~output_o ;
wire \HEX7[0]~output_o ;
wire \HEX7[1]~output_o ;
wire \HEX7[2]~output_o ;
wire \HEX7[3]~output_o ;
wire \HEX7[4]~output_o ;
wire \HEX7[5]~output_o ;
wire \HEX7[6]~output_o ;
wire \LCD_BLON~output_o ;
wire \LCD_EN~output_o ;
wire \LCD_ON~output_o ;
wire \LCD_RS~output_o ;
wire \LCD_RW~output_o ;
wire \UART_CTS~output_o ;
wire \UART_TXD~output_o ;
wire \SD_CLK~output_o ;
wire \VGA_B[0]~output_o ;
wire \VGA_B[1]~output_o ;
wire \VGA_B[2]~output_o ;
wire \VGA_B[3]~output_o ;
wire \VGA_B[4]~output_o ;
wire \VGA_B[5]~output_o ;
wire \VGA_B[6]~output_o ;
wire \VGA_B[7]~output_o ;
wire \VGA_BLANK_N~output_o ;
wire \VGA_CLK~output_o ;
wire \VGA_G[0]~output_o ;
wire \VGA_G[1]~output_o ;
wire \VGA_G[2]~output_o ;
wire \VGA_G[3]~output_o ;
wire \VGA_G[4]~output_o ;
wire \VGA_G[5]~output_o ;
wire \VGA_G[6]~output_o ;
wire \VGA_G[7]~output_o ;
wire \VGA_HS~output_o ;
wire \VGA_R[0]~output_o ;
wire \VGA_R[1]~output_o ;
wire \VGA_R[2]~output_o ;
wire \VGA_R[3]~output_o ;
wire \VGA_R[4]~output_o ;
wire \VGA_R[5]~output_o ;
wire \VGA_R[6]~output_o ;
wire \VGA_R[7]~output_o ;
wire \VGA_SYNC_N~output_o ;
wire \VGA_VS~output_o ;
wire \AUD_DACDAT~output_o ;
wire \AUD_XCK~output_o ;
wire \EEP_I2C_SCLK~output_o ;
wire \I2C_SCLK~output_o ;
wire \ENET0_GTX_CLK~output_o ;
wire \ENET0_MDC~output_o ;
wire \ENET0_RST_N~output_o ;
wire \ENET0_TX_DATA[0]~output_o ;
wire \ENET0_TX_DATA[1]~output_o ;
wire \ENET0_TX_DATA[2]~output_o ;
wire \ENET0_TX_DATA[3]~output_o ;
wire \ENET0_TX_EN~output_o ;
wire \ENET0_TX_ER~output_o ;
wire \ENET1_GTX_CLK~output_o ;
wire \ENET1_MDC~output_o ;
wire \ENET1_RST_N~output_o ;
wire \ENET1_TX_DATA[0]~output_o ;
wire \ENET1_TX_DATA[1]~output_o ;
wire \ENET1_TX_DATA[2]~output_o ;
wire \ENET1_TX_DATA[3]~output_o ;
wire \ENET1_TX_EN~output_o ;
wire \ENET1_TX_ER~output_o ;
wire \TD_RESET_N~output_o ;
wire \OTG_ADDR[0]~output_o ;
wire \OTG_ADDR[1]~output_o ;
wire \OTG_CS_N~output_o ;
wire \OTG_DACK_N[0]~output_o ;
wire \OTG_DACK_N[1]~output_o ;
wire \OTG_RD_N~output_o ;
wire \OTG_RST_N~output_o ;
wire \OTG_WE_N~output_o ;
wire \DRAM_ADDR[0]~output_o ;
wire \DRAM_ADDR[1]~output_o ;
wire \DRAM_ADDR[2]~output_o ;
wire \DRAM_ADDR[3]~output_o ;
wire \DRAM_ADDR[4]~output_o ;
wire \DRAM_ADDR[5]~output_o ;
wire \DRAM_ADDR[6]~output_o ;
wire \DRAM_ADDR[7]~output_o ;
wire \DRAM_ADDR[8]~output_o ;
wire \DRAM_ADDR[9]~output_o ;
wire \DRAM_ADDR[10]~output_o ;
wire \DRAM_ADDR[11]~output_o ;
wire \DRAM_ADDR[12]~output_o ;
wire \DRAM_BA[0]~output_o ;
wire \DRAM_BA[1]~output_o ;
wire \DRAM_CAS_N~output_o ;
wire \DRAM_CKE~output_o ;
wire \DRAM_CLK~output_o ;
wire \DRAM_CS_N~output_o ;
wire \DRAM_DQM[0]~output_o ;
wire \DRAM_DQM[1]~output_o ;
wire \DRAM_DQM[2]~output_o ;
wire \DRAM_DQM[3]~output_o ;
wire \DRAM_RAS_N~output_o ;
wire \DRAM_WE_N~output_o ;
wire \SRAM_ADDR[0]~output_o ;
wire \SRAM_ADDR[1]~output_o ;
wire \SRAM_ADDR[2]~output_o ;
wire \SRAM_ADDR[3]~output_o ;
wire \SRAM_ADDR[4]~output_o ;
wire \SRAM_ADDR[5]~output_o ;
wire \SRAM_ADDR[6]~output_o ;
wire \SRAM_ADDR[7]~output_o ;
wire \SRAM_ADDR[8]~output_o ;
wire \SRAM_ADDR[9]~output_o ;
wire \SRAM_ADDR[10]~output_o ;
wire \SRAM_ADDR[11]~output_o ;
wire \SRAM_ADDR[12]~output_o ;
wire \SRAM_ADDR[13]~output_o ;
wire \SRAM_ADDR[14]~output_o ;
wire \SRAM_ADDR[15]~output_o ;
wire \SRAM_ADDR[16]~output_o ;
wire \SRAM_ADDR[17]~output_o ;
wire \SRAM_ADDR[18]~output_o ;
wire \SRAM_ADDR[19]~output_o ;
wire \SRAM_CE_N~output_o ;
wire \SRAM_LB_N~output_o ;
wire \SRAM_OE_N~output_o ;
wire \SRAM_UB_N~output_o ;
wire \SRAM_WE_N~output_o ;
wire \FL_ADDR[0]~output_o ;
wire \FL_ADDR[1]~output_o ;
wire \FL_ADDR[2]~output_o ;
wire \FL_ADDR[3]~output_o ;
wire \FL_ADDR[4]~output_o ;
wire \FL_ADDR[5]~output_o ;
wire \FL_ADDR[6]~output_o ;
wire \FL_ADDR[7]~output_o ;
wire \FL_ADDR[8]~output_o ;
wire \FL_ADDR[9]~output_o ;
wire \FL_ADDR[10]~output_o ;
wire \FL_ADDR[11]~output_o ;
wire \FL_ADDR[12]~output_o ;
wire \FL_ADDR[13]~output_o ;
wire \FL_ADDR[14]~output_o ;
wire \FL_ADDR[15]~output_o ;
wire \FL_ADDR[16]~output_o ;
wire \FL_ADDR[17]~output_o ;
wire \FL_ADDR[18]~output_o ;
wire \FL_ADDR[19]~output_o ;
wire \FL_ADDR[20]~output_o ;
wire \FL_ADDR[21]~output_o ;
wire \FL_ADDR[22]~output_o ;
wire \FL_CE_N~output_o ;
wire \FL_OE_N~output_o ;
wire \FL_RST_N~output_o ;
wire \FL_WE_N~output_o ;
wire \FL_WP_N~output_o ;
wire \ADC_CLK_A~output_o ;
wire \ADC_CLK_B~output_o ;
wire \ADC_OEB_A~output_o ;
wire \ADC_OEB_B~output_o ;
wire \DAC_CLK_A~output_o ;
wire \DAC_CLK_B~output_o ;
wire \DAC_DA[0]~output_o ;
wire \DAC_DA[1]~output_o ;
wire \DAC_DA[2]~output_o ;
wire \DAC_DA[3]~output_o ;
wire \DAC_DA[4]~output_o ;
wire \DAC_DA[5]~output_o ;
wire \DAC_DA[6]~output_o ;
wire \DAC_DA[7]~output_o ;
wire \DAC_DA[8]~output_o ;
wire \DAC_DA[9]~output_o ;
wire \DAC_DA[10]~output_o ;
wire \DAC_DA[11]~output_o ;
wire \DAC_DA[12]~output_o ;
wire \DAC_DA[13]~output_o ;
wire \DAC_DB[0]~output_o ;
wire \DAC_DB[1]~output_o ;
wire \DAC_DB[2]~output_o ;
wire \DAC_DB[3]~output_o ;
wire \DAC_DB[4]~output_o ;
wire \DAC_DB[5]~output_o ;
wire \DAC_DB[6]~output_o ;
wire \DAC_DB[7]~output_o ;
wire \DAC_DB[8]~output_o ;
wire \DAC_DB[9]~output_o ;
wire \DAC_DB[10]~output_o ;
wire \DAC_DB[11]~output_o ;
wire \DAC_DB[12]~output_o ;
wire \DAC_DB[13]~output_o ;
wire \DAC_MODE~output_o ;
wire \DAC_WRT_A~output_o ;
wire \DAC_WRT_B~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[17]~input_o ;
wire \uart_top|uartsend|bincnt~4_combout ;
wire \uart_top|fifo1|brptr|rbin5[0]~0_combout ;
wire \uart_top|fifo1|brptr|rstate~0_combout ;
wire \uart_top|fifo1|brptr|rstate~q ;
wire \uart_top|uartrec|Add0~0_combout ;
wire \uart_top|uartrec|Add0~1 ;
wire \uart_top|uartrec|Add0~2_combout ;
wire \uart_top|uartrec|cnt~3_combout ;
wire \uart_top|uartrec|Add0~3 ;
wire \uart_top|uartrec|Add0~4_combout ;
wire \uart_top|uartrec|cnt~2_combout ;
wire \uart_top|uartrec|Add0~5 ;
wire \uart_top|uartrec|Add0~6_combout ;
wire \uart_top|uartrec|Add0~7 ;
wire \uart_top|uartrec|Add0~8_combout ;
wire \uart_top|uartrec|Add0~9 ;
wire \uart_top|uartrec|Add0~10_combout ;
wire \uart_top|uartrec|Add0~11 ;
wire \uart_top|uartrec|Add0~12_combout ;
wire \uart_top|uartrec|cnt~1_combout ;
wire \uart_top|uartrec|Add0~13 ;
wire \uart_top|uartrec|Add0~14_combout ;
wire \uart_top|uartrec|Equal0~2_combout ;
wire \uart_top|uartrec|Equal0~3_combout ;
wire \uart_top|uartrec|Add0~15 ;
wire \uart_top|uartrec|Add0~16_combout ;
wire \uart_top|uartrec|cnt~0_combout ;
wire \uart_top|uartrec|Add0~17 ;
wire \uart_top|uartrec|Add0~18_combout ;
wire \uart_top|uartrec|Add0~19 ;
wire \uart_top|uartrec|Add0~20_combout ;
wire \uart_top|uartrec|Add0~21 ;
wire \uart_top|uartrec|Add0~22_combout ;
wire \uart_top|uartrec|Equal0~1_combout ;
wire \uart_top|uartrec|Add0~23 ;
wire \uart_top|uartrec|Add0~24_combout ;
wire \uart_top|uartrec|Add0~25 ;
wire \uart_top|uartrec|Add0~26_combout ;
wire \uart_top|uartrec|Add0~27 ;
wire \uart_top|uartrec|Add0~28_combout ;
wire \uart_top|uartrec|Add0~29 ;
wire \uart_top|uartrec|Add0~30_combout ;
wire \uart_top|uartrec|Equal0~0_combout ;
wire \uart_top|uartrec|Equal0~4_combout ;
wire \uart_top|uartrec|count~4_combout ;
wire \UART_RXD~input_o ;
wire \uart_top|uartrec|count[3]~1_combout ;
wire \uart_top|uartrec|count[3]~2_combout ;
wire \uart_top|uartrec|count~3_combout ;
wire \uart_top|uartrec|count~0_combout ;
wire \uart_top|uartrec|Add1~0_combout ;
wire \uart_top|uartrec|count~5_combout ;
wire \uart_top|uartrec|Equal3~0_combout ;
wire \uart_top|uartrec|Decoder0~0_combout ;
wire \uart_top|uartrec|count_bit~4_combout ;
wire \uart_top|uartrec|count_bit[3]~1_combout ;
wire \uart_top|uartrec|count_bit~0_combout ;
wire \uart_top|uartrec|Decoder0~7_combout ;
wire \uart_top|uartrec|Decoder0~3_combout ;
wire \uart_top|uartrec|bit_collect[2]~4_combout ;
wire \uart_top|uartrec|bit_collect[1]~0_combout ;
wire \uart_top|uartrec|bit_collect[1]~1_combout ;
wire \uart_top|uartrec|bit_collect[0]~3_combout ;
wire \uart_top|uartrec|bit_collect[1]~2_combout ;
wire \uart_top|uartrec|bit4~0_combout ;
wire \uart_top|uartrec|UartBuff[0]~8_combout ;
wire \uart_top|uartrec|StartF~0_combout ;
wire \uart_top|uartrec|StartF~1_combout ;
wire \uart_top|uartrec|StartF~2_combout ;
wire \uart_top|uartrec|StartF~q ;
wire \uart_top|uartrec|count_bit~2_combout ;
wire \uart_top|uartrec|Add2~0_combout ;
wire \uart_top|uartrec|count_bit~3_combout ;
wire \uart_top|uartrec|Decoder0~8_combout ;
wire \uart_top|uartrec|en~0_combout ;
wire \uart_top|uartrec|en~q ;
wire \uart_top|fifocontrol|en_1~feeder_combout ;
wire \uart_top|fifocontrol|en_1~q ;
wire \uart_top|fifocontrol|en_2~feeder_combout ;
wire \uart_top|fifocontrol|en_2~q ;
wire \uart_top|fifo1|bwptr|wbin5[0]~0_combout ;
wire \uart_top|fifo1|comp|always0~1_combout ;
wire \uart_top|fifo1|comp|comb~0_combout ;
wire \uart_top|fifo1|comp|full~combout ;
wire \uart_top|fifocontrol|Selector0~0_combout ;
wire \uart_top|fifocontrol|state1.free~q ;
wire \uart_top|fifocontrol|winc~0_combout ;
wire \uart_top|fifocontrol|state1.write~q ;
wire \uart_top|fifo1|bwptr|wstate~0_combout ;
wire \uart_top|fifo1|bwptr|wstate~q ;
wire \uart_top|fifo1|comp|always0~0_combout ;
wire \uart_top|fifo1|comp|empty~combout ;
wire \uart_top|uartsend|cnt[0]~16_combout ;
wire \uart_top|uartsend|cnt[14]~24_combout ;
wire \uart_top|uartsend|cnt[0]~17 ;
wire \uart_top|uartsend|cnt[1]~18_combout ;
wire \uart_top|uartsend|cnt[1]~19 ;
wire \uart_top|uartsend|cnt[2]~20_combout ;
wire \uart_top|uartsend|cnt[2]~21 ;
wire \uart_top|uartsend|cnt[3]~22_combout ;
wire \uart_top|uartsend|cnt[3]~23 ;
wire \uart_top|uartsend|cnt[4]~25_combout ;
wire \uart_top|uartsend|cnt[4]~26 ;
wire \uart_top|uartsend|cnt[5]~27_combout ;
wire \uart_top|uartsend|cnt[5]~28 ;
wire \uart_top|uartsend|cnt[6]~29_combout ;
wire \uart_top|uartsend|cnt[6]~30 ;
wire \uart_top|uartsend|cnt[7]~31_combout ;
wire \uart_top|uartsend|cnt[7]~32 ;
wire \uart_top|uartsend|cnt[8]~33_combout ;
wire \uart_top|uartsend|cnt[8]~34 ;
wire \uart_top|uartsend|cnt[9]~35_combout ;
wire \uart_top|uartsend|cnt[9]~36 ;
wire \uart_top|uartsend|cnt[10]~37_combout ;
wire \uart_top|uartsend|cnt[10]~38 ;
wire \uart_top|uartsend|cnt[11]~39_combout ;
wire \uart_top|uartsend|Equal0~2_combout ;
wire \uart_top|uartsend|Equal0~1_combout ;
wire \uart_top|uartsend|cnt[11]~40 ;
wire \uart_top|uartsend|cnt[12]~41_combout ;
wire \uart_top|uartsend|cnt[12]~42 ;
wire \uart_top|uartsend|cnt[13]~43_combout ;
wire \uart_top|uartsend|cnt[13]~44 ;
wire \uart_top|uartsend|cnt[14]~45_combout ;
wire \uart_top|uartsend|cnt[14]~46 ;
wire \uart_top|uartsend|cnt[15]~47_combout ;
wire \uart_top|uartsend|Equal0~3_combout ;
wire \uart_top|uartsend|Equal0~0_combout ;
wire \uart_top|uartsend|Equal0~4_combout ;
wire \uart_top|uartsend|TI~0_combout ;
wire \uart_top|uartsend|TI~q ;
wire \uart_top|fifocontrol|Selector2~0_combout ;
wire \uart_top|fifocontrol|state2.rfree~q ;
wire \uart_top|fifocontrol|Selector5~0_combout ;
wire \uart_top|fifocontrol|state2.wtran~q ;
wire \uart_top|fifocontrol|Selector3~0_combout ;
wire \uart_top|fifocontrol|state2.wwrite~q ;
wire \uart_top|fifocontrol|rinc~q ;
wire \uart_top|uartsend|WR_ctr~0_combout ;
wire \uart_top|uartsend|WR_ctr~q ;
wire \uart_top|uartsend|bincnt[0]~1_combout ;
wire \uart_top|uartsend|Add1~0_combout ;
wire \uart_top|uartsend|bincnt~3_combout ;
wire \uart_top|uartsend|LessThan0~0_combout ;
wire \uart_top|uartsend|bincnt~5_combout ;
wire \uart_top|uartsend|bincnt[3]~0_combout ;
wire \uart_top|uartsend|bincnt[3]~2_combout ;
wire \uart_top|uartsend|txd_reg~3_combout ;
wire \uart_top|uartrec|Decoder0~5_combout ;
wire \uart_top|uartrec|UartBuff[3]~5_combout ;
wire \uart_top|fifo1|fifomem|MEM~25_combout ;
wire \uart_top|fifo1|fifomem|MEM~2_q ;
wire \uart_top|fifo1|fifomem|MEM~24_combout ;
wire \uart_top|fifo1|fifomem|MEM~10_q ;
wire \uart_top|fifo1|fifomem|MEM~21_combout ;
wire \uart_top|uartsend|Datainbuf[6]~0_combout ;
wire \uart_top|uartrec|UartBuff[2]~6_combout ;
wire \uart_top|fifo1|fifomem|MEM~9_q ;
wire \uart_top|fifo1|fifomem|MEM~1_q ;
wire \uart_top|fifo1|fifomem|MEM~22_combout ;
wire \uart_top|uartsend|txd_reg~0_combout ;
wire \uart_top|uartrec|Decoder0~6_combout ;
wire \uart_top|uartrec|UartBuff[1]~7_combout ;
wire \uart_top|fifo1|fifomem|MEM~0_q ;
wire \uart_top|fifo1|fifomem|MEM~8_q ;
wire \uart_top|fifo1|fifomem|MEM~23_combout ;
wire \uart_top|uartsend|txd_reg~1_combout ;
wire \uart_top|uartrec|Decoder0~2_combout ;
wire \uart_top|uartrec|UartBuff[5]~1_combout ;
wire \uart_top|fifo1|fifomem|MEM~12_q ;
wire \uart_top|fifo1|fifomem|MEM~4_q ;
wire \uart_top|fifo1|fifomem|MEM~17_combout ;
wire \uart_top|uartrec|UartBuff[4]~2_combout ;
wire \uart_top|fifo1|fifomem|MEM~3_q ;
wire \uart_top|fifo1|fifomem|MEM~11_q ;
wire \uart_top|fifo1|fifomem|MEM~18_combout ;
wire \uart_top|uartsend|ShiftRight0~0_combout ;
wire \uart_top|uartrec|Decoder0~1_combout ;
wire \uart_top|uartrec|UartBuff[7]~3_combout ;
wire \uart_top|fifo1|fifomem|MEM~6_q ;
wire \uart_top|fifo1|fifomem|MEM~14_q ;
wire \uart_top|fifo1|fifomem|MEM~19_combout ;
wire \uart_top|uartrec|UartBuff[6]~0_combout ;
wire \uart_top|fifo1|fifomem|MEM~5_q ;
wire \uart_top|fifo1|fifomem|MEM~13_q ;
wire \uart_top|fifo1|fifomem|MEM~16_combout ;
wire \uart_top|uartsend|ShiftRight0~1_combout ;
wire \uart_top|uartrec|Decoder0~4_combout ;
wire \uart_top|uartrec|UartBuff[8]~4_combout ;
wire \uart_top|fifo1|fifomem|MEM~7_q ;
wire \uart_top|fifo1|fifomem|MEM~15_q ;
wire \uart_top|fifo1|fifomem|MEM~20_combout ;
wire \uart_top|uartsend|Datainbuf~1_combout ;
wire \uart_top|uartsend|txd_reg~5_combout ;
wire \uart_top|uartsend|txd_reg~6_combout ;
wire \uart_top|uartsend|txd_reg~2_combout ;
wire \uart_top|uartsend|txd_reg~4_combout ;
wire \uart_top|uartsend|txd_reg~q ;
wire [1:0] \uart_top|fifo1|brptr|rbin5 ;
wire [1:0] \uart_top|fifo1|bwptr|wbin5 ;
wire [3:0] \uart_top|uartrec|count_bit ;
wire [3:0] \uart_top|uartrec|count ;
wire [15:0] \uart_top|uartrec|cnt ;
wire [2:0] \uart_top|uartrec|bit_collect ;
wire [9:0] \uart_top|uartrec|UartBuff ;
wire [15:0] \uart_top|uartsend|cnt ;
wire [3:0] \uart_top|uartsend|bincnt ;
wire [9:0] \uart_top|uartsend|Datainbuf ;


// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \EX_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[0]~output .bus_hold = "false";
defparam \EX_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \EX_IO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[1]~output .bus_hold = "false";
defparam \EX_IO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \EX_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[2]~output .bus_hold = "false";
defparam \EX_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \EX_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[3]~output .bus_hold = "false";
defparam \EX_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \EX_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[4]~output .bus_hold = "false";
defparam \EX_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \EX_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[5]~output .bus_hold = "false";
defparam \EX_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \EX_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EX_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \EX_IO[6]~output .bus_hold = "false";
defparam \EX_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \LCD_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \LCD_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \LCD_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \LCD_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \LCD_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \LCD_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \LCD_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \LCD_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \PS2_CLK2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_CLK2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_CLK2~output .bus_hold = "false";
defparam \PS2_CLK2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N16
cycloneive_io_obuf \PS2_DAT2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PS2_DAT2~output_o ),
	.obar());
// synopsys translate_off
defparam \PS2_DAT2~output .bus_hold = "false";
defparam \PS2_DAT2~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CMD~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y69_N9
cycloneive_io_obuf \AUD_ADCLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_ADCLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_ADCLRCK~output .bus_hold = "false";
defparam \AUD_ADCLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N16
cycloneive_io_obuf \AUD_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_BCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_BCLK~output .bus_hold = "false";
defparam \AUD_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N16
cycloneive_io_obuf \AUD_DACLRCK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACLRCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACLRCK~output .bus_hold = "false";
defparam \AUD_DACLRCK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \EEP_I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SDAT~output .bus_hold = "false";
defparam \EEP_I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \ENET0_MDIO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_MDIO~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_MDIO~output .bus_hold = "false";
defparam \ENET0_MDIO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \ENET1_MDIO~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_MDIO~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_MDIO~output .bus_hold = "false";
defparam \ENET1_MDIO~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N16
cycloneive_io_obuf \OTG_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[0]~output .bus_hold = "false";
defparam \OTG_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \OTG_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[1]~output .bus_hold = "false";
defparam \OTG_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N23
cycloneive_io_obuf \OTG_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[2]~output .bus_hold = "false";
defparam \OTG_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \OTG_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[3]~output .bus_hold = "false";
defparam \OTG_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \OTG_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[4]~output .bus_hold = "false";
defparam \OTG_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N23
cycloneive_io_obuf \OTG_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[5]~output .bus_hold = "false";
defparam \OTG_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N2
cycloneive_io_obuf \OTG_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[6]~output .bus_hold = "false";
defparam \OTG_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
cycloneive_io_obuf \OTG_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[7]~output .bus_hold = "false";
defparam \OTG_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N23
cycloneive_io_obuf \OTG_DATA[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[8]~output .bus_hold = "false";
defparam \OTG_DATA[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N16
cycloneive_io_obuf \OTG_DATA[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[9]~output .bus_hold = "false";
defparam \OTG_DATA[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N16
cycloneive_io_obuf \OTG_DATA[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[10]~output .bus_hold = "false";
defparam \OTG_DATA[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \OTG_DATA[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[11]~output .bus_hold = "false";
defparam \OTG_DATA[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N23
cycloneive_io_obuf \OTG_DATA[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[12]~output .bus_hold = "false";
defparam \OTG_DATA[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N16
cycloneive_io_obuf \OTG_DATA[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[13]~output .bus_hold = "false";
defparam \OTG_DATA[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y66_N23
cycloneive_io_obuf \OTG_DATA[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[14]~output .bus_hold = "false";
defparam \OTG_DATA[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \OTG_DATA[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DATA[15]~output .bus_hold = "false";
defparam \OTG_DATA[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N23
cycloneive_io_obuf \OTG_FSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_FSPEED~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_FSPEED~output .bus_hold = "false";
defparam \OTG_FSPEED~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \OTG_LSPEED~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_LSPEED~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_LSPEED~output .bus_hold = "false";
defparam \OTG_LSPEED~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N16
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N16
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N23
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N23
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \DRAM_DQ[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[16]~output .bus_hold = "false";
defparam \DRAM_DQ[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N9
cycloneive_io_obuf \DRAM_DQ[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[17]~output .bus_hold = "false";
defparam \DRAM_DQ[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \DRAM_DQ[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[18]~output .bus_hold = "false";
defparam \DRAM_DQ[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N23
cycloneive_io_obuf \DRAM_DQ[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[19]~output .bus_hold = "false";
defparam \DRAM_DQ[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \DRAM_DQ[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[20]~output .bus_hold = "false";
defparam \DRAM_DQ[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N23
cycloneive_io_obuf \DRAM_DQ[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[21]~output .bus_hold = "false";
defparam \DRAM_DQ[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \DRAM_DQ[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[22]~output .bus_hold = "false";
defparam \DRAM_DQ[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \DRAM_DQ[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[23]~output .bus_hold = "false";
defparam \DRAM_DQ[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N2
cycloneive_io_obuf \DRAM_DQ[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[24]~output .bus_hold = "false";
defparam \DRAM_DQ[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
cycloneive_io_obuf \DRAM_DQ[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[25]~output .bus_hold = "false";
defparam \DRAM_DQ[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
cycloneive_io_obuf \DRAM_DQ[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[26]~output .bus_hold = "false";
defparam \DRAM_DQ[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \DRAM_DQ[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[27]~output .bus_hold = "false";
defparam \DRAM_DQ[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \DRAM_DQ[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[28]~output .bus_hold = "false";
defparam \DRAM_DQ[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \DRAM_DQ[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[29]~output .bus_hold = "false";
defparam \DRAM_DQ[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
cycloneive_io_obuf \DRAM_DQ[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[30]~output .bus_hold = "false";
defparam \DRAM_DQ[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N9
cycloneive_io_obuf \DRAM_DQ[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQ[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[31]~output .bus_hold = "false";
defparam \DRAM_DQ[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \SRAM_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[0]~output .bus_hold = "false";
defparam \SRAM_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \SRAM_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[1]~output .bus_hold = "false";
defparam \SRAM_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \SRAM_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[2]~output .bus_hold = "false";
defparam \SRAM_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \SRAM_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[3]~output .bus_hold = "false";
defparam \SRAM_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \SRAM_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[4]~output .bus_hold = "false";
defparam \SRAM_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \SRAM_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[5]~output .bus_hold = "false";
defparam \SRAM_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \SRAM_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[6]~output .bus_hold = "false";
defparam \SRAM_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \SRAM_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[7]~output .bus_hold = "false";
defparam \SRAM_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \SRAM_DQ[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[8]~output .bus_hold = "false";
defparam \SRAM_DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N23
cycloneive_io_obuf \SRAM_DQ[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[9]~output .bus_hold = "false";
defparam \SRAM_DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cycloneive_io_obuf \SRAM_DQ[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[10]~output .bus_hold = "false";
defparam \SRAM_DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N16
cycloneive_io_obuf \SRAM_DQ[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[11]~output .bus_hold = "false";
defparam \SRAM_DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \SRAM_DQ[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[12]~output .bus_hold = "false";
defparam \SRAM_DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \SRAM_DQ[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[13]~output .bus_hold = "false";
defparam \SRAM_DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N23
cycloneive_io_obuf \SRAM_DQ[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[14]~output .bus_hold = "false";
defparam \SRAM_DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \SRAM_DQ[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_DQ[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_DQ[15]~output .bus_hold = "false";
defparam \SRAM_DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \FL_DQ[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[0]~output .bus_hold = "false";
defparam \FL_DQ[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
cycloneive_io_obuf \FL_DQ[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[1]~output .bus_hold = "false";
defparam \FL_DQ[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \FL_DQ[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[2]~output .bus_hold = "false";
defparam \FL_DQ[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \FL_DQ[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[3]~output .bus_hold = "false";
defparam \FL_DQ[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \FL_DQ[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[4]~output .bus_hold = "false";
defparam \FL_DQ[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \FL_DQ[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[5]~output .bus_hold = "false";
defparam \FL_DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \FL_DQ[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[6]~output .bus_hold = "false";
defparam \FL_DQ[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \FL_DQ[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_DQ[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_DQ[7]~output .bus_hold = "false";
defparam \FL_DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N2
cycloneive_io_obuf \GPIO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \GPIO[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \GPIO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \GPIO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \GPIO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \GPIO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \GPIO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \GPIO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \GPIO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \GPIO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \GPIO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \GPIO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \GPIO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \GPIO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \GPIO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \GPIO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \GPIO[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \GPIO[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \GPIO[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \GPIO[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \GPIO[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N9
cycloneive_io_obuf \GPIO[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \GPIO[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N23
cycloneive_io_obuf \GPIO[23]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \GPIO[24]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \GPIO[25]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \GPIO[26]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N16
cycloneive_io_obuf \GPIO[27]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \GPIO[28]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \GPIO[29]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \GPIO[30]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \GPIO[31]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \GPIO[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[32]~output .bus_hold = "false";
defparam \GPIO[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \GPIO[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[33]~output .bus_hold = "false";
defparam \GPIO[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \GPIO[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[34]~output .bus_hold = "false";
defparam \GPIO[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N9
cycloneive_io_obuf \GPIO[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO[35]~output .bus_hold = "false";
defparam \GPIO[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \SMA_CLKOUT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SMA_CLKOUT~output_o ),
	.obar());
// synopsys translate_off
defparam \SMA_CLKOUT~output .bus_hold = "false";
defparam \SMA_CLKOUT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \LEDG[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \LEDG[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \LEDG[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \LEDG[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \LEDG[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \LEDG[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \LEDG[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \LEDG[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \LEDG[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[8]~output .bus_hold = "false";
defparam \LEDG[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \LEDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \LEDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \LEDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \LEDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \LEDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \LEDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \LEDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \LEDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \HEX6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[0]~output .bus_hold = "false";
defparam \HEX6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \HEX6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[1]~output .bus_hold = "false";
defparam \HEX6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \HEX6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[2]~output .bus_hold = "false";
defparam \HEX6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \HEX6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[3]~output .bus_hold = "false";
defparam \HEX6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \HEX6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[4]~output .bus_hold = "false";
defparam \HEX6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \HEX6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[5]~output .bus_hold = "false";
defparam \HEX6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \HEX6[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX6[6]~output .bus_hold = "false";
defparam \HEX6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \HEX7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[0]~output .bus_hold = "false";
defparam \HEX7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \HEX7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[1]~output .bus_hold = "false";
defparam \HEX7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \HEX7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[2]~output .bus_hold = "false";
defparam \HEX7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \HEX7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[3]~output .bus_hold = "false";
defparam \HEX7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \HEX7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[4]~output .bus_hold = "false";
defparam \HEX7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \HEX7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[5]~output .bus_hold = "false";
defparam \HEX7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \HEX7[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX7[6]~output .bus_hold = "false";
defparam \HEX7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \LCD_BLON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_BLON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_BLON~output .bus_hold = "false";
defparam \LCD_BLON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \LCD_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \LCD_RS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \UART_CTS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_CTS~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_CTS~output .bus_hold = "false";
defparam \UART_CTS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \UART_TXD~output (
	.i(\uart_top|uartsend|txd_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\UART_TXD~output_o ),
	.obar());
// synopsys translate_off
defparam \UART_TXD~output .bus_hold = "false";
defparam \UART_TXD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_B[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_BLANK_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_G[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_R[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_SYNC_N~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\VGA_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N9
cycloneive_io_obuf \AUD_DACDAT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_DACDAT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_DACDAT~output .bus_hold = "false";
defparam \AUD_DACDAT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y61_N23
cycloneive_io_obuf \AUD_XCK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUD_XCK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \EEP_I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EEP_I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \EEP_I2C_SCLK~output .bus_hold = "false";
defparam \EEP_I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \I2C_SCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \ENET0_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_GTX_CLK~output .bus_hold = "false";
defparam \ENET0_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \ENET0_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_MDC~output .bus_hold = "false";
defparam \ENET0_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ENET0_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_RST_N~output .bus_hold = "false";
defparam \ENET0_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ENET0_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ENET0_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET0_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \ENET0_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_EN~output .bus_hold = "false";
defparam \ENET0_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \ENET0_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET0_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET0_TX_ER~output .bus_hold = "false";
defparam \ENET0_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \ENET1_GTX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_GTX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_GTX_CLK~output .bus_hold = "false";
defparam \ENET1_GTX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \ENET1_MDC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_MDC~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_MDC~output .bus_hold = "false";
defparam \ENET1_MDC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \ENET1_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_RST_N~output .bus_hold = "false";
defparam \ENET1_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[0]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[1]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \ENET1_TX_DATA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[2]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N2
cycloneive_io_obuf \ENET1_TX_DATA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_DATA[3]~output .bus_hold = "false";
defparam \ENET1_TX_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \ENET1_TX_EN~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_EN~output .bus_hold = "false";
defparam \ENET1_TX_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \ENET1_TX_ER~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ENET1_TX_ER~output_o ),
	.obar());
// synopsys translate_off
defparam \ENET1_TX_ER~output .bus_hold = "false";
defparam \ENET1_TX_ER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y73_N2
cycloneive_io_obuf \TD_RESET_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TD_RESET_N~output_o ),
	.obar());
// synopsys translate_off
defparam \TD_RESET_N~output .bus_hold = "false";
defparam \TD_RESET_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y68_N16
cycloneive_io_obuf \OTG_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[0]~output .bus_hold = "false";
defparam \OTG_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N23
cycloneive_io_obuf \OTG_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_ADDR[1]~output .bus_hold = "false";
defparam \OTG_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N9
cycloneive_io_obuf \OTG_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_CS_N~output .bus_hold = "false";
defparam \OTG_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \OTG_DACK_N[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DACK_N[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DACK_N[0]~output .bus_hold = "false";
defparam \OTG_DACK_N[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y73_N2
cycloneive_io_obuf \OTG_DACK_N[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_DACK_N[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_DACK_N[1]~output .bus_hold = "false";
defparam \OTG_DACK_N[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y73_N2
cycloneive_io_obuf \OTG_RD_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RD_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RD_N~output .bus_hold = "false";
defparam \OTG_RD_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N9
cycloneive_io_obuf \OTG_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_RST_N~output .bus_hold = "false";
defparam \OTG_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y73_N16
cycloneive_io_obuf \OTG_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\OTG_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \OTG_WE_N~output .bus_hold = "false";
defparam \OTG_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N16
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N16
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_BA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N2
cycloneive_io_obuf \DRAM_CAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
cycloneive_io_obuf \DRAM_CKE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CKE~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \DRAM_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y33_N23
cycloneive_io_obuf \DRAM_CS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_CS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y14_N9
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N2
cycloneive_io_obuf \DRAM_DQM[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[2]~output .bus_hold = "false";
defparam \DRAM_DQM[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \DRAM_DQM[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_DQM[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[3]~output .bus_hold = "false";
defparam \DRAM_DQM[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
cycloneive_io_obuf \DRAM_RAS_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_RAS_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \DRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[0]~output .bus_hold = "false";
defparam \SRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[1]~output .bus_hold = "false";
defparam \SRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[2]~output .bus_hold = "false";
defparam \SRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[3]~output .bus_hold = "false";
defparam \SRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N9
cycloneive_io_obuf \SRAM_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[4]~output .bus_hold = "false";
defparam \SRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[5]~output .bus_hold = "false";
defparam \SRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \SRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[6]~output .bus_hold = "false";
defparam \SRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \SRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[7]~output .bus_hold = "false";
defparam \SRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \SRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[8]~output .bus_hold = "false";
defparam \SRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N16
cycloneive_io_obuf \SRAM_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[9]~output .bus_hold = "false";
defparam \SRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \SRAM_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[10]~output .bus_hold = "false";
defparam \SRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \SRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[11]~output .bus_hold = "false";
defparam \SRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \SRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[12]~output .bus_hold = "false";
defparam \SRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \SRAM_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[13]~output .bus_hold = "false";
defparam \SRAM_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cycloneive_io_obuf \SRAM_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[14]~output .bus_hold = "false";
defparam \SRAM_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[15]~output .bus_hold = "false";
defparam \SRAM_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[16]~output .bus_hold = "false";
defparam \SRAM_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneive_io_obuf \SRAM_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[17]~output .bus_hold = "false";
defparam \SRAM_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneive_io_obuf \SRAM_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[18]~output .bus_hold = "false";
defparam \SRAM_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cycloneive_io_obuf \SRAM_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_ADDR[19]~output .bus_hold = "false";
defparam \SRAM_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N16
cycloneive_io_obuf \SRAM_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_CE_N~output .bus_hold = "false";
defparam \SRAM_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \SRAM_LB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_LB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_LB_N~output .bus_hold = "false";
defparam \SRAM_LB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \SRAM_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_OE_N~output .bus_hold = "false";
defparam \SRAM_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N2
cycloneive_io_obuf \SRAM_UB_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_UB_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_UB_N~output .bus_hold = "false";
defparam \SRAM_UB_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N23
cycloneive_io_obuf \SRAM_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SRAM_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \SRAM_WE_N~output .bus_hold = "false";
defparam \SRAM_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \FL_ADDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[0]~output .bus_hold = "false";
defparam \FL_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \FL_ADDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[1]~output .bus_hold = "false";
defparam \FL_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \FL_ADDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[2]~output .bus_hold = "false";
defparam \FL_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \FL_ADDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[3]~output .bus_hold = "false";
defparam \FL_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \FL_ADDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[4]~output .bus_hold = "false";
defparam \FL_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \FL_ADDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[5]~output .bus_hold = "false";
defparam \FL_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \FL_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[6]~output .bus_hold = "false";
defparam \FL_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \FL_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[7]~output .bus_hold = "false";
defparam \FL_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \FL_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[8]~output .bus_hold = "false";
defparam \FL_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \FL_ADDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[9]~output .bus_hold = "false";
defparam \FL_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N23
cycloneive_io_obuf \FL_ADDR[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[10]~output .bus_hold = "false";
defparam \FL_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \FL_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[11]~output .bus_hold = "false";
defparam \FL_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \FL_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[12]~output .bus_hold = "false";
defparam \FL_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \FL_ADDR[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[13]~output .bus_hold = "false";
defparam \FL_ADDR[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \FL_ADDR[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[14]~output .bus_hold = "false";
defparam \FL_ADDR[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \FL_ADDR[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[15]~output .bus_hold = "false";
defparam \FL_ADDR[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \FL_ADDR[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[16]~output .bus_hold = "false";
defparam \FL_ADDR[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \FL_ADDR[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[17]~output .bus_hold = "false";
defparam \FL_ADDR[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \FL_ADDR[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[18]~output .bus_hold = "false";
defparam \FL_ADDR[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \FL_ADDR[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[19]~output .bus_hold = "false";
defparam \FL_ADDR[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
cycloneive_io_obuf \FL_ADDR[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[20]~output .bus_hold = "false";
defparam \FL_ADDR[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cycloneive_io_obuf \FL_ADDR[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[21]~output .bus_hold = "false";
defparam \FL_ADDR[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \FL_ADDR[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_ADDR[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_ADDR[22]~output .bus_hold = "false";
defparam \FL_ADDR[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \FL_CE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_CE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_CE_N~output .bus_hold = "false";
defparam \FL_CE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
cycloneive_io_obuf \FL_OE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_OE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_OE_N~output .bus_hold = "false";
defparam \FL_OE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \FL_RST_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_RST_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_RST_N~output .bus_hold = "false";
defparam \FL_RST_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \FL_WE_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WE_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WE_N~output .bus_hold = "false";
defparam \FL_WE_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \FL_WP_N~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FL_WP_N~output_o ),
	.obar());
// synopsys translate_off
defparam \FL_WP_N~output .bus_hold = "false";
defparam \FL_WP_N~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \ADC_CLK_A~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CLK_A~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CLK_A~output .bus_hold = "false";
defparam \ADC_CLK_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \ADC_CLK_B~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_CLK_B~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_CLK_B~output .bus_hold = "false";
defparam \ADC_CLK_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \ADC_OEB_A~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_OEB_A~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_OEB_A~output .bus_hold = "false";
defparam \ADC_OEB_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \ADC_OEB_B~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADC_OEB_B~output_o ),
	.obar());
// synopsys translate_off
defparam \ADC_OEB_B~output .bus_hold = "false";
defparam \ADC_OEB_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \DAC_CLK_A~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_CLK_A~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_CLK_A~output .bus_hold = "false";
defparam \DAC_CLK_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \DAC_CLK_B~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_CLK_B~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_CLK_B~output .bus_hold = "false";
defparam \DAC_CLK_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \DAC_DA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[0]~output .bus_hold = "false";
defparam \DAC_DA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \DAC_DA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[1]~output .bus_hold = "false";
defparam \DAC_DA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \DAC_DA[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[2]~output .bus_hold = "false";
defparam \DAC_DA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \DAC_DA[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[3]~output .bus_hold = "false";
defparam \DAC_DA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \DAC_DA[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[4]~output .bus_hold = "false";
defparam \DAC_DA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \DAC_DA[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[5]~output .bus_hold = "false";
defparam \DAC_DA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \DAC_DA[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[6]~output .bus_hold = "false";
defparam \DAC_DA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \DAC_DA[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[7]~output .bus_hold = "false";
defparam \DAC_DA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \DAC_DA[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[8]~output .bus_hold = "false";
defparam \DAC_DA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \DAC_DA[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[9]~output .bus_hold = "false";
defparam \DAC_DA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \DAC_DA[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[10]~output .bus_hold = "false";
defparam \DAC_DA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \DAC_DA[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[11]~output .bus_hold = "false";
defparam \DAC_DA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \DAC_DA[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[12]~output .bus_hold = "false";
defparam \DAC_DA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \DAC_DA[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DA[13]~output .bus_hold = "false";
defparam \DAC_DA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \DAC_DB[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[0]~output .bus_hold = "false";
defparam \DAC_DB[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y68_N23
cycloneive_io_obuf \DAC_DB[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[1]~output .bus_hold = "false";
defparam \DAC_DB[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \DAC_DB[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[2]~output .bus_hold = "false";
defparam \DAC_DB[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \DAC_DB[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[3]~output .bus_hold = "false";
defparam \DAC_DB[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \DAC_DB[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[4]~output .bus_hold = "false";
defparam \DAC_DB[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \DAC_DB[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[5]~output .bus_hold = "false";
defparam \DAC_DB[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \DAC_DB[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[6]~output .bus_hold = "false";
defparam \DAC_DB[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \DAC_DB[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[7]~output .bus_hold = "false";
defparam \DAC_DB[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \DAC_DB[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[8]~output .bus_hold = "false";
defparam \DAC_DB[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \DAC_DB[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[9]~output .bus_hold = "false";
defparam \DAC_DB[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \DAC_DB[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[10]~output .bus_hold = "false";
defparam \DAC_DB[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \DAC_DB[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[11]~output .bus_hold = "false";
defparam \DAC_DB[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \DAC_DB[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[12]~output .bus_hold = "false";
defparam \DAC_DB[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \DAC_DB[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_DB[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_DB[13]~output .bus_hold = "false";
defparam \DAC_DB[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \DAC_MODE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_MODE~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_MODE~output .bus_hold = "false";
defparam \DAC_MODE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N16
cycloneive_io_obuf \DAC_WRT_A~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_WRT_A~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_WRT_A~output .bus_hold = "false";
defparam \DAC_WRT_A~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \DAC_WRT_B~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DAC_WRT_B~output_o ),
	.obar());
// synopsys translate_off
defparam \DAC_WRT_B~output .bus_hold = "false";
defparam \DAC_WRT_B~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N16
cycloneive_lcell_comb \uart_top|uartsend|bincnt~4 (
// Equation(s):
// \uart_top|uartsend|bincnt~4_combout  = ((\uart_top|uartsend|LessThan0~0_combout  & (\uart_top|uartsend|bincnt [1] $ (\uart_top|uartsend|bincnt [0])))) # (!\SW[17]~input_o )

	.dataa(\SW[17]~input_o ),
	.datab(\uart_top|uartsend|LessThan0~0_combout ),
	.datac(\uart_top|uartsend|bincnt [1]),
	.datad(\uart_top|uartsend|bincnt [0]),
	.cin(gnd),
	.combout(\uart_top|uartsend|bincnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|bincnt~4 .lut_mask = 16'h5DD5;
defparam \uart_top|uartsend|bincnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N14
cycloneive_lcell_comb \uart_top|fifo1|brptr|rbin5[0]~0 (
// Equation(s):
// \uart_top|fifo1|brptr|rbin5[0]~0_combout  = \uart_top|fifo1|brptr|rbin5 [0] $ (((!\uart_top|fifo1|comp|empty~combout  & \uart_top|fifocontrol|rinc~q )))

	.dataa(\uart_top|fifo1|comp|empty~combout ),
	.datab(gnd),
	.datac(\uart_top|fifo1|brptr|rbin5 [0]),
	.datad(\uart_top|fifocontrol|rinc~q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|brptr|rbin5[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|brptr|rbin5[0]~0 .lut_mask = 16'hA5F0;
defparam \uart_top|fifo1|brptr|rbin5[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N15
dffeas \uart_top|fifo1|brptr|rbin5[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\uart_top|fifo1|brptr|rbin5[0]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|brptr|rbin5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|brptr|rbin5[0] .is_wysiwyg = "true";
defparam \uart_top|fifo1|brptr|rbin5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N18
cycloneive_lcell_comb \uart_top|fifo1|brptr|rstate~0 (
// Equation(s):
// \uart_top|fifo1|brptr|rstate~0_combout  = \uart_top|fifo1|brptr|rstate~q  $ (((!\uart_top|fifo1|comp|empty~combout  & (\uart_top|fifo1|brptr|rbin5 [0] & \uart_top|fifocontrol|rinc~q ))))

	.dataa(\uart_top|fifo1|comp|empty~combout ),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|brptr|rstate~q ),
	.datad(\uart_top|fifocontrol|rinc~q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|brptr|rstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|brptr|rstate~0 .lut_mask = 16'hB4F0;
defparam \uart_top|fifo1|brptr|rstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N19
dffeas \uart_top|fifo1|brptr|rstate (
	.clk(\CLOCK_50~input_o ),
	.d(\uart_top|fifo1|brptr|rstate~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|brptr|rstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|brptr|rstate .is_wysiwyg = "true";
defparam \uart_top|fifo1|brptr|rstate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N0
cycloneive_lcell_comb \uart_top|uartrec|Add0~0 (
// Equation(s):
// \uart_top|uartrec|Add0~0_combout  = \uart_top|uartrec|cnt [0] $ (VCC)
// \uart_top|uartrec|Add0~1  = CARRY(\uart_top|uartrec|cnt [0])

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_top|uartrec|Add0~0_combout ),
	.cout(\uart_top|uartrec|Add0~1 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~0 .lut_mask = 16'h33CC;
defparam \uart_top|uartrec|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y47_N1
dffeas \uart_top|uartrec|cnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[0] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N2
cycloneive_lcell_comb \uart_top|uartrec|Add0~2 (
// Equation(s):
// \uart_top|uartrec|Add0~2_combout  = (\uart_top|uartrec|cnt [1] & (!\uart_top|uartrec|Add0~1 )) # (!\uart_top|uartrec|cnt [1] & ((\uart_top|uartrec|Add0~1 ) # (GND)))
// \uart_top|uartrec|Add0~3  = CARRY((!\uart_top|uartrec|Add0~1 ) # (!\uart_top|uartrec|cnt [1]))

	.dataa(\uart_top|uartrec|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~1 ),
	.combout(\uart_top|uartrec|Add0~2_combout ),
	.cout(\uart_top|uartrec|Add0~3 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~2 .lut_mask = 16'h5A5F;
defparam \uart_top|uartrec|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N6
cycloneive_lcell_comb \uart_top|uartrec|cnt~3 (
// Equation(s):
// \uart_top|uartrec|cnt~3_combout  = (\uart_top|uartrec|Add0~2_combout  & !\uart_top|uartrec|Equal0~4_combout )

	.dataa(\uart_top|uartrec|Add0~2_combout ),
	.datab(gnd),
	.datac(\uart_top|uartrec|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|uartrec|cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|cnt~3 .lut_mask = 16'h0A0A;
defparam \uart_top|uartrec|cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y47_N7
dffeas \uart_top|uartrec|cnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|cnt~3_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[1] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N4
cycloneive_lcell_comb \uart_top|uartrec|Add0~4 (
// Equation(s):
// \uart_top|uartrec|Add0~4_combout  = (\uart_top|uartrec|cnt [2] & (\uart_top|uartrec|Add0~3  $ (GND))) # (!\uart_top|uartrec|cnt [2] & (!\uart_top|uartrec|Add0~3  & VCC))
// \uart_top|uartrec|Add0~5  = CARRY((\uart_top|uartrec|cnt [2] & !\uart_top|uartrec|Add0~3 ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~3 ),
	.combout(\uart_top|uartrec|Add0~4_combout ),
	.cout(\uart_top|uartrec|Add0~5 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~4 .lut_mask = 16'hC30C;
defparam \uart_top|uartrec|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N12
cycloneive_lcell_comb \uart_top|uartrec|cnt~2 (
// Equation(s):
// \uart_top|uartrec|cnt~2_combout  = (!\uart_top|uartrec|Equal0~4_combout  & \uart_top|uartrec|Add0~4_combout )

	.dataa(\uart_top|uartrec|Equal0~4_combout ),
	.datab(gnd),
	.datac(\uart_top|uartrec|Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|uartrec|cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|cnt~2 .lut_mask = 16'h5050;
defparam \uart_top|uartrec|cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y47_N13
dffeas \uart_top|uartrec|cnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|cnt~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[2] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N6
cycloneive_lcell_comb \uart_top|uartrec|Add0~6 (
// Equation(s):
// \uart_top|uartrec|Add0~6_combout  = (\uart_top|uartrec|cnt [3] & (!\uart_top|uartrec|Add0~5 )) # (!\uart_top|uartrec|cnt [3] & ((\uart_top|uartrec|Add0~5 ) # (GND)))
// \uart_top|uartrec|Add0~7  = CARRY((!\uart_top|uartrec|Add0~5 ) # (!\uart_top|uartrec|cnt [3]))

	.dataa(\uart_top|uartrec|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~5 ),
	.combout(\uart_top|uartrec|Add0~6_combout ),
	.cout(\uart_top|uartrec|Add0~7 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~6 .lut_mask = 16'h5A5F;
defparam \uart_top|uartrec|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N7
dffeas \uart_top|uartrec|cnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[3] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N8
cycloneive_lcell_comb \uart_top|uartrec|Add0~8 (
// Equation(s):
// \uart_top|uartrec|Add0~8_combout  = (\uart_top|uartrec|cnt [4] & (\uart_top|uartrec|Add0~7  $ (GND))) # (!\uart_top|uartrec|cnt [4] & (!\uart_top|uartrec|Add0~7  & VCC))
// \uart_top|uartrec|Add0~9  = CARRY((\uart_top|uartrec|cnt [4] & !\uart_top|uartrec|Add0~7 ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~7 ),
	.combout(\uart_top|uartrec|Add0~8_combout ),
	.cout(\uart_top|uartrec|Add0~9 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~8 .lut_mask = 16'hC30C;
defparam \uart_top|uartrec|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N9
dffeas \uart_top|uartrec|cnt[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[4] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N10
cycloneive_lcell_comb \uart_top|uartrec|Add0~10 (
// Equation(s):
// \uart_top|uartrec|Add0~10_combout  = (\uart_top|uartrec|cnt [5] & (!\uart_top|uartrec|Add0~9 )) # (!\uart_top|uartrec|cnt [5] & ((\uart_top|uartrec|Add0~9 ) # (GND)))
// \uart_top|uartrec|Add0~11  = CARRY((!\uart_top|uartrec|Add0~9 ) # (!\uart_top|uartrec|cnt [5]))

	.dataa(\uart_top|uartrec|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~9 ),
	.combout(\uart_top|uartrec|Add0~10_combout ),
	.cout(\uart_top|uartrec|Add0~11 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~10 .lut_mask = 16'h5A5F;
defparam \uart_top|uartrec|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N11
dffeas \uart_top|uartrec|cnt[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[5] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N12
cycloneive_lcell_comb \uart_top|uartrec|Add0~12 (
// Equation(s):
// \uart_top|uartrec|Add0~12_combout  = (\uart_top|uartrec|cnt [6] & (\uart_top|uartrec|Add0~11  $ (GND))) # (!\uart_top|uartrec|cnt [6] & (!\uart_top|uartrec|Add0~11  & VCC))
// \uart_top|uartrec|Add0~13  = CARRY((\uart_top|uartrec|cnt [6] & !\uart_top|uartrec|Add0~11 ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~11 ),
	.combout(\uart_top|uartrec|Add0~12_combout ),
	.cout(\uart_top|uartrec|Add0~13 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~12 .lut_mask = 16'hC30C;
defparam \uart_top|uartrec|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N0
cycloneive_lcell_comb \uart_top|uartrec|cnt~1 (
// Equation(s):
// \uart_top|uartrec|cnt~1_combout  = (\uart_top|uartrec|Add0~12_combout  & !\uart_top|uartrec|Equal0~4_combout )

	.dataa(\uart_top|uartrec|Add0~12_combout ),
	.datab(gnd),
	.datac(\uart_top|uartrec|Equal0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|uartrec|cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|cnt~1 .lut_mask = 16'h0A0A;
defparam \uart_top|uartrec|cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y47_N1
dffeas \uart_top|uartrec|cnt[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|cnt~1_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[6] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N14
cycloneive_lcell_comb \uart_top|uartrec|Add0~14 (
// Equation(s):
// \uart_top|uartrec|Add0~14_combout  = (\uart_top|uartrec|cnt [7] & (!\uart_top|uartrec|Add0~13 )) # (!\uart_top|uartrec|cnt [7] & ((\uart_top|uartrec|Add0~13 ) # (GND)))
// \uart_top|uartrec|Add0~15  = CARRY((!\uart_top|uartrec|Add0~13 ) # (!\uart_top|uartrec|cnt [7]))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~13 ),
	.combout(\uart_top|uartrec|Add0~14_combout ),
	.cout(\uart_top|uartrec|Add0~15 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~14 .lut_mask = 16'h3C3F;
defparam \uart_top|uartrec|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N15
dffeas \uart_top|uartrec|cnt[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[7] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N26
cycloneive_lcell_comb \uart_top|uartrec|Equal0~2 (
// Equation(s):
// \uart_top|uartrec|Equal0~2_combout  = (!\uart_top|uartrec|cnt [5] & (\uart_top|uartrec|cnt [6] & (!\uart_top|uartrec|cnt [7] & !\uart_top|uartrec|cnt [4])))

	.dataa(\uart_top|uartrec|cnt [5]),
	.datab(\uart_top|uartrec|cnt [6]),
	.datac(\uart_top|uartrec|cnt [7]),
	.datad(\uart_top|uartrec|cnt [4]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Equal0~2 .lut_mask = 16'h0004;
defparam \uart_top|uartrec|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N8
cycloneive_lcell_comb \uart_top|uartrec|Equal0~3 (
// Equation(s):
// \uart_top|uartrec|Equal0~3_combout  = (\uart_top|uartrec|cnt [2] & (!\uart_top|uartrec|cnt [3] & (\uart_top|uartrec|cnt [0] & !\uart_top|uartrec|cnt [1])))

	.dataa(\uart_top|uartrec|cnt [2]),
	.datab(\uart_top|uartrec|cnt [3]),
	.datac(\uart_top|uartrec|cnt [0]),
	.datad(\uart_top|uartrec|cnt [1]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Equal0~3 .lut_mask = 16'h0020;
defparam \uart_top|uartrec|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N16
cycloneive_lcell_comb \uart_top|uartrec|Add0~16 (
// Equation(s):
// \uart_top|uartrec|Add0~16_combout  = (\uart_top|uartrec|cnt [8] & (\uart_top|uartrec|Add0~15  $ (GND))) # (!\uart_top|uartrec|cnt [8] & (!\uart_top|uartrec|Add0~15  & VCC))
// \uart_top|uartrec|Add0~17  = CARRY((\uart_top|uartrec|cnt [8] & !\uart_top|uartrec|Add0~15 ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~15 ),
	.combout(\uart_top|uartrec|Add0~16_combout ),
	.cout(\uart_top|uartrec|Add0~17 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~16 .lut_mask = 16'hC30C;
defparam \uart_top|uartrec|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N28
cycloneive_lcell_comb \uart_top|uartrec|cnt~0 (
// Equation(s):
// \uart_top|uartrec|cnt~0_combout  = (!\uart_top|uartrec|Equal0~4_combout  & \uart_top|uartrec|Add0~16_combout )

	.dataa(\uart_top|uartrec|Equal0~4_combout ),
	.datab(gnd),
	.datac(\uart_top|uartrec|Add0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|uartrec|cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|cnt~0 .lut_mask = 16'h5050;
defparam \uart_top|uartrec|cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y47_N29
dffeas \uart_top|uartrec|cnt[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|cnt~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[8] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N18
cycloneive_lcell_comb \uart_top|uartrec|Add0~18 (
// Equation(s):
// \uart_top|uartrec|Add0~18_combout  = (\uart_top|uartrec|cnt [9] & (!\uart_top|uartrec|Add0~17 )) # (!\uart_top|uartrec|cnt [9] & ((\uart_top|uartrec|Add0~17 ) # (GND)))
// \uart_top|uartrec|Add0~19  = CARRY((!\uart_top|uartrec|Add0~17 ) # (!\uart_top|uartrec|cnt [9]))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~17 ),
	.combout(\uart_top|uartrec|Add0~18_combout ),
	.cout(\uart_top|uartrec|Add0~19 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~18 .lut_mask = 16'h3C3F;
defparam \uart_top|uartrec|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N19
dffeas \uart_top|uartrec|cnt[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[9] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N20
cycloneive_lcell_comb \uart_top|uartrec|Add0~20 (
// Equation(s):
// \uart_top|uartrec|Add0~20_combout  = (\uart_top|uartrec|cnt [10] & (\uart_top|uartrec|Add0~19  $ (GND))) # (!\uart_top|uartrec|cnt [10] & (!\uart_top|uartrec|Add0~19  & VCC))
// \uart_top|uartrec|Add0~21  = CARRY((\uart_top|uartrec|cnt [10] & !\uart_top|uartrec|Add0~19 ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~19 ),
	.combout(\uart_top|uartrec|Add0~20_combout ),
	.cout(\uart_top|uartrec|Add0~21 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~20 .lut_mask = 16'hC30C;
defparam \uart_top|uartrec|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N21
dffeas \uart_top|uartrec|cnt[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[10] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N22
cycloneive_lcell_comb \uart_top|uartrec|Add0~22 (
// Equation(s):
// \uart_top|uartrec|Add0~22_combout  = (\uart_top|uartrec|cnt [11] & (!\uart_top|uartrec|Add0~21 )) # (!\uart_top|uartrec|cnt [11] & ((\uart_top|uartrec|Add0~21 ) # (GND)))
// \uart_top|uartrec|Add0~23  = CARRY((!\uart_top|uartrec|Add0~21 ) # (!\uart_top|uartrec|cnt [11]))

	.dataa(\uart_top|uartrec|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~21 ),
	.combout(\uart_top|uartrec|Add0~22_combout ),
	.cout(\uart_top|uartrec|Add0~23 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~22 .lut_mask = 16'h5A5F;
defparam \uart_top|uartrec|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N23
dffeas \uart_top|uartrec|cnt[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~22_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[11] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N22
cycloneive_lcell_comb \uart_top|uartrec|Equal0~1 (
// Equation(s):
// \uart_top|uartrec|Equal0~1_combout  = (\uart_top|uartrec|cnt [8] & (!\uart_top|uartrec|cnt [9] & (!\uart_top|uartrec|cnt [10] & !\uart_top|uartrec|cnt [11])))

	.dataa(\uart_top|uartrec|cnt [8]),
	.datab(\uart_top|uartrec|cnt [9]),
	.datac(\uart_top|uartrec|cnt [10]),
	.datad(\uart_top|uartrec|cnt [11]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Equal0~1 .lut_mask = 16'h0002;
defparam \uart_top|uartrec|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N24
cycloneive_lcell_comb \uart_top|uartrec|Add0~24 (
// Equation(s):
// \uart_top|uartrec|Add0~24_combout  = (\uart_top|uartrec|cnt [12] & (\uart_top|uartrec|Add0~23  $ (GND))) # (!\uart_top|uartrec|cnt [12] & (!\uart_top|uartrec|Add0~23  & VCC))
// \uart_top|uartrec|Add0~25  = CARRY((\uart_top|uartrec|cnt [12] & !\uart_top|uartrec|Add0~23 ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~23 ),
	.combout(\uart_top|uartrec|Add0~24_combout ),
	.cout(\uart_top|uartrec|Add0~25 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~24 .lut_mask = 16'hC30C;
defparam \uart_top|uartrec|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N25
dffeas \uart_top|uartrec|cnt[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[12] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N26
cycloneive_lcell_comb \uart_top|uartrec|Add0~26 (
// Equation(s):
// \uart_top|uartrec|Add0~26_combout  = (\uart_top|uartrec|cnt [13] & (!\uart_top|uartrec|Add0~25 )) # (!\uart_top|uartrec|cnt [13] & ((\uart_top|uartrec|Add0~25 ) # (GND)))
// \uart_top|uartrec|Add0~27  = CARRY((!\uart_top|uartrec|Add0~25 ) # (!\uart_top|uartrec|cnt [13]))

	.dataa(\uart_top|uartrec|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~25 ),
	.combout(\uart_top|uartrec|Add0~26_combout ),
	.cout(\uart_top|uartrec|Add0~27 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~26 .lut_mask = 16'h5A5F;
defparam \uart_top|uartrec|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N27
dffeas \uart_top|uartrec|cnt[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~26_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[13] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N28
cycloneive_lcell_comb \uart_top|uartrec|Add0~28 (
// Equation(s):
// \uart_top|uartrec|Add0~28_combout  = (\uart_top|uartrec|cnt [14] & (\uart_top|uartrec|Add0~27  $ (GND))) # (!\uart_top|uartrec|cnt [14] & (!\uart_top|uartrec|Add0~27  & VCC))
// \uart_top|uartrec|Add0~29  = CARRY((\uart_top|uartrec|cnt [14] & !\uart_top|uartrec|Add0~27 ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartrec|Add0~27 ),
	.combout(\uart_top|uartrec|Add0~28_combout ),
	.cout(\uart_top|uartrec|Add0~29 ));
// synopsys translate_off
defparam \uart_top|uartrec|Add0~28 .lut_mask = 16'hC30C;
defparam \uart_top|uartrec|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N29
dffeas \uart_top|uartrec|cnt[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~28_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[14] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y47_N30
cycloneive_lcell_comb \uart_top|uartrec|Add0~30 (
// Equation(s):
// \uart_top|uartrec|Add0~30_combout  = \uart_top|uartrec|cnt [15] $ (\uart_top|uartrec|Add0~29 )

	.dataa(\uart_top|uartrec|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_top|uartrec|Add0~29 ),
	.combout(\uart_top|uartrec|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Add0~30 .lut_mask = 16'h5A5A;
defparam \uart_top|uartrec|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X4_Y47_N31
dffeas \uart_top|uartrec|cnt[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|cnt[15] .is_wysiwyg = "true";
defparam \uart_top|uartrec|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N2
cycloneive_lcell_comb \uart_top|uartrec|Equal0~0 (
// Equation(s):
// \uart_top|uartrec|Equal0~0_combout  = (!\uart_top|uartrec|cnt [14] & (!\uart_top|uartrec|cnt [15] & (!\uart_top|uartrec|cnt [13] & !\uart_top|uartrec|cnt [12])))

	.dataa(\uart_top|uartrec|cnt [14]),
	.datab(\uart_top|uartrec|cnt [15]),
	.datac(\uart_top|uartrec|cnt [13]),
	.datad(\uart_top|uartrec|cnt [12]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Equal0~0 .lut_mask = 16'h0001;
defparam \uart_top|uartrec|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N18
cycloneive_lcell_comb \uart_top|uartrec|Equal0~4 (
// Equation(s):
// \uart_top|uartrec|Equal0~4_combout  = (\uart_top|uartrec|Equal0~2_combout  & (\uart_top|uartrec|Equal0~3_combout  & (\uart_top|uartrec|Equal0~1_combout  & \uart_top|uartrec|Equal0~0_combout )))

	.dataa(\uart_top|uartrec|Equal0~2_combout ),
	.datab(\uart_top|uartrec|Equal0~3_combout ),
	.datac(\uart_top|uartrec|Equal0~1_combout ),
	.datad(\uart_top|uartrec|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Equal0~4 .lut_mask = 16'h8000;
defparam \uart_top|uartrec|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N24
cycloneive_lcell_comb \uart_top|uartrec|count~4 (
// Equation(s):
// \uart_top|uartrec|count~4_combout  = (!\uart_top|uartrec|count [0] & !\uart_top|uartrec|StartF~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top|uartrec|count [0]),
	.datad(\uart_top|uartrec|StartF~q ),
	.cin(gnd),
	.combout(\uart_top|uartrec|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count~4 .lut_mask = 16'h000F;
defparam \uart_top|uartrec|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N8
cycloneive_io_ibuf \UART_RXD~input (
	.i(UART_RXD),
	.ibar(gnd),
	.o(\UART_RXD~input_o ));
// synopsys translate_off
defparam \UART_RXD~input .bus_hold = "false";
defparam \UART_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N10
cycloneive_lcell_comb \uart_top|uartrec|count[3]~1 (
// Equation(s):
// \uart_top|uartrec|count[3]~1_combout  = (\uart_top|uartrec|Equal0~2_combout  & ((!\UART_RXD~input_o ) # (!\uart_top|uartrec|StartF~q )))

	.dataa(gnd),
	.datab(\uart_top|uartrec|StartF~q ),
	.datac(\uart_top|uartrec|Equal0~2_combout ),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartrec|count[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count[3]~1 .lut_mask = 16'h30F0;
defparam \uart_top|uartrec|count[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N4
cycloneive_lcell_comb \uart_top|uartrec|count[3]~2 (
// Equation(s):
// \uart_top|uartrec|count[3]~2_combout  = (\uart_top|uartrec|count[3]~1_combout  & (\uart_top|uartrec|Equal0~3_combout  & (\uart_top|uartrec|Equal0~1_combout  & \uart_top|uartrec|Equal0~0_combout )))

	.dataa(\uart_top|uartrec|count[3]~1_combout ),
	.datab(\uart_top|uartrec|Equal0~3_combout ),
	.datac(\uart_top|uartrec|Equal0~1_combout ),
	.datad(\uart_top|uartrec|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|count[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count[3]~2 .lut_mask = 16'h8000;
defparam \uart_top|uartrec|count[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N25
dffeas \uart_top|uartrec|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count~4_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count[0] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N30
cycloneive_lcell_comb \uart_top|uartrec|count~3 (
// Equation(s):
// \uart_top|uartrec|count~3_combout  = (!\uart_top|uartrec|StartF~q  & (\uart_top|uartrec|count [1] $ (\uart_top|uartrec|count [0])))

	.dataa(gnd),
	.datab(\uart_top|uartrec|StartF~q ),
	.datac(\uart_top|uartrec|count [1]),
	.datad(\uart_top|uartrec|count [0]),
	.cin(gnd),
	.combout(\uart_top|uartrec|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count~3 .lut_mask = 16'h0330;
defparam \uart_top|uartrec|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N31
dffeas \uart_top|uartrec|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count~3_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count[1] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N20
cycloneive_lcell_comb \uart_top|uartrec|count~0 (
// Equation(s):
// \uart_top|uartrec|count~0_combout  = (!\uart_top|uartrec|StartF~q  & (\uart_top|uartrec|count [2] $ (((\uart_top|uartrec|count [1] & \uart_top|uartrec|count [0])))))

	.dataa(\uart_top|uartrec|count [1]),
	.datab(\uart_top|uartrec|StartF~q ),
	.datac(\uart_top|uartrec|count [2]),
	.datad(\uart_top|uartrec|count [0]),
	.cin(gnd),
	.combout(\uart_top|uartrec|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count~0 .lut_mask = 16'h1230;
defparam \uart_top|uartrec|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N21
dffeas \uart_top|uartrec|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count[2] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N6
cycloneive_lcell_comb \uart_top|uartrec|Add1~0 (
// Equation(s):
// \uart_top|uartrec|Add1~0_combout  = \uart_top|uartrec|count [3] $ (((\uart_top|uartrec|count [0] & (\uart_top|uartrec|count [1] & \uart_top|uartrec|count [2]))))

	.dataa(\uart_top|uartrec|count [0]),
	.datab(\uart_top|uartrec|count [3]),
	.datac(\uart_top|uartrec|count [1]),
	.datad(\uart_top|uartrec|count [2]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Add1~0 .lut_mask = 16'h6CCC;
defparam \uart_top|uartrec|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N18
cycloneive_lcell_comb \uart_top|uartrec|count~5 (
// Equation(s):
// \uart_top|uartrec|count~5_combout  = (!\uart_top|uartrec|StartF~q  & \uart_top|uartrec|Add1~0_combout )

	.dataa(gnd),
	.datab(\uart_top|uartrec|StartF~q ),
	.datac(gnd),
	.datad(\uart_top|uartrec|Add1~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count~5 .lut_mask = 16'h3300;
defparam \uart_top|uartrec|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N19
dffeas \uart_top|uartrec|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count~5_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count[3]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count[3] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N12
cycloneive_lcell_comb \uart_top|uartrec|Equal3~0 (
// Equation(s):
// \uart_top|uartrec|Equal3~0_combout  = (\uart_top|uartrec|count [0]) # (((\uart_top|uartrec|count [1]) # (\uart_top|uartrec|count [2])) # (!\uart_top|uartrec|count [3]))

	.dataa(\uart_top|uartrec|count [0]),
	.datab(\uart_top|uartrec|count [3]),
	.datac(\uart_top|uartrec|count [1]),
	.datad(\uart_top|uartrec|count [2]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Equal3~0 .lut_mask = 16'hFFFB;
defparam \uart_top|uartrec|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N6
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~0 (
// Equation(s):
// \uart_top|uartrec|Decoder0~0_combout  = (\uart_top|uartrec|Equal0~4_combout  & (!\uart_top|uartrec|StartF~q  & (!\uart_top|uartrec|Equal3~0_combout  & !\uart_top|uartrec|count_bit [3])))

	.dataa(\uart_top|uartrec|Equal0~4_combout ),
	.datab(\uart_top|uartrec|StartF~q ),
	.datac(\uart_top|uartrec|Equal3~0_combout ),
	.datad(\uart_top|uartrec|count_bit [3]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~0 .lut_mask = 16'h0002;
defparam \uart_top|uartrec|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N18
cycloneive_lcell_comb \uart_top|uartrec|count_bit~4 (
// Equation(s):
// \uart_top|uartrec|count_bit~4_combout  = (!\uart_top|uartrec|StartF~q  & !\uart_top|uartrec|count_bit [0])

	.dataa(\uart_top|uartrec|StartF~q ),
	.datab(gnd),
	.datac(\uart_top|uartrec|count_bit [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|uartrec|count_bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count_bit~4 .lut_mask = 16'h0505;
defparam \uart_top|uartrec|count_bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N4
cycloneive_lcell_comb \uart_top|uartrec|count_bit[3]~1 (
// Equation(s):
// \uart_top|uartrec|count_bit[3]~1_combout  = (\uart_top|uartrec|Equal0~4_combout  & ((\uart_top|uartrec|StartF~q  & ((!\UART_RXD~input_o ))) # (!\uart_top|uartrec|StartF~q  & (!\uart_top|uartrec|Equal3~0_combout ))))

	.dataa(\uart_top|uartrec|Equal3~0_combout ),
	.datab(\uart_top|uartrec|Equal0~4_combout ),
	.datac(\uart_top|uartrec|StartF~q ),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartrec|count_bit[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count_bit[3]~1 .lut_mask = 16'h04C4;
defparam \uart_top|uartrec|count_bit[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N19
dffeas \uart_top|uartrec|count_bit[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count_bit~4_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count_bit[0] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N28
cycloneive_lcell_comb \uart_top|uartrec|count_bit~0 (
// Equation(s):
// \uart_top|uartrec|count_bit~0_combout  = (!\uart_top|uartrec|StartF~q  & (\uart_top|uartrec|count_bit [2] $ (((\uart_top|uartrec|count_bit [1] & \uart_top|uartrec|count_bit [0])))))

	.dataa(\uart_top|uartrec|StartF~q ),
	.datab(\uart_top|uartrec|count_bit [1]),
	.datac(\uart_top|uartrec|count_bit [2]),
	.datad(\uart_top|uartrec|count_bit [0]),
	.cin(gnd),
	.combout(\uart_top|uartrec|count_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count_bit~0 .lut_mask = 16'h1450;
defparam \uart_top|uartrec|count_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N29
dffeas \uart_top|uartrec|count_bit[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count_bit~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count_bit[2] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N22
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~7 (
// Equation(s):
// \uart_top|uartrec|Decoder0~7_combout  = (!\uart_top|uartrec|count_bit [1] & (!\uart_top|uartrec|count_bit [0] & !\uart_top|uartrec|count_bit [2]))

	.dataa(\uart_top|uartrec|count_bit [1]),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(gnd),
	.datad(\uart_top|uartrec|count_bit [2]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~7 .lut_mask = 16'h0011;
defparam \uart_top|uartrec|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N14
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~3 (
// Equation(s):
// \uart_top|uartrec|Decoder0~3_combout  = (!\uart_top|uartrec|Equal3~0_combout  & (!\uart_top|uartrec|StartF~q  & \uart_top|uartrec|Equal0~4_combout ))

	.dataa(\uart_top|uartrec|Equal3~0_combout ),
	.datab(\uart_top|uartrec|StartF~q ),
	.datac(gnd),
	.datad(\uart_top|uartrec|Equal0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~3 .lut_mask = 16'h1100;
defparam \uart_top|uartrec|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N16
cycloneive_lcell_comb \uart_top|uartrec|bit_collect[2]~4 (
// Equation(s):
// \uart_top|uartrec|bit_collect[2]~4_combout  = (\uart_top|uartrec|Decoder0~3_combout  & ((\UART_RXD~input_o ))) # (!\uart_top|uartrec|Decoder0~3_combout  & (\uart_top|uartrec|bit_collect [2]))

	.dataa(gnd),
	.datab(\uart_top|uartrec|Decoder0~3_combout ),
	.datac(\uart_top|uartrec|bit_collect [2]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartrec|bit_collect[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[2]~4 .lut_mask = 16'hFC30;
defparam \uart_top|uartrec|bit_collect[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N17
dffeas \uart_top|uartrec|bit_collect[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|bit_collect[2]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|bit_collect [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[2] .is_wysiwyg = "true";
defparam \uart_top|uartrec|bit_collect[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N8
cycloneive_lcell_comb \uart_top|uartrec|bit_collect[1]~0 (
// Equation(s):
// \uart_top|uartrec|bit_collect[1]~0_combout  = (!\uart_top|uartrec|count [3] & (\uart_top|uartrec|count [1] & \uart_top|uartrec|count [2]))

	.dataa(gnd),
	.datab(\uart_top|uartrec|count [3]),
	.datac(\uart_top|uartrec|count [1]),
	.datad(\uart_top|uartrec|count [2]),
	.cin(gnd),
	.combout(\uart_top|uartrec|bit_collect[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[1]~0 .lut_mask = 16'h3000;
defparam \uart_top|uartrec|bit_collect[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N10
cycloneive_lcell_comb \uart_top|uartrec|bit_collect[1]~1 (
// Equation(s):
// \uart_top|uartrec|bit_collect[1]~1_combout  = (\uart_top|uartrec|Equal0~4_combout  & (\uart_top|uartrec|bit_collect[1]~0_combout  & !\uart_top|uartrec|StartF~q ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|Equal0~4_combout ),
	.datac(\uart_top|uartrec|bit_collect[1]~0_combout ),
	.datad(\uart_top|uartrec|StartF~q ),
	.cin(gnd),
	.combout(\uart_top|uartrec|bit_collect[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[1]~1 .lut_mask = 16'h00C0;
defparam \uart_top|uartrec|bit_collect[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N22
cycloneive_lcell_comb \uart_top|uartrec|bit_collect[0]~3 (
// Equation(s):
// \uart_top|uartrec|bit_collect[0]~3_combout  = (\uart_top|uartrec|bit_collect[1]~1_combout  & ((\uart_top|uartrec|count [0] & (\uart_top|uartrec|bit_collect [0])) # (!\uart_top|uartrec|count [0] & ((\UART_RXD~input_o ))))) # 
// (!\uart_top|uartrec|bit_collect[1]~1_combout  & (((\uart_top|uartrec|bit_collect [0]))))

	.dataa(\uart_top|uartrec|bit_collect[1]~1_combout ),
	.datab(\uart_top|uartrec|count [0]),
	.datac(\uart_top|uartrec|bit_collect [0]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartrec|bit_collect[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[0]~3 .lut_mask = 16'hF2D0;
defparam \uart_top|uartrec|bit_collect[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N23
dffeas \uart_top|uartrec|bit_collect[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|bit_collect[0]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|bit_collect [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[0] .is_wysiwyg = "true";
defparam \uart_top|uartrec|bit_collect[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N28
cycloneive_lcell_comb \uart_top|uartrec|bit_collect[1]~2 (
// Equation(s):
// \uart_top|uartrec|bit_collect[1]~2_combout  = (\uart_top|uartrec|bit_collect[1]~1_combout  & ((\uart_top|uartrec|count [0] & ((\UART_RXD~input_o ))) # (!\uart_top|uartrec|count [0] & (\uart_top|uartrec|bit_collect [1])))) # 
// (!\uart_top|uartrec|bit_collect[1]~1_combout  & (((\uart_top|uartrec|bit_collect [1]))))

	.dataa(\uart_top|uartrec|bit_collect[1]~1_combout ),
	.datab(\uart_top|uartrec|count [0]),
	.datac(\uart_top|uartrec|bit_collect [1]),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartrec|bit_collect[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[1]~2 .lut_mask = 16'hF870;
defparam \uart_top|uartrec|bit_collect[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N29
dffeas \uart_top|uartrec|bit_collect[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|bit_collect[1]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|bit_collect [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|bit_collect[1] .is_wysiwyg = "true";
defparam \uart_top|uartrec|bit_collect[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N2
cycloneive_lcell_comb \uart_top|uartrec|bit4~0 (
// Equation(s):
// \uart_top|uartrec|bit4~0_combout  = (\uart_top|uartrec|bit_collect [2] & ((\uart_top|uartrec|bit_collect [0]) # (\uart_top|uartrec|bit_collect [1]))) # (!\uart_top|uartrec|bit_collect [2] & (\uart_top|uartrec|bit_collect [0] & 
// \uart_top|uartrec|bit_collect [1]))

	.dataa(gnd),
	.datab(\uart_top|uartrec|bit_collect [2]),
	.datac(\uart_top|uartrec|bit_collect [0]),
	.datad(\uart_top|uartrec|bit_collect [1]),
	.cin(gnd),
	.combout(\uart_top|uartrec|bit4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|bit4~0 .lut_mask = 16'hFCC0;
defparam \uart_top|uartrec|bit4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N4
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[0]~8 (
// Equation(s):
// \uart_top|uartrec|UartBuff[0]~8_combout  = (\uart_top|uartrec|Decoder0~0_combout  & ((\uart_top|uartrec|Decoder0~7_combout  & ((\uart_top|uartrec|bit4~0_combout ))) # (!\uart_top|uartrec|Decoder0~7_combout  & (\uart_top|uartrec|UartBuff [0])))) # 
// (!\uart_top|uartrec|Decoder0~0_combout  & (((\uart_top|uartrec|UartBuff [0]))))

	.dataa(\uart_top|uartrec|Decoder0~0_combout ),
	.datab(\uart_top|uartrec|Decoder0~7_combout ),
	.datac(\uart_top|uartrec|UartBuff [0]),
	.datad(\uart_top|uartrec|bit4~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[0]~8 .lut_mask = 16'hF870;
defparam \uart_top|uartrec|UartBuff[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N5
dffeas \uart_top|uartrec|UartBuff[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[0]~8_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[0] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N30
cycloneive_lcell_comb \uart_top|uartrec|StartF~0 (
// Equation(s):
// \uart_top|uartrec|StartF~0_combout  = (\uart_top|uartrec|UartBuff [0] & (!\uart_top|uartrec|Equal3~0_combout  & \uart_top|uartrec|count_bit [0]))

	.dataa(\uart_top|uartrec|UartBuff [0]),
	.datab(\uart_top|uartrec|Equal3~0_combout ),
	.datac(gnd),
	.datad(\uart_top|uartrec|count_bit [0]),
	.cin(gnd),
	.combout(\uart_top|uartrec|StartF~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|StartF~0 .lut_mask = 16'h2200;
defparam \uart_top|uartrec|StartF~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N16
cycloneive_lcell_comb \uart_top|uartrec|StartF~1 (
// Equation(s):
// \uart_top|uartrec|StartF~1_combout  = (\uart_top|uartrec|count_bit [1] & (\uart_top|uartrec|count_bit [3])) # (!\uart_top|uartrec|count_bit [1] & ((\uart_top|uartrec|count_bit [3] & ((\uart_top|uartrec|count_bit [2]))) # (!\uart_top|uartrec|count_bit [3] 
// & (\uart_top|uartrec|StartF~0_combout  & !\uart_top|uartrec|count_bit [2]))))

	.dataa(\uart_top|uartrec|count_bit [1]),
	.datab(\uart_top|uartrec|count_bit [3]),
	.datac(\uart_top|uartrec|StartF~0_combout ),
	.datad(\uart_top|uartrec|count_bit [2]),
	.cin(gnd),
	.combout(\uart_top|uartrec|StartF~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|StartF~1 .lut_mask = 16'hCC98;
defparam \uart_top|uartrec|StartF~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N20
cycloneive_lcell_comb \uart_top|uartrec|StartF~2 (
// Equation(s):
// \uart_top|uartrec|StartF~2_combout  = (\uart_top|uartrec|Equal0~4_combout  & ((\uart_top|uartrec|StartF~q  & ((\UART_RXD~input_o ))) # (!\uart_top|uartrec|StartF~q  & (\uart_top|uartrec|StartF~1_combout )))) # (!\uart_top|uartrec|Equal0~4_combout  & 
// (((\uart_top|uartrec|StartF~q ))))

	.dataa(\uart_top|uartrec|Equal0~4_combout ),
	.datab(\uart_top|uartrec|StartF~1_combout ),
	.datac(\uart_top|uartrec|StartF~q ),
	.datad(\UART_RXD~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartrec|StartF~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|StartF~2 .lut_mask = 16'hF858;
defparam \uart_top|uartrec|StartF~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y47_N21
dffeas \uart_top|uartrec|StartF (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|StartF~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|StartF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|StartF .is_wysiwyg = "true";
defparam \uart_top|uartrec|StartF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N30
cycloneive_lcell_comb \uart_top|uartrec|count_bit~2 (
// Equation(s):
// \uart_top|uartrec|count_bit~2_combout  = (!\uart_top|uartrec|StartF~q  & (\uart_top|uartrec|count_bit [1] $ (\uart_top|uartrec|count_bit [0])))

	.dataa(\uart_top|uartrec|StartF~q ),
	.datab(gnd),
	.datac(\uart_top|uartrec|count_bit [1]),
	.datad(\uart_top|uartrec|count_bit [0]),
	.cin(gnd),
	.combout(\uart_top|uartrec|count_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count_bit~2 .lut_mask = 16'h0550;
defparam \uart_top|uartrec|count_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N31
dffeas \uart_top|uartrec|count_bit[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count_bit~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count_bit[1] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N2
cycloneive_lcell_comb \uart_top|uartrec|Add2~0 (
// Equation(s):
// \uart_top|uartrec|Add2~0_combout  = \uart_top|uartrec|count_bit [3] $ (((\uart_top|uartrec|count_bit [1] & (\uart_top|uartrec|count_bit [2] & \uart_top|uartrec|count_bit [0]))))

	.dataa(\uart_top|uartrec|count_bit [1]),
	.datab(\uart_top|uartrec|count_bit [2]),
	.datac(\uart_top|uartrec|count_bit [0]),
	.datad(\uart_top|uartrec|count_bit [3]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Add2~0 .lut_mask = 16'h7F80;
defparam \uart_top|uartrec|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N16
cycloneive_lcell_comb \uart_top|uartrec|count_bit~3 (
// Equation(s):
// \uart_top|uartrec|count_bit~3_combout  = (\uart_top|uartrec|Add2~0_combout  & !\uart_top|uartrec|StartF~q )

	.dataa(\uart_top|uartrec|Add2~0_combout ),
	.datab(gnd),
	.datac(\uart_top|uartrec|StartF~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|uartrec|count_bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|count_bit~3 .lut_mask = 16'h0A0A;
defparam \uart_top|uartrec|count_bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N17
dffeas \uart_top|uartrec|count_bit[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|count_bit~3_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart_top|uartrec|count_bit[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|count_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|count_bit[3] .is_wysiwyg = "true";
defparam \uart_top|uartrec|count_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N14
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~8 (
// Equation(s):
// \uart_top|uartrec|Decoder0~8_combout  = (!\uart_top|uartrec|count_bit [1] & !\uart_top|uartrec|count_bit [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top|uartrec|count_bit [1]),
	.datad(\uart_top|uartrec|count_bit [2]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~8 .lut_mask = 16'h000F;
defparam \uart_top|uartrec|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y47_N24
cycloneive_lcell_comb \uart_top|uartrec|en~0 (
// Equation(s):
// \uart_top|uartrec|en~0_combout  = (\uart_top|uartrec|count_bit [3] & (((\uart_top|uartrec|Equal3~0_combout  & \uart_top|uartrec|en~q )) # (!\uart_top|uartrec|Decoder0~8_combout ))) # (!\uart_top|uartrec|count_bit [3] & (\uart_top|uartrec|Equal3~0_combout  
// & (\uart_top|uartrec|en~q )))

	.dataa(\uart_top|uartrec|count_bit [3]),
	.datab(\uart_top|uartrec|Equal3~0_combout ),
	.datac(\uart_top|uartrec|en~q ),
	.datad(\uart_top|uartrec|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|en~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|en~0 .lut_mask = 16'hC0EA;
defparam \uart_top|uartrec|en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y47_N25
dffeas \uart_top|uartrec|en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|en~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(\uart_top|uartrec|StartF~q ),
	.sload(gnd),
	.ena(\uart_top|uartrec|Equal0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|en .is_wysiwyg = "true";
defparam \uart_top|uartrec|en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N20
cycloneive_lcell_comb \uart_top|fifocontrol|en_1~feeder (
// Equation(s):
// \uart_top|fifocontrol|en_1~feeder_combout  = \uart_top|uartrec|en~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|uartrec|en~q ),
	.cin(gnd),
	.combout(\uart_top|fifocontrol|en_1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifocontrol|en_1~feeder .lut_mask = 16'hFF00;
defparam \uart_top|fifocontrol|en_1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N21
dffeas \uart_top|fifocontrol|en_1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|fifocontrol|en_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|en_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|en_1 .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|en_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N22
cycloneive_lcell_comb \uart_top|fifocontrol|en_2~feeder (
// Equation(s):
// \uart_top|fifocontrol|en_2~feeder_combout  = \uart_top|fifocontrol|en_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|fifocontrol|en_1~q ),
	.cin(gnd),
	.combout(\uart_top|fifocontrol|en_2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifocontrol|en_2~feeder .lut_mask = 16'hFF00;
defparam \uart_top|fifocontrol|en_2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N23
dffeas \uart_top|fifocontrol|en_2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|fifocontrol|en_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|en_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|en_2 .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|en_2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N12
cycloneive_lcell_comb \uart_top|fifo1|bwptr|wbin5[0]~0 (
// Equation(s):
// \uart_top|fifo1|bwptr|wbin5[0]~0_combout  = \uart_top|fifo1|bwptr|wbin5 [0] $ (((!\uart_top|fifo1|comp|full~combout  & \uart_top|fifocontrol|state1.write~q )))

	.dataa(gnd),
	.datab(\uart_top|fifo1|comp|full~combout ),
	.datac(\uart_top|fifo1|bwptr|wbin5 [0]),
	.datad(\uart_top|fifocontrol|state1.write~q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|bwptr|wbin5[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|bwptr|wbin5[0]~0 .lut_mask = 16'hC3F0;
defparam \uart_top|fifo1|bwptr|wbin5[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N13
dffeas \uart_top|fifo1|bwptr|wbin5[0] (
	.clk(\CLOCK_50~input_o ),
	.d(\uart_top|fifo1|bwptr|wbin5[0]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|bwptr|wbin5 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|bwptr|wbin5[0] .is_wysiwyg = "true";
defparam \uart_top|fifo1|bwptr|wbin5[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N2
cycloneive_lcell_comb \uart_top|fifo1|comp|always0~1 (
// Equation(s):
// \uart_top|fifo1|comp|always0~1_combout  = (\uart_top|fifo1|bwptr|wbin5 [0] & (\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|bwptr|wstate~q  $ (\uart_top|fifo1|brptr|rstate~q )))) # (!\uart_top|fifo1|bwptr|wbin5 [0] & (!\uart_top|fifo1|brptr|rbin5 [0] 
// & (\uart_top|fifo1|bwptr|wstate~q  $ (\uart_top|fifo1|brptr|rstate~q ))))

	.dataa(\uart_top|fifo1|bwptr|wbin5 [0]),
	.datab(\uart_top|fifo1|bwptr|wstate~q ),
	.datac(\uart_top|fifo1|brptr|rbin5 [0]),
	.datad(\uart_top|fifo1|brptr|rstate~q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|comp|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|comp|always0~1 .lut_mask = 16'h2184;
defparam \uart_top|fifo1|comp|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N12
cycloneive_lcell_comb \uart_top|fifo1|comp|comb~0 (
// Equation(s):
// \uart_top|fifo1|comp|comb~0_combout  = (\uart_top|fifo1|bwptr|wbin5 [0] $ (\uart_top|fifo1|brptr|rbin5 [0])) # (!\SW[17]~input_o )

	.dataa(\uart_top|fifo1|bwptr|wbin5 [0]),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(gnd),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\uart_top|fifo1|comp|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|comp|comb~0 .lut_mask = 16'h66FF;
defparam \uart_top|fifo1|comp|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N16
cycloneive_lcell_comb \uart_top|fifo1|comp|full (
// Equation(s):
// \uart_top|fifo1|comp|full~combout  = (!\uart_top|fifo1|comp|comb~0_combout  & ((\uart_top|fifo1|comp|always0~1_combout ) # (\uart_top|fifo1|comp|full~combout )))

	.dataa(gnd),
	.datab(\uart_top|fifo1|comp|always0~1_combout ),
	.datac(\uart_top|fifo1|comp|comb~0_combout ),
	.datad(\uart_top|fifo1|comp|full~combout ),
	.cin(gnd),
	.combout(\uart_top|fifo1|comp|full~combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|comp|full .lut_mask = 16'h0F0C;
defparam \uart_top|fifo1|comp|full .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N4
cycloneive_lcell_comb \uart_top|fifocontrol|Selector0~0 (
// Equation(s):
// \uart_top|fifocontrol|Selector0~0_combout  = (\uart_top|fifocontrol|en_2~q  & (((\uart_top|fifo1|comp|full~combout  & \uart_top|fifocontrol|state1.write~q )))) # (!\uart_top|fifocontrol|en_2~q  & ((\uart_top|fifocontrol|en_1~q ) # 
// ((\uart_top|fifo1|comp|full~combout  & \uart_top|fifocontrol|state1.write~q ))))

	.dataa(\uart_top|fifocontrol|en_2~q ),
	.datab(\uart_top|fifocontrol|en_1~q ),
	.datac(\uart_top|fifo1|comp|full~combout ),
	.datad(\uart_top|fifocontrol|state1.write~q ),
	.cin(gnd),
	.combout(\uart_top|fifocontrol|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifocontrol|Selector0~0 .lut_mask = 16'hF444;
defparam \uart_top|fifocontrol|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N5
dffeas \uart_top|fifocontrol|state1.free (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|fifocontrol|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|state1.free~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|state1.free .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|state1.free .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N20
cycloneive_lcell_comb \uart_top|fifocontrol|winc~0 (
// Equation(s):
// \uart_top|fifocontrol|winc~0_combout  = (\uart_top|fifocontrol|en_1~q  & (!\uart_top|fifocontrol|en_2~q  & !\uart_top|fifocontrol|state1.free~q ))

	.dataa(gnd),
	.datab(\uart_top|fifocontrol|en_1~q ),
	.datac(\uart_top|fifocontrol|en_2~q ),
	.datad(\uart_top|fifocontrol|state1.free~q ),
	.cin(gnd),
	.combout(\uart_top|fifocontrol|winc~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifocontrol|winc~0 .lut_mask = 16'h000C;
defparam \uart_top|fifocontrol|winc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N21
dffeas \uart_top|fifocontrol|state1.write (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|fifocontrol|winc~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|state1.write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|state1.write .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|state1.write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N4
cycloneive_lcell_comb \uart_top|fifo1|bwptr|wstate~0 (
// Equation(s):
// \uart_top|fifo1|bwptr|wstate~0_combout  = \uart_top|fifo1|bwptr|wstate~q  $ (((\uart_top|fifocontrol|state1.write~q  & (\uart_top|fifo1|bwptr|wbin5 [0] & !\uart_top|fifo1|comp|full~combout ))))

	.dataa(\uart_top|fifocontrol|state1.write~q ),
	.datab(\uart_top|fifo1|bwptr|wbin5 [0]),
	.datac(\uart_top|fifo1|bwptr|wstate~q ),
	.datad(\uart_top|fifo1|comp|full~combout ),
	.cin(gnd),
	.combout(\uart_top|fifo1|bwptr|wstate~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|bwptr|wstate~0 .lut_mask = 16'hF078;
defparam \uart_top|fifo1|bwptr|wstate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N5
dffeas \uart_top|fifo1|bwptr|wstate (
	.clk(\CLOCK_50~input_o ),
	.d(\uart_top|fifo1|bwptr|wstate~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|bwptr|wstate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|bwptr|wstate .is_wysiwyg = "true";
defparam \uart_top|fifo1|bwptr|wstate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N30
cycloneive_lcell_comb \uart_top|fifo1|comp|always0~0 (
// Equation(s):
// \uart_top|fifo1|comp|always0~0_combout  = (\uart_top|fifo1|brptr|rstate~q  & ((\uart_top|fifo1|brptr|rbin5 [0] $ (\uart_top|fifo1|bwptr|wbin5 [0])) # (!\uart_top|fifo1|bwptr|wstate~q ))) # (!\uart_top|fifo1|brptr|rstate~q  & 
// ((\uart_top|fifo1|bwptr|wstate~q ) # (\uart_top|fifo1|brptr|rbin5 [0] $ (\uart_top|fifo1|bwptr|wbin5 [0]))))

	.dataa(\uart_top|fifo1|brptr|rstate~q ),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|bwptr|wstate~q ),
	.datad(\uart_top|fifo1|bwptr|wbin5 [0]),
	.cin(gnd),
	.combout(\uart_top|fifo1|comp|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|comp|always0~0 .lut_mask = 16'h7BDE;
defparam \uart_top|fifo1|comp|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N28
cycloneive_lcell_comb \uart_top|fifo1|comp|empty (
// Equation(s):
// \uart_top|fifo1|comp|empty~combout  = ((\uart_top|fifo1|comp|always0~1_combout  & (\uart_top|fifo1|comp|empty~combout )) # (!\uart_top|fifo1|comp|always0~1_combout  & ((!\uart_top|fifo1|comp|always0~0_combout )))) # (!\SW[17]~input_o )

	.dataa(\uart_top|fifo1|comp|empty~combout ),
	.datab(\SW[17]~input_o ),
	.datac(\uart_top|fifo1|comp|always0~0_combout ),
	.datad(\uart_top|fifo1|comp|always0~1_combout ),
	.cin(gnd),
	.combout(\uart_top|fifo1|comp|empty~combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|comp|empty .lut_mask = 16'hBB3F;
defparam \uart_top|fifo1|comp|empty .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N0
cycloneive_lcell_comb \uart_top|uartsend|cnt[0]~16 (
// Equation(s):
// \uart_top|uartsend|cnt[0]~16_combout  = \uart_top|uartsend|cnt [0] $ (VCC)
// \uart_top|uartsend|cnt[0]~17  = CARRY(\uart_top|uartsend|cnt [0])

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart_top|uartsend|cnt[0]~16_combout ),
	.cout(\uart_top|uartsend|cnt[0]~17 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[0]~16 .lut_mask = 16'h33CC;
defparam \uart_top|uartsend|cnt[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N26
cycloneive_lcell_comb \uart_top|uartsend|cnt[14]~24 (
// Equation(s):
// \uart_top|uartsend|cnt[14]~24_combout  = (!\SW[17]~input_o ) # (!\uart_top|uartsend|Equal0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top|uartsend|Equal0~4_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartsend|cnt[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|cnt[14]~24 .lut_mask = 16'h0FFF;
defparam \uart_top|uartsend|cnt[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y43_N1
dffeas \uart_top|uartsend|cnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[0] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N2
cycloneive_lcell_comb \uart_top|uartsend|cnt[1]~18 (
// Equation(s):
// \uart_top|uartsend|cnt[1]~18_combout  = (\uart_top|uartsend|cnt [1] & (!\uart_top|uartsend|cnt[0]~17 )) # (!\uart_top|uartsend|cnt [1] & ((\uart_top|uartsend|cnt[0]~17 ) # (GND)))
// \uart_top|uartsend|cnt[1]~19  = CARRY((!\uart_top|uartsend|cnt[0]~17 ) # (!\uart_top|uartsend|cnt [1]))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[0]~17 ),
	.combout(\uart_top|uartsend|cnt[1]~18_combout ),
	.cout(\uart_top|uartsend|cnt[1]~19 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[1]~18 .lut_mask = 16'h3C3F;
defparam \uart_top|uartsend|cnt[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N3
dffeas \uart_top|uartsend|cnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[1]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[1] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N4
cycloneive_lcell_comb \uart_top|uartsend|cnt[2]~20 (
// Equation(s):
// \uart_top|uartsend|cnt[2]~20_combout  = (\uart_top|uartsend|cnt [2] & (\uart_top|uartsend|cnt[1]~19  $ (GND))) # (!\uart_top|uartsend|cnt [2] & (!\uart_top|uartsend|cnt[1]~19  & VCC))
// \uart_top|uartsend|cnt[2]~21  = CARRY((\uart_top|uartsend|cnt [2] & !\uart_top|uartsend|cnt[1]~19 ))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[1]~19 ),
	.combout(\uart_top|uartsend|cnt[2]~20_combout ),
	.cout(\uart_top|uartsend|cnt[2]~21 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[2]~20 .lut_mask = 16'hC30C;
defparam \uart_top|uartsend|cnt[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N5
dffeas \uart_top|uartsend|cnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[2]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[2] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N6
cycloneive_lcell_comb \uart_top|uartsend|cnt[3]~22 (
// Equation(s):
// \uart_top|uartsend|cnt[3]~22_combout  = (\uart_top|uartsend|cnt [3] & (!\uart_top|uartsend|cnt[2]~21 )) # (!\uart_top|uartsend|cnt [3] & ((\uart_top|uartsend|cnt[2]~21 ) # (GND)))
// \uart_top|uartsend|cnt[3]~23  = CARRY((!\uart_top|uartsend|cnt[2]~21 ) # (!\uart_top|uartsend|cnt [3]))

	.dataa(\uart_top|uartsend|cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[2]~21 ),
	.combout(\uart_top|uartsend|cnt[3]~22_combout ),
	.cout(\uart_top|uartsend|cnt[3]~23 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[3]~22 .lut_mask = 16'h5A5F;
defparam \uart_top|uartsend|cnt[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N7
dffeas \uart_top|uartsend|cnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[3]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[3] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N8
cycloneive_lcell_comb \uart_top|uartsend|cnt[4]~25 (
// Equation(s):
// \uart_top|uartsend|cnt[4]~25_combout  = (\uart_top|uartsend|cnt [4] & (\uart_top|uartsend|cnt[3]~23  $ (GND))) # (!\uart_top|uartsend|cnt [4] & (!\uart_top|uartsend|cnt[3]~23  & VCC))
// \uart_top|uartsend|cnt[4]~26  = CARRY((\uart_top|uartsend|cnt [4] & !\uart_top|uartsend|cnt[3]~23 ))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[3]~23 ),
	.combout(\uart_top|uartsend|cnt[4]~25_combout ),
	.cout(\uart_top|uartsend|cnt[4]~26 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[4]~25 .lut_mask = 16'hC30C;
defparam \uart_top|uartsend|cnt[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N9
dffeas \uart_top|uartsend|cnt[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[4] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N10
cycloneive_lcell_comb \uart_top|uartsend|cnt[5]~27 (
// Equation(s):
// \uart_top|uartsend|cnt[5]~27_combout  = (\uart_top|uartsend|cnt [5] & (!\uart_top|uartsend|cnt[4]~26 )) # (!\uart_top|uartsend|cnt [5] & ((\uart_top|uartsend|cnt[4]~26 ) # (GND)))
// \uart_top|uartsend|cnt[5]~28  = CARRY((!\uart_top|uartsend|cnt[4]~26 ) # (!\uart_top|uartsend|cnt [5]))

	.dataa(\uart_top|uartsend|cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[4]~26 ),
	.combout(\uart_top|uartsend|cnt[5]~27_combout ),
	.cout(\uart_top|uartsend|cnt[5]~28 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[5]~27 .lut_mask = 16'h5A5F;
defparam \uart_top|uartsend|cnt[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N11
dffeas \uart_top|uartsend|cnt[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[5] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N12
cycloneive_lcell_comb \uart_top|uartsend|cnt[6]~29 (
// Equation(s):
// \uart_top|uartsend|cnt[6]~29_combout  = (\uart_top|uartsend|cnt [6] & (\uart_top|uartsend|cnt[5]~28  $ (GND))) # (!\uart_top|uartsend|cnt [6] & (!\uart_top|uartsend|cnt[5]~28  & VCC))
// \uart_top|uartsend|cnt[6]~30  = CARRY((\uart_top|uartsend|cnt [6] & !\uart_top|uartsend|cnt[5]~28 ))

	.dataa(\uart_top|uartsend|cnt [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[5]~28 ),
	.combout(\uart_top|uartsend|cnt[6]~29_combout ),
	.cout(\uart_top|uartsend|cnt[6]~30 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[6]~29 .lut_mask = 16'hA50A;
defparam \uart_top|uartsend|cnt[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N13
dffeas \uart_top|uartsend|cnt[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[6] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N14
cycloneive_lcell_comb \uart_top|uartsend|cnt[7]~31 (
// Equation(s):
// \uart_top|uartsend|cnt[7]~31_combout  = (\uart_top|uartsend|cnt [7] & (!\uart_top|uartsend|cnt[6]~30 )) # (!\uart_top|uartsend|cnt [7] & ((\uart_top|uartsend|cnt[6]~30 ) # (GND)))
// \uart_top|uartsend|cnt[7]~32  = CARRY((!\uart_top|uartsend|cnt[6]~30 ) # (!\uart_top|uartsend|cnt [7]))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[6]~30 ),
	.combout(\uart_top|uartsend|cnt[7]~31_combout ),
	.cout(\uart_top|uartsend|cnt[7]~32 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[7]~31 .lut_mask = 16'h3C3F;
defparam \uart_top|uartsend|cnt[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N15
dffeas \uart_top|uartsend|cnt[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[7] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N16
cycloneive_lcell_comb \uart_top|uartsend|cnt[8]~33 (
// Equation(s):
// \uart_top|uartsend|cnt[8]~33_combout  = (\uart_top|uartsend|cnt [8] & (\uart_top|uartsend|cnt[7]~32  $ (GND))) # (!\uart_top|uartsend|cnt [8] & (!\uart_top|uartsend|cnt[7]~32  & VCC))
// \uart_top|uartsend|cnt[8]~34  = CARRY((\uart_top|uartsend|cnt [8] & !\uart_top|uartsend|cnt[7]~32 ))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[7]~32 ),
	.combout(\uart_top|uartsend|cnt[8]~33_combout ),
	.cout(\uart_top|uartsend|cnt[8]~34 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[8]~33 .lut_mask = 16'hC30C;
defparam \uart_top|uartsend|cnt[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N17
dffeas \uart_top|uartsend|cnt[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[8] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N18
cycloneive_lcell_comb \uart_top|uartsend|cnt[9]~35 (
// Equation(s):
// \uart_top|uartsend|cnt[9]~35_combout  = (\uart_top|uartsend|cnt [9] & (!\uart_top|uartsend|cnt[8]~34 )) # (!\uart_top|uartsend|cnt [9] & ((\uart_top|uartsend|cnt[8]~34 ) # (GND)))
// \uart_top|uartsend|cnt[9]~36  = CARRY((!\uart_top|uartsend|cnt[8]~34 ) # (!\uart_top|uartsend|cnt [9]))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[8]~34 ),
	.combout(\uart_top|uartsend|cnt[9]~35_combout ),
	.cout(\uart_top|uartsend|cnt[9]~36 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[9]~35 .lut_mask = 16'h3C3F;
defparam \uart_top|uartsend|cnt[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N19
dffeas \uart_top|uartsend|cnt[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[9] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N20
cycloneive_lcell_comb \uart_top|uartsend|cnt[10]~37 (
// Equation(s):
// \uart_top|uartsend|cnt[10]~37_combout  = (\uart_top|uartsend|cnt [10] & (\uart_top|uartsend|cnt[9]~36  $ (GND))) # (!\uart_top|uartsend|cnt [10] & (!\uart_top|uartsend|cnt[9]~36  & VCC))
// \uart_top|uartsend|cnt[10]~38  = CARRY((\uart_top|uartsend|cnt [10] & !\uart_top|uartsend|cnt[9]~36 ))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[9]~36 ),
	.combout(\uart_top|uartsend|cnt[10]~37_combout ),
	.cout(\uart_top|uartsend|cnt[10]~38 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[10]~37 .lut_mask = 16'hC30C;
defparam \uart_top|uartsend|cnt[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N21
dffeas \uart_top|uartsend|cnt[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[10] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N22
cycloneive_lcell_comb \uart_top|uartsend|cnt[11]~39 (
// Equation(s):
// \uart_top|uartsend|cnt[11]~39_combout  = (\uart_top|uartsend|cnt [11] & (!\uart_top|uartsend|cnt[10]~38 )) # (!\uart_top|uartsend|cnt [11] & ((\uart_top|uartsend|cnt[10]~38 ) # (GND)))
// \uart_top|uartsend|cnt[11]~40  = CARRY((!\uart_top|uartsend|cnt[10]~38 ) # (!\uart_top|uartsend|cnt [11]))

	.dataa(\uart_top|uartsend|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[10]~38 ),
	.combout(\uart_top|uartsend|cnt[11]~39_combout ),
	.cout(\uart_top|uartsend|cnt[11]~40 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[11]~39 .lut_mask = 16'h5A5F;
defparam \uart_top|uartsend|cnt[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N23
dffeas \uart_top|uartsend|cnt[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[11] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y43_N0
cycloneive_lcell_comb \uart_top|uartsend|Equal0~2 (
// Equation(s):
// \uart_top|uartsend|Equal0~2_combout  = ((\uart_top|uartsend|cnt [11]) # ((\uart_top|uartsend|cnt [8]) # (\uart_top|uartsend|cnt [9]))) # (!\uart_top|uartsend|cnt [10])

	.dataa(\uart_top|uartsend|cnt [10]),
	.datab(\uart_top|uartsend|cnt [11]),
	.datac(\uart_top|uartsend|cnt [8]),
	.datad(\uart_top|uartsend|cnt [9]),
	.cin(gnd),
	.combout(\uart_top|uartsend|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Equal0~2 .lut_mask = 16'hFFFD;
defparam \uart_top|uartsend|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y43_N0
cycloneive_lcell_comb \uart_top|uartsend|Equal0~1 (
// Equation(s):
// \uart_top|uartsend|Equal0~1_combout  = ((\uart_top|uartsend|cnt [7]) # ((\uart_top|uartsend|cnt [5]) # (!\uart_top|uartsend|cnt [6]))) # (!\uart_top|uartsend|cnt [4])

	.dataa(\uart_top|uartsend|cnt [4]),
	.datab(\uart_top|uartsend|cnt [7]),
	.datac(\uart_top|uartsend|cnt [6]),
	.datad(\uart_top|uartsend|cnt [5]),
	.cin(gnd),
	.combout(\uart_top|uartsend|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Equal0~1 .lut_mask = 16'hFFDF;
defparam \uart_top|uartsend|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N24
cycloneive_lcell_comb \uart_top|uartsend|cnt[12]~41 (
// Equation(s):
// \uart_top|uartsend|cnt[12]~41_combout  = (\uart_top|uartsend|cnt [12] & (\uart_top|uartsend|cnt[11]~40  $ (GND))) # (!\uart_top|uartsend|cnt [12] & (!\uart_top|uartsend|cnt[11]~40  & VCC))
// \uart_top|uartsend|cnt[12]~42  = CARRY((\uart_top|uartsend|cnt [12] & !\uart_top|uartsend|cnt[11]~40 ))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[11]~40 ),
	.combout(\uart_top|uartsend|cnt[12]~41_combout ),
	.cout(\uart_top|uartsend|cnt[12]~42 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[12]~41 .lut_mask = 16'hC30C;
defparam \uart_top|uartsend|cnt[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N25
dffeas \uart_top|uartsend|cnt[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[12] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N26
cycloneive_lcell_comb \uart_top|uartsend|cnt[13]~43 (
// Equation(s):
// \uart_top|uartsend|cnt[13]~43_combout  = (\uart_top|uartsend|cnt [13] & (!\uart_top|uartsend|cnt[12]~42 )) # (!\uart_top|uartsend|cnt [13] & ((\uart_top|uartsend|cnt[12]~42 ) # (GND)))
// \uart_top|uartsend|cnt[13]~44  = CARRY((!\uart_top|uartsend|cnt[12]~42 ) # (!\uart_top|uartsend|cnt [13]))

	.dataa(\uart_top|uartsend|cnt [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[12]~42 ),
	.combout(\uart_top|uartsend|cnt[13]~43_combout ),
	.cout(\uart_top|uartsend|cnt[13]~44 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[13]~43 .lut_mask = 16'h5A5F;
defparam \uart_top|uartsend|cnt[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N27
dffeas \uart_top|uartsend|cnt[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[13] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N28
cycloneive_lcell_comb \uart_top|uartsend|cnt[14]~45 (
// Equation(s):
// \uart_top|uartsend|cnt[14]~45_combout  = (\uart_top|uartsend|cnt [14] & (\uart_top|uartsend|cnt[13]~44  $ (GND))) # (!\uart_top|uartsend|cnt [14] & (!\uart_top|uartsend|cnt[13]~44  & VCC))
// \uart_top|uartsend|cnt[14]~46  = CARRY((\uart_top|uartsend|cnt [14] & !\uart_top|uartsend|cnt[13]~44 ))

	.dataa(gnd),
	.datab(\uart_top|uartsend|cnt [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart_top|uartsend|cnt[13]~44 ),
	.combout(\uart_top|uartsend|cnt[14]~45_combout ),
	.cout(\uart_top|uartsend|cnt[14]~46 ));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[14]~45 .lut_mask = 16'hC30C;
defparam \uart_top|uartsend|cnt[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N29
dffeas \uart_top|uartsend|cnt[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[14] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y43_N30
cycloneive_lcell_comb \uart_top|uartsend|cnt[15]~47 (
// Equation(s):
// \uart_top|uartsend|cnt[15]~47_combout  = \uart_top|uartsend|cnt [15] $ (\uart_top|uartsend|cnt[14]~46 )

	.dataa(\uart_top|uartsend|cnt [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart_top|uartsend|cnt[14]~46 ),
	.combout(\uart_top|uartsend|cnt[15]~47_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|cnt[15]~47 .lut_mask = 16'h5A5A;
defparam \uart_top|uartsend|cnt[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X3_Y43_N31
dffeas \uart_top|uartsend|cnt[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|cnt[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart_top|uartsend|cnt[14]~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|cnt[15] .is_wysiwyg = "true";
defparam \uart_top|uartsend|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y43_N0
cycloneive_lcell_comb \uart_top|uartsend|Equal0~3 (
// Equation(s):
// \uart_top|uartsend|Equal0~3_combout  = (\uart_top|uartsend|cnt [15]) # ((\uart_top|uartsend|cnt [13]) # ((\uart_top|uartsend|cnt [14]) # (!\uart_top|uartsend|cnt [12])))

	.dataa(\uart_top|uartsend|cnt [15]),
	.datab(\uart_top|uartsend|cnt [13]),
	.datac(\uart_top|uartsend|cnt [14]),
	.datad(\uart_top|uartsend|cnt [12]),
	.cin(gnd),
	.combout(\uart_top|uartsend|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Equal0~3 .lut_mask = 16'hFEFF;
defparam \uart_top|uartsend|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y43_N0
cycloneive_lcell_comb \uart_top|uartsend|Equal0~0 (
// Equation(s):
// \uart_top|uartsend|Equal0~0_combout  = ((\uart_top|uartsend|cnt [3]) # ((!\uart_top|uartsend|cnt [0]) # (!\uart_top|uartsend|cnt [1]))) # (!\uart_top|uartsend|cnt [2])

	.dataa(\uart_top|uartsend|cnt [2]),
	.datab(\uart_top|uartsend|cnt [3]),
	.datac(\uart_top|uartsend|cnt [1]),
	.datad(\uart_top|uartsend|cnt [0]),
	.cin(gnd),
	.combout(\uart_top|uartsend|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Equal0~0 .lut_mask = 16'hDFFF;
defparam \uart_top|uartsend|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N8
cycloneive_lcell_comb \uart_top|uartsend|Equal0~4 (
// Equation(s):
// \uart_top|uartsend|Equal0~4_combout  = (\uart_top|uartsend|Equal0~2_combout ) # ((\uart_top|uartsend|Equal0~1_combout ) # ((\uart_top|uartsend|Equal0~3_combout ) # (\uart_top|uartsend|Equal0~0_combout )))

	.dataa(\uart_top|uartsend|Equal0~2_combout ),
	.datab(\uart_top|uartsend|Equal0~1_combout ),
	.datac(\uart_top|uartsend|Equal0~3_combout ),
	.datad(\uart_top|uartsend|Equal0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartsend|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Equal0~4 .lut_mask = 16'hFFFE;
defparam \uart_top|uartsend|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N18
cycloneive_lcell_comb \uart_top|uartsend|TI~0 (
// Equation(s):
// \uart_top|uartsend|TI~0_combout  = (\uart_top|uartsend|Equal0~4_combout  & (((\uart_top|uartsend|TI~q )))) # (!\uart_top|uartsend|Equal0~4_combout  & (!\uart_top|uartsend|LessThan0~0_combout  & ((\uart_top|uartsend|TI~q ) # (!\uart_top|uartsend|WR_ctr~q 
// ))))

	.dataa(\uart_top|uartsend|WR_ctr~q ),
	.datab(\uart_top|uartsend|Equal0~4_combout ),
	.datac(\uart_top|uartsend|TI~q ),
	.datad(\uart_top|uartsend|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartsend|TI~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|TI~0 .lut_mask = 16'hC0F1;
defparam \uart_top|uartsend|TI~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N19
dffeas \uart_top|uartsend|TI (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|TI~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[17]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|TI~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|TI .is_wysiwyg = "true";
defparam \uart_top|uartsend|TI .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N2
cycloneive_lcell_comb \uart_top|fifocontrol|Selector2~0 (
// Equation(s):
// \uart_top|fifocontrol|Selector2~0_combout  = (\uart_top|uartsend|TI~q  & (((\uart_top|fifocontrol|state2.rfree~q  & !\uart_top|fifocontrol|state2.wtran~q )) # (!\uart_top|fifo1|comp|empty~combout ))) # (!\uart_top|uartsend|TI~q  & 
// (((\uart_top|fifocontrol|state2.rfree~q ))))

	.dataa(\uart_top|fifo1|comp|empty~combout ),
	.datab(\uart_top|uartsend|TI~q ),
	.datac(\uart_top|fifocontrol|state2.rfree~q ),
	.datad(\uart_top|fifocontrol|state2.wtran~q ),
	.cin(gnd),
	.combout(\uart_top|fifocontrol|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifocontrol|Selector2~0 .lut_mask = 16'h74F4;
defparam \uart_top|fifocontrol|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N3
dffeas \uart_top|fifocontrol|state2.rfree (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|fifocontrol|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|state2.rfree~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|state2.rfree .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|state2.rfree .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N0
cycloneive_lcell_comb \uart_top|fifocontrol|Selector5~0 (
// Equation(s):
// \uart_top|fifocontrol|Selector5~0_combout  = (!\uart_top|uartsend|TI~q  & \uart_top|fifocontrol|state2.rfree~q )

	.dataa(gnd),
	.datab(\uart_top|uartsend|TI~q ),
	.datac(gnd),
	.datad(\uart_top|fifocontrol|state2.rfree~q ),
	.cin(gnd),
	.combout(\uart_top|fifocontrol|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifocontrol|Selector5~0 .lut_mask = 16'h3300;
defparam \uart_top|fifocontrol|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N1
dffeas \uart_top|fifocontrol|state2.wtran (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|fifocontrol|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|state2.wtran~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|state2.wtran .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|state2.wtran .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N26
cycloneive_lcell_comb \uart_top|fifocontrol|Selector3~0 (
// Equation(s):
// \uart_top|fifocontrol|Selector3~0_combout  = (!\uart_top|fifo1|comp|empty~combout  & (\uart_top|uartsend|TI~q  & ((\uart_top|fifocontrol|state2.wtran~q ) # (!\uart_top|fifocontrol|state2.rfree~q ))))

	.dataa(\uart_top|fifo1|comp|empty~combout ),
	.datab(\uart_top|fifocontrol|state2.wtran~q ),
	.datac(\uart_top|fifocontrol|state2.rfree~q ),
	.datad(\uart_top|uartsend|TI~q ),
	.cin(gnd),
	.combout(\uart_top|fifocontrol|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifocontrol|Selector3~0 .lut_mask = 16'h4500;
defparam \uart_top|fifocontrol|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N27
dffeas \uart_top|fifocontrol|state2.wwrite (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|fifocontrol|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|state2.wwrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|state2.wwrite .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|state2.wwrite .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y44_N1
dffeas \uart_top|fifocontrol|rinc (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifocontrol|state2.wwrite~q ),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifocontrol|rinc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifocontrol|rinc .is_wysiwyg = "true";
defparam \uart_top|fifocontrol|rinc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N10
cycloneive_lcell_comb \uart_top|uartsend|WR_ctr~0 (
// Equation(s):
// \uart_top|uartsend|WR_ctr~0_combout  = (\uart_top|fifocontrol|rinc~q ) # ((\uart_top|uartsend|WR_ctr~q  & \uart_top|uartsend|TI~q ))

	.dataa(gnd),
	.datab(\uart_top|fifocontrol|rinc~q ),
	.datac(\uart_top|uartsend|WR_ctr~q ),
	.datad(\uart_top|uartsend|TI~q ),
	.cin(gnd),
	.combout(\uart_top|uartsend|WR_ctr~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|WR_ctr~0 .lut_mask = 16'hFCCC;
defparam \uart_top|uartsend|WR_ctr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N11
dffeas \uart_top|uartsend|WR_ctr (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|WR_ctr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|WR_ctr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|WR_ctr .is_wysiwyg = "true";
defparam \uart_top|uartsend|WR_ctr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N14
cycloneive_lcell_comb \uart_top|uartsend|bincnt[0]~1 (
// Equation(s):
// \uart_top|uartsend|bincnt[0]~1_combout  = (\SW[17]~input_o  & ((\uart_top|uartsend|Equal0~4_combout ) # ((!\uart_top|uartsend|WR_ctr~q  & !\uart_top|uartsend|LessThan0~0_combout ))))

	.dataa(\uart_top|uartsend|WR_ctr~q ),
	.datab(\uart_top|uartsend|LessThan0~0_combout ),
	.datac(\uart_top|uartsend|Equal0~4_combout ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartsend|bincnt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|bincnt[0]~1 .lut_mask = 16'hF100;
defparam \uart_top|uartsend|bincnt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N17
dffeas \uart_top|uartsend|bincnt[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|bincnt~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_top|uartsend|bincnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|bincnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|bincnt[1] .is_wysiwyg = "true";
defparam \uart_top|uartsend|bincnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N24
cycloneive_lcell_comb \uart_top|uartsend|Add1~0 (
// Equation(s):
// \uart_top|uartsend|Add1~0_combout  = \uart_top|uartsend|bincnt [2] $ (((\uart_top|uartsend|bincnt [0] & \uart_top|uartsend|bincnt [1])))

	.dataa(gnd),
	.datab(\uart_top|uartsend|bincnt [0]),
	.datac(\uart_top|uartsend|bincnt [2]),
	.datad(\uart_top|uartsend|bincnt [1]),
	.cin(gnd),
	.combout(\uart_top|uartsend|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Add1~0 .lut_mask = 16'h3CF0;
defparam \uart_top|uartsend|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N22
cycloneive_lcell_comb \uart_top|uartsend|bincnt~3 (
// Equation(s):
// \uart_top|uartsend|bincnt~3_combout  = (\SW[17]~input_o  & (\uart_top|uartsend|LessThan0~0_combout  & \uart_top|uartsend|Add1~0_combout ))

	.dataa(\SW[17]~input_o ),
	.datab(\uart_top|uartsend|LessThan0~0_combout ),
	.datac(gnd),
	.datad(\uart_top|uartsend|Add1~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartsend|bincnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|bincnt~3 .lut_mask = 16'h8800;
defparam \uart_top|uartsend|bincnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N23
dffeas \uart_top|uartsend|bincnt[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|bincnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_top|uartsend|bincnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|bincnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|bincnt[2] .is_wysiwyg = "true";
defparam \uart_top|uartsend|bincnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N28
cycloneive_lcell_comb \uart_top|uartsend|LessThan0~0 (
// Equation(s):
// \uart_top|uartsend|LessThan0~0_combout  = ((!\uart_top|uartsend|bincnt [1] & !\uart_top|uartsend|bincnt [2])) # (!\uart_top|uartsend|bincnt [3])

	.dataa(gnd),
	.datab(\uart_top|uartsend|bincnt [1]),
	.datac(\uart_top|uartsend|bincnt [2]),
	.datad(\uart_top|uartsend|bincnt [3]),
	.cin(gnd),
	.combout(\uart_top|uartsend|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|LessThan0~0 .lut_mask = 16'h03FF;
defparam \uart_top|uartsend|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N2
cycloneive_lcell_comb \uart_top|uartsend|bincnt~5 (
// Equation(s):
// \uart_top|uartsend|bincnt~5_combout  = (\uart_top|uartsend|LessThan0~0_combout  & (!\uart_top|uartsend|bincnt [0] & \SW[17]~input_o ))

	.dataa(gnd),
	.datab(\uart_top|uartsend|LessThan0~0_combout ),
	.datac(\uart_top|uartsend|bincnt [0]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartsend|bincnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|bincnt~5 .lut_mask = 16'h0C00;
defparam \uart_top|uartsend|bincnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N3
dffeas \uart_top|uartsend|bincnt[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|bincnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\uart_top|uartsend|bincnt[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|bincnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|bincnt[0] .is_wysiwyg = "true";
defparam \uart_top|uartsend|bincnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N10
cycloneive_lcell_comb \uart_top|uartsend|bincnt[3]~0 (
// Equation(s):
// \uart_top|uartsend|bincnt[3]~0_combout  = (\uart_top|uartsend|bincnt [3] & (((!\uart_top|uartsend|bincnt [2] & !\uart_top|uartsend|bincnt [1])))) # (!\uart_top|uartsend|bincnt [3] & (\uart_top|uartsend|bincnt [0] & (\uart_top|uartsend|bincnt [2] & 
// \uart_top|uartsend|bincnt [1])))

	.dataa(\uart_top|uartsend|bincnt [3]),
	.datab(\uart_top|uartsend|bincnt [0]),
	.datac(\uart_top|uartsend|bincnt [2]),
	.datad(\uart_top|uartsend|bincnt [1]),
	.cin(gnd),
	.combout(\uart_top|uartsend|bincnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|bincnt[3]~0 .lut_mask = 16'h400A;
defparam \uart_top|uartsend|bincnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N12
cycloneive_lcell_comb \uart_top|uartsend|bincnt[3]~2 (
// Equation(s):
// \uart_top|uartsend|bincnt[3]~2_combout  = (\uart_top|uartsend|bincnt[0]~1_combout  & (((\uart_top|uartsend|bincnt [3])))) # (!\uart_top|uartsend|bincnt[0]~1_combout  & ((\uart_top|uartsend|bincnt[3]~0_combout ) # ((!\SW[17]~input_o ))))

	.dataa(\uart_top|uartsend|bincnt[3]~0_combout ),
	.datab(\uart_top|uartsend|bincnt[0]~1_combout ),
	.datac(\uart_top|uartsend|bincnt [3]),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartsend|bincnt[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|bincnt[3]~2 .lut_mask = 16'hE2F3;
defparam \uart_top|uartsend|bincnt[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N13
dffeas \uart_top|uartsend|bincnt[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|bincnt[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|bincnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|bincnt[3] .is_wysiwyg = "true";
defparam \uart_top|uartsend|bincnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N30
cycloneive_lcell_comb \uart_top|uartsend|txd_reg~3 (
// Equation(s):
// \uart_top|uartsend|txd_reg~3_combout  = (((!\uart_top|uartsend|bincnt [1] & !\uart_top|uartsend|bincnt [2])) # (!\uart_top|uartsend|WR_ctr~q )) # (!\uart_top|uartsend|bincnt [3])

	.dataa(\uart_top|uartsend|bincnt [3]),
	.datab(\uart_top|uartsend|bincnt [1]),
	.datac(\uart_top|uartsend|bincnt [2]),
	.datad(\uart_top|uartsend|WR_ctr~q ),
	.cin(gnd),
	.combout(\uart_top|uartsend|txd_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg~3 .lut_mask = 16'h57FF;
defparam \uart_top|uartsend|txd_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N14
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~5 (
// Equation(s):
// \uart_top|uartrec|Decoder0~5_combout  = (!\uart_top|uartrec|count_bit [2] & (\uart_top|uartrec|count_bit [1] & \uart_top|uartrec|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|count_bit [2]),
	.datac(\uart_top|uartrec|count_bit [1]),
	.datad(\uart_top|uartrec|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~5 .lut_mask = 16'h3000;
defparam \uart_top|uartrec|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N0
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[3]~5 (
// Equation(s):
// \uart_top|uartrec|UartBuff[3]~5_combout  = (\uart_top|uartrec|Decoder0~5_combout  & ((\uart_top|uartrec|count_bit [0] & ((\uart_top|uartrec|bit4~0_combout ))) # (!\uart_top|uartrec|count_bit [0] & (\uart_top|uartrec|UartBuff [3])))) # 
// (!\uart_top|uartrec|Decoder0~5_combout  & (((\uart_top|uartrec|UartBuff [3]))))

	.dataa(\uart_top|uartrec|Decoder0~5_combout ),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(\uart_top|uartrec|UartBuff [3]),
	.datad(\uart_top|uartrec|bit4~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[3]~5 .lut_mask = 16'hF870;
defparam \uart_top|uartrec|UartBuff[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N1
dffeas \uart_top|uartrec|UartBuff[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[3]~5_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[3] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N8
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~25 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~25_combout  = (!\uart_top|fifo1|bwptr|wbin5 [0] & \uart_top|fifocontrol|state1.write~q )

	.dataa(\uart_top|fifo1|bwptr|wbin5 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|fifocontrol|state1.write~q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~25 .lut_mask = 16'h5500;
defparam \uart_top|fifo1|fifomem|MEM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y44_N15
dffeas \uart_top|fifo1|fifomem|MEM~2 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~2 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N14
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~24 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~24_combout  = (\uart_top|fifo1|bwptr|wbin5 [0] & \uart_top|fifocontrol|state1.write~q )

	.dataa(\uart_top|fifo1|bwptr|wbin5 [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart_top|fifocontrol|state1.write~q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~24 .lut_mask = 16'hAA00;
defparam \uart_top|fifo1|fifomem|MEM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y44_N13
dffeas \uart_top|fifo1|fifomem|MEM~10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~10 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N14
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~21 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~21_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~10_q ))) # (!\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~2_q ))

	.dataa(gnd),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|fifomem|MEM~2_q ),
	.datad(\uart_top|fifo1|fifomem|MEM~10_q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~21_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~21 .lut_mask = 16'hFC30;
defparam \uart_top|fifo1|fifomem|MEM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N0
cycloneive_lcell_comb \uart_top|uartsend|Datainbuf[6]~0 (
// Equation(s):
// \uart_top|uartsend|Datainbuf[6]~0_combout  = (\uart_top|fifocontrol|rinc~q ) # (!\SW[17]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart_top|fifocontrol|rinc~q ),
	.datad(\SW[17]~input_o ),
	.cin(gnd),
	.combout(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[6]~0 .lut_mask = 16'hF0FF;
defparam \uart_top|uartsend|Datainbuf[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N9
dffeas \uart_top|uartsend|Datainbuf[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[3] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N10
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[2]~6 (
// Equation(s):
// \uart_top|uartrec|UartBuff[2]~6_combout  = (\uart_top|uartrec|Decoder0~5_combout  & ((\uart_top|uartrec|count_bit [0] & (\uart_top|uartrec|UartBuff [2])) # (!\uart_top|uartrec|count_bit [0] & ((\uart_top|uartrec|bit4~0_combout ))))) # 
// (!\uart_top|uartrec|Decoder0~5_combout  & (((\uart_top|uartrec|UartBuff [2]))))

	.dataa(\uart_top|uartrec|Decoder0~5_combout ),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(\uart_top|uartrec|UartBuff [2]),
	.datad(\uart_top|uartrec|bit4~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[2]~6 .lut_mask = 16'hF2D0;
defparam \uart_top|uartrec|UartBuff[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N11
dffeas \uart_top|uartrec|UartBuff[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[2]~6_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[2] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N9
dffeas \uart_top|fifo1|fifomem|MEM~9 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~9 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~9 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N3
dffeas \uart_top|fifo1|fifomem|MEM~1 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~1 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N2
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~22 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~22_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~9_q )) # (!\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~1_q )))

	.dataa(gnd),
	.datab(\uart_top|fifo1|fifomem|MEM~9_q ),
	.datac(\uart_top|fifo1|fifomem|MEM~1_q ),
	.datad(\uart_top|fifo1|brptr|rbin5 [0]),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~22_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~22 .lut_mask = 16'hCCF0;
defparam \uart_top|fifo1|fifomem|MEM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N11
dffeas \uart_top|uartsend|Datainbuf[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[2] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N10
cycloneive_lcell_comb \uart_top|uartsend|txd_reg~0 (
// Equation(s):
// \uart_top|uartsend|txd_reg~0_combout  = (\uart_top|uartsend|bincnt [1] & ((\uart_top|uartsend|bincnt [0] & (\uart_top|uartsend|Datainbuf [3])) # (!\uart_top|uartsend|bincnt [0] & ((\uart_top|uartsend|Datainbuf [2])))))

	.dataa(\uart_top|uartsend|Datainbuf [3]),
	.datab(\uart_top|uartsend|bincnt [1]),
	.datac(\uart_top|uartsend|Datainbuf [2]),
	.datad(\uart_top|uartsend|bincnt [0]),
	.cin(gnd),
	.combout(\uart_top|uartsend|txd_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg~0 .lut_mask = 16'h88C0;
defparam \uart_top|uartsend|txd_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N24
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~6 (
// Equation(s):
// \uart_top|uartrec|Decoder0~6_combout  = (!\uart_top|uartrec|count_bit [1] & (\uart_top|uartrec|count_bit [0] & !\uart_top|uartrec|count_bit [2]))

	.dataa(\uart_top|uartrec|count_bit [1]),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(gnd),
	.datad(\uart_top|uartrec|count_bit [2]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~6 .lut_mask = 16'h0044;
defparam \uart_top|uartrec|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N20
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[1]~7 (
// Equation(s):
// \uart_top|uartrec|UartBuff[1]~7_combout  = (\uart_top|uartrec|Decoder0~0_combout  & ((\uart_top|uartrec|Decoder0~6_combout  & ((\uart_top|uartrec|bit4~0_combout ))) # (!\uart_top|uartrec|Decoder0~6_combout  & (\uart_top|uartrec|UartBuff [1])))) # 
// (!\uart_top|uartrec|Decoder0~0_combout  & (((\uart_top|uartrec|UartBuff [1]))))

	.dataa(\uart_top|uartrec|Decoder0~0_combout ),
	.datab(\uart_top|uartrec|Decoder0~6_combout ),
	.datac(\uart_top|uartrec|UartBuff [1]),
	.datad(\uart_top|uartrec|bit4~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[1]~7 .lut_mask = 16'hF870;
defparam \uart_top|uartrec|UartBuff[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N21
dffeas \uart_top|uartrec|UartBuff[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[1]~7_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[1] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N7
dffeas \uart_top|fifo1|fifomem|MEM~0 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~0 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N29
dffeas \uart_top|fifo1|fifomem|MEM~8 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~8 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N6
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~23 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~23_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~8_q ))) # (!\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~0_q ))

	.dataa(gnd),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|fifomem|MEM~0_q ),
	.datad(\uart_top|fifo1|fifomem|MEM~8_q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~23_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~23 .lut_mask = 16'hFC30;
defparam \uart_top|fifo1|fifomem|MEM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N23
dffeas \uart_top|uartsend|Datainbuf[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[1] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N22
cycloneive_lcell_comb \uart_top|uartsend|txd_reg~1 (
// Equation(s):
// \uart_top|uartsend|txd_reg~1_combout  = (\uart_top|uartsend|bincnt [0] & (!\uart_top|uartsend|bincnt [3] & (\uart_top|uartsend|Datainbuf [1] & !\uart_top|uartsend|bincnt [1])))

	.dataa(\uart_top|uartsend|bincnt [0]),
	.datab(\uart_top|uartsend|bincnt [3]),
	.datac(\uart_top|uartsend|Datainbuf [1]),
	.datad(\uart_top|uartsend|bincnt [1]),
	.cin(gnd),
	.combout(\uart_top|uartsend|txd_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg~1 .lut_mask = 16'h0020;
defparam \uart_top|uartsend|txd_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N18
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~2 (
// Equation(s):
// \uart_top|uartrec|Decoder0~2_combout  = (\uart_top|uartrec|count_bit [2] & (!\uart_top|uartrec|count_bit [1] & \uart_top|uartrec|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|count_bit [2]),
	.datac(\uart_top|uartrec|count_bit [1]),
	.datad(\uart_top|uartrec|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~2 .lut_mask = 16'h0C00;
defparam \uart_top|uartrec|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N26
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[5]~1 (
// Equation(s):
// \uart_top|uartrec|UartBuff[5]~1_combout  = (\uart_top|uartrec|count_bit [0] & ((\uart_top|uartrec|Decoder0~2_combout  & (\uart_top|uartrec|bit4~0_combout )) # (!\uart_top|uartrec|Decoder0~2_combout  & ((\uart_top|uartrec|UartBuff [5]))))) # 
// (!\uart_top|uartrec|count_bit [0] & (((\uart_top|uartrec|UartBuff [5]))))

	.dataa(\uart_top|uartrec|bit4~0_combout ),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(\uart_top|uartrec|UartBuff [5]),
	.datad(\uart_top|uartrec|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[5]~1 .lut_mask = 16'hB8F0;
defparam \uart_top|uartrec|UartBuff[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N27
dffeas \uart_top|uartrec|UartBuff[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[5]~1_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[5] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N5
dffeas \uart_top|fifo1|fifomem|MEM~12 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~12 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~12 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N31
dffeas \uart_top|fifo1|fifomem|MEM~4 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~4 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N30
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~17 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~17_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~12_q )) # (!\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~4_q )))

	.dataa(gnd),
	.datab(\uart_top|fifo1|fifomem|MEM~12_q ),
	.datac(\uart_top|fifo1|fifomem|MEM~4_q ),
	.datad(\uart_top|fifo1|brptr|rbin5 [0]),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~17_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~17 .lut_mask = 16'hCCF0;
defparam \uart_top|fifo1|fifomem|MEM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N27
dffeas \uart_top|uartsend|Datainbuf[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[5] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N12
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[4]~2 (
// Equation(s):
// \uart_top|uartrec|UartBuff[4]~2_combout  = (\uart_top|uartrec|count_bit [0] & (((\uart_top|uartrec|UartBuff [4])))) # (!\uart_top|uartrec|count_bit [0] & ((\uart_top|uartrec|Decoder0~2_combout  & (\uart_top|uartrec|bit4~0_combout )) # 
// (!\uart_top|uartrec|Decoder0~2_combout  & ((\uart_top|uartrec|UartBuff [4])))))

	.dataa(\uart_top|uartrec|bit4~0_combout ),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(\uart_top|uartrec|UartBuff [4]),
	.datad(\uart_top|uartrec|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[4]~2 .lut_mask = 16'hE2F0;
defparam \uart_top|uartrec|UartBuff[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N13
dffeas \uart_top|uartrec|UartBuff[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[4]~2_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[4] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N11
dffeas \uart_top|fifo1|fifomem|MEM~3 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~3 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~3 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N25
dffeas \uart_top|fifo1|fifomem|MEM~11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~11 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N10
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~18 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~18_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~11_q ))) # (!\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~3_q ))

	.dataa(gnd),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|fifomem|MEM~3_q ),
	.datad(\uart_top|fifo1|fifomem|MEM~11_q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~18 .lut_mask = 16'hFC30;
defparam \uart_top|fifo1|fifomem|MEM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N7
dffeas \uart_top|uartsend|Datainbuf[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[4] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N6
cycloneive_lcell_comb \uart_top|uartsend|ShiftRight0~0 (
// Equation(s):
// \uart_top|uartsend|ShiftRight0~0_combout  = (\uart_top|uartsend|bincnt [0] & ((\uart_top|uartsend|Datainbuf [5]) # ((\uart_top|uartsend|bincnt [1])))) # (!\uart_top|uartsend|bincnt [0] & (((\uart_top|uartsend|Datainbuf [4] & !\uart_top|uartsend|bincnt 
// [1]))))

	.dataa(\uart_top|uartsend|bincnt [0]),
	.datab(\uart_top|uartsend|Datainbuf [5]),
	.datac(\uart_top|uartsend|Datainbuf [4]),
	.datad(\uart_top|uartsend|bincnt [1]),
	.cin(gnd),
	.combout(\uart_top|uartsend|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|ShiftRight0~0 .lut_mask = 16'hAAD8;
defparam \uart_top|uartsend|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N16
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~1 (
// Equation(s):
// \uart_top|uartrec|Decoder0~1_combout  = (\uart_top|uartrec|count_bit [2] & (\uart_top|uartrec|count_bit [1] & \uart_top|uartrec|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(\uart_top|uartrec|count_bit [2]),
	.datac(\uart_top|uartrec|count_bit [1]),
	.datad(\uart_top|uartrec|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~1 .lut_mask = 16'hC000;
defparam \uart_top|uartrec|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N30
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[7]~3 (
// Equation(s):
// \uart_top|uartrec|UartBuff[7]~3_combout  = (\uart_top|uartrec|count_bit [0] & ((\uart_top|uartrec|Decoder0~1_combout  & (\uart_top|uartrec|bit4~0_combout )) # (!\uart_top|uartrec|Decoder0~1_combout  & ((\uart_top|uartrec|UartBuff [7]))))) # 
// (!\uart_top|uartrec|count_bit [0] & (((\uart_top|uartrec|UartBuff [7]))))

	.dataa(\uart_top|uartrec|bit4~0_combout ),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(\uart_top|uartrec|UartBuff [7]),
	.datad(\uart_top|uartrec|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[7]~3 .lut_mask = 16'hB8F0;
defparam \uart_top|uartrec|UartBuff[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N31
dffeas \uart_top|uartrec|UartBuff[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[7]~3_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[7] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N23
dffeas \uart_top|fifo1|fifomem|MEM~6 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~6 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N21
dffeas \uart_top|fifo1|fifomem|MEM~14 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~14 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N22
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~19 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~19_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~14_q ))) # (!\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~6_q ))

	.dataa(gnd),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|fifomem|MEM~6_q ),
	.datad(\uart_top|fifo1|fifomem|MEM~14_q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~19_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~19 .lut_mask = 16'hFC30;
defparam \uart_top|fifo1|fifomem|MEM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N21
dffeas \uart_top|uartsend|Datainbuf[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[7] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N8
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[6]~0 (
// Equation(s):
// \uart_top|uartrec|UartBuff[6]~0_combout  = (\uart_top|uartrec|count_bit [0] & (((\uart_top|uartrec|UartBuff [6])))) # (!\uart_top|uartrec|count_bit [0] & ((\uart_top|uartrec|Decoder0~1_combout  & (\uart_top|uartrec|bit4~0_combout )) # 
// (!\uart_top|uartrec|Decoder0~1_combout  & ((\uart_top|uartrec|UartBuff [6])))))

	.dataa(\uart_top|uartrec|bit4~0_combout ),
	.datab(\uart_top|uartrec|count_bit [0]),
	.datac(\uart_top|uartrec|UartBuff [6]),
	.datad(\uart_top|uartrec|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[6]~0 .lut_mask = 16'hE2F0;
defparam \uart_top|uartrec|UartBuff[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X5_Y44_N9
dffeas \uart_top|uartrec|UartBuff[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[6]~0_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[6] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N19
dffeas \uart_top|fifo1|fifomem|MEM~5 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~5 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N1
dffeas \uart_top|fifo1|fifomem|MEM~13 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~13 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N18
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~16 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~16_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~13_q ))) # (!\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~5_q ))

	.dataa(gnd),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|fifomem|MEM~5_q ),
	.datad(\uart_top|fifo1|fifomem|MEM~13_q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~16_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~16 .lut_mask = 16'hFC30;
defparam \uart_top|fifo1|fifomem|MEM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N1
dffeas \uart_top|uartsend|Datainbuf[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[6] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N0
cycloneive_lcell_comb \uart_top|uartsend|ShiftRight0~1 (
// Equation(s):
// \uart_top|uartsend|ShiftRight0~1_combout  = (\uart_top|uartsend|ShiftRight0~0_combout  & ((\uart_top|uartsend|Datainbuf [7]) # ((!\uart_top|uartsend|bincnt [1])))) # (!\uart_top|uartsend|ShiftRight0~0_combout  & (((\uart_top|uartsend|Datainbuf [6] & 
// \uart_top|uartsend|bincnt [1]))))

	.dataa(\uart_top|uartsend|ShiftRight0~0_combout ),
	.datab(\uart_top|uartsend|Datainbuf [7]),
	.datac(\uart_top|uartsend|Datainbuf [6]),
	.datad(\uart_top|uartsend|bincnt [1]),
	.cin(gnd),
	.combout(\uart_top|uartsend|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|ShiftRight0~1 .lut_mask = 16'hD8AA;
defparam \uart_top|uartsend|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y44_N28
cycloneive_lcell_comb \uart_top|uartrec|Decoder0~4 (
// Equation(s):
// \uart_top|uartrec|Decoder0~4_combout  = (!\uart_top|uartrec|count_bit [1] & (!\uart_top|uartrec|count_bit [2] & (!\uart_top|uartrec|count_bit [0] & \uart_top|uartrec|count_bit [3])))

	.dataa(\uart_top|uartrec|count_bit [1]),
	.datab(\uart_top|uartrec|count_bit [2]),
	.datac(\uart_top|uartrec|count_bit [0]),
	.datad(\uart_top|uartrec|count_bit [3]),
	.cin(gnd),
	.combout(\uart_top|uartrec|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|Decoder0~4 .lut_mask = 16'h0100;
defparam \uart_top|uartrec|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y44_N26
cycloneive_lcell_comb \uart_top|uartrec|UartBuff[8]~4 (
// Equation(s):
// \uart_top|uartrec|UartBuff[8]~4_combout  = (\uart_top|uartrec|Decoder0~4_combout  & ((\uart_top|uartrec|Decoder0~3_combout  & ((\uart_top|uartrec|bit4~0_combout ))) # (!\uart_top|uartrec|Decoder0~3_combout  & (\uart_top|uartrec|UartBuff [8])))) # 
// (!\uart_top|uartrec|Decoder0~4_combout  & (((\uart_top|uartrec|UartBuff [8]))))

	.dataa(\uart_top|uartrec|Decoder0~4_combout ),
	.datab(\uart_top|uartrec|Decoder0~3_combout ),
	.datac(\uart_top|uartrec|UartBuff [8]),
	.datad(\uart_top|uartrec|bit4~0_combout ),
	.cin(gnd),
	.combout(\uart_top|uartrec|UartBuff[8]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[8]~4 .lut_mask = 16'hF870;
defparam \uart_top|uartrec|UartBuff[8]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y44_N27
dffeas \uart_top|uartrec|UartBuff[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartrec|UartBuff[8]~4_combout ),
	.asdata(vcc),
	.clrn(\SW[17]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartrec|UartBuff [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartrec|UartBuff[8] .is_wysiwyg = "true";
defparam \uart_top|uartrec|UartBuff[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N27
dffeas \uart_top|fifo1|fifomem|MEM~7 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~7 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y44_N17
dffeas \uart_top|fifo1|fifomem|MEM~15 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|uartrec|UartBuff [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart_top|fifo1|fifomem|MEM~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|fifo1|fifomem|MEM~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~15 .is_wysiwyg = "true";
defparam \uart_top|fifo1|fifomem|MEM~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y44_N26
cycloneive_lcell_comb \uart_top|fifo1|fifomem|MEM~20 (
// Equation(s):
// \uart_top|fifo1|fifomem|MEM~20_combout  = (\uart_top|fifo1|brptr|rbin5 [0] & ((\uart_top|fifo1|fifomem|MEM~15_q ))) # (!\uart_top|fifo1|brptr|rbin5 [0] & (\uart_top|fifo1|fifomem|MEM~7_q ))

	.dataa(gnd),
	.datab(\uart_top|fifo1|brptr|rbin5 [0]),
	.datac(\uart_top|fifo1|fifomem|MEM~7_q ),
	.datad(\uart_top|fifo1|fifomem|MEM~15_q ),
	.cin(gnd),
	.combout(\uart_top|fifo1|fifomem|MEM~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|fifo1|fifomem|MEM~20 .lut_mask = 16'hFC30;
defparam \uart_top|fifo1|fifomem|MEM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y44_N25
dffeas \uart_top|uartsend|Datainbuf[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_top|fifo1|fifomem|MEM~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(vcc),
	.ena(\uart_top|uartsend|Datainbuf[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[8] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X3_Y44_N24
cycloneive_lcell_comb \uart_top|uartsend|Datainbuf~1 (
// Equation(s):
// \uart_top|uartsend|Datainbuf~1_combout  = (\uart_top|fifocontrol|rinc~q ) # (\uart_top|uartsend|Datainbuf [9])

	.dataa(gnd),
	.datab(\uart_top|fifocontrol|rinc~q ),
	.datac(\uart_top|uartsend|Datainbuf [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_top|uartsend|Datainbuf~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf~1 .lut_mask = 16'hFCFC;
defparam \uart_top|uartsend|Datainbuf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y44_N25
dffeas \uart_top|uartsend|Datainbuf[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|Datainbuf~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\SW[17]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|Datainbuf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|Datainbuf[9] .is_wysiwyg = "true";
defparam \uart_top|uartsend|Datainbuf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y44_N24
cycloneive_lcell_comb \uart_top|uartsend|txd_reg~5 (
// Equation(s):
// \uart_top|uartsend|txd_reg~5_combout  = (\uart_top|uartsend|bincnt [1]) # ((\uart_top|uartsend|bincnt [0] & ((\uart_top|uartsend|Datainbuf [9]))) # (!\uart_top|uartsend|bincnt [0] & (\uart_top|uartsend|Datainbuf [8])))

	.dataa(\uart_top|uartsend|bincnt [0]),
	.datab(\uart_top|uartsend|bincnt [1]),
	.datac(\uart_top|uartsend|Datainbuf [8]),
	.datad(\uart_top|uartsend|Datainbuf [9]),
	.cin(gnd),
	.combout(\uart_top|uartsend|txd_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg~5 .lut_mask = 16'hFEDC;
defparam \uart_top|uartsend|txd_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N6
cycloneive_lcell_comb \uart_top|uartsend|txd_reg~6 (
// Equation(s):
// \uart_top|uartsend|txd_reg~6_combout  = (\uart_top|uartsend|bincnt [2] & ((\uart_top|uartsend|ShiftRight0~1_combout ) # ((\uart_top|uartsend|bincnt [3])))) # (!\uart_top|uartsend|bincnt [2] & (((\uart_top|uartsend|txd_reg~5_combout  & 
// \uart_top|uartsend|bincnt [3]))))

	.dataa(\uart_top|uartsend|ShiftRight0~1_combout ),
	.datab(\uart_top|uartsend|txd_reg~5_combout ),
	.datac(\uart_top|uartsend|bincnt [2]),
	.datad(\uart_top|uartsend|bincnt [3]),
	.cin(gnd),
	.combout(\uart_top|uartsend|txd_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg~6 .lut_mask = 16'hFCA0;
defparam \uart_top|uartsend|txd_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N4
cycloneive_lcell_comb \uart_top|uartsend|txd_reg~2 (
// Equation(s):
// \uart_top|uartsend|txd_reg~2_combout  = (\uart_top|uartsend|txd_reg~6_combout ) # ((!\uart_top|uartsend|bincnt [2] & ((\uart_top|uartsend|txd_reg~0_combout ) # (\uart_top|uartsend|txd_reg~1_combout ))))

	.dataa(\uart_top|uartsend|txd_reg~0_combout ),
	.datab(\uart_top|uartsend|txd_reg~1_combout ),
	.datac(\uart_top|uartsend|bincnt [2]),
	.datad(\uart_top|uartsend|txd_reg~6_combout ),
	.cin(gnd),
	.combout(\uart_top|uartsend|txd_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg~2 .lut_mask = 16'hFF0E;
defparam \uart_top|uartsend|txd_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y44_N0
cycloneive_lcell_comb \uart_top|uartsend|txd_reg~4 (
// Equation(s):
// \uart_top|uartsend|txd_reg~4_combout  = (\uart_top|uartsend|Equal0~4_combout  & (((\uart_top|uartsend|txd_reg~q )))) # (!\uart_top|uartsend|Equal0~4_combout  & (\uart_top|uartsend|txd_reg~2_combout  & ((\uart_top|uartsend|txd_reg~3_combout ) # 
// (\uart_top|uartsend|txd_reg~q ))))

	.dataa(\uart_top|uartsend|txd_reg~3_combout ),
	.datab(\uart_top|uartsend|txd_reg~2_combout ),
	.datac(\uart_top|uartsend|txd_reg~q ),
	.datad(\uart_top|uartsend|Equal0~4_combout ),
	.cin(gnd),
	.combout(\uart_top|uartsend|txd_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg~4 .lut_mask = 16'hF0C8;
defparam \uart_top|uartsend|txd_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y44_N1
dffeas \uart_top|uartsend|txd_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart_top|uartsend|txd_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SW[17]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_top|uartsend|txd_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart_top|uartsend|txd_reg .is_wysiwyg = "true";
defparam \uart_top|uartsend|txd_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
cycloneive_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N8
cycloneive_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
cycloneive_io_ibuf \SMA_CLKIN~input (
	.i(SMA_CLKIN),
	.ibar(gnd),
	.o(\SMA_CLKIN~input_o ));
// synopsys translate_off
defparam \SMA_CLKIN~input .bus_hold = "false";
defparam \SMA_CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y53_N15
cycloneive_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N22
cycloneive_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y73_N1
cycloneive_io_ibuf \UART_RTS~input (
	.i(UART_RTS),
	.ibar(gnd),
	.o(\UART_RTS~input_o ));
// synopsys translate_off
defparam \UART_RTS~input .bus_hold = "false";
defparam \UART_RTS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
cycloneive_io_ibuf \SD_WP_N~input (
	.i(SD_WP_N),
	.ibar(gnd),
	.o(\SD_WP_N~input_o ));
// synopsys translate_off
defparam \SD_WP_N~input .bus_hold = "false";
defparam \SD_WP_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y68_N1
cycloneive_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N22
cycloneive_io_ibuf \ENET0_INT_N~input (
	.i(ENET0_INT_N),
	.ibar(gnd),
	.o(\ENET0_INT_N~input_o ));
// synopsys translate_off
defparam \ENET0_INT_N~input .bus_hold = "false";
defparam \ENET0_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \ENET0_LINK100~input (
	.i(ENET0_LINK100),
	.ibar(gnd),
	.o(\ENET0_LINK100~input_o ));
// synopsys translate_off
defparam \ENET0_LINK100~input .bus_hold = "false";
defparam \ENET0_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N1
cycloneive_io_ibuf \ENET0_RX_CLK~input (
	.i(ENET0_RX_CLK),
	.ibar(gnd),
	.o(\ENET0_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CLK~input .bus_hold = "false";
defparam \ENET0_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \ENET0_RX_COL~input (
	.i(ENET0_RX_COL),
	.ibar(gnd),
	.o(\ENET0_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET0_RX_COL~input .bus_hold = "false";
defparam \ENET0_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \ENET0_RX_CRS~input (
	.i(ENET0_RX_CRS),
	.ibar(gnd),
	.o(\ENET0_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET0_RX_CRS~input .bus_hold = "false";
defparam \ENET0_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[0]~input (
	.i(ENET0_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \ENET0_RX_DATA[1]~input (
	.i(ENET0_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \ENET0_RX_DATA[2]~input (
	.i(ENET0_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \ENET0_RX_DATA[3]~input (
	.i(ENET0_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET0_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET0_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \ENET0_RX_DV~input (
	.i(ENET0_RX_DV),
	.ibar(gnd),
	.o(\ENET0_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET0_RX_DV~input .bus_hold = "false";
defparam \ENET0_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N1
cycloneive_io_ibuf \ENET0_RX_ER~input (
	.i(ENET0_RX_ER),
	.ibar(gnd),
	.o(\ENET0_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET0_RX_ER~input .bus_hold = "false";
defparam \ENET0_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \ENET0_TX_CLK~input (
	.i(ENET0_TX_CLK),
	.ibar(gnd),
	.o(\ENET0_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET0_TX_CLK~input .bus_hold = "false";
defparam \ENET0_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \ENETCLK_25~input (
	.i(ENETCLK_25),
	.ibar(gnd),
	.o(\ENETCLK_25~input_o ));
// synopsys translate_off
defparam \ENETCLK_25~input .bus_hold = "false";
defparam \ENETCLK_25~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N22
cycloneive_io_ibuf \ENET1_INT_N~input (
	.i(ENET1_INT_N),
	.ibar(gnd),
	.o(\ENET1_INT_N~input_o ));
// synopsys translate_off
defparam \ENET1_INT_N~input .bus_hold = "false";
defparam \ENET1_INT_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \ENET1_LINK100~input (
	.i(ENET1_LINK100),
	.ibar(gnd),
	.o(\ENET1_LINK100~input_o ));
// synopsys translate_off
defparam \ENET1_LINK100~input .bus_hold = "false";
defparam \ENET1_LINK100~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N8
cycloneive_io_ibuf \ENET1_RX_CLK~input (
	.i(ENET1_RX_CLK),
	.ibar(gnd),
	.o(\ENET1_RX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CLK~input .bus_hold = "false";
defparam \ENET1_RX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N15
cycloneive_io_ibuf \ENET1_RX_COL~input (
	.i(ENET1_RX_COL),
	.ibar(gnd),
	.o(\ENET1_RX_COL~input_o ));
// synopsys translate_off
defparam \ENET1_RX_COL~input .bus_hold = "false";
defparam \ENET1_RX_COL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y73_N15
cycloneive_io_ibuf \ENET1_RX_CRS~input (
	.i(ENET1_RX_CRS),
	.ibar(gnd),
	.o(\ENET1_RX_CRS~input_o ));
// synopsys translate_off
defparam \ENET1_RX_CRS~input .bus_hold = "false";
defparam \ENET1_RX_CRS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DATA[0]~input (
	.i(ENET1_RX_DATA[0]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[0]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[0]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y73_N15
cycloneive_io_ibuf \ENET1_RX_DATA[1]~input (
	.i(ENET1_RX_DATA[1]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[1]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[1]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y73_N1
cycloneive_io_ibuf \ENET1_RX_DATA[2]~input (
	.i(ENET1_RX_DATA[2]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[2]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[2]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \ENET1_RX_DATA[3]~input (
	.i(ENET1_RX_DATA[3]),
	.ibar(gnd),
	.o(\ENET1_RX_DATA[3]~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DATA[3]~input .bus_hold = "false";
defparam \ENET1_RX_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y73_N8
cycloneive_io_ibuf \ENET1_RX_DV~input (
	.i(ENET1_RX_DV),
	.ibar(gnd),
	.o(\ENET1_RX_DV~input_o ));
// synopsys translate_off
defparam \ENET1_RX_DV~input .bus_hold = "false";
defparam \ENET1_RX_DV~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X98_Y73_N15
cycloneive_io_ibuf \ENET1_RX_ER~input (
	.i(ENET1_RX_ER),
	.ibar(gnd),
	.o(\ENET1_RX_ER~input_o ));
// synopsys translate_off
defparam \ENET1_RX_ER~input .bus_hold = "false";
defparam \ENET1_RX_ER~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \ENET1_TX_CLK~input (
	.i(ENET1_TX_CLK),
	.ibar(gnd),
	.o(\ENET1_TX_CLK~input_o ));
// synopsys translate_off
defparam \ENET1_TX_CLK~input .bus_hold = "false";
defparam \ENET1_TX_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \TD_CLK27~input (
	.i(TD_CLK27),
	.ibar(gnd),
	.o(\TD_CLK27~input_o ));
// synopsys translate_off
defparam \TD_CLK27~input .bus_hold = "false";
defparam \TD_CLK27~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y73_N1
cycloneive_io_ibuf \TD_DATA[0]~input (
	.i(TD_DATA[0]),
	.ibar(gnd),
	.o(\TD_DATA[0]~input_o ));
// synopsys translate_off
defparam \TD_DATA[0]~input .bus_hold = "false";
defparam \TD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y73_N1
cycloneive_io_ibuf \TD_DATA[1]~input (
	.i(TD_DATA[1]),
	.ibar(gnd),
	.o(\TD_DATA[1]~input_o ));
// synopsys translate_off
defparam \TD_DATA[1]~input .bus_hold = "false";
defparam \TD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N15
cycloneive_io_ibuf \TD_DATA[2]~input (
	.i(TD_DATA[2]),
	.ibar(gnd),
	.o(\TD_DATA[2]~input_o ));
// synopsys translate_off
defparam \TD_DATA[2]~input .bus_hold = "false";
defparam \TD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \TD_DATA[3]~input (
	.i(TD_DATA[3]),
	.ibar(gnd),
	.o(\TD_DATA[3]~input_o ));
// synopsys translate_off
defparam \TD_DATA[3]~input .bus_hold = "false";
defparam \TD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N1
cycloneive_io_ibuf \TD_DATA[4]~input (
	.i(TD_DATA[4]),
	.ibar(gnd),
	.o(\TD_DATA[4]~input_o ));
// synopsys translate_off
defparam \TD_DATA[4]~input .bus_hold = "false";
defparam \TD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N15
cycloneive_io_ibuf \TD_DATA[5]~input (
	.i(TD_DATA[5]),
	.ibar(gnd),
	.o(\TD_DATA[5]~input_o ));
// synopsys translate_off
defparam \TD_DATA[5]~input .bus_hold = "false";
defparam \TD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y73_N8
cycloneive_io_ibuf \TD_DATA[6]~input (
	.i(TD_DATA[6]),
	.ibar(gnd),
	.o(\TD_DATA[6]~input_o ));
// synopsys translate_off
defparam \TD_DATA[6]~input .bus_hold = "false";
defparam \TD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y73_N8
cycloneive_io_ibuf \TD_DATA[7]~input (
	.i(TD_DATA[7]),
	.ibar(gnd),
	.o(\TD_DATA[7]~input_o ));
// synopsys translate_off
defparam \TD_DATA[7]~input .bus_hold = "false";
defparam \TD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N15
cycloneive_io_ibuf \TD_HS~input (
	.i(TD_HS),
	.ibar(gnd),
	.o(\TD_HS~input_o ));
// synopsys translate_off
defparam \TD_HS~input .bus_hold = "false";
defparam \TD_HS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y73_N8
cycloneive_io_ibuf \TD_VS~input (
	.i(TD_VS),
	.ibar(gnd),
	.o(\TD_VS~input_o ));
// synopsys translate_off
defparam \TD_VS~input .bus_hold = "false";
defparam \TD_VS~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \OTG_DREQ[0]~input (
	.i(OTG_DREQ[0]),
	.ibar(gnd),
	.o(\OTG_DREQ[0]~input_o ));
// synopsys translate_off
defparam \OTG_DREQ[0]~input .bus_hold = "false";
defparam \OTG_DREQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y73_N22
cycloneive_io_ibuf \OTG_DREQ[1]~input (
	.i(OTG_DREQ[1]),
	.ibar(gnd),
	.o(\OTG_DREQ[1]~input_o ));
// synopsys translate_off
defparam \OTG_DREQ[1]~input .bus_hold = "false";
defparam \OTG_DREQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N15
cycloneive_io_ibuf \OTG_INT[0]~input (
	.i(OTG_INT[0]),
	.ibar(gnd),
	.o(\OTG_INT[0]~input_o ));
// synopsys translate_off
defparam \OTG_INT[0]~input .bus_hold = "false";
defparam \OTG_INT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y73_N1
cycloneive_io_ibuf \OTG_INT[1]~input (
	.i(OTG_INT[1]),
	.ibar(gnd),
	.o(\OTG_INT[1]~input_o ));
// synopsys translate_off
defparam \OTG_INT[1]~input .bus_hold = "false";
defparam \OTG_INT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cycloneive_io_ibuf \IRDA_RXD~input (
	.i(IRDA_RXD),
	.ibar(gnd),
	.o(\IRDA_RXD~input_o ));
// synopsys translate_off
defparam \IRDA_RXD~input .bus_hold = "false";
defparam \IRDA_RXD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \FL_RY~input (
	.i(FL_RY),
	.ibar(gnd),
	.o(\FL_RY~input_o ));
// synopsys translate_off
defparam \FL_RY~input .bus_hold = "false";
defparam \FL_RY~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N8
cycloneive_io_ibuf \ADC_DA[0]~input (
	.i(ADC_DA[0]),
	.ibar(gnd),
	.o(\ADC_DA[0]~input_o ));
// synopsys translate_off
defparam \ADC_DA[0]~input .bus_hold = "false";
defparam \ADC_DA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \ADC_DA[1]~input (
	.i(ADC_DA[1]),
	.ibar(gnd),
	.o(\ADC_DA[1]~input_o ));
// synopsys translate_off
defparam \ADC_DA[1]~input .bus_hold = "false";
defparam \ADC_DA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y35_N15
cycloneive_io_ibuf \ADC_DA[2]~input (
	.i(ADC_DA[2]),
	.ibar(gnd),
	.o(\ADC_DA[2]~input_o ));
// synopsys translate_off
defparam \ADC_DA[2]~input .bus_hold = "false";
defparam \ADC_DA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N15
cycloneive_io_ibuf \ADC_DA[3]~input (
	.i(ADC_DA[3]),
	.ibar(gnd),
	.o(\ADC_DA[3]~input_o ));
// synopsys translate_off
defparam \ADC_DA[3]~input .bus_hold = "false";
defparam \ADC_DA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N8
cycloneive_io_ibuf \ADC_DA[4]~input (
	.i(ADC_DA[4]),
	.ibar(gnd),
	.o(\ADC_DA[4]~input_o ));
// synopsys translate_off
defparam \ADC_DA[4]~input .bus_hold = "false";
defparam \ADC_DA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y36_N1
cycloneive_io_ibuf \ADC_DA[5]~input (
	.i(ADC_DA[5]),
	.ibar(gnd),
	.o(\ADC_DA[5]~input_o ));
// synopsys translate_off
defparam \ADC_DA[5]~input .bus_hold = "false";
defparam \ADC_DA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N1
cycloneive_io_ibuf \ADC_DA[6]~input (
	.i(ADC_DA[6]),
	.ibar(gnd),
	.o(\ADC_DA[6]~input_o ));
// synopsys translate_off
defparam \ADC_DA[6]~input .bus_hold = "false";
defparam \ADC_DA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \ADC_DA[7]~input (
	.i(ADC_DA[7]),
	.ibar(gnd),
	.o(\ADC_DA[7]~input_o ));
// synopsys translate_off
defparam \ADC_DA[7]~input .bus_hold = "false";
defparam \ADC_DA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y44_N1
cycloneive_io_ibuf \ADC_DA[8]~input (
	.i(ADC_DA[8]),
	.ibar(gnd),
	.o(\ADC_DA[8]~input_o ));
// synopsys translate_off
defparam \ADC_DA[8]~input .bus_hold = "false";
defparam \ADC_DA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y45_N22
cycloneive_io_ibuf \ADC_DA[9]~input (
	.i(ADC_DA[9]),
	.ibar(gnd),
	.o(\ADC_DA[9]~input_o ));
// synopsys translate_off
defparam \ADC_DA[9]~input .bus_hold = "false";
defparam \ADC_DA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \ADC_DA[10]~input (
	.i(ADC_DA[10]),
	.ibar(gnd),
	.o(\ADC_DA[10]~input_o ));
// synopsys translate_off
defparam \ADC_DA[10]~input .bus_hold = "false";
defparam \ADC_DA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \ADC_DA[11]~input (
	.i(ADC_DA[11]),
	.ibar(gnd),
	.o(\ADC_DA[11]~input_o ));
// synopsys translate_off
defparam \ADC_DA[11]~input .bus_hold = "false";
defparam \ADC_DA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \ADC_DA[12]~input (
	.i(ADC_DA[12]),
	.ibar(gnd),
	.o(\ADC_DA[12]~input_o ));
// synopsys translate_off
defparam \ADC_DA[12]~input .bus_hold = "false";
defparam \ADC_DA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N1
cycloneive_io_ibuf \ADC_DA[13]~input (
	.i(ADC_DA[13]),
	.ibar(gnd),
	.o(\ADC_DA[13]~input_o ));
// synopsys translate_off
defparam \ADC_DA[13]~input .bus_hold = "false";
defparam \ADC_DA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N22
cycloneive_io_ibuf \ADC_DB[0]~input (
	.i(ADC_DB[0]),
	.ibar(gnd),
	.o(\ADC_DB[0]~input_o ));
// synopsys translate_off
defparam \ADC_DB[0]~input .bus_hold = "false";
defparam \ADC_DB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y26_N15
cycloneive_io_ibuf \ADC_DB[1]~input (
	.i(ADC_DB[1]),
	.ibar(gnd),
	.o(\ADC_DB[1]~input_o ));
// synopsys translate_off
defparam \ADC_DB[1]~input .bus_hold = "false";
defparam \ADC_DB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \ADC_DB[2]~input (
	.i(ADC_DB[2]),
	.ibar(gnd),
	.o(\ADC_DB[2]~input_o ));
// synopsys translate_off
defparam \ADC_DB[2]~input .bus_hold = "false";
defparam \ADC_DB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \ADC_DB[3]~input (
	.i(ADC_DB[3]),
	.ibar(gnd),
	.o(\ADC_DB[3]~input_o ));
// synopsys translate_off
defparam \ADC_DB[3]~input .bus_hold = "false";
defparam \ADC_DB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y28_N1
cycloneive_io_ibuf \ADC_DB[4]~input (
	.i(ADC_DB[4]),
	.ibar(gnd),
	.o(\ADC_DB[4]~input_o ));
// synopsys translate_off
defparam \ADC_DB[4]~input .bus_hold = "false";
defparam \ADC_DB[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y29_N8
cycloneive_io_ibuf \ADC_DB[5]~input (
	.i(ADC_DB[5]),
	.ibar(gnd),
	.o(\ADC_DB[5]~input_o ));
// synopsys translate_off
defparam \ADC_DB[5]~input .bus_hold = "false";
defparam \ADC_DB[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N22
cycloneive_io_ibuf \ADC_DB[6]~input (
	.i(ADC_DB[6]),
	.ibar(gnd),
	.o(\ADC_DB[6]~input_o ));
// synopsys translate_off
defparam \ADC_DB[6]~input .bus_hold = "false";
defparam \ADC_DB[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y34_N15
cycloneive_io_ibuf \ADC_DB[7]~input (
	.i(ADC_DB[7]),
	.ibar(gnd),
	.o(\ADC_DB[7]~input_o ));
// synopsys translate_off
defparam \ADC_DB[7]~input .bus_hold = "false";
defparam \ADC_DB[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \ADC_DB[8]~input (
	.i(ADC_DB[8]),
	.ibar(gnd),
	.o(\ADC_DB[8]~input_o ));
// synopsys translate_off
defparam \ADC_DB[8]~input .bus_hold = "false";
defparam \ADC_DB[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \ADC_DB[9]~input (
	.i(ADC_DB[9]),
	.ibar(gnd),
	.o(\ADC_DB[9]~input_o ));
// synopsys translate_off
defparam \ADC_DB[9]~input .bus_hold = "false";
defparam \ADC_DB[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \ADC_DB[10]~input (
	.i(ADC_DB[10]),
	.ibar(gnd),
	.o(\ADC_DB[10]~input_o ));
// synopsys translate_off
defparam \ADC_DB[10]~input .bus_hold = "false";
defparam \ADC_DB[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N8
cycloneive_io_ibuf \ADC_DB[11]~input (
	.i(ADC_DB[11]),
	.ibar(gnd),
	.o(\ADC_DB[11]~input_o ));
// synopsys translate_off
defparam \ADC_DB[11]~input .bus_hold = "false";
defparam \ADC_DB[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N8
cycloneive_io_ibuf \ADC_DB[12]~input (
	.i(ADC_DB[12]),
	.ibar(gnd),
	.o(\ADC_DB[12]~input_o ));
// synopsys translate_off
defparam \ADC_DB[12]~input .bus_hold = "false";
defparam \ADC_DB[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \ADC_DB[13]~input (
	.i(ADC_DB[13]),
	.ibar(gnd),
	.o(\ADC_DB[13]~input_o ));
// synopsys translate_off
defparam \ADC_DB[13]~input .bus_hold = "false";
defparam \ADC_DB[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N22
cycloneive_io_ibuf \ADC_OTR_A~input (
	.i(ADC_OTR_A),
	.ibar(gnd),
	.o(\ADC_OTR_A~input_o ));
// synopsys translate_off
defparam \ADC_OTR_A~input .bus_hold = "false";
defparam \ADC_OTR_A~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N15
cycloneive_io_ibuf \ADC_OTR_B~input (
	.i(ADC_OTR_B),
	.ibar(gnd),
	.o(\ADC_OTR_B~input_o ));
// synopsys translate_off
defparam \ADC_OTR_B~input .bus_hold = "false";
defparam \ADC_OTR_B~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N1
cycloneive_io_ibuf \OSC_SMA_ADC4~input (
	.i(OSC_SMA_ADC4),
	.ibar(gnd),
	.o(\OSC_SMA_ADC4~input_o ));
// synopsys translate_off
defparam \OSC_SMA_ADC4~input .bus_hold = "false";
defparam \OSC_SMA_ADC4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y37_N8
cycloneive_io_ibuf \SMA_DAC4~input (
	.i(SMA_DAC4),
	.ibar(gnd),
	.o(\SMA_DAC4~input_o ));
// synopsys translate_off
defparam \SMA_DAC4~input .bus_hold = "false";
defparam \SMA_DAC4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y73_N22
cycloneive_io_ibuf \EX_IO[0]~input (
	.i(EX_IO[0]),
	.ibar(gnd),
	.o(\EX_IO[0]~input_o ));
// synopsys translate_off
defparam \EX_IO[0]~input .bus_hold = "false";
defparam \EX_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N22
cycloneive_io_ibuf \EX_IO[1]~input (
	.i(EX_IO[1]),
	.ibar(gnd),
	.o(\EX_IO[1]~input_o ));
// synopsys translate_off
defparam \EX_IO[1]~input .bus_hold = "false";
defparam \EX_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y73_N22
cycloneive_io_ibuf \EX_IO[2]~input (
	.i(EX_IO[2]),
	.ibar(gnd),
	.o(\EX_IO[2]~input_o ));
// synopsys translate_off
defparam \EX_IO[2]~input .bus_hold = "false";
defparam \EX_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \EX_IO[3]~input (
	.i(EX_IO[3]),
	.ibar(gnd),
	.o(\EX_IO[3]~input_o ));
// synopsys translate_off
defparam \EX_IO[3]~input .bus_hold = "false";
defparam \EX_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N1
cycloneive_io_ibuf \EX_IO[4]~input (
	.i(EX_IO[4]),
	.ibar(gnd),
	.o(\EX_IO[4]~input_o ));
// synopsys translate_off
defparam \EX_IO[4]~input .bus_hold = "false";
defparam \EX_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N15
cycloneive_io_ibuf \EX_IO[5]~input (
	.i(EX_IO[5]),
	.ibar(gnd),
	.o(\EX_IO[5]~input_o ));
// synopsys translate_off
defparam \EX_IO[5]~input .bus_hold = "false";
defparam \EX_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \EX_IO[6]~input (
	.i(EX_IO[6]),
	.ibar(gnd),
	.o(\EX_IO[6]~input_o ));
// synopsys translate_off
defparam \EX_IO[6]~input .bus_hold = "false";
defparam \EX_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N15
cycloneive_io_ibuf \LCD_DATA[0]~input (
	.i(LCD_DATA[0]),
	.ibar(gnd),
	.o(\LCD_DATA[0]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[0]~input .bus_hold = "false";
defparam \LCD_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N8
cycloneive_io_ibuf \LCD_DATA[1]~input (
	.i(LCD_DATA[1]),
	.ibar(gnd),
	.o(\LCD_DATA[1]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[1]~input .bus_hold = "false";
defparam \LCD_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
cycloneive_io_ibuf \LCD_DATA[2]~input (
	.i(LCD_DATA[2]),
	.ibar(gnd),
	.o(\LCD_DATA[2]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[2]~input .bus_hold = "false";
defparam \LCD_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N8
cycloneive_io_ibuf \LCD_DATA[3]~input (
	.i(LCD_DATA[3]),
	.ibar(gnd),
	.o(\LCD_DATA[3]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[3]~input .bus_hold = "false";
defparam \LCD_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N8
cycloneive_io_ibuf \LCD_DATA[4]~input (
	.i(LCD_DATA[4]),
	.ibar(gnd),
	.o(\LCD_DATA[4]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[4]~input .bus_hold = "false";
defparam \LCD_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N22
cycloneive_io_ibuf \LCD_DATA[5]~input (
	.i(LCD_DATA[5]),
	.ibar(gnd),
	.o(\LCD_DATA[5]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[5]~input .bus_hold = "false";
defparam \LCD_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N15
cycloneive_io_ibuf \LCD_DATA[6]~input (
	.i(LCD_DATA[6]),
	.ibar(gnd),
	.o(\LCD_DATA[6]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[6]~input .bus_hold = "false";
defparam \LCD_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
cycloneive_io_ibuf \LCD_DATA[7]~input (
	.i(LCD_DATA[7]),
	.ibar(gnd),
	.o(\LCD_DATA[7]~input_o ));
// synopsys translate_off
defparam \LCD_DATA[7]~input .bus_hold = "false";
defparam \LCD_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N22
cycloneive_io_ibuf \PS2_CLK2~input (
	.i(PS2_CLK2),
	.ibar(gnd),
	.o(\PS2_CLK2~input_o ));
// synopsys translate_off
defparam \PS2_CLK2~input .bus_hold = "false";
defparam \PS2_CLK2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y65_N15
cycloneive_io_ibuf \PS2_DAT2~input (
	.i(PS2_DAT2),
	.ibar(gnd),
	.o(\PS2_DAT2~input_o ));
// synopsys translate_off
defparam \PS2_DAT2~input .bus_hold = "false";
defparam \PS2_DAT2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
cycloneive_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
cycloneive_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X42_Y0_N15
cycloneive_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
cycloneive_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
cycloneive_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y69_N8
cycloneive_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N15
cycloneive_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N15
cycloneive_io_ibuf \AUD_DACLRCK~input (
	.i(AUD_DACLRCK),
	.ibar(gnd),
	.o(\AUD_DACLRCK~input_o ));
// synopsys translate_off
defparam \AUD_DACLRCK~input .bus_hold = "false";
defparam \AUD_DACLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y73_N8
cycloneive_io_ibuf \EEP_I2C_SDAT~input (
	.i(EEP_I2C_SDAT),
	.ibar(gnd),
	.o(\EEP_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \EEP_I2C_SDAT~input .bus_hold = "false";
defparam \EEP_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y73_N22
cycloneive_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N1
cycloneive_io_ibuf \ENET0_MDIO~input (
	.i(ENET0_MDIO),
	.ibar(gnd),
	.o(\ENET0_MDIO~input_o ));
// synopsys translate_off
defparam \ENET0_MDIO~input .bus_hold = "false";
defparam \ENET0_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N1
cycloneive_io_ibuf \ENET1_MDIO~input (
	.i(ENET1_MDIO),
	.ibar(gnd),
	.o(\ENET1_MDIO~input_o ));
// synopsys translate_off
defparam \ENET1_MDIO~input .bus_hold = "false";
defparam \ENET1_MDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N15
cycloneive_io_ibuf \OTG_DATA[0]~input (
	.i(OTG_DATA[0]),
	.ibar(gnd),
	.o(\OTG_DATA[0]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[0]~input .bus_hold = "false";
defparam \OTG_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
cycloneive_io_ibuf \OTG_DATA[1]~input (
	.i(OTG_DATA[1]),
	.ibar(gnd),
	.o(\OTG_DATA[1]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[1]~input .bus_hold = "false";
defparam \OTG_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N22
cycloneive_io_ibuf \OTG_DATA[2]~input (
	.i(OTG_DATA[2]),
	.ibar(gnd),
	.o(\OTG_DATA[2]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[2]~input .bus_hold = "false";
defparam \OTG_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N8
cycloneive_io_ibuf \OTG_DATA[3]~input (
	.i(OTG_DATA[3]),
	.ibar(gnd),
	.o(\OTG_DATA[3]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[3]~input .bus_hold = "false";
defparam \OTG_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N15
cycloneive_io_ibuf \OTG_DATA[4]~input (
	.i(OTG_DATA[4]),
	.ibar(gnd),
	.o(\OTG_DATA[4]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[4]~input .bus_hold = "false";
defparam \OTG_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N22
cycloneive_io_ibuf \OTG_DATA[5]~input (
	.i(OTG_DATA[5]),
	.ibar(gnd),
	.o(\OTG_DATA[5]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[5]~input .bus_hold = "false";
defparam \OTG_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N1
cycloneive_io_ibuf \OTG_DATA[6]~input (
	.i(OTG_DATA[6]),
	.ibar(gnd),
	.o(\OTG_DATA[6]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[6]~input .bus_hold = "false";
defparam \OTG_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y64_N1
cycloneive_io_ibuf \OTG_DATA[7]~input (
	.i(OTG_DATA[7]),
	.ibar(gnd),
	.o(\OTG_DATA[7]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[7]~input .bus_hold = "false";
defparam \OTG_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N22
cycloneive_io_ibuf \OTG_DATA[8]~input (
	.i(OTG_DATA[8]),
	.ibar(gnd),
	.o(\OTG_DATA[8]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[8]~input .bus_hold = "false";
defparam \OTG_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \OTG_DATA[9]~input (
	.i(OTG_DATA[9]),
	.ibar(gnd),
	.o(\OTG_DATA[9]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[9]~input .bus_hold = "false";
defparam \OTG_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N15
cycloneive_io_ibuf \OTG_DATA[10]~input (
	.i(OTG_DATA[10]),
	.ibar(gnd),
	.o(\OTG_DATA[10]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[10]~input .bus_hold = "false";
defparam \OTG_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y55_N8
cycloneive_io_ibuf \OTG_DATA[11]~input (
	.i(OTG_DATA[11]),
	.ibar(gnd),
	.o(\OTG_DATA[11]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[11]~input .bus_hold = "false";
defparam \OTG_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N22
cycloneive_io_ibuf \OTG_DATA[12]~input (
	.i(OTG_DATA[12]),
	.ibar(gnd),
	.o(\OTG_DATA[12]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[12]~input .bus_hold = "false";
defparam \OTG_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N15
cycloneive_io_ibuf \OTG_DATA[13]~input (
	.i(OTG_DATA[13]),
	.ibar(gnd),
	.o(\OTG_DATA[13]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[13]~input .bus_hold = "false";
defparam \OTG_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y66_N22
cycloneive_io_ibuf \OTG_DATA[14]~input (
	.i(OTG_DATA[14]),
	.ibar(gnd),
	.o(\OTG_DATA[14]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[14]~input .bus_hold = "false";
defparam \OTG_DATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y63_N15
cycloneive_io_ibuf \OTG_DATA[15]~input (
	.i(OTG_DATA[15]),
	.ibar(gnd),
	.o(\OTG_DATA[15]~input_o ));
// synopsys translate_off
defparam \OTG_DATA[15]~input .bus_hold = "false";
defparam \OTG_DATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y73_N22
cycloneive_io_ibuf \OTG_FSPEED~input (
	.i(OTG_FSPEED),
	.ibar(gnd),
	.o(\OTG_FSPEED~input_o ));
// synopsys translate_off
defparam \OTG_FSPEED~input .bus_hold = "false";
defparam \OTG_FSPEED~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y73_N22
cycloneive_io_ibuf \OTG_LSPEED~input (
	.i(OTG_LSPEED),
	.ibar(gnd),
	.o(\OTG_LSPEED~input_o ));
// synopsys translate_off
defparam \OTG_LSPEED~input .bus_hold = "false";
defparam \OTG_LSPEED~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N15
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N22
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N15
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N22
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N8
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N15
cycloneive_io_ibuf \DRAM_DQ[16]~input (
	.i(DRAM_DQ[16]),
	.ibar(gnd),
	.o(\DRAM_DQ[16]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[16]~input .bus_hold = "false";
defparam \DRAM_DQ[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N8
cycloneive_io_ibuf \DRAM_DQ[17]~input (
	.i(DRAM_DQ[17]),
	.ibar(gnd),
	.o(\DRAM_DQ[17]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[17]~input .bus_hold = "false";
defparam \DRAM_DQ[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y43_N15
cycloneive_io_ibuf \DRAM_DQ[18]~input (
	.i(DRAM_DQ[18]),
	.ibar(gnd),
	.o(\DRAM_DQ[18]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[18]~input .bus_hold = "false";
defparam \DRAM_DQ[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N22
cycloneive_io_ibuf \DRAM_DQ[19]~input (
	.i(DRAM_DQ[19]),
	.ibar(gnd),
	.o(\DRAM_DQ[19]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[19]~input .bus_hold = "false";
defparam \DRAM_DQ[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y46_N15
cycloneive_io_ibuf \DRAM_DQ[20]~input (
	.i(DRAM_DQ[20]),
	.ibar(gnd),
	.o(\DRAM_DQ[20]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[20]~input .bus_hold = "false";
defparam \DRAM_DQ[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N22
cycloneive_io_ibuf \DRAM_DQ[21]~input (
	.i(DRAM_DQ[21]),
	.ibar(gnd),
	.o(\DRAM_DQ[21]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[21]~input .bus_hold = "false";
defparam \DRAM_DQ[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y45_N22
cycloneive_io_ibuf \DRAM_DQ[22]~input (
	.i(DRAM_DQ[22]),
	.ibar(gnd),
	.o(\DRAM_DQ[22]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[22]~input .bus_hold = "false";
defparam \DRAM_DQ[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N15
cycloneive_io_ibuf \DRAM_DQ[23]~input (
	.i(DRAM_DQ[23]),
	.ibar(gnd),
	.o(\DRAM_DQ[23]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[23]~input .bus_hold = "false";
defparam \DRAM_DQ[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneive_io_ibuf \DRAM_DQ[24]~input (
	.i(DRAM_DQ[24]),
	.ibar(gnd),
	.o(\DRAM_DQ[24]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[24]~input .bus_hold = "false";
defparam \DRAM_DQ[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
cycloneive_io_ibuf \DRAM_DQ[25]~input (
	.i(DRAM_DQ[25]),
	.ibar(gnd),
	.o(\DRAM_DQ[25]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[25]~input .bus_hold = "false";
defparam \DRAM_DQ[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
cycloneive_io_ibuf \DRAM_DQ[26]~input (
	.i(DRAM_DQ[26]),
	.ibar(gnd),
	.o(\DRAM_DQ[26]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[26]~input .bus_hold = "false";
defparam \DRAM_DQ[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
cycloneive_io_ibuf \DRAM_DQ[27]~input (
	.i(DRAM_DQ[27]),
	.ibar(gnd),
	.o(\DRAM_DQ[27]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[27]~input .bus_hold = "false";
defparam \DRAM_DQ[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
cycloneive_io_ibuf \DRAM_DQ[28]~input (
	.i(DRAM_DQ[28]),
	.ibar(gnd),
	.o(\DRAM_DQ[28]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[28]~input .bus_hold = "false";
defparam \DRAM_DQ[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N15
cycloneive_io_ibuf \DRAM_DQ[29]~input (
	.i(DRAM_DQ[29]),
	.ibar(gnd),
	.o(\DRAM_DQ[29]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[29]~input .bus_hold = "false";
defparam \DRAM_DQ[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
cycloneive_io_ibuf \DRAM_DQ[30]~input (
	.i(DRAM_DQ[30]),
	.ibar(gnd),
	.o(\DRAM_DQ[30]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[30]~input .bus_hold = "false";
defparam \DRAM_DQ[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
cycloneive_io_ibuf \DRAM_DQ[31]~input (
	.i(DRAM_DQ[31]),
	.ibar(gnd),
	.o(\DRAM_DQ[31]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[31]~input .bus_hold = "false";
defparam \DRAM_DQ[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[0]~input (
	.i(SRAM_DQ[0]),
	.ibar(gnd),
	.o(\SRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[0]~input .bus_hold = "false";
defparam \SRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \SRAM_DQ[1]~input (
	.i(SRAM_DQ[1]),
	.ibar(gnd),
	.o(\SRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[1]~input .bus_hold = "false";
defparam \SRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[2]~input (
	.i(SRAM_DQ[2]),
	.ibar(gnd),
	.o(\SRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[2]~input .bus_hold = "false";
defparam \SRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[3]~input (
	.i(SRAM_DQ[3]),
	.ibar(gnd),
	.o(\SRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[3]~input .bus_hold = "false";
defparam \SRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[4]~input (
	.i(SRAM_DQ[4]),
	.ibar(gnd),
	.o(\SRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[4]~input .bus_hold = "false";
defparam \SRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[5]~input (
	.i(SRAM_DQ[5]),
	.ibar(gnd),
	.o(\SRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[5]~input .bus_hold = "false";
defparam \SRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[6]~input (
	.i(SRAM_DQ[6]),
	.ibar(gnd),
	.o(\SRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[6]~input .bus_hold = "false";
defparam \SRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
cycloneive_io_ibuf \SRAM_DQ[7]~input (
	.i(SRAM_DQ[7]),
	.ibar(gnd),
	.o(\SRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[7]~input .bus_hold = "false";
defparam \SRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N15
cycloneive_io_ibuf \SRAM_DQ[8]~input (
	.i(SRAM_DQ[8]),
	.ibar(gnd),
	.o(\SRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[8]~input .bus_hold = "false";
defparam \SRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N22
cycloneive_io_ibuf \SRAM_DQ[9]~input (
	.i(SRAM_DQ[9]),
	.ibar(gnd),
	.o(\SRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[9]~input .bus_hold = "false";
defparam \SRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N15
cycloneive_io_ibuf \SRAM_DQ[10]~input (
	.i(SRAM_DQ[10]),
	.ibar(gnd),
	.o(\SRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[10]~input .bus_hold = "false";
defparam \SRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \SRAM_DQ[11]~input (
	.i(SRAM_DQ[11]),
	.ibar(gnd),
	.o(\SRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[11]~input .bus_hold = "false";
defparam \SRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \SRAM_DQ[12]~input (
	.i(SRAM_DQ[12]),
	.ibar(gnd),
	.o(\SRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[12]~input .bus_hold = "false";
defparam \SRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[13]~input (
	.i(SRAM_DQ[13]),
	.ibar(gnd),
	.o(\SRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[13]~input .bus_hold = "false";
defparam \SRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N22
cycloneive_io_ibuf \SRAM_DQ[14]~input (
	.i(SRAM_DQ[14]),
	.ibar(gnd),
	.o(\SRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[14]~input .bus_hold = "false";
defparam \SRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneive_io_ibuf \SRAM_DQ[15]~input (
	.i(SRAM_DQ[15]),
	.ibar(gnd),
	.o(\SRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \SRAM_DQ[15]~input .bus_hold = "false";
defparam \SRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
cycloneive_io_ibuf \FL_DQ[0]~input (
	.i(FL_DQ[0]),
	.ibar(gnd),
	.o(\FL_DQ[0]~input_o ));
// synopsys translate_off
defparam \FL_DQ[0]~input .bus_hold = "false";
defparam \FL_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
cycloneive_io_ibuf \FL_DQ[1]~input (
	.i(FL_DQ[1]),
	.ibar(gnd),
	.o(\FL_DQ[1]~input_o ));
// synopsys translate_off
defparam \FL_DQ[1]~input .bus_hold = "false";
defparam \FL_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
cycloneive_io_ibuf \FL_DQ[2]~input (
	.i(FL_DQ[2]),
	.ibar(gnd),
	.o(\FL_DQ[2]~input_o ));
// synopsys translate_off
defparam \FL_DQ[2]~input .bus_hold = "false";
defparam \FL_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
cycloneive_io_ibuf \FL_DQ[3]~input (
	.i(FL_DQ[3]),
	.ibar(gnd),
	.o(\FL_DQ[3]~input_o ));
// synopsys translate_off
defparam \FL_DQ[3]~input .bus_hold = "false";
defparam \FL_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N15
cycloneive_io_ibuf \FL_DQ[4]~input (
	.i(FL_DQ[4]),
	.ibar(gnd),
	.o(\FL_DQ[4]~input_o ));
// synopsys translate_off
defparam \FL_DQ[4]~input .bus_hold = "false";
defparam \FL_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
cycloneive_io_ibuf \FL_DQ[5]~input (
	.i(FL_DQ[5]),
	.ibar(gnd),
	.o(\FL_DQ[5]~input_o ));
// synopsys translate_off
defparam \FL_DQ[5]~input .bus_hold = "false";
defparam \FL_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
cycloneive_io_ibuf \FL_DQ[6]~input (
	.i(FL_DQ[6]),
	.ibar(gnd),
	.o(\FL_DQ[6]~input_o ));
// synopsys translate_off
defparam \FL_DQ[6]~input .bus_hold = "false";
defparam \FL_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N1
cycloneive_io_ibuf \FL_DQ[7]~input (
	.i(FL_DQ[7]),
	.ibar(gnd),
	.o(\FL_DQ[7]~input_o ));
// synopsys translate_off
defparam \FL_DQ[7]~input .bus_hold = "false";
defparam \FL_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \GPIO[0]~input (
	.i(GPIO[0]),
	.ibar(gnd),
	.o(\GPIO[0]~input_o ));
// synopsys translate_off
defparam \GPIO[0]~input .bus_hold = "false";
defparam \GPIO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N22
cycloneive_io_ibuf \GPIO[1]~input (
	.i(GPIO[1]),
	.ibar(gnd),
	.o(\GPIO[1]~input_o ));
// synopsys translate_off
defparam \GPIO[1]~input .bus_hold = "false";
defparam \GPIO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \GPIO[2]~input (
	.i(GPIO[2]),
	.ibar(gnd),
	.o(\GPIO[2]~input_o ));
// synopsys translate_off
defparam \GPIO[2]~input .bus_hold = "false";
defparam \GPIO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N22
cycloneive_io_ibuf \GPIO[3]~input (
	.i(GPIO[3]),
	.ibar(gnd),
	.o(\GPIO[3]~input_o ));
// synopsys translate_off
defparam \GPIO[3]~input .bus_hold = "false";
defparam \GPIO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N22
cycloneive_io_ibuf \GPIO[4]~input (
	.i(GPIO[4]),
	.ibar(gnd),
	.o(\GPIO[4]~input_o ));
// synopsys translate_off
defparam \GPIO[4]~input .bus_hold = "false";
defparam \GPIO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N15
cycloneive_io_ibuf \GPIO[5]~input (
	.i(GPIO[5]),
	.ibar(gnd),
	.o(\GPIO[5]~input_o ));
// synopsys translate_off
defparam \GPIO[5]~input .bus_hold = "false";
defparam \GPIO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X102_Y0_N15
cycloneive_io_ibuf \GPIO[6]~input (
	.i(GPIO[6]),
	.ibar(gnd),
	.o(\GPIO[6]~input_o ));
// synopsys translate_off
defparam \GPIO[6]~input .bus_hold = "false";
defparam \GPIO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N22
cycloneive_io_ibuf \GPIO[7]~input (
	.i(GPIO[7]),
	.ibar(gnd),
	.o(\GPIO[7]~input_o ));
// synopsys translate_off
defparam \GPIO[7]~input .bus_hold = "false";
defparam \GPIO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N15
cycloneive_io_ibuf \GPIO[8]~input (
	.i(GPIO[8]),
	.ibar(gnd),
	.o(\GPIO[8]~input_o ));
// synopsys translate_off
defparam \GPIO[8]~input .bus_hold = "false";
defparam \GPIO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N8
cycloneive_io_ibuf \GPIO[9]~input (
	.i(GPIO[9]),
	.ibar(gnd),
	.o(\GPIO[9]~input_o ));
// synopsys translate_off
defparam \GPIO[9]~input .bus_hold = "false";
defparam \GPIO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N8
cycloneive_io_ibuf \GPIO[10]~input (
	.i(GPIO[10]),
	.ibar(gnd),
	.o(\GPIO[10]~input_o ));
// synopsys translate_off
defparam \GPIO[10]~input .bus_hold = "false";
defparam \GPIO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N15
cycloneive_io_ibuf \GPIO[11]~input (
	.i(GPIO[11]),
	.ibar(gnd),
	.o(\GPIO[11]~input_o ));
// synopsys translate_off
defparam \GPIO[11]~input .bus_hold = "false";
defparam \GPIO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X94_Y0_N1
cycloneive_io_ibuf \GPIO[12]~input (
	.i(GPIO[12]),
	.ibar(gnd),
	.o(\GPIO[12]~input_o ));
// synopsys translate_off
defparam \GPIO[12]~input .bus_hold = "false";
defparam \GPIO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cycloneive_io_ibuf \GPIO[13]~input (
	.i(GPIO[13]),
	.ibar(gnd),
	.o(\GPIO[13]~input_o ));
// synopsys translate_off
defparam \GPIO[13]~input .bus_hold = "false";
defparam \GPIO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N8
cycloneive_io_ibuf \GPIO[14]~input (
	.i(GPIO[14]),
	.ibar(gnd),
	.o(\GPIO[14]~input_o ));
// synopsys translate_off
defparam \GPIO[14]~input .bus_hold = "false";
defparam \GPIO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N1
cycloneive_io_ibuf \GPIO[15]~input (
	.i(GPIO[15]),
	.ibar(gnd),
	.o(\GPIO[15]~input_o ));
// synopsys translate_off
defparam \GPIO[15]~input .bus_hold = "false";
defparam \GPIO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X83_Y0_N1
cycloneive_io_ibuf \GPIO[16]~input (
	.i(GPIO[16]),
	.ibar(gnd),
	.o(\GPIO[16]~input_o ));
// synopsys translate_off
defparam \GPIO[16]~input .bus_hold = "false";
defparam \GPIO[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \GPIO[17]~input (
	.i(GPIO[17]),
	.ibar(gnd),
	.o(\GPIO[17]~input_o ));
// synopsys translate_off
defparam \GPIO[17]~input .bus_hold = "false";
defparam \GPIO[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N8
cycloneive_io_ibuf \GPIO[18]~input (
	.i(GPIO[18]),
	.ibar(gnd),
	.o(\GPIO[18]~input_o ));
// synopsys translate_off
defparam \GPIO[18]~input .bus_hold = "false";
defparam \GPIO[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y0_N22
cycloneive_io_ibuf \GPIO[19]~input (
	.i(GPIO[19]),
	.ibar(gnd),
	.o(\GPIO[19]~input_o ));
// synopsys translate_off
defparam \GPIO[19]~input .bus_hold = "false";
defparam \GPIO[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y0_N1
cycloneive_io_ibuf \GPIO[20]~input (
	.i(GPIO[20]),
	.ibar(gnd),
	.o(\GPIO[20]~input_o ));
// synopsys translate_off
defparam \GPIO[20]~input .bus_hold = "false";
defparam \GPIO[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \GPIO[21]~input (
	.i(GPIO[21]),
	.ibar(gnd),
	.o(\GPIO[21]~input_o ));
// synopsys translate_off
defparam \GPIO[21]~input .bus_hold = "false";
defparam \GPIO[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N22
cycloneive_io_ibuf \GPIO[22]~input (
	.i(GPIO[22]),
	.ibar(gnd),
	.o(\GPIO[22]~input_o ));
// synopsys translate_off
defparam \GPIO[22]~input .bus_hold = "false";
defparam \GPIO[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \GPIO[23]~input (
	.i(GPIO[23]),
	.ibar(gnd),
	.o(\GPIO[23]~input_o ));
// synopsys translate_off
defparam \GPIO[23]~input .bus_hold = "false";
defparam \GPIO[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N15
cycloneive_io_ibuf \GPIO[24]~input (
	.i(GPIO[24]),
	.ibar(gnd),
	.o(\GPIO[24]~input_o ));
// synopsys translate_off
defparam \GPIO[24]~input .bus_hold = "false";
defparam \GPIO[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N8
cycloneive_io_ibuf \GPIO[25]~input (
	.i(GPIO[25]),
	.ibar(gnd),
	.o(\GPIO[25]~input_o ));
// synopsys translate_off
defparam \GPIO[25]~input .bus_hold = "false";
defparam \GPIO[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N8
cycloneive_io_ibuf \GPIO[26]~input (
	.i(GPIO[26]),
	.ibar(gnd),
	.o(\GPIO[26]~input_o ));
// synopsys translate_off
defparam \GPIO[26]~input .bus_hold = "false";
defparam \GPIO[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \GPIO[27]~input (
	.i(GPIO[27]),
	.ibar(gnd),
	.o(\GPIO[27]~input_o ));
// synopsys translate_off
defparam \GPIO[27]~input .bus_hold = "false";
defparam \GPIO[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N1
cycloneive_io_ibuf \GPIO[28]~input (
	.i(GPIO[28]),
	.ibar(gnd),
	.o(\GPIO[28]~input_o ));
// synopsys translate_off
defparam \GPIO[28]~input .bus_hold = "false";
defparam \GPIO[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y0_N1
cycloneive_io_ibuf \GPIO[29]~input (
	.i(GPIO[29]),
	.ibar(gnd),
	.o(\GPIO[29]~input_o ));
// synopsys translate_off
defparam \GPIO[29]~input .bus_hold = "false";
defparam \GPIO[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N22
cycloneive_io_ibuf \GPIO[30]~input (
	.i(GPIO[30]),
	.ibar(gnd),
	.o(\GPIO[30]~input_o ));
// synopsys translate_off
defparam \GPIO[30]~input .bus_hold = "false";
defparam \GPIO[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N22
cycloneive_io_ibuf \GPIO[31]~input (
	.i(GPIO[31]),
	.ibar(gnd),
	.o(\GPIO[31]~input_o ));
// synopsys translate_off
defparam \GPIO[31]~input .bus_hold = "false";
defparam \GPIO[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N15
cycloneive_io_ibuf \GPIO[32]~input (
	.i(GPIO[32]),
	.ibar(gnd),
	.o(\GPIO[32]~input_o ));
// synopsys translate_off
defparam \GPIO[32]~input .bus_hold = "false";
defparam \GPIO[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \GPIO[33]~input (
	.i(GPIO[33]),
	.ibar(gnd),
	.o(\GPIO[33]~input_o ));
// synopsys translate_off
defparam \GPIO[33]~input .bus_hold = "false";
defparam \GPIO[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N15
cycloneive_io_ibuf \GPIO[34]~input (
	.i(GPIO[34]),
	.ibar(gnd),
	.o(\GPIO[34]~input_o ));
// synopsys translate_off
defparam \GPIO[34]~input .bus_hold = "false";
defparam \GPIO[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \GPIO[35]~input (
	.i(GPIO[35]),
	.ibar(gnd),
	.o(\GPIO[35]~input_o ));
// synopsys translate_off
defparam \GPIO[35]~input .bus_hold = "false";
defparam \GPIO[35]~input .simulate_z_as = "z";
// synopsys translate_on

assign SMA_CLKOUT = \SMA_CLKOUT~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDG[8] = \LEDG[8]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign LEDR[10] = \LEDR[10]~output_o ;

assign LEDR[11] = \LEDR[11]~output_o ;

assign LEDR[12] = \LEDR[12]~output_o ;

assign LEDR[13] = \LEDR[13]~output_o ;

assign LEDR[14] = \LEDR[14]~output_o ;

assign LEDR[15] = \LEDR[15]~output_o ;

assign LEDR[16] = \LEDR[16]~output_o ;

assign LEDR[17] = \LEDR[17]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX6[0] = \HEX6[0]~output_o ;

assign HEX6[1] = \HEX6[1]~output_o ;

assign HEX6[2] = \HEX6[2]~output_o ;

assign HEX6[3] = \HEX6[3]~output_o ;

assign HEX6[4] = \HEX6[4]~output_o ;

assign HEX6[5] = \HEX6[5]~output_o ;

assign HEX6[6] = \HEX6[6]~output_o ;

assign HEX7[0] = \HEX7[0]~output_o ;

assign HEX7[1] = \HEX7[1]~output_o ;

assign HEX7[2] = \HEX7[2]~output_o ;

assign HEX7[3] = \HEX7[3]~output_o ;

assign HEX7[4] = \HEX7[4]~output_o ;

assign HEX7[5] = \HEX7[5]~output_o ;

assign HEX7[6] = \HEX7[6]~output_o ;

assign LCD_BLON = \LCD_BLON~output_o ;

assign LCD_EN = \LCD_EN~output_o ;

assign LCD_ON = \LCD_ON~output_o ;

assign LCD_RS = \LCD_RS~output_o ;

assign LCD_RW = \LCD_RW~output_o ;

assign UART_CTS = \UART_CTS~output_o ;

assign UART_TXD = \UART_TXD~output_o ;

assign SD_CLK = \SD_CLK~output_o ;

assign VGA_B[0] = \VGA_B[0]~output_o ;

assign VGA_B[1] = \VGA_B[1]~output_o ;

assign VGA_B[2] = \VGA_B[2]~output_o ;

assign VGA_B[3] = \VGA_B[3]~output_o ;

assign VGA_B[4] = \VGA_B[4]~output_o ;

assign VGA_B[5] = \VGA_B[5]~output_o ;

assign VGA_B[6] = \VGA_B[6]~output_o ;

assign VGA_B[7] = \VGA_B[7]~output_o ;

assign VGA_BLANK_N = \VGA_BLANK_N~output_o ;

assign VGA_CLK = \VGA_CLK~output_o ;

assign VGA_G[0] = \VGA_G[0]~output_o ;

assign VGA_G[1] = \VGA_G[1]~output_o ;

assign VGA_G[2] = \VGA_G[2]~output_o ;

assign VGA_G[3] = \VGA_G[3]~output_o ;

assign VGA_G[4] = \VGA_G[4]~output_o ;

assign VGA_G[5] = \VGA_G[5]~output_o ;

assign VGA_G[6] = \VGA_G[6]~output_o ;

assign VGA_G[7] = \VGA_G[7]~output_o ;

assign VGA_HS = \VGA_HS~output_o ;

assign VGA_R[0] = \VGA_R[0]~output_o ;

assign VGA_R[1] = \VGA_R[1]~output_o ;

assign VGA_R[2] = \VGA_R[2]~output_o ;

assign VGA_R[3] = \VGA_R[3]~output_o ;

assign VGA_R[4] = \VGA_R[4]~output_o ;

assign VGA_R[5] = \VGA_R[5]~output_o ;

assign VGA_R[6] = \VGA_R[6]~output_o ;

assign VGA_R[7] = \VGA_R[7]~output_o ;

assign VGA_SYNC_N = \VGA_SYNC_N~output_o ;

assign VGA_VS = \VGA_VS~output_o ;

assign AUD_DACDAT = \AUD_DACDAT~output_o ;

assign AUD_XCK = \AUD_XCK~output_o ;

assign EEP_I2C_SCLK = \EEP_I2C_SCLK~output_o ;

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign ENET0_GTX_CLK = \ENET0_GTX_CLK~output_o ;

assign ENET0_MDC = \ENET0_MDC~output_o ;

assign ENET0_RST_N = \ENET0_RST_N~output_o ;

assign ENET0_TX_DATA[0] = \ENET0_TX_DATA[0]~output_o ;

assign ENET0_TX_DATA[1] = \ENET0_TX_DATA[1]~output_o ;

assign ENET0_TX_DATA[2] = \ENET0_TX_DATA[2]~output_o ;

assign ENET0_TX_DATA[3] = \ENET0_TX_DATA[3]~output_o ;

assign ENET0_TX_EN = \ENET0_TX_EN~output_o ;

assign ENET0_TX_ER = \ENET0_TX_ER~output_o ;

assign ENET1_GTX_CLK = \ENET1_GTX_CLK~output_o ;

assign ENET1_MDC = \ENET1_MDC~output_o ;

assign ENET1_RST_N = \ENET1_RST_N~output_o ;

assign ENET1_TX_DATA[0] = \ENET1_TX_DATA[0]~output_o ;

assign ENET1_TX_DATA[1] = \ENET1_TX_DATA[1]~output_o ;

assign ENET1_TX_DATA[2] = \ENET1_TX_DATA[2]~output_o ;

assign ENET1_TX_DATA[3] = \ENET1_TX_DATA[3]~output_o ;

assign ENET1_TX_EN = \ENET1_TX_EN~output_o ;

assign ENET1_TX_ER = \ENET1_TX_ER~output_o ;

assign TD_RESET_N = \TD_RESET_N~output_o ;

assign OTG_ADDR[0] = \OTG_ADDR[0]~output_o ;

assign OTG_ADDR[1] = \OTG_ADDR[1]~output_o ;

assign OTG_CS_N = \OTG_CS_N~output_o ;

assign OTG_DACK_N[0] = \OTG_DACK_N[0]~output_o ;

assign OTG_DACK_N[1] = \OTG_DACK_N[1]~output_o ;

assign OTG_RD_N = \OTG_RD_N~output_o ;

assign OTG_RST_N = \OTG_RST_N~output_o ;

assign OTG_WE_N = \OTG_WE_N~output_o ;

assign DRAM_ADDR[0] = \DRAM_ADDR[0]~output_o ;

assign DRAM_ADDR[1] = \DRAM_ADDR[1]~output_o ;

assign DRAM_ADDR[2] = \DRAM_ADDR[2]~output_o ;

assign DRAM_ADDR[3] = \DRAM_ADDR[3]~output_o ;

assign DRAM_ADDR[4] = \DRAM_ADDR[4]~output_o ;

assign DRAM_ADDR[5] = \DRAM_ADDR[5]~output_o ;

assign DRAM_ADDR[6] = \DRAM_ADDR[6]~output_o ;

assign DRAM_ADDR[7] = \DRAM_ADDR[7]~output_o ;

assign DRAM_ADDR[8] = \DRAM_ADDR[8]~output_o ;

assign DRAM_ADDR[9] = \DRAM_ADDR[9]~output_o ;

assign DRAM_ADDR[10] = \DRAM_ADDR[10]~output_o ;

assign DRAM_ADDR[11] = \DRAM_ADDR[11]~output_o ;

assign DRAM_ADDR[12] = \DRAM_ADDR[12]~output_o ;

assign DRAM_BA[0] = \DRAM_BA[0]~output_o ;

assign DRAM_BA[1] = \DRAM_BA[1]~output_o ;

assign DRAM_CAS_N = \DRAM_CAS_N~output_o ;

assign DRAM_CKE = \DRAM_CKE~output_o ;

assign DRAM_CLK = \DRAM_CLK~output_o ;

assign DRAM_CS_N = \DRAM_CS_N~output_o ;

assign DRAM_DQM[0] = \DRAM_DQM[0]~output_o ;

assign DRAM_DQM[1] = \DRAM_DQM[1]~output_o ;

assign DRAM_DQM[2] = \DRAM_DQM[2]~output_o ;

assign DRAM_DQM[3] = \DRAM_DQM[3]~output_o ;

assign DRAM_RAS_N = \DRAM_RAS_N~output_o ;

assign DRAM_WE_N = \DRAM_WE_N~output_o ;

assign SRAM_ADDR[0] = \SRAM_ADDR[0]~output_o ;

assign SRAM_ADDR[1] = \SRAM_ADDR[1]~output_o ;

assign SRAM_ADDR[2] = \SRAM_ADDR[2]~output_o ;

assign SRAM_ADDR[3] = \SRAM_ADDR[3]~output_o ;

assign SRAM_ADDR[4] = \SRAM_ADDR[4]~output_o ;

assign SRAM_ADDR[5] = \SRAM_ADDR[5]~output_o ;

assign SRAM_ADDR[6] = \SRAM_ADDR[6]~output_o ;

assign SRAM_ADDR[7] = \SRAM_ADDR[7]~output_o ;

assign SRAM_ADDR[8] = \SRAM_ADDR[8]~output_o ;

assign SRAM_ADDR[9] = \SRAM_ADDR[9]~output_o ;

assign SRAM_ADDR[10] = \SRAM_ADDR[10]~output_o ;

assign SRAM_ADDR[11] = \SRAM_ADDR[11]~output_o ;

assign SRAM_ADDR[12] = \SRAM_ADDR[12]~output_o ;

assign SRAM_ADDR[13] = \SRAM_ADDR[13]~output_o ;

assign SRAM_ADDR[14] = \SRAM_ADDR[14]~output_o ;

assign SRAM_ADDR[15] = \SRAM_ADDR[15]~output_o ;

assign SRAM_ADDR[16] = \SRAM_ADDR[16]~output_o ;

assign SRAM_ADDR[17] = \SRAM_ADDR[17]~output_o ;

assign SRAM_ADDR[18] = \SRAM_ADDR[18]~output_o ;

assign SRAM_ADDR[19] = \SRAM_ADDR[19]~output_o ;

assign SRAM_CE_N = \SRAM_CE_N~output_o ;

assign SRAM_LB_N = \SRAM_LB_N~output_o ;

assign SRAM_OE_N = \SRAM_OE_N~output_o ;

assign SRAM_UB_N = \SRAM_UB_N~output_o ;

assign SRAM_WE_N = \SRAM_WE_N~output_o ;

assign FL_ADDR[0] = \FL_ADDR[0]~output_o ;

assign FL_ADDR[1] = \FL_ADDR[1]~output_o ;

assign FL_ADDR[2] = \FL_ADDR[2]~output_o ;

assign FL_ADDR[3] = \FL_ADDR[3]~output_o ;

assign FL_ADDR[4] = \FL_ADDR[4]~output_o ;

assign FL_ADDR[5] = \FL_ADDR[5]~output_o ;

assign FL_ADDR[6] = \FL_ADDR[6]~output_o ;

assign FL_ADDR[7] = \FL_ADDR[7]~output_o ;

assign FL_ADDR[8] = \FL_ADDR[8]~output_o ;

assign FL_ADDR[9] = \FL_ADDR[9]~output_o ;

assign FL_ADDR[10] = \FL_ADDR[10]~output_o ;

assign FL_ADDR[11] = \FL_ADDR[11]~output_o ;

assign FL_ADDR[12] = \FL_ADDR[12]~output_o ;

assign FL_ADDR[13] = \FL_ADDR[13]~output_o ;

assign FL_ADDR[14] = \FL_ADDR[14]~output_o ;

assign FL_ADDR[15] = \FL_ADDR[15]~output_o ;

assign FL_ADDR[16] = \FL_ADDR[16]~output_o ;

assign FL_ADDR[17] = \FL_ADDR[17]~output_o ;

assign FL_ADDR[18] = \FL_ADDR[18]~output_o ;

assign FL_ADDR[19] = \FL_ADDR[19]~output_o ;

assign FL_ADDR[20] = \FL_ADDR[20]~output_o ;

assign FL_ADDR[21] = \FL_ADDR[21]~output_o ;

assign FL_ADDR[22] = \FL_ADDR[22]~output_o ;

assign FL_CE_N = \FL_CE_N~output_o ;

assign FL_OE_N = \FL_OE_N~output_o ;

assign FL_RST_N = \FL_RST_N~output_o ;

assign FL_WE_N = \FL_WE_N~output_o ;

assign FL_WP_N = \FL_WP_N~output_o ;

assign ADC_CLK_A = \ADC_CLK_A~output_o ;

assign ADC_CLK_B = \ADC_CLK_B~output_o ;

assign ADC_OEB_A = \ADC_OEB_A~output_o ;

assign ADC_OEB_B = \ADC_OEB_B~output_o ;

assign DAC_CLK_A = \DAC_CLK_A~output_o ;

assign DAC_CLK_B = \DAC_CLK_B~output_o ;

assign DAC_DA[0] = \DAC_DA[0]~output_o ;

assign DAC_DA[1] = \DAC_DA[1]~output_o ;

assign DAC_DA[2] = \DAC_DA[2]~output_o ;

assign DAC_DA[3] = \DAC_DA[3]~output_o ;

assign DAC_DA[4] = \DAC_DA[4]~output_o ;

assign DAC_DA[5] = \DAC_DA[5]~output_o ;

assign DAC_DA[6] = \DAC_DA[6]~output_o ;

assign DAC_DA[7] = \DAC_DA[7]~output_o ;

assign DAC_DA[8] = \DAC_DA[8]~output_o ;

assign DAC_DA[9] = \DAC_DA[9]~output_o ;

assign DAC_DA[10] = \DAC_DA[10]~output_o ;

assign DAC_DA[11] = \DAC_DA[11]~output_o ;

assign DAC_DA[12] = \DAC_DA[12]~output_o ;

assign DAC_DA[13] = \DAC_DA[13]~output_o ;

assign DAC_DB[0] = \DAC_DB[0]~output_o ;

assign DAC_DB[1] = \DAC_DB[1]~output_o ;

assign DAC_DB[2] = \DAC_DB[2]~output_o ;

assign DAC_DB[3] = \DAC_DB[3]~output_o ;

assign DAC_DB[4] = \DAC_DB[4]~output_o ;

assign DAC_DB[5] = \DAC_DB[5]~output_o ;

assign DAC_DB[6] = \DAC_DB[6]~output_o ;

assign DAC_DB[7] = \DAC_DB[7]~output_o ;

assign DAC_DB[8] = \DAC_DB[8]~output_o ;

assign DAC_DB[9] = \DAC_DB[9]~output_o ;

assign DAC_DB[10] = \DAC_DB[10]~output_o ;

assign DAC_DB[11] = \DAC_DB[11]~output_o ;

assign DAC_DB[12] = \DAC_DB[12]~output_o ;

assign DAC_DB[13] = \DAC_DB[13]~output_o ;

assign DAC_MODE = \DAC_MODE~output_o ;

assign DAC_WRT_A = \DAC_WRT_A~output_o ;

assign DAC_WRT_B = \DAC_WRT_B~output_o ;

assign EX_IO[0] = \EX_IO[0]~output_o ;

assign EX_IO[1] = \EX_IO[1]~output_o ;

assign EX_IO[2] = \EX_IO[2]~output_o ;

assign EX_IO[3] = \EX_IO[3]~output_o ;

assign EX_IO[4] = \EX_IO[4]~output_o ;

assign EX_IO[5] = \EX_IO[5]~output_o ;

assign EX_IO[6] = \EX_IO[6]~output_o ;

assign LCD_DATA[0] = \LCD_DATA[0]~output_o ;

assign LCD_DATA[1] = \LCD_DATA[1]~output_o ;

assign LCD_DATA[2] = \LCD_DATA[2]~output_o ;

assign LCD_DATA[3] = \LCD_DATA[3]~output_o ;

assign LCD_DATA[4] = \LCD_DATA[4]~output_o ;

assign LCD_DATA[5] = \LCD_DATA[5]~output_o ;

assign LCD_DATA[6] = \LCD_DATA[6]~output_o ;

assign LCD_DATA[7] = \LCD_DATA[7]~output_o ;

assign PS2_CLK = \PS2_CLK~output_o ;

assign PS2_CLK2 = \PS2_CLK2~output_o ;

assign PS2_DAT = \PS2_DAT~output_o ;

assign PS2_DAT2 = \PS2_DAT2~output_o ;

assign SD_CMD = \SD_CMD~output_o ;

assign SD_DAT[0] = \SD_DAT[0]~output_o ;

assign SD_DAT[1] = \SD_DAT[1]~output_o ;

assign SD_DAT[2] = \SD_DAT[2]~output_o ;

assign SD_DAT[3] = \SD_DAT[3]~output_o ;

assign AUD_ADCLRCK = \AUD_ADCLRCK~output_o ;

assign AUD_BCLK = \AUD_BCLK~output_o ;

assign AUD_DACLRCK = \AUD_DACLRCK~output_o ;

assign EEP_I2C_SDAT = \EEP_I2C_SDAT~output_o ;

assign I2C_SDAT = \I2C_SDAT~output_o ;

assign ENET0_MDIO = \ENET0_MDIO~output_o ;

assign ENET1_MDIO = \ENET1_MDIO~output_o ;

assign OTG_DATA[0] = \OTG_DATA[0]~output_o ;

assign OTG_DATA[1] = \OTG_DATA[1]~output_o ;

assign OTG_DATA[2] = \OTG_DATA[2]~output_o ;

assign OTG_DATA[3] = \OTG_DATA[3]~output_o ;

assign OTG_DATA[4] = \OTG_DATA[4]~output_o ;

assign OTG_DATA[5] = \OTG_DATA[5]~output_o ;

assign OTG_DATA[6] = \OTG_DATA[6]~output_o ;

assign OTG_DATA[7] = \OTG_DATA[7]~output_o ;

assign OTG_DATA[8] = \OTG_DATA[8]~output_o ;

assign OTG_DATA[9] = \OTG_DATA[9]~output_o ;

assign OTG_DATA[10] = \OTG_DATA[10]~output_o ;

assign OTG_DATA[11] = \OTG_DATA[11]~output_o ;

assign OTG_DATA[12] = \OTG_DATA[12]~output_o ;

assign OTG_DATA[13] = \OTG_DATA[13]~output_o ;

assign OTG_DATA[14] = \OTG_DATA[14]~output_o ;

assign OTG_DATA[15] = \OTG_DATA[15]~output_o ;

assign OTG_FSPEED = \OTG_FSPEED~output_o ;

assign OTG_LSPEED = \OTG_LSPEED~output_o ;

assign DRAM_DQ[0] = \DRAM_DQ[0]~output_o ;

assign DRAM_DQ[1] = \DRAM_DQ[1]~output_o ;

assign DRAM_DQ[2] = \DRAM_DQ[2]~output_o ;

assign DRAM_DQ[3] = \DRAM_DQ[3]~output_o ;

assign DRAM_DQ[4] = \DRAM_DQ[4]~output_o ;

assign DRAM_DQ[5] = \DRAM_DQ[5]~output_o ;

assign DRAM_DQ[6] = \DRAM_DQ[6]~output_o ;

assign DRAM_DQ[7] = \DRAM_DQ[7]~output_o ;

assign DRAM_DQ[8] = \DRAM_DQ[8]~output_o ;

assign DRAM_DQ[9] = \DRAM_DQ[9]~output_o ;

assign DRAM_DQ[10] = \DRAM_DQ[10]~output_o ;

assign DRAM_DQ[11] = \DRAM_DQ[11]~output_o ;

assign DRAM_DQ[12] = \DRAM_DQ[12]~output_o ;

assign DRAM_DQ[13] = \DRAM_DQ[13]~output_o ;

assign DRAM_DQ[14] = \DRAM_DQ[14]~output_o ;

assign DRAM_DQ[15] = \DRAM_DQ[15]~output_o ;

assign DRAM_DQ[16] = \DRAM_DQ[16]~output_o ;

assign DRAM_DQ[17] = \DRAM_DQ[17]~output_o ;

assign DRAM_DQ[18] = \DRAM_DQ[18]~output_o ;

assign DRAM_DQ[19] = \DRAM_DQ[19]~output_o ;

assign DRAM_DQ[20] = \DRAM_DQ[20]~output_o ;

assign DRAM_DQ[21] = \DRAM_DQ[21]~output_o ;

assign DRAM_DQ[22] = \DRAM_DQ[22]~output_o ;

assign DRAM_DQ[23] = \DRAM_DQ[23]~output_o ;

assign DRAM_DQ[24] = \DRAM_DQ[24]~output_o ;

assign DRAM_DQ[25] = \DRAM_DQ[25]~output_o ;

assign DRAM_DQ[26] = \DRAM_DQ[26]~output_o ;

assign DRAM_DQ[27] = \DRAM_DQ[27]~output_o ;

assign DRAM_DQ[28] = \DRAM_DQ[28]~output_o ;

assign DRAM_DQ[29] = \DRAM_DQ[29]~output_o ;

assign DRAM_DQ[30] = \DRAM_DQ[30]~output_o ;

assign DRAM_DQ[31] = \DRAM_DQ[31]~output_o ;

assign SRAM_DQ[0] = \SRAM_DQ[0]~output_o ;

assign SRAM_DQ[1] = \SRAM_DQ[1]~output_o ;

assign SRAM_DQ[2] = \SRAM_DQ[2]~output_o ;

assign SRAM_DQ[3] = \SRAM_DQ[3]~output_o ;

assign SRAM_DQ[4] = \SRAM_DQ[4]~output_o ;

assign SRAM_DQ[5] = \SRAM_DQ[5]~output_o ;

assign SRAM_DQ[6] = \SRAM_DQ[6]~output_o ;

assign SRAM_DQ[7] = \SRAM_DQ[7]~output_o ;

assign SRAM_DQ[8] = \SRAM_DQ[8]~output_o ;

assign SRAM_DQ[9] = \SRAM_DQ[9]~output_o ;

assign SRAM_DQ[10] = \SRAM_DQ[10]~output_o ;

assign SRAM_DQ[11] = \SRAM_DQ[11]~output_o ;

assign SRAM_DQ[12] = \SRAM_DQ[12]~output_o ;

assign SRAM_DQ[13] = \SRAM_DQ[13]~output_o ;

assign SRAM_DQ[14] = \SRAM_DQ[14]~output_o ;

assign SRAM_DQ[15] = \SRAM_DQ[15]~output_o ;

assign FL_DQ[0] = \FL_DQ[0]~output_o ;

assign FL_DQ[1] = \FL_DQ[1]~output_o ;

assign FL_DQ[2] = \FL_DQ[2]~output_o ;

assign FL_DQ[3] = \FL_DQ[3]~output_o ;

assign FL_DQ[4] = \FL_DQ[4]~output_o ;

assign FL_DQ[5] = \FL_DQ[5]~output_o ;

assign FL_DQ[6] = \FL_DQ[6]~output_o ;

assign FL_DQ[7] = \FL_DQ[7]~output_o ;

assign GPIO[0] = \GPIO[0]~output_o ;

assign GPIO[1] = \GPIO[1]~output_o ;

assign GPIO[2] = \GPIO[2]~output_o ;

assign GPIO[3] = \GPIO[3]~output_o ;

assign GPIO[4] = \GPIO[4]~output_o ;

assign GPIO[5] = \GPIO[5]~output_o ;

assign GPIO[6] = \GPIO[6]~output_o ;

assign GPIO[7] = \GPIO[7]~output_o ;

assign GPIO[8] = \GPIO[8]~output_o ;

assign GPIO[9] = \GPIO[9]~output_o ;

assign GPIO[10] = \GPIO[10]~output_o ;

assign GPIO[11] = \GPIO[11]~output_o ;

assign GPIO[12] = \GPIO[12]~output_o ;

assign GPIO[13] = \GPIO[13]~output_o ;

assign GPIO[14] = \GPIO[14]~output_o ;

assign GPIO[15] = \GPIO[15]~output_o ;

assign GPIO[16] = \GPIO[16]~output_o ;

assign GPIO[17] = \GPIO[17]~output_o ;

assign GPIO[18] = \GPIO[18]~output_o ;

assign GPIO[19] = \GPIO[19]~output_o ;

assign GPIO[20] = \GPIO[20]~output_o ;

assign GPIO[21] = \GPIO[21]~output_o ;

assign GPIO[22] = \GPIO[22]~output_o ;

assign GPIO[23] = \GPIO[23]~output_o ;

assign GPIO[24] = \GPIO[24]~output_o ;

assign GPIO[25] = \GPIO[25]~output_o ;

assign GPIO[26] = \GPIO[26]~output_o ;

assign GPIO[27] = \GPIO[27]~output_o ;

assign GPIO[28] = \GPIO[28]~output_o ;

assign GPIO[29] = \GPIO[29]~output_o ;

assign GPIO[30] = \GPIO[30]~output_o ;

assign GPIO[31] = \GPIO[31]~output_o ;

assign GPIO[32] = \GPIO[32]~output_o ;

assign GPIO[33] = \GPIO[33]~output_o ;

assign GPIO[34] = \GPIO[34]~output_o ;

assign GPIO[35] = \GPIO[35]~output_o ;

endmodule
