// Seed: 2407883148
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd72,
    parameter id_3 = 32'd36
) (
    input _id_2,
    input logic _id_3,
    input reg id_4
);
  initial begin
    wait (1);
    id_1[id_2 : id_3] = id_1;
    id_3 <= id_1;
    id_2 <= 1;
    SystemTFIdentifier(1, 1, id_4 ^ 1, id_3 == id_3, 1);
    if (1)
      if (1) id_2 <= id_1;
      else {~id_2, id_1[id_1]} = 1;
    else id_2 <= id_4;
  end
endmodule
