# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace --cc --exe --build top_sim.cpp top_sim.v"
S  10445528  6556195  1668494739   382106495  1668494739   382106495 "/usr/local/bin/verilator_bin"
S      8228  6951133  1675405346   219025810  1675405346   219025810 "EX.v"
S      2139  6951132  1675352597   555781674  1675352597   555781674 "ID.v"
S       663  6951131  1675394936   138030092  1675394936   138030092 "IF.v"
S      5597  6954086  1675424326   580400612  1675424326   580400612 "MEM.v"
S      6107  6952778  1675424507   414817119  1675424507   414817119 "WB.v"
S      6291  6954116  1675098313   825333606  1675098313   825333606 "alu.v"
S       697  6954152  1675427068   329052953  1675427068   329052953 "controller.v"
S      1156  6954117  1675426552   681247557  1675426552   681247557 "csr.v"
S      1285  6954089  1675348611   626472714  1675348611   626472714 "defines.v"
S      2106  6954114  1675422862   622595596  1675422862   622595596 "ex.v"
S     12759  6954092  1675401377   612512436  1675401377   612512436 "id.v"
S       698  6954087  1675080208   636224276  1675080208   636224276 "if_bus.v"
S      1334  6954088  1675231527   176822951  1675231527   176822951 "if_mini_dec.v"
S      2624  6947382  1675351484   181705292  1675351484   181705292 "ifu.v"
S      6156  6954111  1675420390   262447295  1675420390   262447295 "mem.v"
T      5255  6954096  1675427071   156648819  1675427071   156648819 "obj_dir/Vtop_sim.cpp"
T      2737  6954095  1675427071   156648819  1675427071   156648819 "obj_dir/Vtop_sim.h"
T      1844  6954103  1675427071   164647680  1675427071   164647680 "obj_dir/Vtop_sim.mk"
T       769  6954093  1675427071   152649389  1675427071   152649389 "obj_dir/Vtop_sim__Syms.cpp"
T      1115  6954094  1675427071   156648819  1675427071   156648819 "obj_dir/Vtop_sim__Syms.h"
T    156802  6954098  1675427071   160648249  1675427071   160648249 "obj_dir/Vtop_sim__Trace.cpp"
T    217511  6954097  1675427071   156648819  1675427071   156648819 "obj_dir/Vtop_sim__Trace__Slow.cpp"
T    164083  6954101  1675427071   164647680  1675427071   164647680 "obj_dir/Vtop_sim___024root.cpp"
T     12138  6954099  1675427071   160648249  1675427071   160648249 "obj_dir/Vtop_sim___024root.h"
T    125191  6954100  1675427071   160648249  1675427071   160648249 "obj_dir/Vtop_sim___024root__Slow.cpp"
T       522  6954104  1675427071   164647680  1675427071   164647680 "obj_dir/Vtop_sim__ver.d"
T         0        0  1675427071   164647680  1675427071   164647680 "obj_dir/Vtop_sim__verFiles.dat"
T      1691  6954102  1675427071   164647680  1675427071   164647680 "obj_dir/Vtop_sim_classes.mk"
S      1266  6954118  1675140913   258312705  1675140913   258312705 "ram.v"
S      1269  6951128  1675168579   279160394  1675168579   279160394 "regfile.v"
S     21004  6954090  1675426904   500554068  1675426904   500554068 "top_sim.v"
S      4026  6954119  1675416700   728051828  1675416700   728051828 "wb.v"
