// Seed: 1153718922
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wand id_5;
  wire id_6;
  wire id_7;
  assign id_3 = 1'h0;
  assign id_3 = id_5 == 1;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5 = id_5;
  always @(*)
    if (id_4)
      if (1) begin
        id_1 <= 1'b0;
      end else begin
        wait (1 - 1);
      end
  id_6(
      id_4, 1
  ); module_0(
      id_4, id_5, id_4, id_4
  );
endmodule
