$date
	Wed Jun 17 14:16:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab3_BCD_to_Excess3 $end
$var wire 1 ! z2 $end
$var wire 1 " z1 $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var reg 1 % x $end
$scope module M1 $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var reg 3 & next_state [2:0] $end
$var reg 3 ' state [2:0] $end
$var reg 1 " z $end
$upscope $end
$scope module M2 $end
$var wire 1 ( NA $end
$var wire 1 ) NB $end
$var wire 1 * NC $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 % x $end
$var wire 1 ! z $end
$var wire 1 + C $end
$var wire 1 , B $end
$var wire 1 - A $end
$scope module m1 $end
$var wire 1 ( D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 - Q $end
$upscope $end
$scope module m2 $end
$var wire 1 ) D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 , Q $end
$upscope $end
$scope module m3 $end
$var wire 1 * D $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var reg 1 + Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
x*
x)
0(
b0 '
b1 &
x%
0$
0#
x"
x!
$end
#5
1#
#7
1"
1!
1*
0)
1$
0%
#10
0#
#15
b11 &
1)
b1 '
1+
1#
#20
0#
#25
b101 &
0"
0!
0)
1(
1,
b11 '
1#
#30
0#
#35
b0 &
0*
0(
b101 '
1-
0,
1#
#40
0#
#45
b1 &
1"
1!
1*
0+
0-
b0 '
1#
#47
0"
b10 &
0!
0*
1)
1%
#50
0#
#55
b100 &
1"
0)
1(
1!
b10 '
1,
1#
#57
0"
0!
0%
#60
0#
#65
b101 &
1"
1!
1*
1(
0,
1-
b100 '
1#
#70
0#
#75
0"
b0 &
0!
0*
0(
b101 '
1+
1#
#80
0#
#85
b1 &
1"
1!
1*
0+
0-
b0 '
1#
#90
0#
#95
b11 &
1)
b1 '
1+
1#
#97
b100 &
0"
0!
0*
0)
1(
1%
#100
0#
#105
b110 &
1)
0+
1-
b100 '
1#
#107
b101 &
1"
1!
1*
0)
0%
#110
0#
#115
0"
b0 &
0!
0*
0(
b101 '
1+
1#
#120
0#
#125
b1 &
1"
1!
1*
0+
0-
b0 '
1#
#127
0"
b10 &
0!
0*
1)
1%
#130
0#
#135
b100 &
1"
0)
1(
1!
b10 '
1,
1#
#140
0#
#145
0"
b110 &
1)
1(
0!
0,
1-
b100 '
1#
#147
b101 &
1"
1!
1*
0)
0%
#150
0#
#155
0"
b0 &
0!
0*
0(
b101 '
1+
1#
#160
0#
#165
b1 &
1"
1!
1*
0+
0-
b0 '
1#
#170
0#
#175
b11 &
1)
b1 '
1+
1#
#180
0#
#185
b101 &
0"
0!
0)
1(
1,
b11 '
1#
#187
1"
1!
1%
#190
0#
#195
b0 &
0(
0*
1!
b101 '
1-
0,
1#
#197
0"
0!
0%
#200
0#
#205
b1 &
1"
1!
1*
0+
0-
b0 '
1#
#207
0"
b10 &
0!
0*
1)
1%
#210
0#
#215
b100 &
1"
0)
1(
1!
b10 '
1,
1#
#217
0"
0!
0%
#220
0#
#225
b101 &
1"
1!
1*
1(
0,
1-
b100 '
1#
#227
0"
b110 &
0!
0*
1)
1%
#230
0#
#235
b0 &
1"
0(
0)
1!
b110 '
1,
1#
#237
1!
0%
#240
0#
#245
b1 &
1!
1*
0,
0-
b0 '
1#
#250
0#
#255
b11 &
1)
b1 '
1+
1#
#257
b100 &
0"
0!
0*
0)
1(
1%
#260
0#
#265
b110 &
1)
0+
1-
b100 '
1#
#270
0#
#275
b0 &
1"
0(
0)
1!
b110 '
1,
1#
#277
1!
0%
#280
0#
#285
b1 &
1!
1*
0,
0-
b0 '
1#
#287
0"
b10 &
0!
0*
1)
1%
#290
0#
#295
b100 &
1"
0)
1(
1!
b10 '
1,
1#
#300
0#
#305
0"
b110 &
1)
1(
0!
0,
1-
b100 '
1#
#310
0#
#315
b0 &
1"
0(
0)
1!
b110 '
1,
1#
#317
1!
0%
#320
0#
#325
b1 &
1!
1*
0,
0-
b0 '
1#
#330
0#
#335
b11 &
1)
b1 '
1+
1#
#340
0#
#345
b101 &
0"
0!
0)
1(
1,
b11 '
1#
#350
0#
#355
b0 &
0*
0(
b101 '
1-
0,
1#
#357
1"
1!
1%
#360
0#
#365
0"
b10 &
1)
0!
0+
0-
b0 '
1#
#370
0#
#375
b100 &
1"
0)
1(
1!
b10 '
1,
1#
#377
0"
0!
0%
#380
0#
#385
b101 &
1"
1!
1*
1(
0,
1-
b100 '
1#
#390
0#
#395
0"
b0 &
0!
0*
0(
b101 '
1+
1#
#397
1"
1!
1%
#400
0#
#405
0"
b10 &
1)
0!
0+
0-
b0 '
1#
#407
b1 &
1"
1!
1*
0)
0%
#410
0#
#415
b11 &
1)
b1 '
1+
1#
#417
b100 &
0"
0!
0*
0)
1(
1%
#420
0#
#425
b110 &
1)
0+
1-
b100 '
1#
#427
b101 &
1"
1!
1*
0)
0%
#430
0#
#435
0"
b0 &
0!
0*
0(
b101 '
1+
1#
#437
1"
1!
1%
#440
0#
#445
0"
b10 &
1)
0!
0+
0-
b0 '
1#
#450
0#
#455
b100 &
1"
0)
1(
1!
b10 '
1,
1#
#460
0#
#465
0"
b110 &
1)
1(
0!
0,
1-
b100 '
1#
#470
0#
#475
b0 &
1"
0(
0)
1!
b110 '
1,
1#
#480
0#
#485
0"
b10 &
1)
0!
0,
0-
b0 '
1#
#490
0#
#495
b100 &
1"
0)
1(
1!
b10 '
1,
1#
#500
0#
