// Seed: 1921586790
`define pp_1 0
module module_0 #(
    parameter id_7 = 32'd43,
    parameter id_9 = 32'd70
);
  assign id_1 = 1;
  logic id_2;
  specify
    (id_3 => id_4) = (1  : id_3  : id_1[1], id_3 - id_2  : id_4  : 1);
    $width(id_5, 1);
    if (id_2 && ~id_4) (id_6 => _id_7) = 1;
    if (1) (posedge id_8 => (_id_9 +: "")) = (1 * "" : 1  : id_3[id_9], 1'd0 : id_7  : 1);
    (posedge id_10 => (id_11 +: id_4[1])) = (id_1  : 1  : id_9, {id_5, 1, 1, 1});
  endspecify
  always @(posedge 1) begin
    SystemTFIdentifier(((1)));
    id_8[id_7 : ~(1)] = 1;
    @(posedge id_3 & 1) id_5 = id_10;
    id_10 <= id_11;
    id_1  <= 1'b0;
  end
  assign id_11[1] = id_7;
  assign id_11 = id_3;
endmodule
