read_verilog tests/128bparity-gates-cgp/code.v
techmap
opt
abc
cgploss -generations=3 -generation_size=3 -selection_size=1 -representation=gates
write_verilog test_out.v