[
    {
        "age": null,
        "album": "",
        "author": "/u/Chipdoc",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-06T23:45:09.860808+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-06T22:39:00+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Chipdoc\"> /u/Chipdoc </a> <br/> <span><a href=\"https://arxiv.org/abs/2508.16095\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1nacypm/baremetal_riscv_nvdla_soc_for_efficient_deep/\">[comments]</a></span>",
        "id": 3512839,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1nacypm/baremetal_riscv_nvdla_soc_for_efficient_deep",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Bare-Metal RISC-V + NVDLA SoC for Efficient Deep Learning Inference",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Code_Mancer",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-06T21:19:19.138463+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-06T20:29:00+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I am currently studying the Ara vector co-processor and working to reproduce the multi-core experiments described in your paper, \u201c<em>Exploring Single- and Multi-Core Vector Processing with an Efficient RVV 1.0 Compliant Open-Source Processor</em>\u201d. In particular, the &quot;Multicore Analysis&quot; section benchmarks several configurations, such as an 8-core CVA6 system where each core is connected to a 2-lane Ara co-processor.</p> <p>So far, I have successfully familiarized myself with the single-core ara_soc setup and understand how Ara connects to one CVA6 instance. However, being new to multicore, I am struggling to extend this to a Multicore Ara SoC. I could not find documentation or clear examples in the <a href=\"https://github.com/pulp-platform/ara/\">Ara GitHub repository</a> that explain how to scale up the design.</p> <p><strong>My Goal</strong><br/> To create, simulate, and run benchmarks on a multicore Ara SoC, similar to the configurations",
        "id": 3512185,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1na9xjt/guidance_request_setting_up_and_running_a_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Guidance Request: Setting up and Running a RISC-V Multicore Ara SoC",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Attitudemonger",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-06T11:49:42.910781+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-06T10:39:59+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Today&#39;s devices are powered largely by ARM and Intel chips - mobiles and tablets largely by Intel, while bigger devices by Intel, although MaBooks are also running on ARM and doing rather well.</p> <p>What will it take to make RISC V based CPUs that can match the performances on both kind of devices? For example, I did chance upon this DC Roma laptop that runs on RISC V - while it works, it is painfully slow, looking like a 90s device.</p> <p><a href=\"https://www.youtube.com/watch?v=3mhd98AGNXQ&amp;t=5s&amp;ab_channel=ExplainingComputers\">https://www.youtube.com/watch?v=3mhd98AGNXQ&amp;t=5s&amp;ab_channel=ExplainingComputers</a></p> <p>Is it theoretically possible to raise RISC V CPUs to a MacBook or Windows Surface level of performance chip? What will it take? Simply more engineers working on RISC V in a company like Apple folks might have done for ARM to power their MacBooks? Are there many unknonws here, or is it simply a function of more $ and",
        "id": 3509296,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1n9wde8/what_will_it_take_to_make_competent_risc_v_cpus",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "What will it take to make competent RISC V CPUs?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-06T08:08:18.116949+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-06T00:44:51+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><strong><em>Author:</em></strong> <a href=\"https://www.linkedin.com/in/sivapr/\"><strong><em>P R Sivakumar</em></strong></a><strong><em>, Founder and CEO, Maven Silicon</em></strong></p> <p>We design different kinds of System-on-Chips (SoCs/Chips) tailored for different electronic products. Let\u2019s explore how we approach designing various electronic products like embedded microcontrollers, smartphones, Linux servers, and cloud servers.</p> <p><a href=\"https://riscv.org/blog/2025/08/design-approaches-and-architectures-of-risc-v-socs/\">https://riscv.org/blog/2025/08/design-approaches-and-architectures-of-risc-v-socs/</a> </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9m0np/riscvorgblog_design_approaches_and_architectures/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9m0np/riscvorgblog_de",
        "id": 3507585,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1n9m0np/riscvorgblog_design_approaches_and_architectures",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "riscv.org/blog: Design Approaches and Architectures of RISC-V SoCs",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-06T08:08:17.830414+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-06T00:39:20+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Linux kernel patches for supporting RISC-V&#39;s Zalasr ISA extension are now under review. This extension provides &quot;real&quot; load acquire/store release instructions for RISC-V processors. </p> <p>Zalasr provides atomic Load-Acquire Store-Release support. Its <a href=\"https://github.com/riscv/riscv-zalasr\">v0.9 ISA spec</a> was finalized two months ago and its public review period wrapped up in August.</p> <p><a href=\"https://www.phoronix.com/news/RISC-V-Linux-Zalasr-Patches\">https://www.phoronix.com/news/RISC-V-Linux-Zalasr-Patches</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9lwo7/riscv_zalasr_support_now_under_review_for_the/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9lwo7/riscv_zalasr_support_now_under_review_for_the/\">[comments]</a></span>",
        "id": 3507584,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1n9lwo7/riscv_zalasr_support_now_under_review_for_the",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V Zalasr Support Now Under Review For The Linux Kernel",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-06T08:08:18.417663+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-06T00:36:17+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Scaleway holds a RISC-V meetup in Paris on October 2nd, 2025 from 18:30 to 21:00 MET</p> <p><a href=\"https://www.scaleway.com/en/risc-v-paris-meetup-scaleway/\">https://www.scaleway.com/en/risc-v-paris-meetup-scaleway/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9lujd/riscv_paris_meetup_scaleway/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9lujd/riscv_paris_meetup_scaleway/\">[comments]</a></span>",
        "id": 3507586,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1n9lujd/riscv_paris_meetup_scaleway",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "RISC-V Paris Meetup @ Scaleway",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/I00I-SqAR",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-09-06T08:08:17.660359+00:00",
        "date_dead_since": null,
        "date_published": "2025-09-06T00:31:00+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><h1>VIA Galilee-R2</h1> <h1>Features</h1> <ul> <li>2GHz RISC-V Based Processor</li> <li>Support 2-Port PCIe 4 x4/x8/x16</li> <li>Support 2-Port PCIe 4 x1</li> <li>Max. support RC port x6</li> <li>Support 64-bit 3200Mbps DDR4 x4\u3001x8 and x16, DIMM support: UDIMM/RDIMM/LRDIMM</li> <li>Support standard IEEE1149.1 JTAG</li> <li>Peripheral support: I2C x1, SPI x1, UART x1, GPIO x1, LPC x1</li> </ul> <p>Not much else is known besides this information from their website: <a href=\"https://www.viatech.com/en/ic-products/galilee-r2/\">https://www.viatech.com/en/ic-products/galilee-r2/</a></p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/I00I-SqAR\"> /u/I00I-SqAR </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9lqny/via_also_known_as_viatech_seems_to_offer_a_riscv/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1n9lqny/via_also_known_as_viatech_seems_to_offer_a_riscv/\">[comments]",
        "id": 3507583,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1n9lqny/via_also_known_as_viatech_seems_to_offer_a_riscv",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "VIA, also known as viatech, seems to offer a RISC-V Processor now too: VIA Galilee-R2",
        "vote": 0
    }
]