{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1402079810462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1402079810463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 06 15:36:50 2014 " "Processing started: Fri Jun 06 15:36:50 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1402079810463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1402079810463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Main -c Main_qsim --generate_functional_sim_netlist " "Command: quartus_map Main -c Main_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1402079810463 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1402079811214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/randomizer/randomizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/randomizer/randomizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 randomizer-Behavioral " "Found design unit 1: randomizer-Behavioral" {  } { { "../../randomizer/randomizer.vhd" "" { Text "C:/altera/13.0sp1/randomizer/randomizer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079815687 ""} { "Info" "ISGN_ENTITY_NAME" "1 randomizer " "Found entity 1: randomizer" {  } { { "../../randomizer/randomizer.vhd" "" { Text "C:/altera/13.0sp1/randomizer/randomizer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079815687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079815687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projetooac 1.0/register module/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projetooac 1.0/register module/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-behavior " "Found design unit 1: Registers-behavior" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079815702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079815702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079815702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projetooac 1.0/operator module/operator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projetooac 1.0/operator module/operator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Operator-Structural " "Found design unit 1: Operator-Structural" {  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079815885 ""} { "Info" "ISGN_ENTITY_NAME" "1 Operator " "Found entity 1: Operator" {  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079815885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079815885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.0sp1/projetooac 1.0/cache module/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/13.0sp1/projetooac 1.0/cache module/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behavior " "Found design unit 1: Cache-behavior" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079816105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079816105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079816105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-arc " "Found design unit 1: Main-arc" {  } { { "Main.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079816171 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079816171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079816171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1402079820921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers Registers:R1 " "Elaborating entity \"Registers\" for hierarchy \"Registers:R1\"" {  } { { "Main.vhd" "R1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079831025 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg0 Registers.vhd(14) " "VHDL Signal Declaration warning at Registers.vhd(14): used explicit default value for signal \"reg0\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831301 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg1 Registers.vhd(15) " "VHDL Signal Declaration warning at Registers.vhd(15): used explicit default value for signal \"reg1\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831301 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg2 Registers.vhd(16) " "VHDL Signal Declaration warning at Registers.vhd(16): used explicit default value for signal \"reg2\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831302 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg3 Registers.vhd(17) " "VHDL Signal Declaration warning at Registers.vhd(17): used explicit default value for signal \"reg3\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831302 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg4 Registers.vhd(18) " "VHDL Signal Declaration warning at Registers.vhd(18): used explicit default value for signal \"reg4\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831302 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg5 Registers.vhd(19) " "VHDL Signal Declaration warning at Registers.vhd(19): used explicit default value for signal \"reg5\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831303 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg6 Registers.vhd(20) " "VHDL Signal Declaration warning at Registers.vhd(20): used explicit default value for signal \"reg6\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 20 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831303 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg7 Registers.vhd(21) " "VHDL Signal Declaration warning at Registers.vhd(21): used explicit default value for signal \"reg7\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831303 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg8 Registers.vhd(22) " "VHDL Signal Declaration warning at Registers.vhd(22): used explicit default value for signal \"reg8\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831303 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg9 Registers.vhd(23) " "VHDL Signal Declaration warning at Registers.vhd(23): used explicit default value for signal \"reg9\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831304 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg10 Registers.vhd(24) " "VHDL Signal Declaration warning at Registers.vhd(24): used explicit default value for signal \"reg10\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831304 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg11 Registers.vhd(25) " "VHDL Signal Declaration warning at Registers.vhd(25): used explicit default value for signal \"reg11\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831304 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg12 Registers.vhd(26) " "VHDL Signal Declaration warning at Registers.vhd(26): used explicit default value for signal \"reg12\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831305 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg13 Registers.vhd(27) " "VHDL Signal Declaration warning at Registers.vhd(27): used explicit default value for signal \"reg13\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831305 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg14 Registers.vhd(28) " "VHDL Signal Declaration warning at Registers.vhd(28): used explicit default value for signal \"reg14\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831305 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg15 Registers.vhd(29) " "VHDL Signal Declaration warning at Registers.vhd(29): used explicit default value for signal \"reg15\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831305 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg16 Registers.vhd(30) " "VHDL Signal Declaration warning at Registers.vhd(30): used explicit default value for signal \"reg16\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831306 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg17 Registers.vhd(31) " "VHDL Signal Declaration warning at Registers.vhd(31): used explicit default value for signal \"reg17\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831306 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg18 Registers.vhd(32) " "VHDL Signal Declaration warning at Registers.vhd(32): used explicit default value for signal \"reg18\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831306 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg19 Registers.vhd(33) " "VHDL Signal Declaration warning at Registers.vhd(33): used explicit default value for signal \"reg19\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831309 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg20 Registers.vhd(34) " "VHDL Signal Declaration warning at Registers.vhd(34): used explicit default value for signal \"reg20\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 34 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831310 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg21 Registers.vhd(35) " "VHDL Signal Declaration warning at Registers.vhd(35): used explicit default value for signal \"reg21\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831310 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg22 Registers.vhd(36) " "VHDL Signal Declaration warning at Registers.vhd(36): used explicit default value for signal \"reg22\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831310 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg23 Registers.vhd(37) " "VHDL Signal Declaration warning at Registers.vhd(37): used explicit default value for signal \"reg23\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831310 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg24 Registers.vhd(38) " "VHDL Signal Declaration warning at Registers.vhd(38): used explicit default value for signal \"reg24\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831310 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg25 Registers.vhd(39) " "VHDL Signal Declaration warning at Registers.vhd(39): used explicit default value for signal \"reg25\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831310 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg26 Registers.vhd(40) " "VHDL Signal Declaration warning at Registers.vhd(40): used explicit default value for signal \"reg26\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831316 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg27 Registers.vhd(41) " "VHDL Signal Declaration warning at Registers.vhd(41): used explicit default value for signal \"reg27\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831316 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg28 Registers.vhd(42) " "VHDL Signal Declaration warning at Registers.vhd(42): used explicit default value for signal \"reg28\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831317 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg29 Registers.vhd(43) " "VHDL Signal Declaration warning at Registers.vhd(43): used explicit default value for signal \"reg29\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831317 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg30 Registers.vhd(44) " "VHDL Signal Declaration warning at Registers.vhd(44): used explicit default value for signal \"reg30\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831317 "|Main|Registers:R1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg31 Registers.vhd(45) " "VHDL Signal Declaration warning at Registers.vhd(45): used explicit default value for signal \"reg31\" because signal was never assigned a value" {  } { { "../Register Module/Registers.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Register Module/Registers.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1402079831317 "|Main|Registers:R1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Operator Operator:O1 " "Elaborating entity \"Operator\" for hierarchy \"Operator:O1\"" {  } { { "Main.vhd" "O1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079831860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomizer Operator:O1\|randomizer:R1 " "Elaborating entity \"randomizer\" for hierarchy \"Operator:O1\|randomizer:R1\"" {  } { { "../Operator Module/Operator.vhd" "R1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079832337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:C1 " "Elaborating entity \"Cache\" for hierarchy \"Cache:C1\"" {  } { { "Main.vhd" "C1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/Main.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079832538 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "P_sel_out cache.vhd(10) " "VHDL Signal Declaration warning at cache.vhd(10): used implicit default value for signal \"P_sel_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1402079832539 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache0 cache.vhd(30) " "Verilog HDL or VHDL warning at cache.vhd(30): object \"cache0\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832539 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache1 cache.vhd(31) " "Verilog HDL or VHDL warning at cache.vhd(31): object \"cache1\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832539 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache2 cache.vhd(32) " "Verilog HDL or VHDL warning at cache.vhd(32): object \"cache2\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832540 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache3 cache.vhd(33) " "Verilog HDL or VHDL warning at cache.vhd(33): object \"cache3\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832540 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache4 cache.vhd(35) " "Verilog HDL or VHDL warning at cache.vhd(35): object \"cache4\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832540 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache5 cache.vhd(36) " "Verilog HDL or VHDL warning at cache.vhd(36): object \"cache5\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832540 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache6 cache.vhd(37) " "Verilog HDL or VHDL warning at cache.vhd(37): object \"cache6\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832541 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache7 cache.vhd(38) " "Verilog HDL or VHDL warning at cache.vhd(38): object \"cache7\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832541 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache8 cache.vhd(40) " "Verilog HDL or VHDL warning at cache.vhd(40): object \"cache8\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832541 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache9 cache.vhd(41) " "Verilog HDL or VHDL warning at cache.vhd(41): object \"cache9\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832541 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache10 cache.vhd(42) " "Verilog HDL or VHDL warning at cache.vhd(42): object \"cache10\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832542 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache11 cache.vhd(43) " "Verilog HDL or VHDL warning at cache.vhd(43): object \"cache11\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832542 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache12 cache.vhd(45) " "Verilog HDL or VHDL warning at cache.vhd(45): object \"cache12\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832542 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache13 cache.vhd(46) " "Verilog HDL or VHDL warning at cache.vhd(46): object \"cache13\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832543 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache14 cache.vhd(47) " "Verilog HDL or VHDL warning at cache.vhd(47): object \"cache14\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832543 "|Main|Cache:C1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cache15 cache.vhd(48) " "Verilog HDL or VHDL warning at cache.vhd(48): object \"cache15\" assigned a value but never read" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1402079832543 "|Main|Cache:C1"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "20 " "Inferred 20 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux0\"" {  } { { "../Cache Module/cache.vhd" "Mux0" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux1\"" {  } { { "../Cache Module/cache.vhd" "Mux1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux2\"" {  } { { "../Cache Module/cache.vhd" "Mux2" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux3\"" {  } { { "../Cache Module/cache.vhd" "Mux3" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux4 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux4\"" {  } { { "../Cache Module/cache.vhd" "Mux4" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux5 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux5\"" {  } { { "../Cache Module/cache.vhd" "Mux5" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux6 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux6\"" {  } { { "../Cache Module/cache.vhd" "Mux6" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux7 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux7\"" {  } { { "../Cache Module/cache.vhd" "Mux7" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux8 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux8\"" {  } { { "../Cache Module/cache.vhd" "Mux8" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux9 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux9\"" {  } { { "../Cache Module/cache.vhd" "Mux9" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux10 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux10\"" {  } { { "../Cache Module/cache.vhd" "Mux10" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux11 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux11\"" {  } { { "../Cache Module/cache.vhd" "Mux11" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux12 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux12\"" {  } { { "../Cache Module/cache.vhd" "Mux12" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux13 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux13\"" {  } { { "../Cache Module/cache.vhd" "Mux13" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux14 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux14\"" {  } { { "../Cache Module/cache.vhd" "Mux14" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Cache:C1\|Mux15 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Cache:C1\|Mux15\"" {  } { { "../Cache Module/cache.vhd" "Mux15" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Operator:O1\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Operator:O1\|Mux0\"" {  } { { "../Operator Module/Operator.vhd" "Mux0" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Operator:O1\|Mux1 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Operator:O1\|Mux1\"" {  } { { "../Operator Module/Operator.vhd" "Mux1" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Operator:O1\|Mux2 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Operator:O1\|Mux2\"" {  } { { "../Operator Module/Operator.vhd" "Mux2" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""} { "Info" "ILPMS_LPM_MUX_INFERRED" "Operator:O1\|Mux3 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Operator:O1\|Mux3\"" {  } { { "../Operator Module/Operator.vhd" "Mux3" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079843284 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1402079843284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Registers:R1\|altsyncram:Ram0_rtl_0 " "Elaborated megafunction instantiation \"Registers:R1\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079854308 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Registers:R1\|altsyncram:Ram0_rtl_0 " "Instantiated megafunction \"Registers:R1\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Main.rom0_Registers_85ae553e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Main.rom0_Registers_85ae553e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079854343 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079854343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fq61 " "Found entity 1: altsyncram_fq61" {  } { { "db/altsyncram_fq61.tdf" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/db/altsyncram_fq61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079856273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079856273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache:C1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Cache:C1\|lpm_mux:Mux0\"" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079858544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache:C1\|lpm_mux:Mux0 " "Instantiated megafunction \"Cache:C1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858545 ""}  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079858545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7qc " "Found entity 1: mux_7qc" {  } { { "db/mux_7qc.tdf" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/db/mux_7qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079858728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079858728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache:C1\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"Cache:C1\|lpm_mux:Mux2\"" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079858752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache:C1\|lpm_mux:Mux2 " "Instantiated megafunction \"Cache:C1\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858753 ""}  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079858753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache:C1\|lpm_mux:Mux4 " "Elaborated megafunction instantiation \"Cache:C1\|lpm_mux:Mux4\"" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079858791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache:C1\|lpm_mux:Mux4 " "Instantiated megafunction \"Cache:C1\|lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858792 ""}  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079858792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_src.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_src.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_src " "Found entity 1: mux_src" {  } { { "db/mux_src.tdf" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/db/mux_src.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079858912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079858912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache:C1\|lpm_mux:Mux8 " "Elaborated megafunction instantiation \"Cache:C1\|lpm_mux:Mux8\"" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079858958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache:C1\|lpm_mux:Mux8 " "Instantiated megafunction \"Cache:C1\|lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079858959 ""}  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079858959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Main Module/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1402079859056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1402079859056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Cache:C1\|lpm_mux:Mux9 " "Elaborated megafunction instantiation \"Cache:C1\|lpm_mux:Mux9\"" {  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079859076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Cache:C1\|lpm_mux:Mux9 " "Instantiated megafunction \"Cache:C1\|lpm_mux:Mux9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859076 ""}  } { { "../Cache Module/cache.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Cache Module/cache.vhd" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079859076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Operator:O1\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"Operator:O1\|lpm_mux:Mux0\"" {  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079859130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Operator:O1\|lpm_mux:Mux0 " "Instantiated megafunction \"Operator:O1\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859130 ""}  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079859130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Operator:O1\|lpm_mux:Mux2 " "Elaborated megafunction instantiation \"Operator:O1\|lpm_mux:Mux2\"" {  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1402079859150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Operator:O1\|lpm_mux:Mux2 " "Instantiated megafunction \"Operator:O1\|lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1402079859150 ""}  } { { "../Operator Module/Operator.vhd" "" { Text "C:/altera/13.0sp1/ProjetoOAC 1.0/Operator Module/Operator.vhd" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1402079859150 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1402079860090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 06 15:37:40 2014 " "Processing ended: Fri Jun 06 15:37:40 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1402079860090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1402079860090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1402079860090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1402079860090 ""}
