#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Sep 08 00:24:39 2016
# Process ID: 48588
# Current directory: C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Viv/Kat_Verf.runs/synth_1
# Command line: vivado.exe -log RecursiveKOA.vds -mode batch -messageDb vivado.pb -notrace -source RecursiveKOA.tcl
# Log file: C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Viv/Kat_Verf.runs/synth_1/RecursiveKOA.vds
# Journal file: C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Viv/Kat_Verf.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RecursiveKOA.tcl -notrace
Command: synth_design -top RecursiveKOA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15728 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 305.992 ; gain = 99.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RecursiveKOA' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/RecursiveKOA.v:23]
	Parameter SW bound to: 24 - type: integer 
	Parameter Opt_FPGA_ASIC bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_FPGA' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
	Parameter SW bound to: 24 - type: integer 
	Parameter half bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'KOA_FPGA__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
	Parameter SW bound to: 12 - type: integer 
	Parameter half bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/multiplier_combinational.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C' (1#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_FPGA__parameterized0' (2#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_FPGA__parameterized1' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
	Parameter SW bound to: 12 - type: integer 
	Parameter half bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'KOA_FPGA__parameterized1' (2#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/adder.v:23]
	Parameter W bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (3#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/adder.v:23]
INFO: [Synth 8-638] synthesizing module 'KOA_FPGA__parameterized2' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
	Parameter SW bound to: 13 - type: integer 
	Parameter half bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'multiplier_C__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/multiplier_combinational.v:23]
	Parameter W bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplier_C__parameterized0' (3#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/multiplier_combinational.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_FPGA__parameterized2' (3#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
INFO: [Synth 8-638] synthesizing module 'substractor' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/substractor.v:23]
	Parameter W bound to: 26 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'substractor' (4#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/substractor.v:23]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/adder.v:23]
	Parameter W bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (4#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/adder.v:23]
INFO: [Synth 8-256] done synthesizing module 'KOA_FPGA' (4#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/KOA_FPGA.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterAdd' [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/RegisterAdd.v:21]
	Parameter W bound to: 48 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RegisterAdd' (5#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/RegisterAdd.v:21]
INFO: [Synth 8-256] done synthesizing module 'RecursiveKOA' (6#1) [C:/Users/jsequeira/Proyectos/Karat/Karat_ASIC_Synp/integracion_fisica/front_end/source/RecursiveKOA.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 343.301 ; gain = 136.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 343.301 ; gain = 136.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 343.301 ; gain = 136.563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 350.500 ; gain = 143.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
Module substractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     26 Bit       Adders := 1     
Module adder__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     49 Bit       Adders := 1     
Module RegisterAdd 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 468.781 ; gain = 262.043
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP KOA_FPGA.main_KOA/K2.K3.left/K1.main/Data_S_o, operation Mode is: A*B.
DSP Report: operator KOA_FPGA.main_KOA/K2.K3.left/K1.main/Data_S_o is absorbed into DSP KOA_FPGA.main_KOA/K2.K3.left/K1.main/Data_S_o.
DSP Report: Generating DSP KOA_FPGA.main_KOA/K2.K3.Subtr_1/Data_S_o0, operation Mode is: C+(D+A)*B+1.
DSP Report: operator KOA_FPGA.main_KOA/K2.K3.Subtr_1/Data_S_o0 is absorbed into DSP KOA_FPGA.main_KOA/K2.K3.Subtr_1/Data_S_o0.
DSP Report: operator KOA_FPGA.main_KOA/K2.K3.middle/K1.main/Data_S_o is absorbed into DSP KOA_FPGA.main_KOA/K2.K3.Subtr_1/Data_S_o0.
DSP Report: operator KOA_FPGA.main_KOA/K2.K3.A_operation/Data_S_o0 is absorbed into DSP KOA_FPGA.main_KOA/K2.K3.Subtr_1/Data_S_o0.
DSP Report: Generating DSP KOA_FPGA.main_KOA/K2.K3.right/K1.main/Data_S_o, operation Mode is: A*B.
DSP Report: operator KOA_FPGA.main_KOA/K2.K3.right/K1.main/Data_S_o is absorbed into DSP KOA_FPGA.main_KOA/K2.K3.right/K1.main/Data_S_o.
DSP Report: Generating DSP KOA_FPGA.main_KOA/K2.K3.Subtr_2/Data_S_o0, operation Mode is: PCIN-A:B.
DSP Report: operator KOA_FPGA.main_KOA/K2.K3.Subtr_2/Data_S_o0 is absorbed into DSP KOA_FPGA.main_KOA/K2.K3.Subtr_2/Data_S_o0.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 469.828 ; gain = 263.090
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 469.828 ; gain = 263.090

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_C | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|multiplier_C | C+(D+A)*B+1 | 12     | 13     | 26     | 12     | 26     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|multiplier_C | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|RecursiveKOA | PCIN-A:B    | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 480.066 ; gain = 273.328
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 480.066 ; gain = 273.328

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 480.066 ; gain = 273.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    14|
|3     |DSP48E1 |     4|
|4     |LUT1    |    35|
|5     |LUT2    |    38|
|6     |FDCE    |    48|
|7     |IBUF    |    51|
|8     |OBUF    |    48|
+------+--------+------+

Report Instance Areas: 
+------+------------------------+-------------------------+------+
|      |Instance                |Module                   |Cells |
+------+------------------------+-------------------------+------+
|1     |top                     |                         |   239|
|2     |  \KOA_FPGA.main_KOA    |KOA_FPGA                 |    91|
|3     |    \K2.K3.Final        |adder__parameterized0    |    26|
|4     |    \K2.K3.B_operation  |adder                    |    16|
|5     |    \K2.K3.Subtr_1      |substractor              |    25|
|6     |    \K2.K3.Subtr_2      |substractor_0            |     1|
|7     |    \K2.K3.left         |KOA_FPGA__parameterized0 |    18|
|8     |      \K1.main          |multiplier_C_1           |    18|
|9     |    \K2.K3.right        |KOA_FPGA__parameterized1 |     5|
|10    |      \K1.main          |multiplier_C             |     5|
|11    |  finalreg              |RegisterAdd              |    48|
+------+------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 480.238 ; gain = 273.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 480.238 ; gain = 253.699
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 480.238 ; gain = 273.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 69 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 554.813 ; gain = 329.719
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 554.813 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Sep 08 00:25:00 2016...
