# First-In First-Out (FIFO)
Verilog code to implement a synchronous FIFO with an automatic validating testbench
A FIFO is a memory array, which controls the data flow between two modules. It has control logic embedded with it, which efficiently manages read and write operations. It is commonly used for buffering, flow control and **Synchronization** between hardware and software or between internal modules of a chip.
</br>
zutrt
