[p LITE_MODE AUTOSTATIC LFSROK EMI_WORD ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F45K40 ]
[d frameptr 4065 ]
"62 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"54 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\ftdiv.c
[v ___ftdiv __ftdiv `(f  1 e 3 0 ]
"62 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\ftmul.c
[v ___ftmul __ftmul `(f  1 e 3 0 ]
"20 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\ftsub.c
[v ___ftsub __ftsub `(f  1 e 3 0 ]
"8 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"10 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\sprcadd.c
[v ___fladd __fladd `(d  1 e 3 0 ]
"245
[v ___flsub __flsub `(d  1 e 3 0 ]
"11 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\sprcdiv.c
[v ___fldiv __fldiv `(d  1 e 3 0 ]
"8 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\sprcmul.c
[v ___flmul __flmul `(d  1 e 3 0 ]
"15 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
"15 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\Umul32.c
[v ___lmul __lmul `(ul  1 e 4 0 ]
"37 C:\Users\Michael\MPLABXProjects\438\Ball Test.X\main.c
[v _main main `(i  1 e 2 0 ]
"53
[v _timers timers `II(v  1 e 1 0 ]
"14 C:\Users\Michael\MPLABXProjects\438\Ball Test.X\servo.c
[v _servo_init servo_init `(v  1 e 1 0 ]
"74
[v _servo_x servo_x `(v  1 e 1 0 ]
"92
[v _servo_y servo_y `(v  1 e 1 0 ]
[s S80 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 TMR3IE 1 0 :1:2 
`uc 1 TMR4IE 1 0 :1:3 
`uc 1 TMR5IE 1 0 :1:4 
`uc 1 TMR6IE 1 0 :1:5 
]
"3928 D:\Program Files (x86)\Microchip\xc8\v1.40\include\pic18f45k40.h
[u S87 . 1 `S80 1 . 1 0 ]
[v _PIE4bits PIE4bits `VES87  1 e 1 @3782 ]
[s S63 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 TMR3IF 1 0 :1:2 
`uc 1 TMR4IF 1 0 :1:3 
`uc 1 TMR5IF 1 0 :1:4 
`uc 1 TMR6IF 1 0 :1:5 
]
"4294
[u S70 . 1 `S63 1 . 1 0 ]
[v _PIR4bits PIR4bits `VES70  1 e 1 @3790 ]
"6523
[v _RC1PPS RC1PPS `VEuc  1 e 1 @3832 ]
"6566
[v _RC2PPS RC2PPS `VEuc  1 e 1 @3833 ]
[s S209 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"15716
[s S218 . 1 `uc 1 LB0 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
`uc 1 LB2 1 0 :1:2 
`uc 1 LB3 1 0 :1:3 
`uc 1 LB4 1 0 :1:4 
`uc 1 LB5 1 0 :1:5 
`uc 1 LB6 1 0 :1:6 
`uc 1 LB7 1 0 :1:7 
]
[u S227 . 1 `S209 1 . 1 0 `S218 1 . 1 0 ]
[v _LATBbits LATBbits `VES227  1 e 1 @3972 ]
[s S31 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"16261
[u S40 . 1 `S31 1 . 1 0 ]
[v _TRISBbits TRISBbits `VES40  1 e 1 @3977 ]
[s S535 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 TRISC3 1 0 :1:3 
`uc 1 TRISC4 1 0 :1:4 
`uc 1 TRISC5 1 0 :1:5 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"16382
[u S544 . 1 `S535 1 . 1 0 ]
[v _TRISCbits TRISCbits `VES544  1 e 1 @3978 ]
"16481
[v _TRISD TRISD `VEuc  1 e 1 @3979 ]
"19712
[v _CCPR2L CCPR2L `VEuc  1 e 1 @4006 ]
"19731
[v _CCPR2H CCPR2H `VEuc  1 e 1 @4007 ]
"19750
[v _CCP2CON CCP2CON `VEuc  1 e 1 @4008 ]
[s S421 . 1 `uc 1 MODE 1 0 :4:0 
`uc 1 FMT 1 0 :1:4 
`uc 1 OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 EN 1 0 :1:7 
]
"19787
[s S427 . 1 `uc 1 MODE0 1 0 :1:0 
`uc 1 MODE1 1 0 :1:1 
`uc 1 MODE2 1 0 :1:2 
`uc 1 MODE3 1 0 :1:3 
]
[s S489 . 1 `uc 1 CCP2MODE 1 0 :4:0 
`uc 1 CCP2FMT 1 0 :1:4 
`uc 1 CCP2OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP2EN 1 0 :1:7 
]
[s S495 . 1 `uc 1 CCP2MODE0 1 0 :1:0 
`uc 1 CCP2MODE1 1 0 :1:1 
`uc 1 CCP2MODE2 1 0 :1:2 
`uc 1 CCP2MODE3 1 0 :1:3 
]
[s S500 . 1 `uc 1 . 1 0 :7:0 
`uc 1 P2M1 1 0 :1:7 
]
[u S503 . 1 `S421 1 . 1 0 `S427 1 . 1 0 `S489 1 . 1 0 `S495 1 . 1 0 `S500 1 . 1 0 ]
[v _CCP2CONbits CCP2CONbits `VES503  1 e 1 @4008 ]
"19937
[v _CCPR1L CCPR1L `VEuc  1 e 1 @4010 ]
"19956
[v _CCPR1H CCPR1H `VEuc  1 e 1 @4011 ]
"19975
[v _CCP1CON CCP1CON `VEuc  1 e 1 @4012 ]
"20012
[s S432 . 1 `uc 1 CCP1MODE 1 0 :4:0 
`uc 1 CCP1FMT 1 0 :1:4 
`uc 1 CCP1OUT 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 CCP1EN 1 0 :1:7 
]
[s S438 . 1 `uc 1 CCP1MODE0 1 0 :1:0 
`uc 1 CCP1MODE1 1 0 :1:1 
`uc 1 CCP1MODE2 1 0 :1:2 
`uc 1 CCP1MODE3 1 0 :1:3 
]
[s S443 . 1 `uc 1 . 1 0 :7:0 
`uc 1 P1M1 1 0 :1:7 
]
[u S446 . 1 `S421 1 . 1 0 `S427 1 . 1 0 `S432 1 . 1 0 `S438 1 . 1 0 `S443 1 . 1 0 ]
[v _CCP1CONbits CCP1CONbits `VES446  1 e 1 @4012 ]
"20156
[v _CCPTMRS CCPTMRS `VEuc  1 e 1 @4014 ]
[s S97 . 1 `uc 1 OUTPS 1 0 :4:0 
`uc 1 CKPS 1 0 :3:4 
`uc 1 ON 1 0 :1:7 
]
"20353
[s S157 . 1 `uc 1 T6OUTPS 1 0 :4:0 
`uc 1 T6CKPS 1 0 :3:4 
`uc 1 T6ON 1 0 :1:7 
]
[s S161 . 1 `uc 1 T6OUTPS0 1 0 :1:0 
`uc 1 T6OUTPS1 1 0 :1:1 
`uc 1 T6OUTPS2 1 0 :1:2 
`uc 1 T6OUTPS3 1 0 :1:3 
`uc 1 T6CKPS0 1 0 :1:4 
`uc 1 T6CKPS1 1 0 :1:5 
`uc 1 T6CKPS2 1 0 :1:6 
]
[s S169 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR6ON 1 0 :1:7 
]
[u S178 . 1 `S97 1 . 1 0 `S157 1 . 1 0 `S161 1 . 1 0 `S169 1 . 1 0 ]
[v _T6CONbits T6CONbits `VES178  1 e 1 @4017 ]
"20862
[v _T4PR T4PR `VEuc  1 e 1 @4022 ]
"20899
[v _T4CON T4CON `VEuc  1 e 1 @4023 ]
"20935
[s S101 . 1 `uc 1 T4OUTPS 1 0 :4:0 
`uc 1 T4CKPS 1 0 :3:4 
`uc 1 T4ON 1 0 :1:7 
]
[s S105 . 1 `uc 1 T4OUTPS0 1 0 :1:0 
`uc 1 T4OUTPS1 1 0 :1:1 
`uc 1 T4OUTPS2 1 0 :1:2 
`uc 1 T4OUTPS3 1 0 :1:3 
`uc 1 T4CKPS0 1 0 :1:4 
`uc 1 T4CKPS1 1 0 :1:5 
`uc 1 T4CKPS2 1 0 :1:6 
]
[s S113 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR4ON 1 0 :1:7 
]
[u S122 . 1 `S97 1 . 1 0 `S101 1 . 1 0 `S105 1 . 1 0 `S113 1 . 1 0 ]
[v _T4CONbits T4CONbits `VES122  1 e 1 @4023 ]
"21044
[v _T4HLT T4HLT `VEuc  1 e 1 @4024 ]
"21176
[v _T4CLKCON T4CLKCON `VEuc  1 e 1 @4025 ]
"21444
[v _T2PR T2PR `VEuc  1 e 1 @4028 ]
"21481
[v _T2CON T2CON `VEuc  1 e 1 @4029 ]
"21517
[s S322 . 1 `uc 1 T2OUTPS 1 0 :4:0 
`uc 1 T2CKPS 1 0 :3:4 
`uc 1 T2ON 1 0 :1:7 
]
[s S326 . 1 `uc 1 T2OUTPS0 1 0 :1:0 
`uc 1 T2OUTPS1 1 0 :1:1 
`uc 1 T2OUTPS2 1 0 :1:2 
`uc 1 T2OUTPS3 1 0 :1:3 
`uc 1 T2CKPS0 1 0 :1:4 
`uc 1 T2CKPS1 1 0 :1:5 
`uc 1 T2CKPS2 1 0 :1:6 
]
[s S334 . 1 `uc 1 OUTPS0 1 0 :1:0 
`uc 1 OUTPS1 1 0 :1:1 
`uc 1 OUTPS2 1 0 :1:2 
`uc 1 OUTPS3 1 0 :1:3 
`uc 1 CKPS0 1 0 :1:4 
`uc 1 CKPS1 1 0 :1:5 
`uc 1 CKPS2 1 0 :1:6 
`uc 1 TMR2ON 1 0 :1:7 
]
[u S343 . 1 `S97 1 . 1 0 `S322 1 . 1 0 `S326 1 . 1 0 `S334 1 . 1 0 ]
[v _T2CONbits T2CONbits `VES343  1 e 1 @4029 ]
"21626
[v _T2HLT T2HLT `VEuc  1 e 1 @4030 ]
"21758
[v _T2CLKCON T2CLKCON `VEuc  1 e 1 @4031 ]
[s S384 . 1 `uc 1 INT0EDG 1 0 :1:0 
`uc 1 INT1EDG 1 0 :1:1 
`uc 1 INT2EDG 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 IPEN 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"26027
[s S392 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S396 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S400 . 1 `S384 1 . 1 0 `S392 1 . 1 0 `S396 1 . 1 0 ]
[v _INTCONbits INTCONbits `VES400  1 e 1 @4082 ]
"34 C:\Users\Michael\MPLABXProjects\438\Ball Test.X\main.c
[v _ang_test ang_test `ui  1 e 2 0 ]
"37
[v _main main `(i  1 e 2 0 ]
{
"51
} 0
"92 C:\Users\Michael\MPLABXProjects\438\Ball Test.X\servo.c
[v _servo_y servo_y `(v  1 e 1 0 ]
{
[v servo_y@ang ang `ui  1 p 2 28 ]
"112
} 0
"74
[v _servo_x servo_x `(v  1 e 1 0 ]
{
[v servo_x@ang ang `ui  1 p 2 28 ]
"91
} 0
"15 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\Umul16.c
[v ___wmul __wmul `(ui  1 e 2 0 ]
{
"17
[v ___wmul@product product `ui  1 a 2 19 ]
"15
[v ___wmul@multiplier multiplier `ui  1 p 2 15 ]
[v ___wmul@multiplicand multiplicand `ui  1 p 2 17 ]
"53
} 0
"8 D:\Program Files (x86)\Microchip\xc8\v1.40\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
[v ___lwdiv@quotient quotient `ui  1 a 2 25 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 27 ]
"8
[v ___lwdiv@dividend dividend `ui  1 p 2 21 ]
[v ___lwdiv@divisor divisor `ui  1 p 2 23 ]
"31
} 0
"14 C:\Users\Michael\MPLABXProjects\438\Ball Test.X\servo.c
[v _servo_init servo_init `(v  1 e 1 0 ]
{
"72
} 0
"53 C:\Users\Michael\MPLABXProjects\438\Ball Test.X\main.c
[v _timers timers `II(v  1 e 1 0 ]
{
"63
} 0
