/* 
 * Copyright (c) 2012 Qualcomm Atheros, Inc. 
 * All Rights Reserved. 
 * Qualcomm Atheros Confidential and Proprietary. 
 * $ATH_LICENSE_TARGET_C$
 */

#ifndef _AR_WAL_DBG_STATS_
#define _AR_WAL_DBG_STATS_

/*
 * NB: it is important to keep all the fields in the structure dword long
 * so that it is easy to handle the statistics in BE host.
 */
#define DBG_STATS_MAX_HWQ_NUM 10
#define DBG_STATS_MAX_TID_NUM 20
#define DBG_STATS_MAX_CONG_NUM 16
struct wal_dbg_txq_stats {
    A_UINT16 num_pkts_queued[DBG_STATS_MAX_HWQ_NUM];
    A_UINT16 tid_hw_qdepth[DBG_STATS_MAX_TID_NUM];//WAL_MAX_TID is 20
    A_UINT16 tid_sw_qdepth[DBG_STATS_MAX_TID_NUM];//WAL_MAX_TID is 20
};
struct wal_dbg_tx_stats {
    /* Num HTT cookies queued to dispatch list */
    A_INT32 comp_queued;
    /* Num HTT cookies dispatched */
    A_INT32 comp_delivered;
    /* Num MSDU queued to WAL */
    A_INT32 msdu_enqued;
    /* Num MPDU queue to WAL */
    A_INT32 mpdu_enqued;
    /* Num MSDUs dropped by WMM limit */
    A_INT32 wmm_drop;
    /* Num Local frames queued */
    A_INT32 local_enqued;
    /* Num Local frames done */
    A_INT32 local_freed;
    /* Num queued to HW */
    A_INT32 hw_queued;
    /* Num PPDU reaped from HW */
    A_INT32 hw_reaped;
    /* Num underruns */
    A_INT32 underrun;
    /* Num PPDUs cleaned up in TX abort */
    A_INT32 tx_abort;
    /* Num MPDUs requed by SW */
    A_INT32 mpdus_requed;
    /* excessive retries */
    A_UINT32 tx_ko; 
    /* data hw rate code */
    A_UINT32 data_rc;
    /* Scheduler self triggers */
    A_UINT32 self_triggers;
    /* frames dropped due to excessive sw retries */
    A_UINT32 sw_retry_failure;
    /* illegal rate phy errors  */
    A_UINT32 illgl_rate_phy_err;
    /* wal pdev continous xretry */
    A_UINT32 pdev_cont_xretry;
    /* wal pdev continous xretry */
    A_UINT32 pdev_tx_timeout;
    /* wal pdev resets  */
    A_UINT32 pdev_resets;
    /* frames dropped due to non-availability of stateless TIDs */
    A_UINT32 stateless_tid_alloc_failure;

    A_UINT32 phy_underrun;
    /* MPDU is more than txop limit */
    A_UINT32 txop_ovf;
    A_UINT32 mc_drop;
};

struct wal_dbg_rx_stats {
    /* Cnts any change in ring routing mid-ppdu */
    A_INT32 mid_ppdu_route_change;
    /* Total number of statuses processed */
    A_INT32 status_rcvd;
    /* Extra frags on rings 0-3 */
    A_INT32 r0_frags;
    A_INT32 r1_frags;
    A_INT32 r2_frags;
    A_INT32 r3_frags;
    /* MSDUs / MPDUs delivered to HTT */
    A_INT32 htt_msdus;
    A_INT32 htt_mpdus;
    /* MSDUs / MPDUs delivered to local stack */
    A_INT32 loc_msdus;
    A_INT32 loc_mpdus;
    /* AMSDUs that have more MSDUs than the status ring size */
    A_INT32 oversize_amsdu;
    /* Number of PHY errors */
    A_INT32 phy_errs;
    /* Number of PHY errors drops */
    A_INT32 phy_err_drop;
    /* Number of mpdu errors - FCS, MIC, ENC etc. */
    A_INT32 mpdu_errs;
    /* wal pdev rx timeout  */
    A_UINT32 pdev_rx_timeout;
};

struct wal_dbg_peer_stats {

	A_INT32 dummy; /* REMOVE THIS ONCE REAL PEER STAT COUNTERS ARE ADDED */
};

typedef struct {
    A_UINT32 mcs[10];
    A_UINT32 sgi[10];
    A_UINT32 nss[4];
    A_UINT32 nsts;
    A_UINT32 stbc[10];
    A_UINT32 bw[3];
    A_UINT32 pream[6];
    A_UINT32 ldpc;
    A_UINT32 txbf;
    A_UINT32 mgmt_rssi;
    A_UINT32 data_rssi;
    A_UINT32 rssi_chain0;
    A_UINT32 rssi_chain1;
    A_UINT32 rssi_chain2;

} wal_dbg_rx_rate_info_t ;

struct wal_dbg_mem_stats {
    A_UINT32 dram_remain;
    A_UINT32 iram_remain;
};
typedef struct {
    A_UINT32 mcs[10];
    A_UINT32 sgi[10];
    A_UINT32 nss[3];
    A_UINT32 stbc[10];
    A_UINT32 bw[3];
    A_UINT32 pream[4];
    A_UINT32 ldpc;
    A_UINT32 rts_cnt;
    A_UINT32 ack_rssi;
} wal_dbg_tx_rate_info_t ;

typedef struct {
    wal_dbg_rx_rate_info_t rx_phy_info;
    wal_dbg_tx_rate_info_t tx_rate_info;
} wal_dbg_rate_info_t;

/* Add functional stats in groups */

struct wal_dbg_stats {
    struct wal_dbg_tx_stats tx;
    struct wal_dbg_rx_stats rx;
    struct wal_dbg_mem_stats mem;
    struct wal_dbg_peer_stats peer;
};

struct wal_dbg_tidq_stats{
    A_UINT32 wal_dbg_tid_txq_status;
    struct wal_dbg_txq_stats txq_st;
};
struct wal_dbg_rx_rssi {
    A_UINT8     rx_rssi_pri20;
    A_UINT8     rx_rssi_sec20;
    A_UINT8     rx_rssi_sec40;
    A_UINT8     rx_rssi_sec80;
};

struct ol_ath_radiostats {
    A_UINT64    tx_beacon;
    A_UINT32    be_nobuf;
    A_UINT32    tx_buf_count; 
    A_UINT32    tx_packets;
    A_UINT32    rx_packets;
    A_INT32     tx_mgmt;
    A_UINT32    tx_num_data;
    A_UINT32    rx_num_data;
    A_INT32     rx_mgmt;
    A_UINT32    rx_num_mgmt;
    A_UINT32    rx_num_ctl;
    A_UINT32    tx_rssi;
    A_UINT32    tx_mcs[10];
    A_UINT32    rx_mcs[10];
    A_UINT32    rx_rssi_comb;
    struct      wal_dbg_rx_rssi rx_rssi_chain0;
    struct      wal_dbg_rx_rssi rx_rssi_chain1;
    struct      wal_dbg_rx_rssi rx_rssi_chain2;
    struct      wal_dbg_rx_rssi rx_rssi_chain3;
    A_UINT64    rx_bytes;
    A_UINT64    tx_bytes;
    A_UINT32    tx_compaggr;
    A_UINT32    rx_aggr;
    A_UINT32    tx_bawadv;
    A_UINT32    tx_compunaggr;
    A_UINT32    rx_overrun;
    A_UINT32    rx_badcrypt;
    A_UINT32    rx_badmic;
    A_UINT32    rx_crcerr;
    A_UINT32    rx_phyerr;
    A_UINT32    ackRcvBad;
    A_UINT32    rtsBad;
    A_UINT32    rtsGood;
    A_UINT32    fcsBad;
    A_UINT32    noBeacons;
    A_UINT32    mib_int_count;
    A_UINT32    rx_looplimit_start;
    A_UINT32    rx_looplimit_end;
    A_UINT8 ap_stats_tx_cal_enable;
};

#endif
