vendor_name = ModelSim
source_file = 1, C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2023/q3/q3_test_tb.sv
source_file = 1, C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2023/q3/q3_test.sv
source_file = 1, C:/Users/maxim/Documents/LELEC2531---Design-and-architecture-of-digital-electronic-systems/Interro/Interro1/2023/q3/db/q3_test.cbx.xml
design_name = q3_test
instance = comp, \la~output , la~output, q3_test, 1
instance = comp, \lb~output , lb~output, q3_test, 1
instance = comp, \lc~output , lc~output, q3_test, 1
instance = comp, \ra~output , ra~output, q3_test, 1
instance = comp, \rb~output , rb~output, q3_test, 1
instance = comp, \rc~output , rc~output, q3_test, 1
instance = comp, \clk~input , clk~input, q3_test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, q3_test, 1
instance = comp, \left~input , left~input, q3_test, 1
instance = comp, \reset~input , reset~input, q3_test, 1
instance = comp, \TBleft|Add0~3 , TBleft|Add0~3, q3_test, 1
instance = comp, \brake~input , brake~input, q3_test, 1
instance = comp, \fog~input , fog~input, q3_test, 1
instance = comp, \alarm~input , alarm~input, q3_test, 1
instance = comp, \TBleft|Mux0~1 , TBleft|Mux0~1, q3_test, 1
instance = comp, \TBleft|Mux2~6 , TBleft|Mux2~6, q3_test, 1
instance = comp, \TBleft|Mux2~8 , TBleft|Mux2~8, q3_test, 1
instance = comp, \TBleft|Mux2~3 , TBleft|Mux2~3, q3_test, 1
instance = comp, \TBleft|Mux1~0 , TBleft|Mux1~0, q3_test, 1
instance = comp, \TBleft|Mux1~2 , TBleft|Mux1~2, q3_test, 1
instance = comp, \TBleft|Mux2~7 , TBleft|Mux2~7, q3_test, 1
instance = comp, \TBleft|Add0~6 , TBleft|Add0~6, q3_test, 1
instance = comp, \TBleft|Add0~2 , TBleft|Add0~2, q3_test, 1
instance = comp, \TBleft|Mux1~1 , TBleft|Mux1~1, q3_test, 1
instance = comp, \TBleft|Mux1~3 , TBleft|Mux1~3, q3_test, 1
instance = comp, \TBleft|Mux1~4 , TBleft|Mux1~4, q3_test, 1
instance = comp, \TBleft|Mux1~5 , TBleft|Mux1~5, q3_test, 1
instance = comp, \TBleft|Mux1~6 , TBleft|Mux1~6, q3_test, 1
instance = comp, \TBleft|state~4 , TBleft|state~4, q3_test, 1
instance = comp, \TBleft|state[2] , TBleft|state[2], q3_test, 1
instance = comp, \TBleft|nextstate~7 , TBleft|nextstate~7, q3_test, 1
instance = comp, \TBleft|Mux2~10 , TBleft|Mux2~10, q3_test, 1
instance = comp, \TBleft|Mux2~13 , TBleft|Mux2~13, q3_test, 1
instance = comp, \TBleft|Mux2~14 , TBleft|Mux2~14, q3_test, 1
instance = comp, \TBleft|Mux2~12 , TBleft|Mux2~12, q3_test, 1
instance = comp, \TBleft|state~6 , TBleft|state~6, q3_test, 1
instance = comp, \TBleft|state[1] , TBleft|state[1], q3_test, 1
instance = comp, \TBleft|a~0 , TBleft|a~0, q3_test, 1
instance = comp, \TBleft|Mux0~2 , TBleft|Mux0~2, q3_test, 1
instance = comp, \TBleft|state~8 , TBleft|state~8, q3_test, 1
instance = comp, \TBleft|Mux0~3 , TBleft|Mux0~3, q3_test, 1
instance = comp, \TBleft|Add0~4 , TBleft|Add0~4, q3_test, 1
instance = comp, \TBleft|Add0~5 , TBleft|Add0~5, q3_test, 1
instance = comp, \TBleft|state~7 , TBleft|state~7, q3_test, 1
instance = comp, \TBleft|state[3] , TBleft|state[3], q3_test, 1
instance = comp, \TBleft|Mux0~0 , TBleft|Mux0~0, q3_test, 1
instance = comp, \TBleft|Mux2~11 , TBleft|Mux2~11, q3_test, 1
instance = comp, \TBleft|nextstate~6 , TBleft|nextstate~6, q3_test, 1
instance = comp, \TBleft|Mux2~9 , TBleft|Mux2~9, q3_test, 1
instance = comp, \TBleft|Mux3~10 , TBleft|Mux3~10, q3_test, 1
instance = comp, \TBleft|Mux3~11 , TBleft|Mux3~11, q3_test, 1
instance = comp, \TBleft|Mux3~7 , TBleft|Mux3~7, q3_test, 1
instance = comp, \TBleft|Mux3~8 , TBleft|Mux3~8, q3_test, 1
instance = comp, \TBleft|Mux3~9 , TBleft|Mux3~9, q3_test, 1
instance = comp, \TBleft|state~5 , TBleft|state~5, q3_test, 1
instance = comp, \TBleft|state[0] , TBleft|state[0], q3_test, 1
instance = comp, \TBleft|a , TBleft|a, q3_test, 1
instance = comp, \TBleft|c , TBleft|c, q3_test, 1
instance = comp, \right~input , right~input, q3_test, 1
instance = comp, \TBright|state~8 , TBright|state~8, q3_test, 1
instance = comp, \TBright|Mux0~1 , TBright|Mux0~1, q3_test, 1
instance = comp, \TBright|Mux0~2 , TBright|Mux0~2, q3_test, 1
instance = comp, \TBright|Add0~3 , TBright|Add0~3, q3_test, 1
instance = comp, \TBright|Mux2~6 , TBright|Mux2~6, q3_test, 1
instance = comp, \TBright|Mux2~8 , TBright|Mux2~8, q3_test, 1
instance = comp, \TBright|Mux2~3 , TBright|Mux2~3, q3_test, 1
instance = comp, \TBright|state~6 , TBright|state~6, q3_test, 1
instance = comp, \TBright|state[1] , TBright|state[1], q3_test, 1
instance = comp, \TBright|Mux2~10 , TBright|Mux2~10, q3_test, 1
instance = comp, \TBright|Mux2~13 , TBright|Mux2~13, q3_test, 1
instance = comp, \TBright|Mux2~14 , TBright|Mux2~14, q3_test, 1
instance = comp, \TBright|Mux2~7 , TBright|Mux2~7, q3_test, 1
instance = comp, \TBright|Mux2~12 , TBright|Mux2~12, q3_test, 1
instance = comp, \TBright|Mux1~0 , TBright|Mux1~0, q3_test, 1
instance = comp, \TBright|Add0~6 , TBright|Add0~6, q3_test, 1
instance = comp, \TBright|Add0~2 , TBright|Add0~2, q3_test, 1
instance = comp, \TBright|Mux1~1 , TBright|Mux1~1, q3_test, 1
instance = comp, \TBright|Mux1~2 , TBright|Mux1~2, q3_test, 1
instance = comp, \TBright|Mux1~3 , TBright|Mux1~3, q3_test, 1
instance = comp, \TBright|Add0~4 , TBright|Add0~4, q3_test, 1
instance = comp, \TBright|Add0~5 , TBright|Add0~5, q3_test, 1
instance = comp, \TBright|state~7 , TBright|state~7, q3_test, 1
instance = comp, \TBright|state[3] , TBright|state[3], q3_test, 1
instance = comp, \TBright|Mux0~0 , TBright|Mux0~0, q3_test, 1
instance = comp, \TBright|Mux2~11 , TBright|Mux2~11, q3_test, 1
instance = comp, \TBright|Mux2~9 , TBright|Mux2~9, q3_test, 1
instance = comp, \TBright|Mux3~10 , TBright|Mux3~10, q3_test, 1
instance = comp, \TBright|Mux3~11 , TBright|Mux3~11, q3_test, 1
instance = comp, \TBright|Mux3~7 , TBright|Mux3~7, q3_test, 1
instance = comp, \TBright|Mux3~8 , TBright|Mux3~8, q3_test, 1
instance = comp, \TBright|Mux3~9 , TBright|Mux3~9, q3_test, 1
instance = comp, \TBright|state~5 , TBright|state~5, q3_test, 1
instance = comp, \TBright|state[0] , TBright|state[0], q3_test, 1
instance = comp, \TBright|a~0 , TBright|a~0, q3_test, 1
instance = comp, \TBright|Mux1~4 , TBright|Mux1~4, q3_test, 1
instance = comp, \TBright|Mux1~5 , TBright|Mux1~5, q3_test, 1
instance = comp, \TBright|state~4 , TBright|state~4, q3_test, 1
instance = comp, \TBright|state[2] , TBright|state[2], q3_test, 1
instance = comp, \TBright|a , TBright|a, q3_test, 1
instance = comp, \TBright|c , TBright|c, q3_test, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
