// Seed: 4227329305
module module_0 (
    input  wor  id_0,
    output tri0 id_1,
    input  wor  id_2,
    input  wire id_3
);
  assign id_1 = id_3;
  assign module_1.id_0 = 0;
  assign id_1 = -1'h0;
  assign id_1 = -1 ? 1 : id_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd82,
    parameter id_7 = 32'd21
) (
    input supply1 _id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    output tri0 id_6,
    output supply0 _id_7,
    input tri id_8,
    output wor id_9
);
  logic [id_0 : ~  id_7] id_11;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_4,
      id_1
  );
  assign id_9 = id_0 == id_11;
endmodule
