#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x120a970 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x120ab00 .scope module, "tb" "tb" 3 108;
 .timescale -12 -12;
L_0x11fda50 .functor NOT 1, L_0x1240290, C4<0>, C4<0>, C4<0>;
L_0x11fde20 .functor XOR 32, L_0x123fef0, L_0x123ffb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x11fe160 .functor XOR 32, L_0x11fde20, L_0x1240170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x123efd0_0 .net *"_ivl_10", 31 0, L_0x1240170;  1 drivers
v0x123f0d0_0 .net *"_ivl_12", 31 0, L_0x11fe160;  1 drivers
v0x123f1b0_0 .net *"_ivl_2", 31 0, L_0x123fde0;  1 drivers
v0x123f270_0 .net *"_ivl_4", 31 0, L_0x123fef0;  1 drivers
v0x123f350_0 .net *"_ivl_6", 31 0, L_0x123ffb0;  1 drivers
v0x123f480_0 .net *"_ivl_8", 31 0, L_0x11fde20;  1 drivers
v0x123f560_0 .var "clk", 0 0;
v0x123f600_0 .net "in", 31 0, v0x123dfe0_0;  1 drivers
v0x123f6c0_0 .net "out_dut", 31 0, v0x123ea10_0;  1 drivers
v0x123f810_0 .net "out_ref", 31 0, v0x11fdf30_0;  1 drivers
v0x123f8b0_0 .net "reset", 0 0, v0x123e080_0;  1 drivers
v0x123f950_0 .var/2u "stats1", 159 0;
v0x123fa10_0 .var/2u "strobe", 0 0;
v0x123fad0_0 .net "tb_match", 0 0, L_0x1240290;  1 drivers
v0x123fb70_0 .net "tb_mismatch", 0 0, L_0x11fda50;  1 drivers
v0x123fc10_0 .net "wavedrom_enable", 0 0, v0x123e1c0_0;  1 drivers
v0x123fce0_0 .net "wavedrom_title", 511 0, v0x123e2b0_0;  1 drivers
L_0x123fde0 .concat [ 32 0 0 0], v0x11fdf30_0;
L_0x123fef0 .concat [ 32 0 0 0], v0x11fdf30_0;
L_0x123ffb0 .concat [ 32 0 0 0], v0x123ea10_0;
L_0x1240170 .concat [ 32 0 0 0], v0x11fdf30_0;
L_0x1240290 .cmp/eeq 32, L_0x123fde0, L_0x11fe160;
S_0x11dda40 .scope module, "good1" "reference_module" 3 149, 3 4 0, S_0x120ab00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x11fd270_0 .net "clk", 0 0, v0x123f560_0;  1 drivers
v0x11fd730_0 .var "d_last", 31 0;
v0x11fdba0_0 .net "in", 31 0, v0x123dfe0_0;  alias, 1 drivers
v0x11fdf30_0 .var "out", 31 0;
v0x11fe270_0 .net "reset", 0 0, v0x123e080_0;  alias, 1 drivers
E_0x12091e0 .event posedge, v0x11fd270_0;
S_0x123d870 .scope module, "stim1" "stimulus_gen" 3 144, 3 23 0, S_0x120ab00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 32 "in";
    .port_info 3 /OUTPUT 1 "reset";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x11febf0_0 .net "clk", 0 0, v0x123f560_0;  alias, 1 drivers
v0x123dfe0_0 .var "in", 31 0;
v0x123e080_0 .var "reset", 0 0;
v0x123e120_0 .net "tb_match", 0 0, L_0x1240290;  alias, 1 drivers
v0x123e1c0_0 .var "wavedrom_enable", 0 0;
v0x123e2b0_0 .var "wavedrom_title", 511 0;
E_0x1208dd0/0 .event negedge, v0x11fd270_0;
E_0x1208dd0/1 .event posedge, v0x11fd270_0;
E_0x1208dd0 .event/or E_0x1208dd0/0, E_0x1208dd0/1;
E_0x11f29f0 .event negedge, v0x11fd270_0;
S_0x123db80 .scope task, "wavedrom_start" "wavedrom_start" 3 37, 3 37 0, S_0x123d870;
 .timescale -12 -12;
v0x11fe750_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x123dde0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 40, 3 40 0, S_0x123d870;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x123e430 .scope module, "top_module1" "top_module" 3 155, 4 1 0, S_0x120ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "in";
    .port_info 3 /OUTPUT 32 "out";
v0x123e710_0 .var "capture", 31 0;
v0x123e810_0 .net "clk", 0 0, v0x123f560_0;  alias, 1 drivers
v0x123e920_0 .net "in", 31 0, v0x123dfe0_0;  alias, 1 drivers
v0x123ea10_0 .var "out", 31 0;
v0x123ead0_0 .var "prev_in", 31 0;
v0x123ec00_0 .net "reset", 0 0, v0x123e080_0;  alias, 1 drivers
E_0x1209660 .event anyedge, v0x11fdba0_0, v0x123ead0_0;
E_0x1220640 .event posedge, v0x11fe270_0, v0x11fd270_0;
S_0x123ed70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 163, 3 163 0, S_0x120ab00;
 .timescale -12 -12;
E_0x123ef50 .event anyedge, v0x123fa10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x123fa10_0;
    %nor/r;
    %assign/vec4 v0x123fa10_0, 0;
    %wait E_0x123ef50;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x123d870;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e080_0, 0;
    %wait E_0x12091e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e080_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123dfe0_0, 0, 32;
    %wait E_0x11f29f0;
    %wait E_0x12091e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e080_0, 0, 1;
    %wait E_0x12091e0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x123dfe0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x123dfe0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123dfe0_0, 0, 32;
    %wait E_0x12091e0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x123dfe0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x123e080_0, 0, 1;
    %wait E_0x12091e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123e080_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x123dfe0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %wait E_0x11f29f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x123dde0;
    %join;
    %wait E_0x11f29f0;
    %pushi/vec4 2, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11f29f0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %wait E_0x11f29f0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.15, 5;
    %jmp/1 T_3.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.14;
T_3.15 ;
    %pop/vec4 1;
    %pushi/vec4 16, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.17, 5;
    %jmp/1 T_3.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.16;
T_3.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e080_0, 0;
    %wait E_0x12091e0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %wait E_0x12091e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e080_0, 0;
    %wait E_0x12091e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x123e080_0, 0;
    %pushi/vec4 32, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %wait E_0x12091e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x123e080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123dfe0_0, 0;
    %pushi/vec4 2, 0, 32;
T_3.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.19, 5;
    %jmp/1 T_3.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12091e0;
    %jmp T_3.18;
T_3.19 ;
    %pop/vec4 1;
    %wait E_0x11f29f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x123dde0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.21, 5;
    %jmp/1 T_3.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1208dd0;
    %vpi_func 3 100 "$random" 32 {0 0 0};
    %assign/vec4 v0x123dfe0_0, 0;
    %vpi_func 3 101 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x123e080_0, 0;
    %jmp T_3.20;
T_3.21 ;
    %pop/vec4 1;
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x11dda40;
T_4 ;
    %wait E_0x12091e0;
    %load/vec4 v0x11fdba0_0;
    %assign/vec4 v0x11fd730_0, 0;
    %load/vec4 v0x11fe270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11fdf30_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11fdf30_0;
    %load/vec4 v0x11fdba0_0;
    %inv;
    %load/vec4 v0x11fd730_0;
    %and;
    %or;
    %assign/vec4 v0x11fdf30_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123e430;
T_5 ;
    %wait E_0x1220640;
    %load/vec4 v0x123ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123ead0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x123e920_0;
    %assign/vec4 v0x123ead0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x123e430;
T_6 ;
    %wait E_0x1209660;
    %load/vec4 v0x123e920_0;
    %load/vec4 v0x123ead0_0;
    %inv;
    %and;
    %store/vec4 v0x123e710_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x123e430;
T_7 ;
    %wait E_0x12091e0;
    %load/vec4 v0x123ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x123ea10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x123ea10_0;
    %load/vec4 v0x123e710_0;
    %or;
    %assign/vec4 v0x123ea10_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x120ab00;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123f560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x123fa10_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x120ab00;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x123f560_0;
    %inv;
    %store/vec4 v0x123f560_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x120ab00;
T_10 ;
    %vpi_call/w 3 136 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 137 "$dumpvars", 32'sb00000000000000000000000000000001, v0x11febf0_0, v0x123fb70_0, v0x123f560_0, v0x123f8b0_0, v0x123f600_0, v0x123f810_0, v0x123f6c0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x120ab00;
T_11 ;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_11.1 ;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 175 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 176 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x123f950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x120ab00;
T_12 ;
    %wait E_0x1208dd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123f950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123f950_0, 4, 32;
    %load/vec4 v0x123fad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 188 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123f950_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x123f950_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123f950_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x123f810_0;
    %load/vec4 v0x123f810_0;
    %load/vec4 v0x123f6c0_0;
    %xor;
    %load/vec4 v0x123f810_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 192 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123f950_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x123f950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x123f950_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/edgecapture/edgecapture_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/edgecapture/iter4/response0/top_module.sv";
