# //  ModelSim SE-64 10.6 Dec 13 2016Linux 3.10.0-1062.9.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -novopt top 
# Start time: 18:51:27 on May 10,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.top
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.tb_sv_unit
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.tests
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.dut_in
# Loading sv_std.std
# Loading work.dut_in
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.dut_out
# Loading work.dut_out
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.modules_pkg
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.sequences
# Loading mtiUvm.uvm_pkg
# Loading work.sequences
# Loading work.modules_pkg
# Loading work.tests
# Loading work.tb_sv_unit
# Loading work.top
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.dut
# Loading work.dut
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.CTRL_SDRAM
# Loading work.CTRL_SDRAM
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.sdrc_core
# Loading work.sdrc_core
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.sdrc_req_gen
# Loading work.sdrc_req_gen
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.sdrc_bank_ctl
# Loading work.sdrc_bank_ctl
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.sdrc_bank_fsm
# Loading work.sdrc_bank_fsm
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.sdrc_xfr_ctl
# Loading work.sdrc_xfr_ctl
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.sdrc_bs_convert
# Loading work.sdrc_bs_convert
# Refreshing /home/ecelrc/students/cni/EE382M-Verification/sdr_ctrl/verif/run/work.mt48lc8m8a2
# Loading work.mt48lc8m8a2
# Loading mtiUvm.questa_uvm_pkg
# Loading /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
source add_wave_UVM.tcl
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0 ns: reporter [RNTST] Running test app_layer_test1...
# UVM_INFO ../tb/sequences.sv(420) @ 1695 ns: uvm_test_top.top_env_0.app_agent_in_0.app_sequencer_in_0@@seq_of_commands_0 [ITER_VAR] Iteration Var i =  0
# UVM_INFO ../tb/sequences.sv(421) @ 1695 ns: uvm_test_top.top_env_0.app_agent_in_0.app_sequencer_in_0@@seq_of_commands_0 [APP_REQ_LEN] dut_vi_in.app_req_len = 004
# UVM_INFO ../tb/sequences.sv(420) @ 1735 ns: uvm_test_top.top_env_0.app_agent_in_0.app_sequencer_in_0@@seq_of_commands_0 [ITER_VAR] Iteration Var i =  1
# UVM_INFO ../tb/sequences.sv(421) @ 1735 ns: uvm_test_top.top_env_0.app_agent_in_0.app_sequencer_in_0@@seq_of_commands_0 [APP_REQ_LEN] dut_vi_in.app_req_len = 004
# UVM_INFO ../tb/sequences.sv(420) @ 1775 ns: uvm_test_top.top_env_0.app_agent_in_0.app_sequencer_in_0@@seq_of_commands_0 [ITER_VAR] Iteration Var i =  2
# UVM_INFO ../tb/sequences.sv(421) @ 1775 ns: uvm_test_top.top_env_0.app_agent_in_0.app_sequencer_in_0@@seq_of_commands_0 [APP_REQ_LEN] dut_vi_in.app_req_len = 004
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2085 ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [APP_REQ_LEN]     3
# [ITER_VAR]     3
# [Questa UVM]     2
# [RNTST]     1
# [TEST_DONE]     1
# ** Note: $finish    : /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2085 ns  Iteration: 60  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /misc/linuxws/packages/mentor_2016/modelsim10.6/modeltech/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# Causality operation skipped due to absence of debug database file
clear
# [3;J[H[2J
clear
# [3;J[H[2J
clear
# [3;J[H[2J
clear
# [3;J[H[2J
# End time: 20:32:29 on May 10,2020, Elapsed time: 1:41:02
# Errors: 0, Warnings: 1
