
PIO-IRQ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001fc4  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00401fc4  00401fc4  00011fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000444  20400000  00401fcc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000140  20400444  00402410  00020444  2**2
                  ALLOC
  4 .stack        00002004  20400584  00402550  00020444  2**0
                  ALLOC
  5 .heap         00000200  20402588  00404554  00020444  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00020444  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020472  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000f02f  00000000  00000000  000204cb  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001cbc  00000000  00000000  0002f4fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000447a  00000000  00000000  000311b6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000007c0  00000000  00000000  00035630  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000710  00000000  00000000  00035df0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e244  00000000  00000000  00036500  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00008bfc  00000000  00000000  00054744  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000935f0  00000000  00000000  0005d340  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000021e8  00000000  00000000  000f0930  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	88 25 40 20 ad 14 40 00 5d 15 40 00 5d 15 40 00     .%@ ..@.].@.].@.
  400010:	5d 15 40 00 5d 15 40 00 5d 15 40 00 00 00 00 00     ].@.].@.].@.....
	...
  40002c:	5d 15 40 00 5d 15 40 00 00 00 00 00 5d 15 40 00     ].@.].@.....].@.
  40003c:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  40004c:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  40005c:	5d 15 40 00 5d 15 40 00 00 00 00 00 65 0c 40 00     ].@.].@.....e.@.
  40006c:	7d 0c 40 00 95 0c 40 00 5d 15 40 00 5d 15 40 00     }.@...@.].@.].@.
  40007c:	5d 15 40 00 ad 0c 40 00 c5 0c 40 00 5d 15 40 00     ].@...@...@.].@.
  40008c:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  40009c:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  4000ac:	5d 15 40 00 5d 15 40 00 b1 06 40 00 5d 15 40 00     ].@.].@...@.].@.
  4000bc:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  4000cc:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  4000dc:	5d 15 40 00 c9 06 40 00 5d 15 40 00 5d 15 40 00     ].@...@.].@.].@.
  4000ec:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  4000fc:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  40010c:	5d 15 40 00 5d 15 40 00 00 00 00 00 00 00 00 00     ].@.].@.........
  40011c:	00 00 00 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ....].@.].@.].@.
  40012c:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  40013c:	5d 15 40 00 5d 15 40 00 5d 15 40 00 5d 15 40 00     ].@.].@.].@.].@.
  40014c:	5d 15 40 00 5d 15 40 00 00 00 00 00 00 00 00 00     ].@.].@.........
	...

00400168 <__do_global_dtors_aux>:
  400168:	b510      	push	{r4, lr}
  40016a:	4c05      	ldr	r4, [pc, #20]	; (400180 <__do_global_dtors_aux+0x18>)
  40016c:	7823      	ldrb	r3, [r4, #0]
  40016e:	b933      	cbnz	r3, 40017e <__do_global_dtors_aux+0x16>
  400170:	4b04      	ldr	r3, [pc, #16]	; (400184 <__do_global_dtors_aux+0x1c>)
  400172:	b113      	cbz	r3, 40017a <__do_global_dtors_aux+0x12>
  400174:	4804      	ldr	r0, [pc, #16]	; (400188 <__do_global_dtors_aux+0x20>)
  400176:	f3af 8000 	nop.w
  40017a:	2301      	movs	r3, #1
  40017c:	7023      	strb	r3, [r4, #0]
  40017e:	bd10      	pop	{r4, pc}
  400180:	20400444 	.word	0x20400444
  400184:	00000000 	.word	0x00000000
  400188:	00401fcc 	.word	0x00401fcc

0040018c <frame_dummy>:
  40018c:	4b0c      	ldr	r3, [pc, #48]	; (4001c0 <frame_dummy+0x34>)
  40018e:	b143      	cbz	r3, 4001a2 <frame_dummy+0x16>
  400190:	480c      	ldr	r0, [pc, #48]	; (4001c4 <frame_dummy+0x38>)
  400192:	490d      	ldr	r1, [pc, #52]	; (4001c8 <frame_dummy+0x3c>)
  400194:	b510      	push	{r4, lr}
  400196:	f3af 8000 	nop.w
  40019a:	480c      	ldr	r0, [pc, #48]	; (4001cc <frame_dummy+0x40>)
  40019c:	6803      	ldr	r3, [r0, #0]
  40019e:	b923      	cbnz	r3, 4001aa <frame_dummy+0x1e>
  4001a0:	bd10      	pop	{r4, pc}
  4001a2:	480a      	ldr	r0, [pc, #40]	; (4001cc <frame_dummy+0x40>)
  4001a4:	6803      	ldr	r3, [r0, #0]
  4001a6:	b933      	cbnz	r3, 4001b6 <frame_dummy+0x2a>
  4001a8:	4770      	bx	lr
  4001aa:	4b09      	ldr	r3, [pc, #36]	; (4001d0 <frame_dummy+0x44>)
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d0f7      	beq.n	4001a0 <frame_dummy+0x14>
  4001b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4001b4:	4718      	bx	r3
  4001b6:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <frame_dummy+0x44>)
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d0f5      	beq.n	4001a8 <frame_dummy+0x1c>
  4001bc:	4718      	bx	r3
  4001be:	bf00      	nop
  4001c0:	00000000 	.word	0x00000000
  4001c4:	00401fcc 	.word	0x00401fcc
  4001c8:	20400448 	.word	0x20400448
  4001cc:	00401fcc 	.word	0x00401fcc
  4001d0:	00000000 	.word	0x00000000

004001d4 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001d4:	b580      	push	{r7, lr}
  4001d6:	b082      	sub	sp, #8
  4001d8:	af00      	add	r7, sp, #0
  4001da:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	2b07      	cmp	r3, #7
  4001e0:	d831      	bhi.n	400246 <osc_enable+0x72>
  4001e2:	a201      	add	r2, pc, #4	; (adr r2, 4001e8 <osc_enable+0x14>)
  4001e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001e8:	00400245 	.word	0x00400245
  4001ec:	00400209 	.word	0x00400209
  4001f0:	00400211 	.word	0x00400211
  4001f4:	00400219 	.word	0x00400219
  4001f8:	00400221 	.word	0x00400221
  4001fc:	00400229 	.word	0x00400229
  400200:	00400231 	.word	0x00400231
  400204:	0040023b 	.word	0x0040023b
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400208:	2000      	movs	r0, #0
  40020a:	4b11      	ldr	r3, [pc, #68]	; (400250 <osc_enable+0x7c>)
  40020c:	4798      	blx	r3
		break;
  40020e:	e01a      	b.n	400246 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400210:	2001      	movs	r0, #1
  400212:	4b0f      	ldr	r3, [pc, #60]	; (400250 <osc_enable+0x7c>)
  400214:	4798      	blx	r3
		break;
  400216:	e016      	b.n	400246 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400218:	2000      	movs	r0, #0
  40021a:	4b0e      	ldr	r3, [pc, #56]	; (400254 <osc_enable+0x80>)
  40021c:	4798      	blx	r3
		break;
  40021e:	e012      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400220:	2010      	movs	r0, #16
  400222:	4b0c      	ldr	r3, [pc, #48]	; (400254 <osc_enable+0x80>)
  400224:	4798      	blx	r3
		break;
  400226:	e00e      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400228:	2020      	movs	r0, #32
  40022a:	4b0a      	ldr	r3, [pc, #40]	; (400254 <osc_enable+0x80>)
  40022c:	4798      	blx	r3
		break;
  40022e:	e00a      	b.n	400246 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400230:	213e      	movs	r1, #62	; 0x3e
  400232:	2000      	movs	r0, #0
  400234:	4b08      	ldr	r3, [pc, #32]	; (400258 <osc_enable+0x84>)
  400236:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400238:	e005      	b.n	400246 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40023a:	213e      	movs	r1, #62	; 0x3e
  40023c:	2001      	movs	r0, #1
  40023e:	4b06      	ldr	r3, [pc, #24]	; (400258 <osc_enable+0x84>)
  400240:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400242:	e000      	b.n	400246 <osc_enable+0x72>
		break;
  400244:	bf00      	nop
	}
}
  400246:	bf00      	nop
  400248:	3708      	adds	r7, #8
  40024a:	46bd      	mov	sp, r7
  40024c:	bd80      	pop	{r7, pc}
  40024e:	bf00      	nop
  400250:	00400ddd 	.word	0x00400ddd
  400254:	00400e49 	.word	0x00400e49
  400258:	00400eb9 	.word	0x00400eb9

0040025c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  40025c:	b580      	push	{r7, lr}
  40025e:	b082      	sub	sp, #8
  400260:	af00      	add	r7, sp, #0
  400262:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	2b07      	cmp	r3, #7
  400268:	d826      	bhi.n	4002b8 <osc_is_ready+0x5c>
  40026a:	a201      	add	r2, pc, #4	; (adr r2, 400270 <osc_is_ready+0x14>)
  40026c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400270:	00400291 	.word	0x00400291
  400274:	00400295 	.word	0x00400295
  400278:	00400295 	.word	0x00400295
  40027c:	004002a7 	.word	0x004002a7
  400280:	004002a7 	.word	0x004002a7
  400284:	004002a7 	.word	0x004002a7
  400288:	004002a7 	.word	0x004002a7
  40028c:	004002a7 	.word	0x004002a7
	case OSC_SLCK_32K_RC:
		return 1;
  400290:	2301      	movs	r3, #1
  400292:	e012      	b.n	4002ba <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400294:	4b0b      	ldr	r3, [pc, #44]	; (4002c4 <osc_is_ready+0x68>)
  400296:	4798      	blx	r3
  400298:	4603      	mov	r3, r0
  40029a:	2b00      	cmp	r3, #0
  40029c:	bf14      	ite	ne
  40029e:	2301      	movne	r3, #1
  4002a0:	2300      	moveq	r3, #0
  4002a2:	b2db      	uxtb	r3, r3
  4002a4:	e009      	b.n	4002ba <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4002a6:	4b08      	ldr	r3, [pc, #32]	; (4002c8 <osc_is_ready+0x6c>)
  4002a8:	4798      	blx	r3
  4002aa:	4603      	mov	r3, r0
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	bf14      	ite	ne
  4002b0:	2301      	movne	r3, #1
  4002b2:	2300      	moveq	r3, #0
  4002b4:	b2db      	uxtb	r3, r3
  4002b6:	e000      	b.n	4002ba <osc_is_ready+0x5e>
	}

	return 0;
  4002b8:	2300      	movs	r3, #0
}
  4002ba:	4618      	mov	r0, r3
  4002bc:	3708      	adds	r7, #8
  4002be:	46bd      	mov	sp, r7
  4002c0:	bd80      	pop	{r7, pc}
  4002c2:	bf00      	nop
  4002c4:	00400e15 	.word	0x00400e15
  4002c8:	00400f31 	.word	0x00400f31

004002cc <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002cc:	b480      	push	{r7}
  4002ce:	b083      	sub	sp, #12
  4002d0:	af00      	add	r7, sp, #0
  4002d2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002d4:	687b      	ldr	r3, [r7, #4]
  4002d6:	2b07      	cmp	r3, #7
  4002d8:	d825      	bhi.n	400326 <osc_get_rate+0x5a>
  4002da:	a201      	add	r2, pc, #4	; (adr r2, 4002e0 <osc_get_rate+0x14>)
  4002dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002e0:	00400301 	.word	0x00400301
  4002e4:	00400307 	.word	0x00400307
  4002e8:	0040030d 	.word	0x0040030d
  4002ec:	00400313 	.word	0x00400313
  4002f0:	00400317 	.word	0x00400317
  4002f4:	0040031b 	.word	0x0040031b
  4002f8:	0040031f 	.word	0x0040031f
  4002fc:	00400323 	.word	0x00400323
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400300:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400304:	e010      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400306:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40030a:	e00d      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40030c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400310:	e00a      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400312:	4b08      	ldr	r3, [pc, #32]	; (400334 <osc_get_rate+0x68>)
  400314:	e008      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400316:	4b08      	ldr	r3, [pc, #32]	; (400338 <osc_get_rate+0x6c>)
  400318:	e006      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40031a:	4b08      	ldr	r3, [pc, #32]	; (40033c <osc_get_rate+0x70>)
  40031c:	e004      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40031e:	4b07      	ldr	r3, [pc, #28]	; (40033c <osc_get_rate+0x70>)
  400320:	e002      	b.n	400328 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400322:	4b06      	ldr	r3, [pc, #24]	; (40033c <osc_get_rate+0x70>)
  400324:	e000      	b.n	400328 <osc_get_rate+0x5c>
	}

	return 0;
  400326:	2300      	movs	r3, #0
}
  400328:	4618      	mov	r0, r3
  40032a:	370c      	adds	r7, #12
  40032c:	46bd      	mov	sp, r7
  40032e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400332:	4770      	bx	lr
  400334:	003d0900 	.word	0x003d0900
  400338:	007a1200 	.word	0x007a1200
  40033c:	00b71b00 	.word	0x00b71b00

00400340 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400340:	b580      	push	{r7, lr}
  400342:	b082      	sub	sp, #8
  400344:	af00      	add	r7, sp, #0
  400346:	4603      	mov	r3, r0
  400348:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40034a:	bf00      	nop
  40034c:	79fb      	ldrb	r3, [r7, #7]
  40034e:	4618      	mov	r0, r3
  400350:	4b05      	ldr	r3, [pc, #20]	; (400368 <osc_wait_ready+0x28>)
  400352:	4798      	blx	r3
  400354:	4603      	mov	r3, r0
  400356:	f083 0301 	eor.w	r3, r3, #1
  40035a:	b2db      	uxtb	r3, r3
  40035c:	2b00      	cmp	r3, #0
  40035e:	d1f5      	bne.n	40034c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400360:	bf00      	nop
  400362:	3708      	adds	r7, #8
  400364:	46bd      	mov	sp, r7
  400366:	bd80      	pop	{r7, pc}
  400368:	0040025d 	.word	0x0040025d

0040036c <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  40036c:	b580      	push	{r7, lr}
  40036e:	b086      	sub	sp, #24
  400370:	af00      	add	r7, sp, #0
  400372:	60f8      	str	r0, [r7, #12]
  400374:	607a      	str	r2, [r7, #4]
  400376:	603b      	str	r3, [r7, #0]
  400378:	460b      	mov	r3, r1
  40037a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  40037c:	687b      	ldr	r3, [r7, #4]
  40037e:	2b00      	cmp	r3, #0
  400380:	d107      	bne.n	400392 <pll_config_init+0x26>
  400382:	683b      	ldr	r3, [r7, #0]
  400384:	2b00      	cmp	r3, #0
  400386:	d104      	bne.n	400392 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400388:	68fb      	ldr	r3, [r7, #12]
  40038a:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40038e:	601a      	str	r2, [r3, #0]
  400390:	e019      	b.n	4003c6 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400392:	7afb      	ldrb	r3, [r7, #11]
  400394:	4618      	mov	r0, r3
  400396:	4b0e      	ldr	r3, [pc, #56]	; (4003d0 <pll_config_init+0x64>)
  400398:	4798      	blx	r3
  40039a:	4602      	mov	r2, r0
  40039c:	687b      	ldr	r3, [r7, #4]
  40039e:	fbb2 f3f3 	udiv	r3, r2, r3
  4003a2:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4003a4:	697b      	ldr	r3, [r7, #20]
  4003a6:	683a      	ldr	r2, [r7, #0]
  4003a8:	fb02 f303 	mul.w	r3, r2, r3
  4003ac:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4003ae:	683b      	ldr	r3, [r7, #0]
  4003b0:	3b01      	subs	r3, #1
  4003b2:	041a      	lsls	r2, r3, #16
  4003b4:	4b07      	ldr	r3, [pc, #28]	; (4003d4 <pll_config_init+0x68>)
  4003b6:	4013      	ands	r3, r2
  4003b8:	687a      	ldr	r2, [r7, #4]
  4003ba:	b2d2      	uxtb	r2, r2
  4003bc:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4003be:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  4003c2:	68fb      	ldr	r3, [r7, #12]
  4003c4:	601a      	str	r2, [r3, #0]
	}
}
  4003c6:	bf00      	nop
  4003c8:	3718      	adds	r7, #24
  4003ca:	46bd      	mov	sp, r7
  4003cc:	bd80      	pop	{r7, pc}
  4003ce:	bf00      	nop
  4003d0:	004002cd 	.word	0x004002cd
  4003d4:	07ff0000 	.word	0x07ff0000

004003d8 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003d8:	b580      	push	{r7, lr}
  4003da:	b082      	sub	sp, #8
  4003dc:	af00      	add	r7, sp, #0
  4003de:	6078      	str	r0, [r7, #4]
  4003e0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003e2:	683b      	ldr	r3, [r7, #0]
  4003e4:	2b00      	cmp	r3, #0
  4003e6:	d108      	bne.n	4003fa <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003e8:	4b09      	ldr	r3, [pc, #36]	; (400410 <pll_enable+0x38>)
  4003ea:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003ec:	4a09      	ldr	r2, [pc, #36]	; (400414 <pll_enable+0x3c>)
  4003ee:	687b      	ldr	r3, [r7, #4]
  4003f0:	681b      	ldr	r3, [r3, #0]
  4003f2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003f6:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003f8:	e005      	b.n	400406 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003fa:	4a06      	ldr	r2, [pc, #24]	; (400414 <pll_enable+0x3c>)
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	681b      	ldr	r3, [r3, #0]
  400400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400404:	61d3      	str	r3, [r2, #28]
}
  400406:	bf00      	nop
  400408:	3708      	adds	r7, #8
  40040a:	46bd      	mov	sp, r7
  40040c:	bd80      	pop	{r7, pc}
  40040e:	bf00      	nop
  400410:	00400f4d 	.word	0x00400f4d
  400414:	400e0600 	.word	0x400e0600

00400418 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400418:	b580      	push	{r7, lr}
  40041a:	b082      	sub	sp, #8
  40041c:	af00      	add	r7, sp, #0
  40041e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400420:	687b      	ldr	r3, [r7, #4]
  400422:	2b00      	cmp	r3, #0
  400424:	d103      	bne.n	40042e <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  400426:	4b05      	ldr	r3, [pc, #20]	; (40043c <pll_is_locked+0x24>)
  400428:	4798      	blx	r3
  40042a:	4603      	mov	r3, r0
  40042c:	e002      	b.n	400434 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  40042e:	4b04      	ldr	r3, [pc, #16]	; (400440 <pll_is_locked+0x28>)
  400430:	4798      	blx	r3
  400432:	4603      	mov	r3, r0
	}
}
  400434:	4618      	mov	r0, r3
  400436:	3708      	adds	r7, #8
  400438:	46bd      	mov	sp, r7
  40043a:	bd80      	pop	{r7, pc}
  40043c:	00400f69 	.word	0x00400f69
  400440:	00400f85 	.word	0x00400f85

00400444 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400444:	b580      	push	{r7, lr}
  400446:	b082      	sub	sp, #8
  400448:	af00      	add	r7, sp, #0
  40044a:	4603      	mov	r3, r0
  40044c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40044e:	79fb      	ldrb	r3, [r7, #7]
  400450:	3b03      	subs	r3, #3
  400452:	2b04      	cmp	r3, #4
  400454:	d808      	bhi.n	400468 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400456:	79fb      	ldrb	r3, [r7, #7]
  400458:	4618      	mov	r0, r3
  40045a:	4b06      	ldr	r3, [pc, #24]	; (400474 <pll_enable_source+0x30>)
  40045c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40045e:	79fb      	ldrb	r3, [r7, #7]
  400460:	4618      	mov	r0, r3
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <pll_enable_source+0x34>)
  400464:	4798      	blx	r3
		break;
  400466:	e000      	b.n	40046a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400468:	bf00      	nop
	}
}
  40046a:	bf00      	nop
  40046c:	3708      	adds	r7, #8
  40046e:	46bd      	mov	sp, r7
  400470:	bd80      	pop	{r7, pc}
  400472:	bf00      	nop
  400474:	004001d5 	.word	0x004001d5
  400478:	00400341 	.word	0x00400341

0040047c <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  40047c:	b580      	push	{r7, lr}
  40047e:	b082      	sub	sp, #8
  400480:	af00      	add	r7, sp, #0
  400482:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400484:	bf00      	nop
  400486:	6878      	ldr	r0, [r7, #4]
  400488:	4b04      	ldr	r3, [pc, #16]	; (40049c <pll_wait_for_lock+0x20>)
  40048a:	4798      	blx	r3
  40048c:	4603      	mov	r3, r0
  40048e:	2b00      	cmp	r3, #0
  400490:	d0f9      	beq.n	400486 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400492:	2300      	movs	r3, #0
}
  400494:	4618      	mov	r0, r3
  400496:	3708      	adds	r7, #8
  400498:	46bd      	mov	sp, r7
  40049a:	bd80      	pop	{r7, pc}
  40049c:	00400419 	.word	0x00400419

004004a0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4004a0:	b580      	push	{r7, lr}
  4004a2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4004a4:	2006      	movs	r0, #6
  4004a6:	4b05      	ldr	r3, [pc, #20]	; (4004bc <sysclk_get_main_hz+0x1c>)
  4004a8:	4798      	blx	r3
  4004aa:	4602      	mov	r2, r0
  4004ac:	4613      	mov	r3, r2
  4004ae:	009b      	lsls	r3, r3, #2
  4004b0:	4413      	add	r3, r2
  4004b2:	009a      	lsls	r2, r3, #2
  4004b4:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4004b6:	4618      	mov	r0, r3
  4004b8:	bd80      	pop	{r7, pc}
  4004ba:	bf00      	nop
  4004bc:	004002cd 	.word	0x004002cd

004004c0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4004c0:	b580      	push	{r7, lr}
  4004c2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4004c4:	4b02      	ldr	r3, [pc, #8]	; (4004d0 <sysclk_get_cpu_hz+0x10>)
  4004c6:	4798      	blx	r3
  4004c8:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004ca:	4618      	mov	r0, r3
  4004cc:	bd80      	pop	{r7, pc}
  4004ce:	bf00      	nop
  4004d0:	004004a1 	.word	0x004004a1

004004d4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004d4:	b590      	push	{r4, r7, lr}
  4004d6:	b083      	sub	sp, #12
  4004d8:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX/2);
  4004da:	4813      	ldr	r0, [pc, #76]	; (400528 <sysclk_init+0x54>)
  4004dc:	4b13      	ldr	r3, [pc, #76]	; (40052c <sysclk_init+0x58>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004e0:	2006      	movs	r0, #6
  4004e2:	4b13      	ldr	r3, [pc, #76]	; (400530 <sysclk_init+0x5c>)
  4004e4:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004e6:	1d38      	adds	r0, r7, #4
  4004e8:	2319      	movs	r3, #25
  4004ea:	2201      	movs	r2, #1
  4004ec:	2106      	movs	r1, #6
  4004ee:	4c11      	ldr	r4, [pc, #68]	; (400534 <sysclk_init+0x60>)
  4004f0:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004f2:	1d3b      	adds	r3, r7, #4
  4004f4:	2100      	movs	r1, #0
  4004f6:	4618      	mov	r0, r3
  4004f8:	4b0f      	ldr	r3, [pc, #60]	; (400538 <sysclk_init+0x64>)
  4004fa:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004fc:	2000      	movs	r0, #0
  4004fe:	4b0f      	ldr	r3, [pc, #60]	; (40053c <sysclk_init+0x68>)
  400500:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400502:	2002      	movs	r0, #2
  400504:	4b0e      	ldr	r3, [pc, #56]	; (400540 <sysclk_init+0x6c>)
  400506:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400508:	2000      	movs	r0, #0
  40050a:	4b0e      	ldr	r3, [pc, #56]	; (400544 <sysclk_init+0x70>)
  40050c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40050e:	4b0e      	ldr	r3, [pc, #56]	; (400548 <sysclk_init+0x74>)
  400510:	4798      	blx	r3

	/* Set a flash wait state depending on the master clock frequency */
	system_init_flash(sysclk_get_cpu_hz() / CONFIG_SYSCLK_DIV);
  400512:	4b0e      	ldr	r3, [pc, #56]	; (40054c <sysclk_init+0x78>)
  400514:	4798      	blx	r3
  400516:	4603      	mov	r3, r0
  400518:	085b      	lsrs	r3, r3, #1
  40051a:	4618      	mov	r0, r3
  40051c:	4b03      	ldr	r3, [pc, #12]	; (40052c <sysclk_init+0x58>)
  40051e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400520:	bf00      	nop
  400522:	370c      	adds	r7, #12
  400524:	46bd      	mov	sp, r7
  400526:	bd90      	pop	{r4, r7, pc}
  400528:	08f0d180 	.word	0x08f0d180
  40052c:	004016cd 	.word	0x004016cd
  400530:	00400445 	.word	0x00400445
  400534:	0040036d 	.word	0x0040036d
  400538:	004003d9 	.word	0x004003d9
  40053c:	0040047d 	.word	0x0040047d
  400540:	00400cdd 	.word	0x00400cdd
  400544:	00400d59 	.word	0x00400d59
  400548:	00401565 	.word	0x00401565
  40054c:	004004c1 	.word	0x004004c1

00400550 <afec_get_interrupt_status>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
  400550:	b480      	push	{r7}
  400552:	b083      	sub	sp, #12
  400554:	af00      	add	r7, sp, #0
  400556:	6078      	str	r0, [r7, #4]
	return afec->AFEC_ISR;
  400558:	687b      	ldr	r3, [r7, #4]
  40055a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  40055c:	4618      	mov	r0, r3
  40055e:	370c      	adds	r7, #12
  400560:	46bd      	mov	sp, r7
  400562:	f85d 7b04 	ldr.w	r7, [sp], #4
  400566:	4770      	bx	lr

00400568 <afec_get_interrupt_mask>:
 * \param afec  Base address of the AFEC.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
  400568:	b480      	push	{r7}
  40056a:	b083      	sub	sp, #12
  40056c:	af00      	add	r7, sp, #0
  40056e:	6078      	str	r0, [r7, #4]
	return afec->AFEC_IMR;
  400570:	687b      	ldr	r3, [r7, #4]
  400572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  400574:	4618      	mov	r0, r3
  400576:	370c      	adds	r7, #12
  400578:	46bd      	mov	sp, r7
  40057a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40057e:	4770      	bx	lr

00400580 <afec_find_inst_num>:
 * \param afec  Base address of the AFEC
 *
 * \return   AFEC instance number
 */
static uint32_t afec_find_inst_num(Afec *const afec)
{
  400580:	b480      	push	{r7}
  400582:	b083      	sub	sp, #12
  400584:	af00      	add	r7, sp, #0
  400586:	6078      	str	r0, [r7, #4]
#if defined(AFEC1)
	if (afec == AFEC1) {
  400588:	687b      	ldr	r3, [r7, #4]
  40058a:	4a09      	ldr	r2, [pc, #36]	; (4005b0 <afec_find_inst_num+0x30>)
  40058c:	4293      	cmp	r3, r2
  40058e:	d101      	bne.n	400594 <afec_find_inst_num+0x14>
		return 1;
  400590:	2301      	movs	r3, #1
  400592:	e006      	b.n	4005a2 <afec_find_inst_num+0x22>
	}
#endif
#if defined(AFEC0)
	if (afec == AFEC0) {
  400594:	687b      	ldr	r3, [r7, #4]
  400596:	4a07      	ldr	r2, [pc, #28]	; (4005b4 <afec_find_inst_num+0x34>)
  400598:	4293      	cmp	r3, r2
  40059a:	d101      	bne.n	4005a0 <afec_find_inst_num+0x20>
		return 0;
  40059c:	2300      	movs	r3, #0
  40059e:	e000      	b.n	4005a2 <afec_find_inst_num+0x22>
	}
#endif
	return 0;
  4005a0:	2300      	movs	r3, #0
}
  4005a2:	4618      	mov	r0, r3
  4005a4:	370c      	adds	r7, #12
  4005a6:	46bd      	mov	sp, r7
  4005a8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005ac:	4770      	bx	lr
  4005ae:	bf00      	nop
  4005b0:	40064000 	.word	0x40064000
  4005b4:	4003c000 	.word	0x4003c000

004005b8 <afec_interrupt>:
 * \param inst_num AFEC instance number to handle interrupt for
 * \param source   Interrupt source number
 */
static void afec_interrupt(uint8_t inst_num,
		enum afec_interrupt_source source)
{
  4005b8:	b580      	push	{r7, lr}
  4005ba:	b082      	sub	sp, #8
  4005bc:	af00      	add	r7, sp, #0
  4005be:	4603      	mov	r3, r0
  4005c0:	6039      	str	r1, [r7, #0]
  4005c2:	71fb      	strb	r3, [r7, #7]
	if (afec_callback_pointer[inst_num][source]) {
  4005c4:	79fb      	ldrb	r3, [r7, #7]
  4005c6:	490a      	ldr	r1, [pc, #40]	; (4005f0 <afec_interrupt+0x38>)
  4005c8:	011a      	lsls	r2, r3, #4
  4005ca:	683b      	ldr	r3, [r7, #0]
  4005cc:	4413      	add	r3, r2
  4005ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d007      	beq.n	4005e6 <afec_interrupt+0x2e>
		afec_callback_pointer[inst_num][source]();
  4005d6:	79fb      	ldrb	r3, [r7, #7]
  4005d8:	4905      	ldr	r1, [pc, #20]	; (4005f0 <afec_interrupt+0x38>)
  4005da:	011a      	lsls	r2, r3, #4
  4005dc:	683b      	ldr	r3, [r7, #0]
  4005de:	4413      	add	r3, r2
  4005e0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
  4005e4:	4798      	blx	r3
	}
}
  4005e6:	bf00      	nop
  4005e8:	3708      	adds	r7, #8
  4005ea:	46bd      	mov	sp, r7
  4005ec:	bd80      	pop	{r7, pc}
  4005ee:	bf00      	nop
  4005f0:	204004dc 	.word	0x204004dc

004005f4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  4005f4:	b590      	push	{r4, r7, lr}
  4005f6:	b087      	sub	sp, #28
  4005f8:	af00      	add	r7, sp, #0
  4005fa:	6078      	str	r0, [r7, #4]
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  4005fc:	6878      	ldr	r0, [r7, #4]
  4005fe:	4b28      	ldr	r3, [pc, #160]	; (4006a0 <afec_process_callback+0xac>)
  400600:	4798      	blx	r3
  400602:	4604      	mov	r4, r0
  400604:	6878      	ldr	r0, [r7, #4]
  400606:	4b27      	ldr	r3, [pc, #156]	; (4006a4 <afec_process_callback+0xb0>)
  400608:	4798      	blx	r3
  40060a:	4603      	mov	r3, r0
  40060c:	4023      	ands	r3, r4
  40060e:	60fb      	str	r3, [r7, #12]
	inst_num = afec_find_inst_num(afec);
  400610:	6878      	ldr	r0, [r7, #4]
  400612:	4b25      	ldr	r3, [pc, #148]	; (4006a8 <afec_process_callback+0xb4>)
  400614:	4798      	blx	r3
  400616:	6138      	str	r0, [r7, #16]

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400618:	2300      	movs	r3, #0
  40061a:	617b      	str	r3, [r7, #20]
  40061c:	e039      	b.n	400692 <afec_process_callback+0x9e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  40061e:	697b      	ldr	r3, [r7, #20]
  400620:	2b0b      	cmp	r3, #11
  400622:	d80f      	bhi.n	400644 <afec_process_callback+0x50>
				if (status & (1 << cnt)) {
					afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
				}
			}
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
  400624:	2201      	movs	r2, #1
  400626:	697b      	ldr	r3, [r7, #20]
  400628:	fa02 f303 	lsl.w	r3, r2, r3
  40062c:	461a      	mov	r2, r3
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	4013      	ands	r3, r2
  400632:	2b00      	cmp	r3, #0
  400634:	d02a      	beq.n	40068c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  400636:	693b      	ldr	r3, [r7, #16]
  400638:	b2db      	uxtb	r3, r3
  40063a:	6979      	ldr	r1, [r7, #20]
  40063c:	4618      	mov	r0, r3
  40063e:	4b1b      	ldr	r3, [pc, #108]	; (4006ac <afec_process_callback+0xb8>)
  400640:	4798      	blx	r3
  400642:	e023      	b.n	40068c <afec_process_callback+0x98>
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400644:	697b      	ldr	r3, [r7, #20]
  400646:	2b0e      	cmp	r3, #14
  400648:	d810      	bhi.n	40066c <afec_process_callback+0x78>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	330c      	adds	r3, #12
  40064e:	2201      	movs	r2, #1
  400650:	fa02 f303 	lsl.w	r3, r2, r3
  400654:	461a      	mov	r2, r3
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	4013      	ands	r3, r2
  40065a:	2b00      	cmp	r3, #0
  40065c:	d016      	beq.n	40068c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  40065e:	693b      	ldr	r3, [r7, #16]
  400660:	b2db      	uxtb	r3, r3
  400662:	6979      	ldr	r1, [r7, #20]
  400664:	4618      	mov	r0, r3
  400666:	4b11      	ldr	r3, [pc, #68]	; (4006ac <afec_process_callback+0xb8>)
  400668:	4798      	blx	r3
  40066a:	e00f      	b.n	40068c <afec_process_callback+0x98>
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  40066c:	697b      	ldr	r3, [r7, #20]
  40066e:	330f      	adds	r3, #15
  400670:	2201      	movs	r2, #1
  400672:	fa02 f303 	lsl.w	r3, r2, r3
  400676:	461a      	mov	r2, r3
  400678:	68fb      	ldr	r3, [r7, #12]
  40067a:	4013      	ands	r3, r2
  40067c:	2b00      	cmp	r3, #0
  40067e:	d005      	beq.n	40068c <afec_process_callback+0x98>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
  400680:	693b      	ldr	r3, [r7, #16]
  400682:	b2db      	uxtb	r3, r3
  400684:	6979      	ldr	r1, [r7, #20]
  400686:	4618      	mov	r0, r3
  400688:	4b08      	ldr	r3, [pc, #32]	; (4006ac <afec_process_callback+0xb8>)
  40068a:	4798      	blx	r3
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  40068c:	697b      	ldr	r3, [r7, #20]
  40068e:	3301      	adds	r3, #1
  400690:	617b      	str	r3, [r7, #20]
  400692:	697b      	ldr	r3, [r7, #20]
  400694:	2b0f      	cmp	r3, #15
  400696:	d9c2      	bls.n	40061e <afec_process_callback+0x2a>
			}
		}
	}
}
  400698:	bf00      	nop
  40069a:	371c      	adds	r7, #28
  40069c:	46bd      	mov	sp, r7
  40069e:	bd90      	pop	{r4, r7, pc}
  4006a0:	00400551 	.word	0x00400551
  4006a4:	00400569 	.word	0x00400569
  4006a8:	00400581 	.word	0x00400581
  4006ac:	004005b9 	.word	0x004005b9

004006b0 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  4006b0:	b580      	push	{r7, lr}
  4006b2:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC0);
  4006b4:	4802      	ldr	r0, [pc, #8]	; (4006c0 <AFEC0_Handler+0x10>)
  4006b6:	4b03      	ldr	r3, [pc, #12]	; (4006c4 <AFEC0_Handler+0x14>)
  4006b8:	4798      	blx	r3
}
  4006ba:	bf00      	nop
  4006bc:	bd80      	pop	{r7, pc}
  4006be:	bf00      	nop
  4006c0:	4003c000 	.word	0x4003c000
  4006c4:	004005f5 	.word	0x004005f5

004006c8 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  4006c8:	b580      	push	{r7, lr}
  4006ca:	af00      	add	r7, sp, #0
	afec_process_callback(AFEC1);
  4006cc:	4802      	ldr	r0, [pc, #8]	; (4006d8 <AFEC1_Handler+0x10>)
  4006ce:	4b03      	ldr	r3, [pc, #12]	; (4006dc <AFEC1_Handler+0x14>)
  4006d0:	4798      	blx	r3
}
  4006d2:	bf00      	nop
  4006d4:	bd80      	pop	{r7, pc}
  4006d6:	bf00      	nop
  4006d8:	40064000 	.word	0x40064000
  4006dc:	004005f5 	.word	0x004005f5

004006e0 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4006e0:	b480      	push	{r7}
  4006e2:	b085      	sub	sp, #20
  4006e4:	af00      	add	r7, sp, #0
  4006e6:	60f8      	str	r0, [r7, #12]
  4006e8:	60b9      	str	r1, [r7, #8]
  4006ea:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	2b00      	cmp	r3, #0
  4006f0:	d003      	beq.n	4006fa <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	68ba      	ldr	r2, [r7, #8]
  4006f6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4006f8:	e002      	b.n	400700 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	68ba      	ldr	r2, [r7, #8]
  4006fe:	661a      	str	r2, [r3, #96]	; 0x60
}
  400700:	bf00      	nop
  400702:	3714      	adds	r7, #20
  400704:	46bd      	mov	sp, r7
  400706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40070a:	4770      	bx	lr

0040070c <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  40070c:	b480      	push	{r7}
  40070e:	b085      	sub	sp, #20
  400710:	af00      	add	r7, sp, #0
  400712:	60f8      	str	r0, [r7, #12]
  400714:	60b9      	str	r1, [r7, #8]
  400716:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400718:	68fb      	ldr	r3, [r7, #12]
  40071a:	68ba      	ldr	r2, [r7, #8]
  40071c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400720:	687b      	ldr	r3, [r7, #4]
  400722:	005b      	lsls	r3, r3, #1
  400724:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400728:	fbb2 f3f3 	udiv	r3, r2, r3
  40072c:	3b01      	subs	r3, #1
  40072e:	f3c3 020d 	ubfx	r2, r3, #0, #14
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  400738:	bf00      	nop
  40073a:	3714      	adds	r7, #20
  40073c:	46bd      	mov	sp, r7
  40073e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400742:	4770      	bx	lr

00400744 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400744:	b480      	push	{r7}
  400746:	b083      	sub	sp, #12
  400748:	af00      	add	r7, sp, #0
  40074a:	6078      	str	r0, [r7, #4]
  40074c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40074e:	687b      	ldr	r3, [r7, #4]
  400750:	683a      	ldr	r2, [r7, #0]
  400752:	631a      	str	r2, [r3, #48]	; 0x30
}
  400754:	bf00      	nop
  400756:	370c      	adds	r7, #12
  400758:	46bd      	mov	sp, r7
  40075a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075e:	4770      	bx	lr

00400760 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400760:	b480      	push	{r7}
  400762:	b083      	sub	sp, #12
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
  400768:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40076a:	687b      	ldr	r3, [r7, #4]
  40076c:	683a      	ldr	r2, [r7, #0]
  40076e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400770:	bf00      	nop
  400772:	370c      	adds	r7, #12
  400774:	46bd      	mov	sp, r7
  400776:	f85d 7b04 	ldr.w	r7, [sp], #4
  40077a:	4770      	bx	lr

0040077c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40077c:	b480      	push	{r7}
  40077e:	b087      	sub	sp, #28
  400780:	af00      	add	r7, sp, #0
  400782:	60f8      	str	r0, [r7, #12]
  400784:	60b9      	str	r1, [r7, #8]
  400786:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400788:	68fb      	ldr	r3, [r7, #12]
  40078a:	687a      	ldr	r2, [r7, #4]
  40078c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40078e:	68bb      	ldr	r3, [r7, #8]
  400790:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400794:	d04a      	beq.n	40082c <pio_set_peripheral+0xb0>
  400796:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40079a:	d808      	bhi.n	4007ae <pio_set_peripheral+0x32>
  40079c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4007a0:	d016      	beq.n	4007d0 <pio_set_peripheral+0x54>
  4007a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4007a6:	d02c      	beq.n	400802 <pio_set_peripheral+0x86>
  4007a8:	2b00      	cmp	r3, #0
  4007aa:	d069      	beq.n	400880 <pio_set_peripheral+0x104>
  4007ac:	e064      	b.n	400878 <pio_set_peripheral+0xfc>
  4007ae:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007b2:	d065      	beq.n	400880 <pio_set_peripheral+0x104>
  4007b4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007b8:	d803      	bhi.n	4007c2 <pio_set_peripheral+0x46>
  4007ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4007be:	d04a      	beq.n	400856 <pio_set_peripheral+0xda>
  4007c0:	e05a      	b.n	400878 <pio_set_peripheral+0xfc>
  4007c2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007c6:	d05b      	beq.n	400880 <pio_set_peripheral+0x104>
  4007c8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007cc:	d058      	beq.n	400880 <pio_set_peripheral+0x104>
  4007ce:	e053      	b.n	400878 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4007d0:	68fb      	ldr	r3, [r7, #12]
  4007d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4007d4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4007d6:	68fb      	ldr	r3, [r7, #12]
  4007d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4007da:	687b      	ldr	r3, [r7, #4]
  4007dc:	43d9      	mvns	r1, r3
  4007de:	697b      	ldr	r3, [r7, #20]
  4007e0:	400b      	ands	r3, r1
  4007e2:	401a      	ands	r2, r3
  4007e4:	68fb      	ldr	r3, [r7, #12]
  4007e6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4007e8:	68fb      	ldr	r3, [r7, #12]
  4007ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4007ec:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4007ee:	68fb      	ldr	r3, [r7, #12]
  4007f0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4007f2:	687b      	ldr	r3, [r7, #4]
  4007f4:	43d9      	mvns	r1, r3
  4007f6:	697b      	ldr	r3, [r7, #20]
  4007f8:	400b      	ands	r3, r1
  4007fa:	401a      	ands	r2, r3
  4007fc:	68fb      	ldr	r3, [r7, #12]
  4007fe:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400800:	e03a      	b.n	400878 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400806:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400808:	687a      	ldr	r2, [r7, #4]
  40080a:	697b      	ldr	r3, [r7, #20]
  40080c:	431a      	orrs	r2, r3
  40080e:	68fb      	ldr	r3, [r7, #12]
  400810:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400812:	68fb      	ldr	r3, [r7, #12]
  400814:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400816:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400818:	68fb      	ldr	r3, [r7, #12]
  40081a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40081c:	687b      	ldr	r3, [r7, #4]
  40081e:	43d9      	mvns	r1, r3
  400820:	697b      	ldr	r3, [r7, #20]
  400822:	400b      	ands	r3, r1
  400824:	401a      	ands	r2, r3
  400826:	68fb      	ldr	r3, [r7, #12]
  400828:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40082a:	e025      	b.n	400878 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40082c:	68fb      	ldr	r3, [r7, #12]
  40082e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400830:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400832:	68fb      	ldr	r3, [r7, #12]
  400834:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400836:	687b      	ldr	r3, [r7, #4]
  400838:	43d9      	mvns	r1, r3
  40083a:	697b      	ldr	r3, [r7, #20]
  40083c:	400b      	ands	r3, r1
  40083e:	401a      	ands	r2, r3
  400840:	68fb      	ldr	r3, [r7, #12]
  400842:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400844:	68fb      	ldr	r3, [r7, #12]
  400846:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400848:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40084a:	687a      	ldr	r2, [r7, #4]
  40084c:	697b      	ldr	r3, [r7, #20]
  40084e:	431a      	orrs	r2, r3
  400850:	68fb      	ldr	r3, [r7, #12]
  400852:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400854:	e010      	b.n	400878 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400856:	68fb      	ldr	r3, [r7, #12]
  400858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40085a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40085c:	687a      	ldr	r2, [r7, #4]
  40085e:	697b      	ldr	r3, [r7, #20]
  400860:	431a      	orrs	r2, r3
  400862:	68fb      	ldr	r3, [r7, #12]
  400864:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400866:	68fb      	ldr	r3, [r7, #12]
  400868:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40086a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40086c:	687a      	ldr	r2, [r7, #4]
  40086e:	697b      	ldr	r3, [r7, #20]
  400870:	431a      	orrs	r2, r3
  400872:	68fb      	ldr	r3, [r7, #12]
  400874:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400876:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400878:	68fb      	ldr	r3, [r7, #12]
  40087a:	687a      	ldr	r2, [r7, #4]
  40087c:	605a      	str	r2, [r3, #4]
  40087e:	e000      	b.n	400882 <pio_set_peripheral+0x106>
		return;
  400880:	bf00      	nop
}
  400882:	371c      	adds	r7, #28
  400884:	46bd      	mov	sp, r7
  400886:	f85d 7b04 	ldr.w	r7, [sp], #4
  40088a:	4770      	bx	lr

0040088c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40088c:	b580      	push	{r7, lr}
  40088e:	b084      	sub	sp, #16
  400890:	af00      	add	r7, sp, #0
  400892:	60f8      	str	r0, [r7, #12]
  400894:	60b9      	str	r1, [r7, #8]
  400896:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400898:	68b9      	ldr	r1, [r7, #8]
  40089a:	68f8      	ldr	r0, [r7, #12]
  40089c:	4b19      	ldr	r3, [pc, #100]	; (400904 <pio_set_input+0x78>)
  40089e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4008a0:	687b      	ldr	r3, [r7, #4]
  4008a2:	f003 0301 	and.w	r3, r3, #1
  4008a6:	461a      	mov	r2, r3
  4008a8:	68b9      	ldr	r1, [r7, #8]
  4008aa:	68f8      	ldr	r0, [r7, #12]
  4008ac:	4b16      	ldr	r3, [pc, #88]	; (400908 <pio_set_input+0x7c>)
  4008ae:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4008b0:	687b      	ldr	r3, [r7, #4]
  4008b2:	f003 030a 	and.w	r3, r3, #10
  4008b6:	2b00      	cmp	r3, #0
  4008b8:	d003      	beq.n	4008c2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4008ba:	68fb      	ldr	r3, [r7, #12]
  4008bc:	68ba      	ldr	r2, [r7, #8]
  4008be:	621a      	str	r2, [r3, #32]
  4008c0:	e002      	b.n	4008c8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4008c2:	68fb      	ldr	r3, [r7, #12]
  4008c4:	68ba      	ldr	r2, [r7, #8]
  4008c6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4008c8:	687b      	ldr	r3, [r7, #4]
  4008ca:	f003 0302 	and.w	r3, r3, #2
  4008ce:	2b00      	cmp	r3, #0
  4008d0:	d004      	beq.n	4008dc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4008d2:	68fb      	ldr	r3, [r7, #12]
  4008d4:	68ba      	ldr	r2, [r7, #8]
  4008d6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4008da:	e008      	b.n	4008ee <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4008dc:	687b      	ldr	r3, [r7, #4]
  4008de:	f003 0308 	and.w	r3, r3, #8
  4008e2:	2b00      	cmp	r3, #0
  4008e4:	d003      	beq.n	4008ee <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4008e6:	68fb      	ldr	r3, [r7, #12]
  4008e8:	68ba      	ldr	r2, [r7, #8]
  4008ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4008ee:	68fb      	ldr	r3, [r7, #12]
  4008f0:	68ba      	ldr	r2, [r7, #8]
  4008f2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4008f4:	68fb      	ldr	r3, [r7, #12]
  4008f6:	68ba      	ldr	r2, [r7, #8]
  4008f8:	601a      	str	r2, [r3, #0]
}
  4008fa:	bf00      	nop
  4008fc:	3710      	adds	r7, #16
  4008fe:	46bd      	mov	sp, r7
  400900:	bd80      	pop	{r7, pc}
  400902:	bf00      	nop
  400904:	00400ac5 	.word	0x00400ac5
  400908:	004006e1 	.word	0x004006e1

0040090c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40090c:	b580      	push	{r7, lr}
  40090e:	b084      	sub	sp, #16
  400910:	af00      	add	r7, sp, #0
  400912:	60f8      	str	r0, [r7, #12]
  400914:	60b9      	str	r1, [r7, #8]
  400916:	607a      	str	r2, [r7, #4]
  400918:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40091a:	68b9      	ldr	r1, [r7, #8]
  40091c:	68f8      	ldr	r0, [r7, #12]
  40091e:	4b12      	ldr	r3, [pc, #72]	; (400968 <pio_set_output+0x5c>)
  400920:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400922:	69ba      	ldr	r2, [r7, #24]
  400924:	68b9      	ldr	r1, [r7, #8]
  400926:	68f8      	ldr	r0, [r7, #12]
  400928:	4b10      	ldr	r3, [pc, #64]	; (40096c <pio_set_output+0x60>)
  40092a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40092c:	683b      	ldr	r3, [r7, #0]
  40092e:	2b00      	cmp	r3, #0
  400930:	d003      	beq.n	40093a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400932:	68fb      	ldr	r3, [r7, #12]
  400934:	68ba      	ldr	r2, [r7, #8]
  400936:	651a      	str	r2, [r3, #80]	; 0x50
  400938:	e002      	b.n	400940 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	68ba      	ldr	r2, [r7, #8]
  40093e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400940:	687b      	ldr	r3, [r7, #4]
  400942:	2b00      	cmp	r3, #0
  400944:	d003      	beq.n	40094e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400946:	68fb      	ldr	r3, [r7, #12]
  400948:	68ba      	ldr	r2, [r7, #8]
  40094a:	631a      	str	r2, [r3, #48]	; 0x30
  40094c:	e002      	b.n	400954 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	68ba      	ldr	r2, [r7, #8]
  400952:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400954:	68fb      	ldr	r3, [r7, #12]
  400956:	68ba      	ldr	r2, [r7, #8]
  400958:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40095a:	68fb      	ldr	r3, [r7, #12]
  40095c:	68ba      	ldr	r2, [r7, #8]
  40095e:	601a      	str	r2, [r3, #0]
}
  400960:	bf00      	nop
  400962:	3710      	adds	r7, #16
  400964:	46bd      	mov	sp, r7
  400966:	bd80      	pop	{r7, pc}
  400968:	00400ac5 	.word	0x00400ac5
  40096c:	004006e1 	.word	0x004006e1

00400970 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  400970:	b590      	push	{r4, r7, lr}
  400972:	b087      	sub	sp, #28
  400974:	af02      	add	r7, sp, #8
  400976:	60f8      	str	r0, [r7, #12]
  400978:	60b9      	str	r1, [r7, #8]
  40097a:	607a      	str	r2, [r7, #4]
  40097c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40097e:	68bb      	ldr	r3, [r7, #8]
  400980:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400984:	d016      	beq.n	4009b4 <pio_configure+0x44>
  400986:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40098a:	d809      	bhi.n	4009a0 <pio_configure+0x30>
  40098c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400990:	d010      	beq.n	4009b4 <pio_configure+0x44>
  400992:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400996:	d00d      	beq.n	4009b4 <pio_configure+0x44>
  400998:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40099c:	d00a      	beq.n	4009b4 <pio_configure+0x44>
  40099e:	e03d      	b.n	400a1c <pio_configure+0xac>
  4009a0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4009a4:	d01a      	beq.n	4009dc <pio_configure+0x6c>
  4009a6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009aa:	d017      	beq.n	4009dc <pio_configure+0x6c>
  4009ac:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4009b0:	d00e      	beq.n	4009d0 <pio_configure+0x60>
  4009b2:	e033      	b.n	400a1c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4009b4:	687a      	ldr	r2, [r7, #4]
  4009b6:	68b9      	ldr	r1, [r7, #8]
  4009b8:	68f8      	ldr	r0, [r7, #12]
  4009ba:	4b1c      	ldr	r3, [pc, #112]	; (400a2c <pio_configure+0xbc>)
  4009bc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4009be:	683b      	ldr	r3, [r7, #0]
  4009c0:	f003 0301 	and.w	r3, r3, #1
  4009c4:	461a      	mov	r2, r3
  4009c6:	6879      	ldr	r1, [r7, #4]
  4009c8:	68f8      	ldr	r0, [r7, #12]
  4009ca:	4b19      	ldr	r3, [pc, #100]	; (400a30 <pio_configure+0xc0>)
  4009cc:	4798      	blx	r3
		break;
  4009ce:	e027      	b.n	400a20 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4009d0:	683a      	ldr	r2, [r7, #0]
  4009d2:	6879      	ldr	r1, [r7, #4]
  4009d4:	68f8      	ldr	r0, [r7, #12]
  4009d6:	4b17      	ldr	r3, [pc, #92]	; (400a34 <pio_configure+0xc4>)
  4009d8:	4798      	blx	r3
		break;
  4009da:	e021      	b.n	400a20 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4009dc:	68bb      	ldr	r3, [r7, #8]
  4009de:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009e2:	bf0c      	ite	eq
  4009e4:	2301      	moveq	r3, #1
  4009e6:	2300      	movne	r3, #0
  4009e8:	b2db      	uxtb	r3, r3
  4009ea:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  4009ec:	683b      	ldr	r3, [r7, #0]
  4009ee:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4009f2:	2b00      	cmp	r3, #0
  4009f4:	bf14      	ite	ne
  4009f6:	2301      	movne	r3, #1
  4009f8:	2300      	moveq	r3, #0
  4009fa:	b2db      	uxtb	r3, r3
  4009fc:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  4009fe:	683b      	ldr	r3, [r7, #0]
  400a00:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400a04:	2b00      	cmp	r3, #0
  400a06:	bf14      	ite	ne
  400a08:	2301      	movne	r3, #1
  400a0a:	2300      	moveq	r3, #0
  400a0c:	b2db      	uxtb	r3, r3
  400a0e:	9300      	str	r3, [sp, #0]
  400a10:	460b      	mov	r3, r1
  400a12:	6879      	ldr	r1, [r7, #4]
  400a14:	68f8      	ldr	r0, [r7, #12]
  400a16:	4c08      	ldr	r4, [pc, #32]	; (400a38 <pio_configure+0xc8>)
  400a18:	47a0      	blx	r4
		break;
  400a1a:	e001      	b.n	400a20 <pio_configure+0xb0>

	default:
		return 0;
  400a1c:	2300      	movs	r3, #0
  400a1e:	e000      	b.n	400a22 <pio_configure+0xb2>
	}

	return 1;
  400a20:	2301      	movs	r3, #1
}
  400a22:	4618      	mov	r0, r3
  400a24:	3714      	adds	r7, #20
  400a26:	46bd      	mov	sp, r7
  400a28:	bd90      	pop	{r4, r7, pc}
  400a2a:	bf00      	nop
  400a2c:	0040077d 	.word	0x0040077d
  400a30:	004006e1 	.word	0x004006e1
  400a34:	0040088d 	.word	0x0040088d
  400a38:	0040090d 	.word	0x0040090d

00400a3c <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400a3c:	b480      	push	{r7}
  400a3e:	b085      	sub	sp, #20
  400a40:	af00      	add	r7, sp, #0
  400a42:	60f8      	str	r0, [r7, #12]
  400a44:	60b9      	str	r1, [r7, #8]
  400a46:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400a48:	687b      	ldr	r3, [r7, #4]
  400a4a:	f003 0310 	and.w	r3, r3, #16
  400a4e:	2b00      	cmp	r3, #0
  400a50:	d020      	beq.n	400a94 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  400a52:	68fb      	ldr	r3, [r7, #12]
  400a54:	68ba      	ldr	r2, [r7, #8]
  400a56:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400a5a:	687b      	ldr	r3, [r7, #4]
  400a5c:	f003 0320 	and.w	r3, r3, #32
  400a60:	2b00      	cmp	r3, #0
  400a62:	d004      	beq.n	400a6e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400a64:	68fb      	ldr	r3, [r7, #12]
  400a66:	68ba      	ldr	r2, [r7, #8]
  400a68:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400a6c:	e003      	b.n	400a76 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400a6e:	68fb      	ldr	r3, [r7, #12]
  400a70:	68ba      	ldr	r2, [r7, #8]
  400a72:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400a76:	687b      	ldr	r3, [r7, #4]
  400a78:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400a7c:	2b00      	cmp	r3, #0
  400a7e:	d004      	beq.n	400a8a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400a80:	68fb      	ldr	r3, [r7, #12]
  400a82:	68ba      	ldr	r2, [r7, #8]
  400a84:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400a88:	e008      	b.n	400a9c <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400a8a:	68fb      	ldr	r3, [r7, #12]
  400a8c:	68ba      	ldr	r2, [r7, #8]
  400a8e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  400a92:	e003      	b.n	400a9c <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400a94:	68fb      	ldr	r3, [r7, #12]
  400a96:	68ba      	ldr	r2, [r7, #8]
  400a98:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400a9c:	bf00      	nop
  400a9e:	3714      	adds	r7, #20
  400aa0:	46bd      	mov	sp, r7
  400aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aa6:	4770      	bx	lr

00400aa8 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400aa8:	b480      	push	{r7}
  400aaa:	b083      	sub	sp, #12
  400aac:	af00      	add	r7, sp, #0
  400aae:	6078      	str	r0, [r7, #4]
  400ab0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400ab2:	687b      	ldr	r3, [r7, #4]
  400ab4:	683a      	ldr	r2, [r7, #0]
  400ab6:	641a      	str	r2, [r3, #64]	; 0x40
}
  400ab8:	bf00      	nop
  400aba:	370c      	adds	r7, #12
  400abc:	46bd      	mov	sp, r7
  400abe:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ac2:	4770      	bx	lr

00400ac4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400ac4:	b480      	push	{r7}
  400ac6:	b083      	sub	sp, #12
  400ac8:	af00      	add	r7, sp, #0
  400aca:	6078      	str	r0, [r7, #4]
  400acc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400ace:	687b      	ldr	r3, [r7, #4]
  400ad0:	683a      	ldr	r2, [r7, #0]
  400ad2:	645a      	str	r2, [r3, #68]	; 0x44
}
  400ad4:	bf00      	nop
  400ad6:	370c      	adds	r7, #12
  400ad8:	46bd      	mov	sp, r7
  400ada:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ade:	4770      	bx	lr

00400ae0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400ae0:	b480      	push	{r7}
  400ae2:	b083      	sub	sp, #12
  400ae4:	af00      	add	r7, sp, #0
  400ae6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400ae8:	687b      	ldr	r3, [r7, #4]
  400aea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400aec:	4618      	mov	r0, r3
  400aee:	370c      	adds	r7, #12
  400af0:	46bd      	mov	sp, r7
  400af2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400af6:	4770      	bx	lr

00400af8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400af8:	b480      	push	{r7}
  400afa:	b083      	sub	sp, #12
  400afc:	af00      	add	r7, sp, #0
  400afe:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  400b00:	687b      	ldr	r3, [r7, #4]
  400b02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400b04:	4618      	mov	r0, r3
  400b06:	370c      	adds	r7, #12
  400b08:	46bd      	mov	sp, r7
  400b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b0e:	4770      	bx	lr

00400b10 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400b10:	b580      	push	{r7, lr}
  400b12:	b084      	sub	sp, #16
  400b14:	af00      	add	r7, sp, #0
  400b16:	6078      	str	r0, [r7, #4]
  400b18:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400b1a:	6878      	ldr	r0, [r7, #4]
  400b1c:	4b26      	ldr	r3, [pc, #152]	; (400bb8 <pio_handler_process+0xa8>)
  400b1e:	4798      	blx	r3
  400b20:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400b22:	6878      	ldr	r0, [r7, #4]
  400b24:	4b25      	ldr	r3, [pc, #148]	; (400bbc <pio_handler_process+0xac>)
  400b26:	4798      	blx	r3
  400b28:	4602      	mov	r2, r0
  400b2a:	68fb      	ldr	r3, [r7, #12]
  400b2c:	4013      	ands	r3, r2
  400b2e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400b30:	68fb      	ldr	r3, [r7, #12]
  400b32:	2b00      	cmp	r3, #0
  400b34:	d03c      	beq.n	400bb0 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400b36:	2300      	movs	r3, #0
  400b38:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400b3a:	e034      	b.n	400ba6 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400b3c:	4a20      	ldr	r2, [pc, #128]	; (400bc0 <pio_handler_process+0xb0>)
  400b3e:	68bb      	ldr	r3, [r7, #8]
  400b40:	011b      	lsls	r3, r3, #4
  400b42:	4413      	add	r3, r2
  400b44:	681a      	ldr	r2, [r3, #0]
  400b46:	683b      	ldr	r3, [r7, #0]
  400b48:	429a      	cmp	r2, r3
  400b4a:	d126      	bne.n	400b9a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400b4c:	4a1c      	ldr	r2, [pc, #112]	; (400bc0 <pio_handler_process+0xb0>)
  400b4e:	68bb      	ldr	r3, [r7, #8]
  400b50:	011b      	lsls	r3, r3, #4
  400b52:	4413      	add	r3, r2
  400b54:	3304      	adds	r3, #4
  400b56:	681a      	ldr	r2, [r3, #0]
  400b58:	68fb      	ldr	r3, [r7, #12]
  400b5a:	4013      	ands	r3, r2
  400b5c:	2b00      	cmp	r3, #0
  400b5e:	d01c      	beq.n	400b9a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400b60:	4a17      	ldr	r2, [pc, #92]	; (400bc0 <pio_handler_process+0xb0>)
  400b62:	68bb      	ldr	r3, [r7, #8]
  400b64:	011b      	lsls	r3, r3, #4
  400b66:	4413      	add	r3, r2
  400b68:	330c      	adds	r3, #12
  400b6a:	681b      	ldr	r3, [r3, #0]
  400b6c:	4914      	ldr	r1, [pc, #80]	; (400bc0 <pio_handler_process+0xb0>)
  400b6e:	68ba      	ldr	r2, [r7, #8]
  400b70:	0112      	lsls	r2, r2, #4
  400b72:	440a      	add	r2, r1
  400b74:	6810      	ldr	r0, [r2, #0]
  400b76:	4912      	ldr	r1, [pc, #72]	; (400bc0 <pio_handler_process+0xb0>)
  400b78:	68ba      	ldr	r2, [r7, #8]
  400b7a:	0112      	lsls	r2, r2, #4
  400b7c:	440a      	add	r2, r1
  400b7e:	3204      	adds	r2, #4
  400b80:	6812      	ldr	r2, [r2, #0]
  400b82:	4611      	mov	r1, r2
  400b84:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400b86:	4a0e      	ldr	r2, [pc, #56]	; (400bc0 <pio_handler_process+0xb0>)
  400b88:	68bb      	ldr	r3, [r7, #8]
  400b8a:	011b      	lsls	r3, r3, #4
  400b8c:	4413      	add	r3, r2
  400b8e:	3304      	adds	r3, #4
  400b90:	681b      	ldr	r3, [r3, #0]
  400b92:	43db      	mvns	r3, r3
  400b94:	68fa      	ldr	r2, [r7, #12]
  400b96:	4013      	ands	r3, r2
  400b98:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400b9a:	68bb      	ldr	r3, [r7, #8]
  400b9c:	3301      	adds	r3, #1
  400b9e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ba0:	68bb      	ldr	r3, [r7, #8]
  400ba2:	2b06      	cmp	r3, #6
  400ba4:	d803      	bhi.n	400bae <pio_handler_process+0x9e>
		while (status != 0) {
  400ba6:	68fb      	ldr	r3, [r7, #12]
  400ba8:	2b00      	cmp	r3, #0
  400baa:	d1c7      	bne.n	400b3c <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400bac:	e000      	b.n	400bb0 <pio_handler_process+0xa0>
				break;
  400bae:	bf00      	nop
}
  400bb0:	bf00      	nop
  400bb2:	3710      	adds	r7, #16
  400bb4:	46bd      	mov	sp, r7
  400bb6:	bd80      	pop	{r7, pc}
  400bb8:	00400ae1 	.word	0x00400ae1
  400bbc:	00400af9 	.word	0x00400af9
  400bc0:	20400460 	.word	0x20400460

00400bc4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400bc4:	b580      	push	{r7, lr}
  400bc6:	b086      	sub	sp, #24
  400bc8:	af00      	add	r7, sp, #0
  400bca:	60f8      	str	r0, [r7, #12]
  400bcc:	60b9      	str	r1, [r7, #8]
  400bce:	607a      	str	r2, [r7, #4]
  400bd0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400bd2:	4b21      	ldr	r3, [pc, #132]	; (400c58 <pio_handler_set+0x94>)
  400bd4:	681b      	ldr	r3, [r3, #0]
  400bd6:	2b06      	cmp	r3, #6
  400bd8:	d901      	bls.n	400bde <pio_handler_set+0x1a>
		return 1;
  400bda:	2301      	movs	r3, #1
  400bdc:	e038      	b.n	400c50 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400bde:	2300      	movs	r3, #0
  400be0:	75fb      	strb	r3, [r7, #23]
  400be2:	e011      	b.n	400c08 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400be4:	7dfb      	ldrb	r3, [r7, #23]
  400be6:	011b      	lsls	r3, r3, #4
  400be8:	4a1c      	ldr	r2, [pc, #112]	; (400c5c <pio_handler_set+0x98>)
  400bea:	4413      	add	r3, r2
  400bec:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400bee:	693b      	ldr	r3, [r7, #16]
  400bf0:	681a      	ldr	r2, [r3, #0]
  400bf2:	68bb      	ldr	r3, [r7, #8]
  400bf4:	429a      	cmp	r2, r3
  400bf6:	d104      	bne.n	400c02 <pio_handler_set+0x3e>
  400bf8:	693b      	ldr	r3, [r7, #16]
  400bfa:	685a      	ldr	r2, [r3, #4]
  400bfc:	687b      	ldr	r3, [r7, #4]
  400bfe:	429a      	cmp	r2, r3
  400c00:	d008      	beq.n	400c14 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400c02:	7dfb      	ldrb	r3, [r7, #23]
  400c04:	3301      	adds	r3, #1
  400c06:	75fb      	strb	r3, [r7, #23]
  400c08:	7dfa      	ldrb	r2, [r7, #23]
  400c0a:	4b13      	ldr	r3, [pc, #76]	; (400c58 <pio_handler_set+0x94>)
  400c0c:	681b      	ldr	r3, [r3, #0]
  400c0e:	429a      	cmp	r2, r3
  400c10:	d9e8      	bls.n	400be4 <pio_handler_set+0x20>
  400c12:	e000      	b.n	400c16 <pio_handler_set+0x52>
			break;
  400c14:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400c16:	693b      	ldr	r3, [r7, #16]
  400c18:	68ba      	ldr	r2, [r7, #8]
  400c1a:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400c1c:	693b      	ldr	r3, [r7, #16]
  400c1e:	687a      	ldr	r2, [r7, #4]
  400c20:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400c22:	693b      	ldr	r3, [r7, #16]
  400c24:	683a      	ldr	r2, [r7, #0]
  400c26:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400c28:	693b      	ldr	r3, [r7, #16]
  400c2a:	6a3a      	ldr	r2, [r7, #32]
  400c2c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400c2e:	7dfa      	ldrb	r2, [r7, #23]
  400c30:	4b09      	ldr	r3, [pc, #36]	; (400c58 <pio_handler_set+0x94>)
  400c32:	681b      	ldr	r3, [r3, #0]
  400c34:	3301      	adds	r3, #1
  400c36:	429a      	cmp	r2, r3
  400c38:	d104      	bne.n	400c44 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400c3a:	4b07      	ldr	r3, [pc, #28]	; (400c58 <pio_handler_set+0x94>)
  400c3c:	681b      	ldr	r3, [r3, #0]
  400c3e:	3301      	adds	r3, #1
  400c40:	4a05      	ldr	r2, [pc, #20]	; (400c58 <pio_handler_set+0x94>)
  400c42:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400c44:	683a      	ldr	r2, [r7, #0]
  400c46:	6879      	ldr	r1, [r7, #4]
  400c48:	68f8      	ldr	r0, [r7, #12]
  400c4a:	4b05      	ldr	r3, [pc, #20]	; (400c60 <pio_handler_set+0x9c>)
  400c4c:	4798      	blx	r3

	return 0;
  400c4e:	2300      	movs	r3, #0
}
  400c50:	4618      	mov	r0, r3
  400c52:	3718      	adds	r7, #24
  400c54:	46bd      	mov	sp, r7
  400c56:	bd80      	pop	{r7, pc}
  400c58:	204004d0 	.word	0x204004d0
  400c5c:	20400460 	.word	0x20400460
  400c60:	00400a3d 	.word	0x00400a3d

00400c64 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c64:	b580      	push	{r7, lr}
  400c66:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400c68:	210a      	movs	r1, #10
  400c6a:	4802      	ldr	r0, [pc, #8]	; (400c74 <PIOA_Handler+0x10>)
  400c6c:	4b02      	ldr	r3, [pc, #8]	; (400c78 <PIOA_Handler+0x14>)
  400c6e:	4798      	blx	r3
}
  400c70:	bf00      	nop
  400c72:	bd80      	pop	{r7, pc}
  400c74:	400e0e00 	.word	0x400e0e00
  400c78:	00400b11 	.word	0x00400b11

00400c7c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c7c:	b580      	push	{r7, lr}
  400c7e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400c80:	210b      	movs	r1, #11
  400c82:	4802      	ldr	r0, [pc, #8]	; (400c8c <PIOB_Handler+0x10>)
  400c84:	4b02      	ldr	r3, [pc, #8]	; (400c90 <PIOB_Handler+0x14>)
  400c86:	4798      	blx	r3
}
  400c88:	bf00      	nop
  400c8a:	bd80      	pop	{r7, pc}
  400c8c:	400e1000 	.word	0x400e1000
  400c90:	00400b11 	.word	0x00400b11

00400c94 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400c98:	210c      	movs	r1, #12
  400c9a:	4802      	ldr	r0, [pc, #8]	; (400ca4 <PIOC_Handler+0x10>)
  400c9c:	4b02      	ldr	r3, [pc, #8]	; (400ca8 <PIOC_Handler+0x14>)
  400c9e:	4798      	blx	r3
}
  400ca0:	bf00      	nop
  400ca2:	bd80      	pop	{r7, pc}
  400ca4:	400e1200 	.word	0x400e1200
  400ca8:	00400b11 	.word	0x00400b11

00400cac <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400cac:	b580      	push	{r7, lr}
  400cae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400cb0:	2110      	movs	r1, #16
  400cb2:	4802      	ldr	r0, [pc, #8]	; (400cbc <PIOD_Handler+0x10>)
  400cb4:	4b02      	ldr	r3, [pc, #8]	; (400cc0 <PIOD_Handler+0x14>)
  400cb6:	4798      	blx	r3
}
  400cb8:	bf00      	nop
  400cba:	bd80      	pop	{r7, pc}
  400cbc:	400e1400 	.word	0x400e1400
  400cc0:	00400b11 	.word	0x00400b11

00400cc4 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400cc4:	b580      	push	{r7, lr}
  400cc6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400cc8:	2111      	movs	r1, #17
  400cca:	4802      	ldr	r0, [pc, #8]	; (400cd4 <PIOE_Handler+0x10>)
  400ccc:	4b02      	ldr	r3, [pc, #8]	; (400cd8 <PIOE_Handler+0x14>)
  400cce:	4798      	blx	r3
}
  400cd0:	bf00      	nop
  400cd2:	bd80      	pop	{r7, pc}
  400cd4:	400e1600 	.word	0x400e1600
  400cd8:	00400b11 	.word	0x00400b11

00400cdc <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400cdc:	b480      	push	{r7}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400ce4:	687b      	ldr	r3, [r7, #4]
  400ce6:	3b01      	subs	r3, #1
  400ce8:	2b03      	cmp	r3, #3
  400cea:	d81a      	bhi.n	400d22 <pmc_mck_set_division+0x46>
  400cec:	a201      	add	r2, pc, #4	; (adr r2, 400cf4 <pmc_mck_set_division+0x18>)
  400cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400cf2:	bf00      	nop
  400cf4:	00400d05 	.word	0x00400d05
  400cf8:	00400d0b 	.word	0x00400d0b
  400cfc:	00400d13 	.word	0x00400d13
  400d00:	00400d1b 	.word	0x00400d1b
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d04:	2300      	movs	r3, #0
  400d06:	607b      	str	r3, [r7, #4]
			break;
  400d08:	e00e      	b.n	400d28 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400d0a:	f44f 7380 	mov.w	r3, #256	; 0x100
  400d0e:	607b      	str	r3, [r7, #4]
			break;
  400d10:	e00a      	b.n	400d28 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400d12:	f44f 7340 	mov.w	r3, #768	; 0x300
  400d16:	607b      	str	r3, [r7, #4]
			break;
  400d18:	e006      	b.n	400d28 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400d1a:	f44f 7300 	mov.w	r3, #512	; 0x200
  400d1e:	607b      	str	r3, [r7, #4]
			break;
  400d20:	e002      	b.n	400d28 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d22:	2300      	movs	r3, #0
  400d24:	607b      	str	r3, [r7, #4]
			break;
  400d26:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400d28:	490a      	ldr	r1, [pc, #40]	; (400d54 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d2a:	4b0a      	ldr	r3, [pc, #40]	; (400d54 <pmc_mck_set_division+0x78>)
  400d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400d32:	687b      	ldr	r3, [r7, #4]
  400d34:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400d36:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400d38:	bf00      	nop
  400d3a:	4b06      	ldr	r3, [pc, #24]	; (400d54 <pmc_mck_set_division+0x78>)
  400d3c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d3e:	f003 0308 	and.w	r3, r3, #8
  400d42:	2b00      	cmp	r3, #0
  400d44:	d0f9      	beq.n	400d3a <pmc_mck_set_division+0x5e>
}
  400d46:	bf00      	nop
  400d48:	370c      	adds	r7, #12
  400d4a:	46bd      	mov	sp, r7
  400d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d50:	4770      	bx	lr
  400d52:	bf00      	nop
  400d54:	400e0600 	.word	0x400e0600

00400d58 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400d58:	b480      	push	{r7}
  400d5a:	b085      	sub	sp, #20
  400d5c:	af00      	add	r7, sp, #0
  400d5e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400d60:	491d      	ldr	r1, [pc, #116]	; (400dd8 <pmc_switch_mck_to_pllack+0x80>)
  400d62:	4b1d      	ldr	r3, [pc, #116]	; (400dd8 <pmc_switch_mck_to_pllack+0x80>)
  400d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d66:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400d6a:	687b      	ldr	r3, [r7, #4]
  400d6c:	4313      	orrs	r3, r2
  400d6e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d70:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400d74:	60fb      	str	r3, [r7, #12]
  400d76:	e007      	b.n	400d88 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d78:	68fb      	ldr	r3, [r7, #12]
  400d7a:	2b00      	cmp	r3, #0
  400d7c:	d101      	bne.n	400d82 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400d7e:	2301      	movs	r3, #1
  400d80:	e023      	b.n	400dca <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400d82:	68fb      	ldr	r3, [r7, #12]
  400d84:	3b01      	subs	r3, #1
  400d86:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400d88:	4b13      	ldr	r3, [pc, #76]	; (400dd8 <pmc_switch_mck_to_pllack+0x80>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f003 0308 	and.w	r3, r3, #8
  400d90:	2b00      	cmp	r3, #0
  400d92:	d0f1      	beq.n	400d78 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400d94:	4a10      	ldr	r2, [pc, #64]	; (400dd8 <pmc_switch_mck_to_pllack+0x80>)
  400d96:	4b10      	ldr	r3, [pc, #64]	; (400dd8 <pmc_switch_mck_to_pllack+0x80>)
  400d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400d9a:	f023 0303 	bic.w	r3, r3, #3
  400d9e:	f043 0302 	orr.w	r3, r3, #2
  400da2:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400da4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400da8:	60fb      	str	r3, [r7, #12]
  400daa:	e007      	b.n	400dbc <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400dac:	68fb      	ldr	r3, [r7, #12]
  400dae:	2b00      	cmp	r3, #0
  400db0:	d101      	bne.n	400db6 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400db2:	2301      	movs	r3, #1
  400db4:	e009      	b.n	400dca <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400db6:	68fb      	ldr	r3, [r7, #12]
  400db8:	3b01      	subs	r3, #1
  400dba:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400dbc:	4b06      	ldr	r3, [pc, #24]	; (400dd8 <pmc_switch_mck_to_pllack+0x80>)
  400dbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dc0:	f003 0308 	and.w	r3, r3, #8
  400dc4:	2b00      	cmp	r3, #0
  400dc6:	d0f1      	beq.n	400dac <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400dc8:	2300      	movs	r3, #0
}
  400dca:	4618      	mov	r0, r3
  400dcc:	3714      	adds	r7, #20
  400dce:	46bd      	mov	sp, r7
  400dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dd4:	4770      	bx	lr
  400dd6:	bf00      	nop
  400dd8:	400e0600 	.word	0x400e0600

00400ddc <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400ddc:	b480      	push	{r7}
  400dde:	b083      	sub	sp, #12
  400de0:	af00      	add	r7, sp, #0
  400de2:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400de4:	687b      	ldr	r3, [r7, #4]
  400de6:	2b01      	cmp	r3, #1
  400de8:	d105      	bne.n	400df6 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400dea:	4907      	ldr	r1, [pc, #28]	; (400e08 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400dec:	4b06      	ldr	r3, [pc, #24]	; (400e08 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400dee:	689a      	ldr	r2, [r3, #8]
  400df0:	4b06      	ldr	r3, [pc, #24]	; (400e0c <pmc_switch_sclk_to_32kxtal+0x30>)
  400df2:	4313      	orrs	r3, r2
  400df4:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400df6:	4b04      	ldr	r3, [pc, #16]	; (400e08 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400df8:	4a05      	ldr	r2, [pc, #20]	; (400e10 <pmc_switch_sclk_to_32kxtal+0x34>)
  400dfa:	601a      	str	r2, [r3, #0]
}
  400dfc:	bf00      	nop
  400dfe:	370c      	adds	r7, #12
  400e00:	46bd      	mov	sp, r7
  400e02:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e06:	4770      	bx	lr
  400e08:	400e1810 	.word	0x400e1810
  400e0c:	a5100000 	.word	0xa5100000
  400e10:	a5000008 	.word	0xa5000008

00400e14 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400e14:	b480      	push	{r7}
  400e16:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400e18:	4b09      	ldr	r3, [pc, #36]	; (400e40 <pmc_osc_is_ready_32kxtal+0x2c>)
  400e1a:	695b      	ldr	r3, [r3, #20]
  400e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400e20:	2b00      	cmp	r3, #0
  400e22:	d007      	beq.n	400e34 <pmc_osc_is_ready_32kxtal+0x20>
  400e24:	4b07      	ldr	r3, [pc, #28]	; (400e44 <pmc_osc_is_ready_32kxtal+0x30>)
  400e26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e28:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400e2c:	2b00      	cmp	r3, #0
  400e2e:	d001      	beq.n	400e34 <pmc_osc_is_ready_32kxtal+0x20>
  400e30:	2301      	movs	r3, #1
  400e32:	e000      	b.n	400e36 <pmc_osc_is_ready_32kxtal+0x22>
  400e34:	2300      	movs	r3, #0
}
  400e36:	4618      	mov	r0, r3
  400e38:	46bd      	mov	sp, r7
  400e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e3e:	4770      	bx	lr
  400e40:	400e1810 	.word	0x400e1810
  400e44:	400e0600 	.word	0x400e0600

00400e48 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400e48:	b480      	push	{r7}
  400e4a:	b083      	sub	sp, #12
  400e4c:	af00      	add	r7, sp, #0
  400e4e:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400e50:	4915      	ldr	r1, [pc, #84]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e52:	4b15      	ldr	r3, [pc, #84]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e54:	6a1a      	ldr	r2, [r3, #32]
  400e56:	4b15      	ldr	r3, [pc, #84]	; (400eac <pmc_switch_mainck_to_fastrc+0x64>)
  400e58:	4313      	orrs	r3, r2
  400e5a:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400e5c:	bf00      	nop
  400e5e:	4b12      	ldr	r3, [pc, #72]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e60:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400e66:	2b00      	cmp	r3, #0
  400e68:	d0f9      	beq.n	400e5e <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400e6a:	490f      	ldr	r1, [pc, #60]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e6c:	4b0e      	ldr	r3, [pc, #56]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e6e:	6a1a      	ldr	r2, [r3, #32]
  400e70:	4b0f      	ldr	r3, [pc, #60]	; (400eb0 <pmc_switch_mainck_to_fastrc+0x68>)
  400e72:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400e74:	687a      	ldr	r2, [r7, #4]
  400e76:	4313      	orrs	r3, r2
  400e78:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400e7c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400e7e:	bf00      	nop
  400e80:	4b09      	ldr	r3, [pc, #36]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400e88:	2b00      	cmp	r3, #0
  400e8a:	d0f9      	beq.n	400e80 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400e8c:	4906      	ldr	r1, [pc, #24]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e8e:	4b06      	ldr	r3, [pc, #24]	; (400ea8 <pmc_switch_mainck_to_fastrc+0x60>)
  400e90:	6a1a      	ldr	r2, [r3, #32]
  400e92:	4b08      	ldr	r3, [pc, #32]	; (400eb4 <pmc_switch_mainck_to_fastrc+0x6c>)
  400e94:	4013      	ands	r3, r2
  400e96:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e9a:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400e9c:	bf00      	nop
  400e9e:	370c      	adds	r7, #12
  400ea0:	46bd      	mov	sp, r7
  400ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea6:	4770      	bx	lr
  400ea8:	400e0600 	.word	0x400e0600
  400eac:	00370008 	.word	0x00370008
  400eb0:	ffc8ff8f 	.word	0xffc8ff8f
  400eb4:	fec8ffff 	.word	0xfec8ffff

00400eb8 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400eb8:	b480      	push	{r7}
  400eba:	b083      	sub	sp, #12
  400ebc:	af00      	add	r7, sp, #0
  400ebe:	6078      	str	r0, [r7, #4]
  400ec0:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ec2:	687b      	ldr	r3, [r7, #4]
  400ec4:	2b00      	cmp	r3, #0
  400ec6:	d008      	beq.n	400eda <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ec8:	4913      	ldr	r1, [pc, #76]	; (400f18 <pmc_switch_mainck_to_xtal+0x60>)
  400eca:	4b13      	ldr	r3, [pc, #76]	; (400f18 <pmc_switch_mainck_to_xtal+0x60>)
  400ecc:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400ece:	4a13      	ldr	r2, [pc, #76]	; (400f1c <pmc_switch_mainck_to_xtal+0x64>)
  400ed0:	401a      	ands	r2, r3
  400ed2:	4b13      	ldr	r3, [pc, #76]	; (400f20 <pmc_switch_mainck_to_xtal+0x68>)
  400ed4:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400ed6:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400ed8:	e018      	b.n	400f0c <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400eda:	490f      	ldr	r1, [pc, #60]	; (400f18 <pmc_switch_mainck_to_xtal+0x60>)
  400edc:	4b0e      	ldr	r3, [pc, #56]	; (400f18 <pmc_switch_mainck_to_xtal+0x60>)
  400ede:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400ee0:	4b10      	ldr	r3, [pc, #64]	; (400f24 <pmc_switch_mainck_to_xtal+0x6c>)
  400ee2:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400ee4:	683a      	ldr	r2, [r7, #0]
  400ee6:	0212      	lsls	r2, r2, #8
  400ee8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400eea:	431a      	orrs	r2, r3
  400eec:	4b0e      	ldr	r3, [pc, #56]	; (400f28 <pmc_switch_mainck_to_xtal+0x70>)
  400eee:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400ef0:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400ef2:	bf00      	nop
  400ef4:	4b08      	ldr	r3, [pc, #32]	; (400f18 <pmc_switch_mainck_to_xtal+0x60>)
  400ef6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ef8:	f003 0301 	and.w	r3, r3, #1
  400efc:	2b00      	cmp	r3, #0
  400efe:	d0f9      	beq.n	400ef4 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400f00:	4905      	ldr	r1, [pc, #20]	; (400f18 <pmc_switch_mainck_to_xtal+0x60>)
  400f02:	4b05      	ldr	r3, [pc, #20]	; (400f18 <pmc_switch_mainck_to_xtal+0x60>)
  400f04:	6a1a      	ldr	r2, [r3, #32]
  400f06:	4b09      	ldr	r3, [pc, #36]	; (400f2c <pmc_switch_mainck_to_xtal+0x74>)
  400f08:	4313      	orrs	r3, r2
  400f0a:	620b      	str	r3, [r1, #32]
}
  400f0c:	bf00      	nop
  400f0e:	370c      	adds	r7, #12
  400f10:	46bd      	mov	sp, r7
  400f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f16:	4770      	bx	lr
  400f18:	400e0600 	.word	0x400e0600
  400f1c:	fec8fffc 	.word	0xfec8fffc
  400f20:	01370002 	.word	0x01370002
  400f24:	ffc8fffc 	.word	0xffc8fffc
  400f28:	00370001 	.word	0x00370001
  400f2c:	01370000 	.word	0x01370000

00400f30 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400f30:	b480      	push	{r7}
  400f32:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400f34:	4b04      	ldr	r3, [pc, #16]	; (400f48 <pmc_osc_is_ready_mainck+0x18>)
  400f36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400f3c:	4618      	mov	r0, r3
  400f3e:	46bd      	mov	sp, r7
  400f40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f44:	4770      	bx	lr
  400f46:	bf00      	nop
  400f48:	400e0600 	.word	0x400e0600

00400f4c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400f4c:	b480      	push	{r7}
  400f4e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400f50:	4b04      	ldr	r3, [pc, #16]	; (400f64 <pmc_disable_pllack+0x18>)
  400f52:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400f56:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400f58:	bf00      	nop
  400f5a:	46bd      	mov	sp, r7
  400f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f60:	4770      	bx	lr
  400f62:	bf00      	nop
  400f64:	400e0600 	.word	0x400e0600

00400f68 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400f68:	b480      	push	{r7}
  400f6a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400f6c:	4b04      	ldr	r3, [pc, #16]	; (400f80 <pmc_is_locked_pllack+0x18>)
  400f6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f70:	f003 0302 	and.w	r3, r3, #2
}
  400f74:	4618      	mov	r0, r3
  400f76:	46bd      	mov	sp, r7
  400f78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f7c:	4770      	bx	lr
  400f7e:	bf00      	nop
  400f80:	400e0600 	.word	0x400e0600

00400f84 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400f84:	b480      	push	{r7}
  400f86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400f88:	4b04      	ldr	r3, [pc, #16]	; (400f9c <pmc_is_locked_upll+0x18>)
  400f8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400f90:	4618      	mov	r0, r3
  400f92:	46bd      	mov	sp, r7
  400f94:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f98:	4770      	bx	lr
  400f9a:	bf00      	nop
  400f9c:	400e0600 	.word	0x400e0600

00400fa0 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400fa0:	b480      	push	{r7}
  400fa2:	b085      	sub	sp, #20
  400fa4:	af00      	add	r7, sp, #0
  400fa6:	6078      	str	r0, [r7, #4]
#if defined(REG_PMC_PCR) && !SAMG55
	uint32_t pcr;
	PMC->PMC_PCR = ul_id & 0x7F;
  400fa8:	4a0b      	ldr	r2, [pc, #44]	; (400fd8 <pmc_enable_periph_clk+0x38>)
  400faa:	687b      	ldr	r3, [r7, #4]
  400fac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400fb0:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
  400fb4:	4b08      	ldr	r3, [pc, #32]	; (400fd8 <pmc_enable_periph_clk+0x38>)
  400fb6:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
  400fba:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
  400fbe:	60fb      	str	r3, [r7, #12]
	PMC->PMC_PCR = pcr;
  400fc0:	4a05      	ldr	r2, [pc, #20]	; (400fd8 <pmc_enable_periph_clk+0x38>)
  400fc2:	68fb      	ldr	r3, [r7, #12]
  400fc4:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	return 0;
  400fc8:	2300      	movs	r3, #0
#endif
	}

	return 0;
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400fca:	4618      	mov	r0, r3
  400fcc:	3714      	adds	r7, #20
  400fce:	46bd      	mov	sp, r7
  400fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fd4:	4770      	bx	lr
  400fd6:	bf00      	nop
  400fd8:	400e0600 	.word	0x400e0600

00400fdc <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400fdc:	b480      	push	{r7}
  400fde:	b083      	sub	sp, #12
  400fe0:	af00      	add	r7, sp, #0
  400fe2:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  400fe4:	4a04      	ldr	r2, [pc, #16]	; (400ff8 <pmc_set_flash_in_wait_mode+0x1c>)
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	6013      	str	r3, [r2, #0]
}
  400fea:	bf00      	nop
  400fec:	370c      	adds	r7, #12
  400fee:	46bd      	mov	sp, r7
  400ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ff4:	4770      	bx	lr
  400ff6:	bf00      	nop
  400ff8:	2040000c 	.word	0x2040000c

00400ffc <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  400ffc:	b480      	push	{r7}
  400ffe:	b083      	sub	sp, #12
  401000:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  401002:	4b20      	ldr	r3, [pc, #128]	; (401084 <pmc_enable_waitmode+0x88>)
  401004:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401006:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  401008:	687b      	ldr	r3, [r7, #4]
  40100a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  40100e:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	(void)ul_flash_in_wait_mode;
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  401010:	687b      	ldr	r3, [r7, #4]
  401012:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401016:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  401018:	4a1a      	ldr	r2, [pc, #104]	; (401084 <pmc_enable_waitmode+0x88>)
  40101a:	687b      	ldr	r3, [r7, #4]
  40101c:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  40101e:	4919      	ldr	r1, [pc, #100]	; (401084 <pmc_enable_waitmode+0x88>)
  401020:	4b18      	ldr	r3, [pc, #96]	; (401084 <pmc_enable_waitmode+0x88>)
  401022:	6a1a      	ldr	r2, [r3, #32]
  401024:	4b18      	ldr	r3, [pc, #96]	; (401088 <pmc_enable_waitmode+0x8c>)
  401026:	4313      	orrs	r3, r2
  401028:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40102a:	bf00      	nop
  40102c:	4b15      	ldr	r3, [pc, #84]	; (401084 <pmc_enable_waitmode+0x88>)
  40102e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401030:	f003 0308 	and.w	r3, r3, #8
  401034:	2b00      	cmp	r3, #0
  401036:	d0f9      	beq.n	40102c <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  401038:	2300      	movs	r3, #0
  40103a:	607b      	str	r3, [r7, #4]
  40103c:	e003      	b.n	401046 <pmc_enable_waitmode+0x4a>
		__NOP();
  40103e:	bf00      	nop
	for (i = 0; i < 500; i++) {
  401040:	687b      	ldr	r3, [r7, #4]
  401042:	3301      	adds	r3, #1
  401044:	607b      	str	r3, [r7, #4]
  401046:	687b      	ldr	r3, [r7, #4]
  401048:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  40104c:	d3f7      	bcc.n	40103e <pmc_enable_waitmode+0x42>
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  40104e:	bf00      	nop
  401050:	4b0c      	ldr	r3, [pc, #48]	; (401084 <pmc_enable_waitmode+0x88>)
  401052:	6a1b      	ldr	r3, [r3, #32]
  401054:	f003 0308 	and.w	r3, r3, #8
  401058:	2b00      	cmp	r3, #0
  40105a:	d0f9      	beq.n	401050 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  40105c:	4b09      	ldr	r3, [pc, #36]	; (401084 <pmc_enable_waitmode+0x88>)
  40105e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401060:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  401062:	687b      	ldr	r3, [r7, #4]
  401064:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  401068:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  40106a:	687b      	ldr	r3, [r7, #4]
  40106c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401070:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  401072:	4a04      	ldr	r2, [pc, #16]	; (401084 <pmc_enable_waitmode+0x88>)
  401074:	687b      	ldr	r3, [r7, #4]
  401076:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  401078:	bf00      	nop
  40107a:	370c      	adds	r7, #12
  40107c:	46bd      	mov	sp, r7
  40107e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401082:	4770      	bx	lr
  401084:	400e0600 	.word	0x400e0600
  401088:	00370004 	.word	0x00370004

0040108c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  40108c:	b590      	push	{r4, r7, lr}
  40108e:	b099      	sub	sp, #100	; 0x64
  401090:	af00      	add	r7, sp, #0
  401092:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  401094:	687b      	ldr	r3, [r7, #4]
  401096:	3b01      	subs	r3, #1
  401098:	2b04      	cmp	r3, #4
  40109a:	f200 81a5 	bhi.w	4013e8 <pmc_sleep+0x35c>
  40109e:	a201      	add	r2, pc, #4	; (adr r2, 4010a4 <pmc_sleep+0x18>)
  4010a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010a4:	004010b9 	.word	0x004010b9
  4010a8:	004010b9 	.word	0x004010b9
  4010ac:	004010d9 	.word	0x004010d9
  4010b0:	004010d9 	.word	0x004010d9
  4010b4:	004013c7 	.word	0x004013c7
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  4010b8:	4a72      	ldr	r2, [pc, #456]	; (401284 <pmc_sleep+0x1f8>)
  4010ba:	4b72      	ldr	r3, [pc, #456]	; (401284 <pmc_sleep+0x1f8>)
  4010bc:	691b      	ldr	r3, [r3, #16]
  4010be:	f023 0304 	bic.w	r3, r3, #4
  4010c2:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  4010c4:	4b70      	ldr	r3, [pc, #448]	; (401288 <pmc_sleep+0x1fc>)
  4010c6:	2201      	movs	r2, #1
  4010c8:	701a      	strb	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  4010ca:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4010ce:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
  4010d0:	f3bf 8f4f 	dsb	sy
		__DSB();
		__WFI();
  4010d4:	bf30      	wfi
		break;
  4010d6:	e187      	b.n	4013e8 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  4010d8:	687b      	ldr	r3, [r7, #4]
  4010da:	2b03      	cmp	r3, #3
  4010dc:	d103      	bne.n	4010e6 <pmc_sleep+0x5a>
  4010de:	2000      	movs	r0, #0
  4010e0:	4b6a      	ldr	r3, [pc, #424]	; (40128c <pmc_sleep+0x200>)
  4010e2:	4798      	blx	r3
  4010e4:	e003      	b.n	4010ee <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  4010e6:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  4010ea:	4b68      	ldr	r3, [pc, #416]	; (40128c <pmc_sleep+0x200>)
  4010ec:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4010ee:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  4010f0:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  4010f4:	4b64      	ldr	r3, [pc, #400]	; (401288 <pmc_sleep+0x1fc>)
  4010f6:	2200      	movs	r2, #0
  4010f8:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  4010fa:	4b65      	ldr	r3, [pc, #404]	; (401290 <pmc_sleep+0x204>)
  4010fc:	2201      	movs	r2, #1
  4010fe:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  401100:	687b      	ldr	r3, [r7, #4]
  401102:	2b04      	cmp	r3, #4
  401104:	bf0c      	ite	eq
  401106:	2301      	moveq	r3, #1
  401108:	2300      	movne	r3, #0
  40110a:	b2da      	uxtb	r2, r3
  40110c:	f107 031c 	add.w	r3, r7, #28
  401110:	643b      	str	r3, [r7, #64]	; 0x40
  401112:	f107 0318 	add.w	r3, r7, #24
  401116:	63fb      	str	r3, [r7, #60]	; 0x3c
  401118:	f107 0314 	add.w	r3, r7, #20
  40111c:	63bb      	str	r3, [r7, #56]	; 0x38
  40111e:	f107 0310 	add.w	r3, r7, #16
  401122:	637b      	str	r3, [r7, #52]	; 0x34
  401124:	f107 030c 	add.w	r3, r7, #12
  401128:	633b      	str	r3, [r7, #48]	; 0x30
  40112a:	4613      	mov	r3, r2
  40112c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  401130:	4b58      	ldr	r3, [pc, #352]	; (401294 <pmc_sleep+0x208>)
  401132:	6a1b      	ldr	r3, [r3, #32]
  401134:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  401136:	4b57      	ldr	r3, [pc, #348]	; (401294 <pmc_sleep+0x208>)
  401138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40113a:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  40113c:	4b56      	ldr	r3, [pc, #344]	; (401298 <pmc_sleep+0x20c>)
  40113e:	681b      	ldr	r3, [r3, #0]
  401140:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  401142:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  401144:	2b00      	cmp	r3, #0
  401146:	d002      	beq.n	40114e <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  401148:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  40114a:	6aba      	ldr	r2, [r7, #40]	; 0x28
  40114c:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  40114e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  401150:	2b00      	cmp	r3, #0
  401152:	d003      	beq.n	40115c <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401154:	4b4f      	ldr	r3, [pc, #316]	; (401294 <pmc_sleep+0x208>)
  401156:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401158:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  40115a:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  40115c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40115e:	2b00      	cmp	r3, #0
  401160:	d002      	beq.n	401168 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  401162:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401164:	2200      	movs	r2, #0
  401166:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  401168:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  40116a:	2b00      	cmp	r3, #0
  40116c:	d002      	beq.n	401174 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  40116e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  401170:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401172:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  401174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  401176:	2b00      	cmp	r3, #0
  401178:	d002      	beq.n	401180 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  40117a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  40117c:	6a3a      	ldr	r2, [r7, #32]
  40117e:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  401180:	4944      	ldr	r1, [pc, #272]	; (401294 <pmc_sleep+0x208>)
  401182:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401184:	4b45      	ldr	r3, [pc, #276]	; (40129c <pmc_sleep+0x210>)
  401186:	4313      	orrs	r3, r2
  401188:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  40118a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40118c:	f003 0303 	and.w	r3, r3, #3
  401190:	2b01      	cmp	r3, #1
  401192:	d90e      	bls.n	4011b2 <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401196:	f023 0303 	bic.w	r3, r3, #3
  40119a:	f043 0301 	orr.w	r3, r3, #1
  40119e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4011a0:	4a3c      	ldr	r2, [pc, #240]	; (401294 <pmc_sleep+0x208>)
  4011a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011a4:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011a6:	4b3b      	ldr	r3, [pc, #236]	; (401294 <pmc_sleep+0x208>)
  4011a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011aa:	f003 0308 	and.w	r3, r3, #8
  4011ae:	2b00      	cmp	r3, #0
  4011b0:	d0f9      	beq.n	4011a6 <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  4011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011b8:	2b00      	cmp	r3, #0
  4011ba:	d00c      	beq.n	4011d6 <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  4011bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4011c2:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  4011c4:	4a33      	ldr	r2, [pc, #204]	; (401294 <pmc_sleep+0x208>)
  4011c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011c8:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4011ca:	4b32      	ldr	r3, [pc, #200]	; (401294 <pmc_sleep+0x208>)
  4011cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011ce:	f003 0308 	and.w	r3, r3, #8
  4011d2:	2b00      	cmp	r3, #0
  4011d4:	d0f9      	beq.n	4011ca <pmc_sleep+0x13e>
	pmc_disable_pllack();
  4011d6:	4b32      	ldr	r3, [pc, #200]	; (4012a0 <pmc_sleep+0x214>)
  4011d8:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011da:	4b2e      	ldr	r3, [pc, #184]	; (401294 <pmc_sleep+0x208>)
  4011dc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4011e2:	2b00      	cmp	r3, #0
  4011e4:	d0f9      	beq.n	4011da <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4011e6:	492b      	ldr	r1, [pc, #172]	; (401294 <pmc_sleep+0x208>)
  4011e8:	4b2a      	ldr	r3, [pc, #168]	; (401294 <pmc_sleep+0x208>)
  4011ea:	6a1a      	ldr	r2, [r3, #32]
  4011ec:	4b2d      	ldr	r3, [pc, #180]	; (4012a4 <pmc_sleep+0x218>)
  4011ee:	4013      	ands	r3, r2
  4011f0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011f4:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4011f6:	4b27      	ldr	r3, [pc, #156]	; (401294 <pmc_sleep+0x208>)
  4011f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4011fa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  4011fe:	2b00      	cmp	r3, #0
  401200:	d0f9      	beq.n	4011f6 <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  401202:	4a25      	ldr	r2, [pc, #148]	; (401298 <pmc_sleep+0x20c>)
  401204:	6a3b      	ldr	r3, [r7, #32]
  401206:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  40120a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  40120c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  401210:	2b00      	cmp	r3, #0
  401212:	d007      	beq.n	401224 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401214:	491f      	ldr	r1, [pc, #124]	; (401294 <pmc_sleep+0x208>)
  401216:	4b1f      	ldr	r3, [pc, #124]	; (401294 <pmc_sleep+0x208>)
  401218:	6a1a      	ldr	r2, [r3, #32]
  40121a:	4b23      	ldr	r3, [pc, #140]	; (4012a8 <pmc_sleep+0x21c>)
  40121c:	4013      	ands	r3, r2
  40121e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401222:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  401224:	4b18      	ldr	r3, [pc, #96]	; (401288 <pmc_sleep+0x1fc>)
  401226:	2201      	movs	r2, #1
  401228:	701a      	strb	r2, [r3, #0]
  40122a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40122e:	b662      	cpsie	i

		pmc_enable_waitmode();
  401230:	4b1e      	ldr	r3, [pc, #120]	; (4012ac <pmc_sleep+0x220>)
  401232:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401234:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401236:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  40123a:	4b13      	ldr	r3, [pc, #76]	; (401288 <pmc_sleep+0x1fc>)
  40123c:	2200      	movs	r2, #0
  40123e:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  401240:	69fc      	ldr	r4, [r7, #28]
  401242:	69b8      	ldr	r0, [r7, #24]
  401244:	6979      	ldr	r1, [r7, #20]
  401246:	693a      	ldr	r2, [r7, #16]
  401248:	68fb      	ldr	r3, [r7, #12]
  40124a:	65fc      	str	r4, [r7, #92]	; 0x5c
  40124c:	65b8      	str	r0, [r7, #88]	; 0x58
  40124e:	6579      	str	r1, [r7, #84]	; 0x54
  401250:	653a      	str	r2, [r7, #80]	; 0x50
  401252:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  401254:	2300      	movs	r3, #0
  401256:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  401258:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  40125a:	f003 0302 	and.w	r3, r3, #2
  40125e:	2b00      	cmp	r3, #0
  401260:	d02c      	beq.n	4012bc <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401262:	490c      	ldr	r1, [pc, #48]	; (401294 <pmc_sleep+0x208>)
  401264:	4b0b      	ldr	r3, [pc, #44]	; (401294 <pmc_sleep+0x208>)
  401266:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401268:	4a11      	ldr	r2, [pc, #68]	; (4012b0 <pmc_sleep+0x224>)
  40126a:	401a      	ands	r2, r3
  40126c:	4b11      	ldr	r3, [pc, #68]	; (4012b4 <pmc_sleep+0x228>)
  40126e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401270:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401272:	4908      	ldr	r1, [pc, #32]	; (401294 <pmc_sleep+0x208>)
  401274:	4b07      	ldr	r3, [pc, #28]	; (401294 <pmc_sleep+0x208>)
  401276:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  401278:	4b0f      	ldr	r3, [pc, #60]	; (4012b8 <pmc_sleep+0x22c>)
  40127a:	4013      	ands	r3, r2
  40127c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401280:	620b      	str	r3, [r1, #32]
  401282:	e04e      	b.n	401322 <pmc_sleep+0x296>
  401284:	e000ed00 	.word	0xe000ed00
  401288:	2040000a 	.word	0x2040000a
  40128c:	00400fdd 	.word	0x00400fdd
  401290:	204004d4 	.word	0x204004d4
  401294:	400e0600 	.word	0x400e0600
  401298:	400e0c00 	.word	0x400e0c00
  40129c:	00370008 	.word	0x00370008
  4012a0:	00400f4d 	.word	0x00400f4d
  4012a4:	fec8ffff 	.word	0xfec8ffff
  4012a8:	ffc8fffe 	.word	0xffc8fffe
  4012ac:	00400ffd 	.word	0x00400ffd
  4012b0:	fec8fffc 	.word	0xfec8fffc
  4012b4:	01370002 	.word	0x01370002
  4012b8:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4012bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  4012be:	f003 0301 	and.w	r3, r3, #1
  4012c2:	2b00      	cmp	r3, #0
  4012c4:	d02d      	beq.n	401322 <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4012c6:	4b4a      	ldr	r3, [pc, #296]	; (4013f0 <pmc_sleep+0x364>)
  4012c8:	6a1b      	ldr	r3, [r3, #32]
  4012ca:	f003 0301 	and.w	r3, r3, #1
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	d10d      	bne.n	4012ee <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012d2:	4947      	ldr	r1, [pc, #284]	; (4013f0 <pmc_sleep+0x364>)
  4012d4:	4b46      	ldr	r3, [pc, #280]	; (4013f0 <pmc_sleep+0x364>)
  4012d6:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4012d8:	4a46      	ldr	r2, [pc, #280]	; (4013f4 <pmc_sleep+0x368>)
  4012da:	401a      	ands	r2, r3
  4012dc:	4b46      	ldr	r3, [pc, #280]	; (4013f8 <pmc_sleep+0x36c>)
  4012de:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012e0:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4012e2:	4b43      	ldr	r3, [pc, #268]	; (4013f0 <pmc_sleep+0x364>)
  4012e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4012e6:	f003 0301 	and.w	r3, r3, #1
  4012ea:	2b00      	cmp	r3, #0
  4012ec:	d0f9      	beq.n	4012e2 <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4012ee:	4b40      	ldr	r3, [pc, #256]	; (4013f0 <pmc_sleep+0x364>)
  4012f0:	6a1b      	ldr	r3, [r3, #32]
  4012f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4012f6:	2b00      	cmp	r3, #0
  4012f8:	d10b      	bne.n	401312 <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4012fa:	493d      	ldr	r1, [pc, #244]	; (4013f0 <pmc_sleep+0x364>)
  4012fc:	4b3c      	ldr	r3, [pc, #240]	; (4013f0 <pmc_sleep+0x364>)
  4012fe:	6a1a      	ldr	r2, [r3, #32]
  401300:	4b3e      	ldr	r3, [pc, #248]	; (4013fc <pmc_sleep+0x370>)
  401302:	4313      	orrs	r3, r2
  401304:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  401306:	4b3a      	ldr	r3, [pc, #232]	; (4013f0 <pmc_sleep+0x364>)
  401308:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40130a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40130e:	2b00      	cmp	r3, #0
  401310:	d0f9      	beq.n	401306 <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401312:	4937      	ldr	r1, [pc, #220]	; (4013f0 <pmc_sleep+0x364>)
  401314:	4b36      	ldr	r3, [pc, #216]	; (4013f0 <pmc_sleep+0x364>)
  401316:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  401318:	4b39      	ldr	r3, [pc, #228]	; (401400 <pmc_sleep+0x374>)
  40131a:	4013      	ands	r3, r2
  40131c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401320:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  401322:	6dba      	ldr	r2, [r7, #88]	; 0x58
  401324:	4b37      	ldr	r3, [pc, #220]	; (401404 <pmc_sleep+0x378>)
  401326:	4013      	ands	r3, r2
  401328:	2b00      	cmp	r3, #0
  40132a:	d008      	beq.n	40133e <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  40132c:	4a30      	ldr	r2, [pc, #192]	; (4013f0 <pmc_sleep+0x364>)
  40132e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  401330:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401334:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  401336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  401338:	f043 0302 	orr.w	r3, r3, #2
  40133c:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  40133e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  401340:	f003 0303 	and.w	r3, r3, #3
  401344:	2b02      	cmp	r3, #2
  401346:	d105      	bne.n	401354 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401348:	4b29      	ldr	r3, [pc, #164]	; (4013f0 <pmc_sleep+0x364>)
  40134a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40134c:	f003 0302 	and.w	r3, r3, #2
  401350:	2b00      	cmp	r3, #0
  401352:	d0f9      	beq.n	401348 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  401354:	4b26      	ldr	r3, [pc, #152]	; (4013f0 <pmc_sleep+0x364>)
  401356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401358:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40135a:	4925      	ldr	r1, [pc, #148]	; (4013f0 <pmc_sleep+0x364>)
  40135c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  40135e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401362:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  401364:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401368:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40136a:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40136c:	4b20      	ldr	r3, [pc, #128]	; (4013f0 <pmc_sleep+0x364>)
  40136e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401370:	f003 0308 	and.w	r3, r3, #8
  401374:	2b00      	cmp	r3, #0
  401376:	d0f9      	beq.n	40136c <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  401378:	4a23      	ldr	r2, [pc, #140]	; (401408 <pmc_sleep+0x37c>)
  40137a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40137c:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  40137e:	4a1c      	ldr	r2, [pc, #112]	; (4013f0 <pmc_sleep+0x364>)
  401380:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  401382:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401384:	4b1a      	ldr	r3, [pc, #104]	; (4013f0 <pmc_sleep+0x364>)
  401386:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401388:	f003 0308 	and.w	r3, r3, #8
  40138c:	2b00      	cmp	r3, #0
  40138e:	d0f9      	beq.n	401384 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  401390:	4b17      	ldr	r3, [pc, #92]	; (4013f0 <pmc_sleep+0x364>)
  401392:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  401394:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  401396:	4013      	ands	r3, r2
  401398:	2b00      	cmp	r3, #0
  40139a:	d0f9      	beq.n	401390 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40139c:	4b1b      	ldr	r3, [pc, #108]	; (40140c <pmc_sleep+0x380>)
  40139e:	2200      	movs	r2, #0
  4013a0:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  4013a2:	4b1b      	ldr	r3, [pc, #108]	; (401410 <pmc_sleep+0x384>)
  4013a4:	681b      	ldr	r3, [r3, #0]
  4013a6:	2b00      	cmp	r3, #0
  4013a8:	d005      	beq.n	4013b6 <pmc_sleep+0x32a>
			callback_clocks_restored();
  4013aa:	4b19      	ldr	r3, [pc, #100]	; (401410 <pmc_sleep+0x384>)
  4013ac:	681b      	ldr	r3, [r3, #0]
  4013ae:	4798      	blx	r3
			callback_clocks_restored = NULL;
  4013b0:	4b17      	ldr	r3, [pc, #92]	; (401410 <pmc_sleep+0x384>)
  4013b2:	2200      	movs	r2, #0
  4013b4:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  4013b6:	4b17      	ldr	r3, [pc, #92]	; (401414 <pmc_sleep+0x388>)
  4013b8:	2201      	movs	r2, #1
  4013ba:	701a      	strb	r2, [r3, #0]
  4013bc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4013c0:	b662      	cpsie	i

		break;
  4013c2:	bf00      	nop
  4013c4:	e010      	b.n	4013e8 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4013c6:	4a14      	ldr	r2, [pc, #80]	; (401418 <pmc_sleep+0x38c>)
  4013c8:	4b13      	ldr	r3, [pc, #76]	; (401418 <pmc_sleep+0x38c>)
  4013ca:	691b      	ldr	r3, [r3, #16]
  4013cc:	f043 0304 	orr.w	r3, r3, #4
  4013d0:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  4013d2:	4b12      	ldr	r3, [pc, #72]	; (40141c <pmc_sleep+0x390>)
  4013d4:	4a12      	ldr	r2, [pc, #72]	; (401420 <pmc_sleep+0x394>)
  4013d6:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  4013d8:	4b0e      	ldr	r3, [pc, #56]	; (401414 <pmc_sleep+0x388>)
  4013da:	2201      	movs	r2, #1
  4013dc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  4013de:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4013e2:	b662      	cpsie	i
		__WFI() ;
  4013e4:	bf30      	wfi
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  4013e6:	bf00      	nop
#endif
	}
}
  4013e8:	bf00      	nop
  4013ea:	3764      	adds	r7, #100	; 0x64
  4013ec:	46bd      	mov	sp, r7
  4013ee:	bd90      	pop	{r4, r7, pc}
  4013f0:	400e0600 	.word	0x400e0600
  4013f4:	ffc8fffc 	.word	0xffc8fffc
  4013f8:	00370001 	.word	0x00370001
  4013fc:	01370000 	.word	0x01370000
  401400:	ffc8ff87 	.word	0xffc8ff87
  401404:	07ff0000 	.word	0x07ff0000
  401408:	400e0c00 	.word	0x400e0c00
  40140c:	204004d4 	.word	0x204004d4
  401410:	204004d8 	.word	0x204004d8
  401414:	2040000a 	.word	0x2040000a
  401418:	e000ed00 	.word	0xe000ed00
  40141c:	400e1810 	.word	0x400e1810
  401420:	a5000004 	.word	0xa5000004

00401424 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401424:	b480      	push	{r7}
  401426:	b083      	sub	sp, #12
  401428:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  40142a:	f3ef 8310 	mrs	r3, PRIMASK
  40142e:	607b      	str	r3, [r7, #4]
  return(result);
  401430:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401432:	2b00      	cmp	r3, #0
  401434:	bf0c      	ite	eq
  401436:	2301      	moveq	r3, #1
  401438:	2300      	movne	r3, #0
  40143a:	b2db      	uxtb	r3, r3
  40143c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40143e:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401440:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401444:	4b04      	ldr	r3, [pc, #16]	; (401458 <cpu_irq_save+0x34>)
  401446:	2200      	movs	r2, #0
  401448:	701a      	strb	r2, [r3, #0]
	return flags;
  40144a:	683b      	ldr	r3, [r7, #0]
}
  40144c:	4618      	mov	r0, r3
  40144e:	370c      	adds	r7, #12
  401450:	46bd      	mov	sp, r7
  401452:	f85d 7b04 	ldr.w	r7, [sp], #4
  401456:	4770      	bx	lr
  401458:	2040000a 	.word	0x2040000a

0040145c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  40145c:	b480      	push	{r7}
  40145e:	b083      	sub	sp, #12
  401460:	af00      	add	r7, sp, #0
  401462:	6078      	str	r0, [r7, #4]
	return (flags);
  401464:	687b      	ldr	r3, [r7, #4]
  401466:	2b00      	cmp	r3, #0
  401468:	bf14      	ite	ne
  40146a:	2301      	movne	r3, #1
  40146c:	2300      	moveq	r3, #0
  40146e:	b2db      	uxtb	r3, r3
}
  401470:	4618      	mov	r0, r3
  401472:	370c      	adds	r7, #12
  401474:	46bd      	mov	sp, r7
  401476:	f85d 7b04 	ldr.w	r7, [sp], #4
  40147a:	4770      	bx	lr

0040147c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40147c:	b580      	push	{r7, lr}
  40147e:	b082      	sub	sp, #8
  401480:	af00      	add	r7, sp, #0
  401482:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401484:	6878      	ldr	r0, [r7, #4]
  401486:	4b07      	ldr	r3, [pc, #28]	; (4014a4 <cpu_irq_restore+0x28>)
  401488:	4798      	blx	r3
  40148a:	4603      	mov	r3, r0
  40148c:	2b00      	cmp	r3, #0
  40148e:	d005      	beq.n	40149c <cpu_irq_restore+0x20>
		cpu_irq_enable();
  401490:	4b05      	ldr	r3, [pc, #20]	; (4014a8 <cpu_irq_restore+0x2c>)
  401492:	2201      	movs	r2, #1
  401494:	701a      	strb	r2, [r3, #0]
  401496:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40149a:	b662      	cpsie	i
}
  40149c:	bf00      	nop
  40149e:	3708      	adds	r7, #8
  4014a0:	46bd      	mov	sp, r7
  4014a2:	bd80      	pop	{r7, pc}
  4014a4:	0040145d 	.word	0x0040145d
  4014a8:	2040000a 	.word	0x2040000a

004014ac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4014ac:	b580      	push	{r7, lr}
  4014ae:	b084      	sub	sp, #16
  4014b0:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4014b2:	4b1e      	ldr	r3, [pc, #120]	; (40152c <Reset_Handler+0x80>)
  4014b4:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4014b6:	4b1e      	ldr	r3, [pc, #120]	; (401530 <Reset_Handler+0x84>)
  4014b8:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4014ba:	68fa      	ldr	r2, [r7, #12]
  4014bc:	68bb      	ldr	r3, [r7, #8]
  4014be:	429a      	cmp	r2, r3
  4014c0:	d00c      	beq.n	4014dc <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4014c2:	e007      	b.n	4014d4 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4014c4:	68bb      	ldr	r3, [r7, #8]
  4014c6:	1d1a      	adds	r2, r3, #4
  4014c8:	60ba      	str	r2, [r7, #8]
  4014ca:	68fa      	ldr	r2, [r7, #12]
  4014cc:	1d11      	adds	r1, r2, #4
  4014ce:	60f9      	str	r1, [r7, #12]
  4014d0:	6812      	ldr	r2, [r2, #0]
  4014d2:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4014d4:	68bb      	ldr	r3, [r7, #8]
  4014d6:	4a17      	ldr	r2, [pc, #92]	; (401534 <Reset_Handler+0x88>)
  4014d8:	4293      	cmp	r3, r2
  4014da:	d3f3      	bcc.n	4014c4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4014dc:	4b16      	ldr	r3, [pc, #88]	; (401538 <Reset_Handler+0x8c>)
  4014de:	60bb      	str	r3, [r7, #8]
  4014e0:	e004      	b.n	4014ec <Reset_Handler+0x40>
                *pDest++ = 0;
  4014e2:	68bb      	ldr	r3, [r7, #8]
  4014e4:	1d1a      	adds	r2, r3, #4
  4014e6:	60ba      	str	r2, [r7, #8]
  4014e8:	2200      	movs	r2, #0
  4014ea:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4014ec:	68bb      	ldr	r3, [r7, #8]
  4014ee:	4a13      	ldr	r2, [pc, #76]	; (40153c <Reset_Handler+0x90>)
  4014f0:	4293      	cmp	r3, r2
  4014f2:	d3f6      	bcc.n	4014e2 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4014f4:	4b12      	ldr	r3, [pc, #72]	; (401540 <Reset_Handler+0x94>)
  4014f6:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4014f8:	4a12      	ldr	r2, [pc, #72]	; (401544 <Reset_Handler+0x98>)
  4014fa:	68fb      	ldr	r3, [r7, #12]
  4014fc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401500:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401502:	4b11      	ldr	r3, [pc, #68]	; (401548 <Reset_Handler+0x9c>)
  401504:	4798      	blx	r3
  401506:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401508:	4a10      	ldr	r2, [pc, #64]	; (40154c <Reset_Handler+0xa0>)
  40150a:	4b10      	ldr	r3, [pc, #64]	; (40154c <Reset_Handler+0xa0>)
  40150c:	681b      	ldr	r3, [r3, #0]
  40150e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401512:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  401514:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401518:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  40151c:	6878      	ldr	r0, [r7, #4]
  40151e:	4b0c      	ldr	r3, [pc, #48]	; (401550 <Reset_Handler+0xa4>)
  401520:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401522:	4b0c      	ldr	r3, [pc, #48]	; (401554 <Reset_Handler+0xa8>)
  401524:	4798      	blx	r3

        /* Branch to main function */
        main();
  401526:	4b0c      	ldr	r3, [pc, #48]	; (401558 <Reset_Handler+0xac>)
  401528:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40152a:	e7fe      	b.n	40152a <Reset_Handler+0x7e>
  40152c:	00401fcc 	.word	0x00401fcc
  401530:	20400000 	.word	0x20400000
  401534:	20400444 	.word	0x20400444
  401538:	20400444 	.word	0x20400444
  40153c:	20400584 	.word	0x20400584
  401540:	00400000 	.word	0x00400000
  401544:	e000ed00 	.word	0xe000ed00
  401548:	00401425 	.word	0x00401425
  40154c:	e000ed88 	.word	0xe000ed88
  401550:	0040147d 	.word	0x0040147d
  401554:	00401e2d 	.word	0x00401e2d
  401558:	00401ad1 	.word	0x00401ad1

0040155c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40155c:	b480      	push	{r7}
  40155e:	af00      	add	r7, sp, #0
        while (1) {
  401560:	e7fe      	b.n	401560 <Dummy_Handler+0x4>
	...

00401564 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401564:	b480      	push	{r7}
  401566:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401568:	4b52      	ldr	r3, [pc, #328]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  40156a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40156c:	f003 0303 	and.w	r3, r3, #3
  401570:	2b01      	cmp	r3, #1
  401572:	d014      	beq.n	40159e <SystemCoreClockUpdate+0x3a>
  401574:	2b01      	cmp	r3, #1
  401576:	d302      	bcc.n	40157e <SystemCoreClockUpdate+0x1a>
  401578:	2b02      	cmp	r3, #2
  40157a:	d038      	beq.n	4015ee <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  40157c:	e07a      	b.n	401674 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40157e:	4b4e      	ldr	r3, [pc, #312]	; (4016b8 <SystemCoreClockUpdate+0x154>)
  401580:	695b      	ldr	r3, [r3, #20]
  401582:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401586:	2b00      	cmp	r3, #0
  401588:	d004      	beq.n	401594 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40158a:	4b4c      	ldr	r3, [pc, #304]	; (4016bc <SystemCoreClockUpdate+0x158>)
  40158c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401590:	601a      	str	r2, [r3, #0]
    break;
  401592:	e06f      	b.n	401674 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401594:	4b49      	ldr	r3, [pc, #292]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401596:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40159a:	601a      	str	r2, [r3, #0]
    break;
  40159c:	e06a      	b.n	401674 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40159e:	4b45      	ldr	r3, [pc, #276]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  4015a0:	6a1b      	ldr	r3, [r3, #32]
  4015a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4015a6:	2b00      	cmp	r3, #0
  4015a8:	d003      	beq.n	4015b2 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4015aa:	4b44      	ldr	r3, [pc, #272]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4015ac:	4a44      	ldr	r2, [pc, #272]	; (4016c0 <SystemCoreClockUpdate+0x15c>)
  4015ae:	601a      	str	r2, [r3, #0]
    break;
  4015b0:	e060      	b.n	401674 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4015b2:	4b42      	ldr	r3, [pc, #264]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4015b4:	4a43      	ldr	r2, [pc, #268]	; (4016c4 <SystemCoreClockUpdate+0x160>)
  4015b6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4015b8:	4b3e      	ldr	r3, [pc, #248]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  4015ba:	6a1b      	ldr	r3, [r3, #32]
  4015bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4015c0:	2b10      	cmp	r3, #16
  4015c2:	d004      	beq.n	4015ce <SystemCoreClockUpdate+0x6a>
  4015c4:	2b20      	cmp	r3, #32
  4015c6:	d008      	beq.n	4015da <SystemCoreClockUpdate+0x76>
  4015c8:	2b00      	cmp	r3, #0
  4015ca:	d00e      	beq.n	4015ea <SystemCoreClockUpdate+0x86>
          break;
  4015cc:	e00e      	b.n	4015ec <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  4015ce:	4b3b      	ldr	r3, [pc, #236]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4015d0:	681b      	ldr	r3, [r3, #0]
  4015d2:	005b      	lsls	r3, r3, #1
  4015d4:	4a39      	ldr	r2, [pc, #228]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4015d6:	6013      	str	r3, [r2, #0]
          break;
  4015d8:	e008      	b.n	4015ec <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  4015da:	4b38      	ldr	r3, [pc, #224]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4015dc:	681a      	ldr	r2, [r3, #0]
  4015de:	4613      	mov	r3, r2
  4015e0:	005b      	lsls	r3, r3, #1
  4015e2:	4413      	add	r3, r2
  4015e4:	4a35      	ldr	r2, [pc, #212]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4015e6:	6013      	str	r3, [r2, #0]
          break;
  4015e8:	e000      	b.n	4015ec <SystemCoreClockUpdate+0x88>
          break;
  4015ea:	bf00      	nop
    break;
  4015ec:	e042      	b.n	401674 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4015ee:	4b31      	ldr	r3, [pc, #196]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  4015f0:	6a1b      	ldr	r3, [r3, #32]
  4015f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4015f6:	2b00      	cmp	r3, #0
  4015f8:	d003      	beq.n	401602 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4015fa:	4b30      	ldr	r3, [pc, #192]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4015fc:	4a30      	ldr	r2, [pc, #192]	; (4016c0 <SystemCoreClockUpdate+0x15c>)
  4015fe:	601a      	str	r2, [r3, #0]
  401600:	e01c      	b.n	40163c <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401602:	4b2e      	ldr	r3, [pc, #184]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401604:	4a2f      	ldr	r2, [pc, #188]	; (4016c4 <SystemCoreClockUpdate+0x160>)
  401606:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401608:	4b2a      	ldr	r3, [pc, #168]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  40160a:	6a1b      	ldr	r3, [r3, #32]
  40160c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401610:	2b10      	cmp	r3, #16
  401612:	d004      	beq.n	40161e <SystemCoreClockUpdate+0xba>
  401614:	2b20      	cmp	r3, #32
  401616:	d008      	beq.n	40162a <SystemCoreClockUpdate+0xc6>
  401618:	2b00      	cmp	r3, #0
  40161a:	d00e      	beq.n	40163a <SystemCoreClockUpdate+0xd6>
          break;
  40161c:	e00e      	b.n	40163c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  40161e:	4b27      	ldr	r3, [pc, #156]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401620:	681b      	ldr	r3, [r3, #0]
  401622:	005b      	lsls	r3, r3, #1
  401624:	4a25      	ldr	r2, [pc, #148]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401626:	6013      	str	r3, [r2, #0]
          break;
  401628:	e008      	b.n	40163c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40162a:	4b24      	ldr	r3, [pc, #144]	; (4016bc <SystemCoreClockUpdate+0x158>)
  40162c:	681a      	ldr	r2, [r3, #0]
  40162e:	4613      	mov	r3, r2
  401630:	005b      	lsls	r3, r3, #1
  401632:	4413      	add	r3, r2
  401634:	4a21      	ldr	r2, [pc, #132]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401636:	6013      	str	r3, [r2, #0]
          break;
  401638:	e000      	b.n	40163c <SystemCoreClockUpdate+0xd8>
          break;
  40163a:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40163c:	4b1d      	ldr	r3, [pc, #116]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  40163e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401640:	f003 0303 	and.w	r3, r3, #3
  401644:	2b02      	cmp	r3, #2
  401646:	d114      	bne.n	401672 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401648:	4b1a      	ldr	r3, [pc, #104]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  40164a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40164c:	0c1b      	lsrs	r3, r3, #16
  40164e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401652:	3301      	adds	r3, #1
  401654:	4a19      	ldr	r2, [pc, #100]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401656:	6812      	ldr	r2, [r2, #0]
  401658:	fb02 f303 	mul.w	r3, r2, r3
  40165c:	4a17      	ldr	r2, [pc, #92]	; (4016bc <SystemCoreClockUpdate+0x158>)
  40165e:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401660:	4b14      	ldr	r3, [pc, #80]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  401662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401664:	b2db      	uxtb	r3, r3
  401666:	4a15      	ldr	r2, [pc, #84]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401668:	6812      	ldr	r2, [r2, #0]
  40166a:	fbb2 f3f3 	udiv	r3, r2, r3
  40166e:	4a13      	ldr	r2, [pc, #76]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401670:	6013      	str	r3, [r2, #0]
    break;
  401672:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401674:	4b0f      	ldr	r3, [pc, #60]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  401676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401678:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40167c:	2b70      	cmp	r3, #112	; 0x70
  40167e:	d108      	bne.n	401692 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  401680:	4b0e      	ldr	r3, [pc, #56]	; (4016bc <SystemCoreClockUpdate+0x158>)
  401682:	681b      	ldr	r3, [r3, #0]
  401684:	4a10      	ldr	r2, [pc, #64]	; (4016c8 <SystemCoreClockUpdate+0x164>)
  401686:	fba2 2303 	umull	r2, r3, r2, r3
  40168a:	085b      	lsrs	r3, r3, #1
  40168c:	4a0b      	ldr	r2, [pc, #44]	; (4016bc <SystemCoreClockUpdate+0x158>)
  40168e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  401690:	e00a      	b.n	4016a8 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401692:	4b08      	ldr	r3, [pc, #32]	; (4016b4 <SystemCoreClockUpdate+0x150>)
  401694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401696:	091b      	lsrs	r3, r3, #4
  401698:	f003 0307 	and.w	r3, r3, #7
  40169c:	4a07      	ldr	r2, [pc, #28]	; (4016bc <SystemCoreClockUpdate+0x158>)
  40169e:	6812      	ldr	r2, [r2, #0]
  4016a0:	fa22 f303 	lsr.w	r3, r2, r3
  4016a4:	4a05      	ldr	r2, [pc, #20]	; (4016bc <SystemCoreClockUpdate+0x158>)
  4016a6:	6013      	str	r3, [r2, #0]
}
  4016a8:	bf00      	nop
  4016aa:	46bd      	mov	sp, r7
  4016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016b0:	4770      	bx	lr
  4016b2:	bf00      	nop
  4016b4:	400e0600 	.word	0x400e0600
  4016b8:	400e1810 	.word	0x400e1810
  4016bc:	20400010 	.word	0x20400010
  4016c0:	00b71b00 	.word	0x00b71b00
  4016c4:	003d0900 	.word	0x003d0900
  4016c8:	aaaaaaab 	.word	0xaaaaaaab

004016cc <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4016cc:	b480      	push	{r7}
  4016ce:	b083      	sub	sp, #12
  4016d0:	af00      	add	r7, sp, #0
  4016d2:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4016d4:	687b      	ldr	r3, [r7, #4]
  4016d6:	4a1d      	ldr	r2, [pc, #116]	; (40174c <system_init_flash+0x80>)
  4016d8:	4293      	cmp	r3, r2
  4016da:	d804      	bhi.n	4016e6 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4016dc:	4b1c      	ldr	r3, [pc, #112]	; (401750 <system_init_flash+0x84>)
  4016de:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4016e2:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4016e4:	e02b      	b.n	40173e <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  4016e6:	687b      	ldr	r3, [r7, #4]
  4016e8:	4a1a      	ldr	r2, [pc, #104]	; (401754 <system_init_flash+0x88>)
  4016ea:	4293      	cmp	r3, r2
  4016ec:	d803      	bhi.n	4016f6 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4016ee:	4b18      	ldr	r3, [pc, #96]	; (401750 <system_init_flash+0x84>)
  4016f0:	4a19      	ldr	r2, [pc, #100]	; (401758 <system_init_flash+0x8c>)
  4016f2:	601a      	str	r2, [r3, #0]
}
  4016f4:	e023      	b.n	40173e <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4016f6:	687b      	ldr	r3, [r7, #4]
  4016f8:	4a18      	ldr	r2, [pc, #96]	; (40175c <system_init_flash+0x90>)
  4016fa:	4293      	cmp	r3, r2
  4016fc:	d803      	bhi.n	401706 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4016fe:	4b14      	ldr	r3, [pc, #80]	; (401750 <system_init_flash+0x84>)
  401700:	4a17      	ldr	r2, [pc, #92]	; (401760 <system_init_flash+0x94>)
  401702:	601a      	str	r2, [r3, #0]
}
  401704:	e01b      	b.n	40173e <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401706:	687b      	ldr	r3, [r7, #4]
  401708:	4a16      	ldr	r2, [pc, #88]	; (401764 <system_init_flash+0x98>)
  40170a:	4293      	cmp	r3, r2
  40170c:	d803      	bhi.n	401716 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40170e:	4b10      	ldr	r3, [pc, #64]	; (401750 <system_init_flash+0x84>)
  401710:	4a15      	ldr	r2, [pc, #84]	; (401768 <system_init_flash+0x9c>)
  401712:	601a      	str	r2, [r3, #0]
}
  401714:	e013      	b.n	40173e <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401716:	687b      	ldr	r3, [r7, #4]
  401718:	4a14      	ldr	r2, [pc, #80]	; (40176c <system_init_flash+0xa0>)
  40171a:	4293      	cmp	r3, r2
  40171c:	d804      	bhi.n	401728 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40171e:	4b0c      	ldr	r3, [pc, #48]	; (401750 <system_init_flash+0x84>)
  401720:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401724:	601a      	str	r2, [r3, #0]
}
  401726:	e00a      	b.n	40173e <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401728:	687b      	ldr	r3, [r7, #4]
  40172a:	4a11      	ldr	r2, [pc, #68]	; (401770 <system_init_flash+0xa4>)
  40172c:	4293      	cmp	r3, r2
  40172e:	d803      	bhi.n	401738 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401730:	4b07      	ldr	r3, [pc, #28]	; (401750 <system_init_flash+0x84>)
  401732:	4a10      	ldr	r2, [pc, #64]	; (401774 <system_init_flash+0xa8>)
  401734:	601a      	str	r2, [r3, #0]
}
  401736:	e002      	b.n	40173e <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  401738:	4b05      	ldr	r3, [pc, #20]	; (401750 <system_init_flash+0x84>)
  40173a:	4a0f      	ldr	r2, [pc, #60]	; (401778 <system_init_flash+0xac>)
  40173c:	601a      	str	r2, [r3, #0]
}
  40173e:	bf00      	nop
  401740:	370c      	adds	r7, #12
  401742:	46bd      	mov	sp, r7
  401744:	f85d 7b04 	ldr.w	r7, [sp], #4
  401748:	4770      	bx	lr
  40174a:	bf00      	nop
  40174c:	015ef3bf 	.word	0x015ef3bf
  401750:	400e0c00 	.word	0x400e0c00
  401754:	02bde77f 	.word	0x02bde77f
  401758:	04000100 	.word	0x04000100
  40175c:	041cdb3f 	.word	0x041cdb3f
  401760:	04000200 	.word	0x04000200
  401764:	057bceff 	.word	0x057bceff
  401768:	04000300 	.word	0x04000300
  40176c:	06dac2bf 	.word	0x06dac2bf
  401770:	0839b67f 	.word	0x0839b67f
  401774:	04000500 	.word	0x04000500
  401778:	04000600 	.word	0x04000600

0040177c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40177c:	b480      	push	{r7}
  40177e:	b083      	sub	sp, #12
  401780:	af00      	add	r7, sp, #0
  401782:	4603      	mov	r3, r0
  401784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401786:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40178a:	2b00      	cmp	r3, #0
  40178c:	db0b      	blt.n	4017a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40178e:	4909      	ldr	r1, [pc, #36]	; (4017b4 <__NVIC_EnableIRQ+0x38>)
  401790:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401794:	095b      	lsrs	r3, r3, #5
  401796:	79fa      	ldrb	r2, [r7, #7]
  401798:	f002 021f 	and.w	r2, r2, #31
  40179c:	2001      	movs	r0, #1
  40179e:	fa00 f202 	lsl.w	r2, r0, r2
  4017a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4017a6:	bf00      	nop
  4017a8:	370c      	adds	r7, #12
  4017aa:	46bd      	mov	sp, r7
  4017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017b0:	4770      	bx	lr
  4017b2:	bf00      	nop
  4017b4:	e000e100 	.word	0xe000e100

004017b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4017b8:	b480      	push	{r7}
  4017ba:	b083      	sub	sp, #12
  4017bc:	af00      	add	r7, sp, #0
  4017be:	4603      	mov	r3, r0
  4017c0:	6039      	str	r1, [r7, #0]
  4017c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4017c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017c8:	2b00      	cmp	r3, #0
  4017ca:	db0a      	blt.n	4017e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4017cc:	490d      	ldr	r1, [pc, #52]	; (401804 <__NVIC_SetPriority+0x4c>)
  4017ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017d2:	683a      	ldr	r2, [r7, #0]
  4017d4:	b2d2      	uxtb	r2, r2
  4017d6:	0152      	lsls	r2, r2, #5
  4017d8:	b2d2      	uxtb	r2, r2
  4017da:	440b      	add	r3, r1
  4017dc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  4017e0:	e00a      	b.n	4017f8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4017e2:	4909      	ldr	r1, [pc, #36]	; (401808 <__NVIC_SetPriority+0x50>)
  4017e4:	79fb      	ldrb	r3, [r7, #7]
  4017e6:	f003 030f 	and.w	r3, r3, #15
  4017ea:	3b04      	subs	r3, #4
  4017ec:	683a      	ldr	r2, [r7, #0]
  4017ee:	b2d2      	uxtb	r2, r2
  4017f0:	0152      	lsls	r2, r2, #5
  4017f2:	b2d2      	uxtb	r2, r2
  4017f4:	440b      	add	r3, r1
  4017f6:	761a      	strb	r2, [r3, #24]
}
  4017f8:	bf00      	nop
  4017fa:	370c      	adds	r7, #12
  4017fc:	46bd      	mov	sp, r7
  4017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401802:	4770      	bx	lr
  401804:	e000e100 	.word	0xe000e100
  401808:	e000ed00 	.word	0xe000ed00

0040180c <osc_get_rate>:
{
  40180c:	b480      	push	{r7}
  40180e:	b083      	sub	sp, #12
  401810:	af00      	add	r7, sp, #0
  401812:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401814:	687b      	ldr	r3, [r7, #4]
  401816:	2b07      	cmp	r3, #7
  401818:	d825      	bhi.n	401866 <osc_get_rate+0x5a>
  40181a:	a201      	add	r2, pc, #4	; (adr r2, 401820 <osc_get_rate+0x14>)
  40181c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401820:	00401841 	.word	0x00401841
  401824:	00401847 	.word	0x00401847
  401828:	0040184d 	.word	0x0040184d
  40182c:	00401853 	.word	0x00401853
  401830:	00401857 	.word	0x00401857
  401834:	0040185b 	.word	0x0040185b
  401838:	0040185f 	.word	0x0040185f
  40183c:	00401863 	.word	0x00401863
		return OSC_SLCK_32K_RC_HZ;
  401840:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401844:	e010      	b.n	401868 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401846:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40184a:	e00d      	b.n	401868 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40184c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401850:	e00a      	b.n	401868 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401852:	4b08      	ldr	r3, [pc, #32]	; (401874 <osc_get_rate+0x68>)
  401854:	e008      	b.n	401868 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401856:	4b08      	ldr	r3, [pc, #32]	; (401878 <osc_get_rate+0x6c>)
  401858:	e006      	b.n	401868 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40185a:	4b08      	ldr	r3, [pc, #32]	; (40187c <osc_get_rate+0x70>)
  40185c:	e004      	b.n	401868 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40185e:	4b07      	ldr	r3, [pc, #28]	; (40187c <osc_get_rate+0x70>)
  401860:	e002      	b.n	401868 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401862:	4b06      	ldr	r3, [pc, #24]	; (40187c <osc_get_rate+0x70>)
  401864:	e000      	b.n	401868 <osc_get_rate+0x5c>
	return 0;
  401866:	2300      	movs	r3, #0
}
  401868:	4618      	mov	r0, r3
  40186a:	370c      	adds	r7, #12
  40186c:	46bd      	mov	sp, r7
  40186e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401872:	4770      	bx	lr
  401874:	003d0900 	.word	0x003d0900
  401878:	007a1200 	.word	0x007a1200
  40187c:	00b71b00 	.word	0x00b71b00

00401880 <sysclk_get_main_hz>:
{
  401880:	b580      	push	{r7, lr}
  401882:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401884:	2006      	movs	r0, #6
  401886:	4b05      	ldr	r3, [pc, #20]	; (40189c <sysclk_get_main_hz+0x1c>)
  401888:	4798      	blx	r3
  40188a:	4602      	mov	r2, r0
  40188c:	4613      	mov	r3, r2
  40188e:	009b      	lsls	r3, r3, #2
  401890:	4413      	add	r3, r2
  401892:	009a      	lsls	r2, r3, #2
  401894:	4413      	add	r3, r2
}
  401896:	4618      	mov	r0, r3
  401898:	bd80      	pop	{r7, pc}
  40189a:	bf00      	nop
  40189c:	0040180d 	.word	0x0040180d

004018a0 <sysclk_get_cpu_hz>:
{
  4018a0:	b580      	push	{r7, lr}
  4018a2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4018a4:	4b02      	ldr	r3, [pc, #8]	; (4018b0 <sysclk_get_cpu_hz+0x10>)
  4018a6:	4798      	blx	r3
  4018a8:	4603      	mov	r3, r0
}
  4018aa:	4618      	mov	r0, r3
  4018ac:	bd80      	pop	{r7, pc}
  4018ae:	bf00      	nop
  4018b0:	00401881 	.word	0x00401881

004018b4 <but_callback>:
 * ira piscar o led por 5 vezes
 *
 * !! Isso  um exemplo ruim, nao deve ser feito na pratica, !!
 * !! pois nao se deve usar delays dentro de interrupcoes    !!
 */
void but_callback(void){
  4018b4:	b480      	push	{r7}
  4018b6:	af00      	add	r7, sp, #0
	but_flag = 1;
  4018b8:	4b03      	ldr	r3, [pc, #12]	; (4018c8 <but_callback+0x14>)
  4018ba:	2201      	movs	r2, #1
  4018bc:	701a      	strb	r2, [r3, #0]
}
  4018be:	bf00      	nop
  4018c0:	46bd      	mov	sp, r7
  4018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018c6:	4770      	bx	lr
  4018c8:	2040055c 	.word	0x2040055c

004018cc <pisca_led>:
/************************************************************************/
/* funes                                                              */
/************************************************************************/

// pisca led N vez no periodo T
void pisca_led(int n, int t){
  4018cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4018ce:	b085      	sub	sp, #20
  4018d0:	af00      	add	r7, sp, #0
  4018d2:	6078      	str	r0, [r7, #4]
  4018d4:	6039      	str	r1, [r7, #0]
  for (int i=0;i<n;i++){
  4018d6:	2300      	movs	r3, #0
  4018d8:	60fb      	str	r3, [r7, #12]
  4018da:	e08e      	b.n	4019fa <pisca_led+0x12e>
    pio_clear(LED_PIO, LED_IDX_MASK);
  4018dc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4018e0:	484a      	ldr	r0, [pc, #296]	; (401a0c <pisca_led+0x140>)
  4018e2:	4b4b      	ldr	r3, [pc, #300]	; (401a10 <pisca_led+0x144>)
  4018e4:	4798      	blx	r3
    delay_ms(t);
  4018e6:	683b      	ldr	r3, [r7, #0]
  4018e8:	2b00      	cmp	r3, #0
  4018ea:	d026      	beq.n	40193a <pisca_led+0x6e>
  4018ec:	683b      	ldr	r3, [r7, #0]
  4018ee:	461d      	mov	r5, r3
  4018f0:	ea4f 76e5 	mov.w	r6, r5, asr #31
  4018f4:	4b47      	ldr	r3, [pc, #284]	; (401a14 <pisca_led+0x148>)
  4018f6:	4798      	blx	r3
  4018f8:	4603      	mov	r3, r0
  4018fa:	f04f 0400 	mov.w	r4, #0
  4018fe:	fb03 f106 	mul.w	r1, r3, r6
  401902:	fb05 f204 	mul.w	r2, r5, r4
  401906:	440a      	add	r2, r1
  401908:	fba5 3403 	umull	r3, r4, r5, r3
  40190c:	4422      	add	r2, r4
  40190e:	4614      	mov	r4, r2
  401910:	f241 712b 	movw	r1, #5931	; 0x172b
  401914:	f04f 0200 	mov.w	r2, #0
  401918:	185d      	adds	r5, r3, r1
  40191a:	eb44 0602 	adc.w	r6, r4, r2
  40191e:	4628      	mov	r0, r5
  401920:	4631      	mov	r1, r6
  401922:	4c3d      	ldr	r4, [pc, #244]	; (401a18 <pisca_led+0x14c>)
  401924:	f241 722c 	movw	r2, #5932	; 0x172c
  401928:	f04f 0300 	mov.w	r3, #0
  40192c:	47a0      	blx	r4
  40192e:	4603      	mov	r3, r0
  401930:	460c      	mov	r4, r1
  401932:	4618      	mov	r0, r3
  401934:	4b39      	ldr	r3, [pc, #228]	; (401a1c <pisca_led+0x150>)
  401936:	4798      	blx	r3
  401938:	e016      	b.n	401968 <pisca_led+0x9c>
  40193a:	4b36      	ldr	r3, [pc, #216]	; (401a14 <pisca_led+0x148>)
  40193c:	4798      	blx	r3
  40193e:	4603      	mov	r3, r0
  401940:	f04f 0400 	mov.w	r4, #0
  401944:	4936      	ldr	r1, [pc, #216]	; (401a20 <pisca_led+0x154>)
  401946:	f04f 0200 	mov.w	r2, #0
  40194a:	185d      	adds	r5, r3, r1
  40194c:	eb44 0602 	adc.w	r6, r4, r2
  401950:	4628      	mov	r0, r5
  401952:	4631      	mov	r1, r6
  401954:	4c30      	ldr	r4, [pc, #192]	; (401a18 <pisca_led+0x14c>)
  401956:	4a33      	ldr	r2, [pc, #204]	; (401a24 <pisca_led+0x158>)
  401958:	f04f 0300 	mov.w	r3, #0
  40195c:	47a0      	blx	r4
  40195e:	4603      	mov	r3, r0
  401960:	460c      	mov	r4, r1
  401962:	4618      	mov	r0, r3
  401964:	4b2d      	ldr	r3, [pc, #180]	; (401a1c <pisca_led+0x150>)
  401966:	4798      	blx	r3
    pio_set(LED_PIO, LED_IDX_MASK);
  401968:	f44f 7180 	mov.w	r1, #256	; 0x100
  40196c:	4827      	ldr	r0, [pc, #156]	; (401a0c <pisca_led+0x140>)
  40196e:	4b2e      	ldr	r3, [pc, #184]	; (401a28 <pisca_led+0x15c>)
  401970:	4798      	blx	r3
    delay_ms(t);
  401972:	683b      	ldr	r3, [r7, #0]
  401974:	2b00      	cmp	r3, #0
  401976:	d026      	beq.n	4019c6 <pisca_led+0xfa>
  401978:	683b      	ldr	r3, [r7, #0]
  40197a:	461d      	mov	r5, r3
  40197c:	ea4f 76e5 	mov.w	r6, r5, asr #31
  401980:	4b24      	ldr	r3, [pc, #144]	; (401a14 <pisca_led+0x148>)
  401982:	4798      	blx	r3
  401984:	4603      	mov	r3, r0
  401986:	f04f 0400 	mov.w	r4, #0
  40198a:	fb03 f106 	mul.w	r1, r3, r6
  40198e:	fb05 f204 	mul.w	r2, r5, r4
  401992:	440a      	add	r2, r1
  401994:	fba5 3403 	umull	r3, r4, r5, r3
  401998:	4422      	add	r2, r4
  40199a:	4614      	mov	r4, r2
  40199c:	f241 712b 	movw	r1, #5931	; 0x172b
  4019a0:	f04f 0200 	mov.w	r2, #0
  4019a4:	185d      	adds	r5, r3, r1
  4019a6:	eb44 0602 	adc.w	r6, r4, r2
  4019aa:	4628      	mov	r0, r5
  4019ac:	4631      	mov	r1, r6
  4019ae:	4c1a      	ldr	r4, [pc, #104]	; (401a18 <pisca_led+0x14c>)
  4019b0:	f241 722c 	movw	r2, #5932	; 0x172c
  4019b4:	f04f 0300 	mov.w	r3, #0
  4019b8:	47a0      	blx	r4
  4019ba:	4603      	mov	r3, r0
  4019bc:	460c      	mov	r4, r1
  4019be:	4618      	mov	r0, r3
  4019c0:	4b16      	ldr	r3, [pc, #88]	; (401a1c <pisca_led+0x150>)
  4019c2:	4798      	blx	r3
  4019c4:	e016      	b.n	4019f4 <pisca_led+0x128>
  4019c6:	4b13      	ldr	r3, [pc, #76]	; (401a14 <pisca_led+0x148>)
  4019c8:	4798      	blx	r3
  4019ca:	4603      	mov	r3, r0
  4019cc:	f04f 0400 	mov.w	r4, #0
  4019d0:	4913      	ldr	r1, [pc, #76]	; (401a20 <pisca_led+0x154>)
  4019d2:	f04f 0200 	mov.w	r2, #0
  4019d6:	185d      	adds	r5, r3, r1
  4019d8:	eb44 0602 	adc.w	r6, r4, r2
  4019dc:	4628      	mov	r0, r5
  4019de:	4631      	mov	r1, r6
  4019e0:	4c0d      	ldr	r4, [pc, #52]	; (401a18 <pisca_led+0x14c>)
  4019e2:	4a10      	ldr	r2, [pc, #64]	; (401a24 <pisca_led+0x158>)
  4019e4:	f04f 0300 	mov.w	r3, #0
  4019e8:	47a0      	blx	r4
  4019ea:	4603      	mov	r3, r0
  4019ec:	460c      	mov	r4, r1
  4019ee:	4618      	mov	r0, r3
  4019f0:	4b0a      	ldr	r3, [pc, #40]	; (401a1c <pisca_led+0x150>)
  4019f2:	4798      	blx	r3
  for (int i=0;i<n;i++){
  4019f4:	68fb      	ldr	r3, [r7, #12]
  4019f6:	3301      	adds	r3, #1
  4019f8:	60fb      	str	r3, [r7, #12]
  4019fa:	68fa      	ldr	r2, [r7, #12]
  4019fc:	687b      	ldr	r3, [r7, #4]
  4019fe:	429a      	cmp	r2, r3
  401a00:	f6ff af6c 	blt.w	4018dc <pisca_led+0x10>
  }
}
  401a04:	bf00      	nop
  401a06:	3714      	adds	r7, #20
  401a08:	46bd      	mov	sp, r7
  401a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401a0c:	400e1200 	.word	0x400e1200
  401a10:	00400761 	.word	0x00400761
  401a14:	004018a1 	.word	0x004018a1
  401a18:	00401b1d 	.word	0x00401b1d
  401a1c:	20400001 	.word	0x20400001
  401a20:	005a83df 	.word	0x005a83df
  401a24:	005a83e0 	.word	0x005a83e0
  401a28:	00400745 	.word	0x00400745

00401a2c <io_init>:

// Inicializa botao SW0 do kit com interrupcao
void io_init(void)
{
  401a2c:	b590      	push	{r4, r7, lr}
  401a2e:	b083      	sub	sp, #12
  401a30:	af02      	add	r7, sp, #8

  // Configura led
	pmc_enable_periph_clk(LED_PIO_ID);
  401a32:	200c      	movs	r0, #12
  401a34:	4b1b      	ldr	r3, [pc, #108]	; (401aa4 <io_init+0x78>)
  401a36:	4798      	blx	r3
	pio_configure(LED_PIO, PIO_OUTPUT_0, LED_IDX_MASK, PIO_DEFAULT);
  401a38:	2300      	movs	r3, #0
  401a3a:	f44f 7280 	mov.w	r2, #256	; 0x100
  401a3e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401a42:	4819      	ldr	r0, [pc, #100]	; (401aa8 <io_init+0x7c>)
  401a44:	4c19      	ldr	r4, [pc, #100]	; (401aac <io_init+0x80>)
  401a46:	47a0      	blx	r4

  // Inicializa clock do perifrico PIO responsavel pelo botao
	pmc_enable_periph_clk(BUT_PIO_ID);
  401a48:	200a      	movs	r0, #10
  401a4a:	4b16      	ldr	r3, [pc, #88]	; (401aa4 <io_init+0x78>)
  401a4c:	4798      	blx	r3

  // Configura PIO para lidar com o pino do boto como entrada
  // com pull-up
	pio_configure(BUT_PIO, PIO_INPUT, BUT_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401a4e:	2309      	movs	r3, #9
  401a50:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401a54:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  401a58:	4815      	ldr	r0, [pc, #84]	; (401ab0 <io_init+0x84>)
  401a5a:	4c14      	ldr	r4, [pc, #80]	; (401aac <io_init+0x80>)
  401a5c:	47a0      	blx	r4
	pio_set_debounce_filter(BUT_PIO, BUT_IDX_MASK, 60);
  401a5e:	223c      	movs	r2, #60	; 0x3c
  401a60:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401a64:	4812      	ldr	r0, [pc, #72]	; (401ab0 <io_init+0x84>)
  401a66:	4b13      	ldr	r3, [pc, #76]	; (401ab4 <io_init+0x88>)
  401a68:	4798      	blx	r3

  // Configura interrupo no pino referente ao botao e associa
  // funo de callback caso uma interrupo for gerada
  // a funo de callback  a: but_callback()
  pio_handler_set(BUT_PIO,
  401a6a:	4b13      	ldr	r3, [pc, #76]	; (401ab8 <io_init+0x8c>)
  401a6c:	9300      	str	r3, [sp, #0]
  401a6e:	2370      	movs	r3, #112	; 0x70
  401a70:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401a74:	210a      	movs	r1, #10
  401a76:	480e      	ldr	r0, [pc, #56]	; (401ab0 <io_init+0x84>)
  401a78:	4c10      	ldr	r4, [pc, #64]	; (401abc <io_init+0x90>)
  401a7a:	47a0      	blx	r4
                  BUT_IDX_MASK,
                  PIO_IT_RISE_EDGE,
                  but_callback);

  // Ativa interrupo e limpa primeira IRQ gerada na ativacao
  pio_enable_interrupt(BUT_PIO, BUT_IDX_MASK);
  401a7c:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401a80:	480b      	ldr	r0, [pc, #44]	; (401ab0 <io_init+0x84>)
  401a82:	4b0f      	ldr	r3, [pc, #60]	; (401ac0 <io_init+0x94>)
  401a84:	4798      	blx	r3
  pio_get_interrupt_status(BUT_PIO);
  401a86:	480a      	ldr	r0, [pc, #40]	; (401ab0 <io_init+0x84>)
  401a88:	4b0e      	ldr	r3, [pc, #56]	; (401ac4 <io_init+0x98>)
  401a8a:	4798      	blx	r3
  
  // Configura NVIC para receber interrupcoes do PIO do botao
  // com prioridade 4 (quanto mais prximo de 0 maior)
  NVIC_EnableIRQ(BUT_PIO_ID);
  401a8c:	200a      	movs	r0, #10
  401a8e:	4b0e      	ldr	r3, [pc, #56]	; (401ac8 <io_init+0x9c>)
  401a90:	4798      	blx	r3
  NVIC_SetPriority(BUT_PIO_ID, 4); // Prioridade 4
  401a92:	2104      	movs	r1, #4
  401a94:	200a      	movs	r0, #10
  401a96:	4b0d      	ldr	r3, [pc, #52]	; (401acc <io_init+0xa0>)
  401a98:	4798      	blx	r3
}
  401a9a:	bf00      	nop
  401a9c:	3704      	adds	r7, #4
  401a9e:	46bd      	mov	sp, r7
  401aa0:	bd90      	pop	{r4, r7, pc}
  401aa2:	bf00      	nop
  401aa4:	00400fa1 	.word	0x00400fa1
  401aa8:	400e1200 	.word	0x400e1200
  401aac:	00400971 	.word	0x00400971
  401ab0:	400e0e00 	.word	0x400e0e00
  401ab4:	0040070d 	.word	0x0040070d
  401ab8:	004018b5 	.word	0x004018b5
  401abc:	00400bc5 	.word	0x00400bc5
  401ac0:	00400aa9 	.word	0x00400aa9
  401ac4:	00400ae1 	.word	0x00400ae1
  401ac8:	0040177d 	.word	0x0040177d
  401acc:	004017b9 	.word	0x004017b9

00401ad0 <main>:
/* Main                                                                 */
/************************************************************************/

// Funcao principal chamada na inicalizacao do uC.
void main(void)
{
  401ad0:	b580      	push	{r7, lr}
  401ad2:	af00      	add	r7, sp, #0
	// Inicializa clock
	sysclk_init();
  401ad4:	4b0b      	ldr	r3, [pc, #44]	; (401b04 <main+0x34>)
  401ad6:	4798      	blx	r3

	// Desativa watchdog
	WDT->WDT_MR = WDT_MR_WDDIS;
  401ad8:	4b0b      	ldr	r3, [pc, #44]	; (401b08 <main+0x38>)
  401ada:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401ade:	605a      	str	r2, [r3, #4]

  // configura botao com interrupcao
  io_init();
  401ae0:	4b0a      	ldr	r3, [pc, #40]	; (401b0c <main+0x3c>)
  401ae2:	4798      	blx	r3

	// super loop
	// aplicacoes embarcadas no devem sair do while(1).
	while(1)
  {
	  if (but_flag) {  //
  401ae4:	4b0a      	ldr	r3, [pc, #40]	; (401b10 <main+0x40>)
  401ae6:	781b      	ldrb	r3, [r3, #0]
  401ae8:	b2db      	uxtb	r3, r3
  401aea:	2b00      	cmp	r3, #0
  401aec:	d006      	beq.n	401afc <main+0x2c>
		  pisca_led(5, 200);
  401aee:	21c8      	movs	r1, #200	; 0xc8
  401af0:	2005      	movs	r0, #5
  401af2:	4b08      	ldr	r3, [pc, #32]	; (401b14 <main+0x44>)
  401af4:	4798      	blx	r3
		  but_flag = 0;  //
  401af6:	4b06      	ldr	r3, [pc, #24]	; (401b10 <main+0x40>)
  401af8:	2200      	movs	r2, #0
  401afa:	701a      	strb	r2, [r3, #0]
	  }
	  
	  // Entra em sleep mode
	  pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401afc:	2002      	movs	r0, #2
  401afe:	4b06      	ldr	r3, [pc, #24]	; (401b18 <main+0x48>)
  401b00:	4798      	blx	r3
	  if (but_flag) {  //
  401b02:	e7ef      	b.n	401ae4 <main+0x14>
  401b04:	004004d5 	.word	0x004004d5
  401b08:	400e1850 	.word	0x400e1850
  401b0c:	00401a2d 	.word	0x00401a2d
  401b10:	2040055c 	.word	0x2040055c
  401b14:	004018cd 	.word	0x004018cd
  401b18:	0040108d 	.word	0x0040108d

00401b1c <__aeabi_uldivmod>:
  401b1c:	b953      	cbnz	r3, 401b34 <__aeabi_uldivmod+0x18>
  401b1e:	b94a      	cbnz	r2, 401b34 <__aeabi_uldivmod+0x18>
  401b20:	2900      	cmp	r1, #0
  401b22:	bf08      	it	eq
  401b24:	2800      	cmpeq	r0, #0
  401b26:	bf1c      	itt	ne
  401b28:	f04f 31ff 	movne.w	r1, #4294967295
  401b2c:	f04f 30ff 	movne.w	r0, #4294967295
  401b30:	f000 b97a 	b.w	401e28 <__aeabi_idiv0>
  401b34:	f1ad 0c08 	sub.w	ip, sp, #8
  401b38:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401b3c:	f000 f806 	bl	401b4c <__udivmoddi4>
  401b40:	f8dd e004 	ldr.w	lr, [sp, #4]
  401b44:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401b48:	b004      	add	sp, #16
  401b4a:	4770      	bx	lr

00401b4c <__udivmoddi4>:
  401b4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401b50:	468c      	mov	ip, r1
  401b52:	460d      	mov	r5, r1
  401b54:	4604      	mov	r4, r0
  401b56:	9e08      	ldr	r6, [sp, #32]
  401b58:	2b00      	cmp	r3, #0
  401b5a:	d151      	bne.n	401c00 <__udivmoddi4+0xb4>
  401b5c:	428a      	cmp	r2, r1
  401b5e:	4617      	mov	r7, r2
  401b60:	d96d      	bls.n	401c3e <__udivmoddi4+0xf2>
  401b62:	fab2 fe82 	clz	lr, r2
  401b66:	f1be 0f00 	cmp.w	lr, #0
  401b6a:	d00b      	beq.n	401b84 <__udivmoddi4+0x38>
  401b6c:	f1ce 0c20 	rsb	ip, lr, #32
  401b70:	fa01 f50e 	lsl.w	r5, r1, lr
  401b74:	fa20 fc0c 	lsr.w	ip, r0, ip
  401b78:	fa02 f70e 	lsl.w	r7, r2, lr
  401b7c:	ea4c 0c05 	orr.w	ip, ip, r5
  401b80:	fa00 f40e 	lsl.w	r4, r0, lr
  401b84:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401b88:	0c25      	lsrs	r5, r4, #16
  401b8a:	fbbc f8fa 	udiv	r8, ip, sl
  401b8e:	fa1f f987 	uxth.w	r9, r7
  401b92:	fb0a cc18 	mls	ip, sl, r8, ip
  401b96:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401b9a:	fb08 f309 	mul.w	r3, r8, r9
  401b9e:	42ab      	cmp	r3, r5
  401ba0:	d90a      	bls.n	401bb8 <__udivmoddi4+0x6c>
  401ba2:	19ed      	adds	r5, r5, r7
  401ba4:	f108 32ff 	add.w	r2, r8, #4294967295
  401ba8:	f080 8123 	bcs.w	401df2 <__udivmoddi4+0x2a6>
  401bac:	42ab      	cmp	r3, r5
  401bae:	f240 8120 	bls.w	401df2 <__udivmoddi4+0x2a6>
  401bb2:	f1a8 0802 	sub.w	r8, r8, #2
  401bb6:	443d      	add	r5, r7
  401bb8:	1aed      	subs	r5, r5, r3
  401bba:	b2a4      	uxth	r4, r4
  401bbc:	fbb5 f0fa 	udiv	r0, r5, sl
  401bc0:	fb0a 5510 	mls	r5, sl, r0, r5
  401bc4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401bc8:	fb00 f909 	mul.w	r9, r0, r9
  401bcc:	45a1      	cmp	r9, r4
  401bce:	d909      	bls.n	401be4 <__udivmoddi4+0x98>
  401bd0:	19e4      	adds	r4, r4, r7
  401bd2:	f100 33ff 	add.w	r3, r0, #4294967295
  401bd6:	f080 810a 	bcs.w	401dee <__udivmoddi4+0x2a2>
  401bda:	45a1      	cmp	r9, r4
  401bdc:	f240 8107 	bls.w	401dee <__udivmoddi4+0x2a2>
  401be0:	3802      	subs	r0, #2
  401be2:	443c      	add	r4, r7
  401be4:	eba4 0409 	sub.w	r4, r4, r9
  401be8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401bec:	2100      	movs	r1, #0
  401bee:	2e00      	cmp	r6, #0
  401bf0:	d061      	beq.n	401cb6 <__udivmoddi4+0x16a>
  401bf2:	fa24 f40e 	lsr.w	r4, r4, lr
  401bf6:	2300      	movs	r3, #0
  401bf8:	6034      	str	r4, [r6, #0]
  401bfa:	6073      	str	r3, [r6, #4]
  401bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c00:	428b      	cmp	r3, r1
  401c02:	d907      	bls.n	401c14 <__udivmoddi4+0xc8>
  401c04:	2e00      	cmp	r6, #0
  401c06:	d054      	beq.n	401cb2 <__udivmoddi4+0x166>
  401c08:	2100      	movs	r1, #0
  401c0a:	e886 0021 	stmia.w	r6, {r0, r5}
  401c0e:	4608      	mov	r0, r1
  401c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c14:	fab3 f183 	clz	r1, r3
  401c18:	2900      	cmp	r1, #0
  401c1a:	f040 808e 	bne.w	401d3a <__udivmoddi4+0x1ee>
  401c1e:	42ab      	cmp	r3, r5
  401c20:	d302      	bcc.n	401c28 <__udivmoddi4+0xdc>
  401c22:	4282      	cmp	r2, r0
  401c24:	f200 80fa 	bhi.w	401e1c <__udivmoddi4+0x2d0>
  401c28:	1a84      	subs	r4, r0, r2
  401c2a:	eb65 0503 	sbc.w	r5, r5, r3
  401c2e:	2001      	movs	r0, #1
  401c30:	46ac      	mov	ip, r5
  401c32:	2e00      	cmp	r6, #0
  401c34:	d03f      	beq.n	401cb6 <__udivmoddi4+0x16a>
  401c36:	e886 1010 	stmia.w	r6, {r4, ip}
  401c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401c3e:	b912      	cbnz	r2, 401c46 <__udivmoddi4+0xfa>
  401c40:	2701      	movs	r7, #1
  401c42:	fbb7 f7f2 	udiv	r7, r7, r2
  401c46:	fab7 fe87 	clz	lr, r7
  401c4a:	f1be 0f00 	cmp.w	lr, #0
  401c4e:	d134      	bne.n	401cba <__udivmoddi4+0x16e>
  401c50:	1beb      	subs	r3, r5, r7
  401c52:	0c3a      	lsrs	r2, r7, #16
  401c54:	fa1f fc87 	uxth.w	ip, r7
  401c58:	2101      	movs	r1, #1
  401c5a:	fbb3 f8f2 	udiv	r8, r3, r2
  401c5e:	0c25      	lsrs	r5, r4, #16
  401c60:	fb02 3318 	mls	r3, r2, r8, r3
  401c64:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401c68:	fb0c f308 	mul.w	r3, ip, r8
  401c6c:	42ab      	cmp	r3, r5
  401c6e:	d907      	bls.n	401c80 <__udivmoddi4+0x134>
  401c70:	19ed      	adds	r5, r5, r7
  401c72:	f108 30ff 	add.w	r0, r8, #4294967295
  401c76:	d202      	bcs.n	401c7e <__udivmoddi4+0x132>
  401c78:	42ab      	cmp	r3, r5
  401c7a:	f200 80d1 	bhi.w	401e20 <__udivmoddi4+0x2d4>
  401c7e:	4680      	mov	r8, r0
  401c80:	1aed      	subs	r5, r5, r3
  401c82:	b2a3      	uxth	r3, r4
  401c84:	fbb5 f0f2 	udiv	r0, r5, r2
  401c88:	fb02 5510 	mls	r5, r2, r0, r5
  401c8c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  401c90:	fb0c fc00 	mul.w	ip, ip, r0
  401c94:	45a4      	cmp	ip, r4
  401c96:	d907      	bls.n	401ca8 <__udivmoddi4+0x15c>
  401c98:	19e4      	adds	r4, r4, r7
  401c9a:	f100 33ff 	add.w	r3, r0, #4294967295
  401c9e:	d202      	bcs.n	401ca6 <__udivmoddi4+0x15a>
  401ca0:	45a4      	cmp	ip, r4
  401ca2:	f200 80b8 	bhi.w	401e16 <__udivmoddi4+0x2ca>
  401ca6:	4618      	mov	r0, r3
  401ca8:	eba4 040c 	sub.w	r4, r4, ip
  401cac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401cb0:	e79d      	b.n	401bee <__udivmoddi4+0xa2>
  401cb2:	4631      	mov	r1, r6
  401cb4:	4630      	mov	r0, r6
  401cb6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401cba:	f1ce 0420 	rsb	r4, lr, #32
  401cbe:	fa05 f30e 	lsl.w	r3, r5, lr
  401cc2:	fa07 f70e 	lsl.w	r7, r7, lr
  401cc6:	fa20 f804 	lsr.w	r8, r0, r4
  401cca:	0c3a      	lsrs	r2, r7, #16
  401ccc:	fa25 f404 	lsr.w	r4, r5, r4
  401cd0:	ea48 0803 	orr.w	r8, r8, r3
  401cd4:	fbb4 f1f2 	udiv	r1, r4, r2
  401cd8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  401cdc:	fb02 4411 	mls	r4, r2, r1, r4
  401ce0:	fa1f fc87 	uxth.w	ip, r7
  401ce4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  401ce8:	fb01 f30c 	mul.w	r3, r1, ip
  401cec:	42ab      	cmp	r3, r5
  401cee:	fa00 f40e 	lsl.w	r4, r0, lr
  401cf2:	d909      	bls.n	401d08 <__udivmoddi4+0x1bc>
  401cf4:	19ed      	adds	r5, r5, r7
  401cf6:	f101 30ff 	add.w	r0, r1, #4294967295
  401cfa:	f080 808a 	bcs.w	401e12 <__udivmoddi4+0x2c6>
  401cfe:	42ab      	cmp	r3, r5
  401d00:	f240 8087 	bls.w	401e12 <__udivmoddi4+0x2c6>
  401d04:	3902      	subs	r1, #2
  401d06:	443d      	add	r5, r7
  401d08:	1aeb      	subs	r3, r5, r3
  401d0a:	fa1f f588 	uxth.w	r5, r8
  401d0e:	fbb3 f0f2 	udiv	r0, r3, r2
  401d12:	fb02 3310 	mls	r3, r2, r0, r3
  401d16:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401d1a:	fb00 f30c 	mul.w	r3, r0, ip
  401d1e:	42ab      	cmp	r3, r5
  401d20:	d907      	bls.n	401d32 <__udivmoddi4+0x1e6>
  401d22:	19ed      	adds	r5, r5, r7
  401d24:	f100 38ff 	add.w	r8, r0, #4294967295
  401d28:	d26f      	bcs.n	401e0a <__udivmoddi4+0x2be>
  401d2a:	42ab      	cmp	r3, r5
  401d2c:	d96d      	bls.n	401e0a <__udivmoddi4+0x2be>
  401d2e:	3802      	subs	r0, #2
  401d30:	443d      	add	r5, r7
  401d32:	1aeb      	subs	r3, r5, r3
  401d34:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401d38:	e78f      	b.n	401c5a <__udivmoddi4+0x10e>
  401d3a:	f1c1 0720 	rsb	r7, r1, #32
  401d3e:	fa22 f807 	lsr.w	r8, r2, r7
  401d42:	408b      	lsls	r3, r1
  401d44:	fa05 f401 	lsl.w	r4, r5, r1
  401d48:	ea48 0303 	orr.w	r3, r8, r3
  401d4c:	fa20 fe07 	lsr.w	lr, r0, r7
  401d50:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  401d54:	40fd      	lsrs	r5, r7
  401d56:	ea4e 0e04 	orr.w	lr, lr, r4
  401d5a:	fbb5 f9fc 	udiv	r9, r5, ip
  401d5e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  401d62:	fb0c 5519 	mls	r5, ip, r9, r5
  401d66:	fa1f f883 	uxth.w	r8, r3
  401d6a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  401d6e:	fb09 f408 	mul.w	r4, r9, r8
  401d72:	42ac      	cmp	r4, r5
  401d74:	fa02 f201 	lsl.w	r2, r2, r1
  401d78:	fa00 fa01 	lsl.w	sl, r0, r1
  401d7c:	d908      	bls.n	401d90 <__udivmoddi4+0x244>
  401d7e:	18ed      	adds	r5, r5, r3
  401d80:	f109 30ff 	add.w	r0, r9, #4294967295
  401d84:	d243      	bcs.n	401e0e <__udivmoddi4+0x2c2>
  401d86:	42ac      	cmp	r4, r5
  401d88:	d941      	bls.n	401e0e <__udivmoddi4+0x2c2>
  401d8a:	f1a9 0902 	sub.w	r9, r9, #2
  401d8e:	441d      	add	r5, r3
  401d90:	1b2d      	subs	r5, r5, r4
  401d92:	fa1f fe8e 	uxth.w	lr, lr
  401d96:	fbb5 f0fc 	udiv	r0, r5, ip
  401d9a:	fb0c 5510 	mls	r5, ip, r0, r5
  401d9e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  401da2:	fb00 f808 	mul.w	r8, r0, r8
  401da6:	45a0      	cmp	r8, r4
  401da8:	d907      	bls.n	401dba <__udivmoddi4+0x26e>
  401daa:	18e4      	adds	r4, r4, r3
  401dac:	f100 35ff 	add.w	r5, r0, #4294967295
  401db0:	d229      	bcs.n	401e06 <__udivmoddi4+0x2ba>
  401db2:	45a0      	cmp	r8, r4
  401db4:	d927      	bls.n	401e06 <__udivmoddi4+0x2ba>
  401db6:	3802      	subs	r0, #2
  401db8:	441c      	add	r4, r3
  401dba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  401dbe:	eba4 0408 	sub.w	r4, r4, r8
  401dc2:	fba0 8902 	umull	r8, r9, r0, r2
  401dc6:	454c      	cmp	r4, r9
  401dc8:	46c6      	mov	lr, r8
  401dca:	464d      	mov	r5, r9
  401dcc:	d315      	bcc.n	401dfa <__udivmoddi4+0x2ae>
  401dce:	d012      	beq.n	401df6 <__udivmoddi4+0x2aa>
  401dd0:	b156      	cbz	r6, 401de8 <__udivmoddi4+0x29c>
  401dd2:	ebba 030e 	subs.w	r3, sl, lr
  401dd6:	eb64 0405 	sbc.w	r4, r4, r5
  401dda:	fa04 f707 	lsl.w	r7, r4, r7
  401dde:	40cb      	lsrs	r3, r1
  401de0:	431f      	orrs	r7, r3
  401de2:	40cc      	lsrs	r4, r1
  401de4:	6037      	str	r7, [r6, #0]
  401de6:	6074      	str	r4, [r6, #4]
  401de8:	2100      	movs	r1, #0
  401dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401dee:	4618      	mov	r0, r3
  401df0:	e6f8      	b.n	401be4 <__udivmoddi4+0x98>
  401df2:	4690      	mov	r8, r2
  401df4:	e6e0      	b.n	401bb8 <__udivmoddi4+0x6c>
  401df6:	45c2      	cmp	sl, r8
  401df8:	d2ea      	bcs.n	401dd0 <__udivmoddi4+0x284>
  401dfa:	ebb8 0e02 	subs.w	lr, r8, r2
  401dfe:	eb69 0503 	sbc.w	r5, r9, r3
  401e02:	3801      	subs	r0, #1
  401e04:	e7e4      	b.n	401dd0 <__udivmoddi4+0x284>
  401e06:	4628      	mov	r0, r5
  401e08:	e7d7      	b.n	401dba <__udivmoddi4+0x26e>
  401e0a:	4640      	mov	r0, r8
  401e0c:	e791      	b.n	401d32 <__udivmoddi4+0x1e6>
  401e0e:	4681      	mov	r9, r0
  401e10:	e7be      	b.n	401d90 <__udivmoddi4+0x244>
  401e12:	4601      	mov	r1, r0
  401e14:	e778      	b.n	401d08 <__udivmoddi4+0x1bc>
  401e16:	3802      	subs	r0, #2
  401e18:	443c      	add	r4, r7
  401e1a:	e745      	b.n	401ca8 <__udivmoddi4+0x15c>
  401e1c:	4608      	mov	r0, r1
  401e1e:	e708      	b.n	401c32 <__udivmoddi4+0xe6>
  401e20:	f1a8 0802 	sub.w	r8, r8, #2
  401e24:	443d      	add	r5, r7
  401e26:	e72b      	b.n	401c80 <__udivmoddi4+0x134>

00401e28 <__aeabi_idiv0>:
  401e28:	4770      	bx	lr
  401e2a:	bf00      	nop

00401e2c <__libc_init_array>:
  401e2c:	b570      	push	{r4, r5, r6, lr}
  401e2e:	4e0f      	ldr	r6, [pc, #60]	; (401e6c <__libc_init_array+0x40>)
  401e30:	4d0f      	ldr	r5, [pc, #60]	; (401e70 <__libc_init_array+0x44>)
  401e32:	1b76      	subs	r6, r6, r5
  401e34:	10b6      	asrs	r6, r6, #2
  401e36:	bf18      	it	ne
  401e38:	2400      	movne	r4, #0
  401e3a:	d005      	beq.n	401e48 <__libc_init_array+0x1c>
  401e3c:	3401      	adds	r4, #1
  401e3e:	f855 3b04 	ldr.w	r3, [r5], #4
  401e42:	4798      	blx	r3
  401e44:	42a6      	cmp	r6, r4
  401e46:	d1f9      	bne.n	401e3c <__libc_init_array+0x10>
  401e48:	4e0a      	ldr	r6, [pc, #40]	; (401e74 <__libc_init_array+0x48>)
  401e4a:	4d0b      	ldr	r5, [pc, #44]	; (401e78 <__libc_init_array+0x4c>)
  401e4c:	1b76      	subs	r6, r6, r5
  401e4e:	f000 f8a7 	bl	401fa0 <_init>
  401e52:	10b6      	asrs	r6, r6, #2
  401e54:	bf18      	it	ne
  401e56:	2400      	movne	r4, #0
  401e58:	d006      	beq.n	401e68 <__libc_init_array+0x3c>
  401e5a:	3401      	adds	r4, #1
  401e5c:	f855 3b04 	ldr.w	r3, [r5], #4
  401e60:	4798      	blx	r3
  401e62:	42a6      	cmp	r6, r4
  401e64:	d1f9      	bne.n	401e5a <__libc_init_array+0x2e>
  401e66:	bd70      	pop	{r4, r5, r6, pc}
  401e68:	bd70      	pop	{r4, r5, r6, pc}
  401e6a:	bf00      	nop
  401e6c:	00401fac 	.word	0x00401fac
  401e70:	00401fac 	.word	0x00401fac
  401e74:	00401fb4 	.word	0x00401fb4
  401e78:	00401fac 	.word	0x00401fac

00401e7c <register_fini>:
  401e7c:	4b02      	ldr	r3, [pc, #8]	; (401e88 <register_fini+0xc>)
  401e7e:	b113      	cbz	r3, 401e86 <register_fini+0xa>
  401e80:	4802      	ldr	r0, [pc, #8]	; (401e8c <register_fini+0x10>)
  401e82:	f000 b805 	b.w	401e90 <atexit>
  401e86:	4770      	bx	lr
  401e88:	00000000 	.word	0x00000000
  401e8c:	00401e9d 	.word	0x00401e9d

00401e90 <atexit>:
  401e90:	2300      	movs	r3, #0
  401e92:	4601      	mov	r1, r0
  401e94:	461a      	mov	r2, r3
  401e96:	4618      	mov	r0, r3
  401e98:	f000 b81e 	b.w	401ed8 <__register_exitproc>

00401e9c <__libc_fini_array>:
  401e9c:	b538      	push	{r3, r4, r5, lr}
  401e9e:	4c0a      	ldr	r4, [pc, #40]	; (401ec8 <__libc_fini_array+0x2c>)
  401ea0:	4d0a      	ldr	r5, [pc, #40]	; (401ecc <__libc_fini_array+0x30>)
  401ea2:	1b64      	subs	r4, r4, r5
  401ea4:	10a4      	asrs	r4, r4, #2
  401ea6:	d00a      	beq.n	401ebe <__libc_fini_array+0x22>
  401ea8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401eac:	3b01      	subs	r3, #1
  401eae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401eb2:	3c01      	subs	r4, #1
  401eb4:	f855 3904 	ldr.w	r3, [r5], #-4
  401eb8:	4798      	blx	r3
  401eba:	2c00      	cmp	r4, #0
  401ebc:	d1f9      	bne.n	401eb2 <__libc_fini_array+0x16>
  401ebe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401ec2:	f000 b877 	b.w	401fb4 <_fini>
  401ec6:	bf00      	nop
  401ec8:	00401fc4 	.word	0x00401fc4
  401ecc:	00401fc0 	.word	0x00401fc0

00401ed0 <__retarget_lock_acquire_recursive>:
  401ed0:	4770      	bx	lr
  401ed2:	bf00      	nop

00401ed4 <__retarget_lock_release_recursive>:
  401ed4:	4770      	bx	lr
  401ed6:	bf00      	nop

00401ed8 <__register_exitproc>:
  401ed8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401edc:	4d2c      	ldr	r5, [pc, #176]	; (401f90 <__register_exitproc+0xb8>)
  401ede:	4606      	mov	r6, r0
  401ee0:	6828      	ldr	r0, [r5, #0]
  401ee2:	4698      	mov	r8, r3
  401ee4:	460f      	mov	r7, r1
  401ee6:	4691      	mov	r9, r2
  401ee8:	f7ff fff2 	bl	401ed0 <__retarget_lock_acquire_recursive>
  401eec:	4b29      	ldr	r3, [pc, #164]	; (401f94 <__register_exitproc+0xbc>)
  401eee:	681c      	ldr	r4, [r3, #0]
  401ef0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401ef4:	2b00      	cmp	r3, #0
  401ef6:	d03e      	beq.n	401f76 <__register_exitproc+0x9e>
  401ef8:	685a      	ldr	r2, [r3, #4]
  401efa:	2a1f      	cmp	r2, #31
  401efc:	dc1c      	bgt.n	401f38 <__register_exitproc+0x60>
  401efe:	f102 0e01 	add.w	lr, r2, #1
  401f02:	b176      	cbz	r6, 401f22 <__register_exitproc+0x4a>
  401f04:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  401f08:	2401      	movs	r4, #1
  401f0a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401f0e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401f12:	4094      	lsls	r4, r2
  401f14:	4320      	orrs	r0, r4
  401f16:	2e02      	cmp	r6, #2
  401f18:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401f1c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401f20:	d023      	beq.n	401f6a <__register_exitproc+0x92>
  401f22:	3202      	adds	r2, #2
  401f24:	f8c3 e004 	str.w	lr, [r3, #4]
  401f28:	6828      	ldr	r0, [r5, #0]
  401f2a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401f2e:	f7ff ffd1 	bl	401ed4 <__retarget_lock_release_recursive>
  401f32:	2000      	movs	r0, #0
  401f34:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401f38:	4b17      	ldr	r3, [pc, #92]	; (401f98 <__register_exitproc+0xc0>)
  401f3a:	b30b      	cbz	r3, 401f80 <__register_exitproc+0xa8>
  401f3c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401f40:	f3af 8000 	nop.w
  401f44:	4603      	mov	r3, r0
  401f46:	b1d8      	cbz	r0, 401f80 <__register_exitproc+0xa8>
  401f48:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  401f4c:	6002      	str	r2, [r0, #0]
  401f4e:	2100      	movs	r1, #0
  401f50:	6041      	str	r1, [r0, #4]
  401f52:	460a      	mov	r2, r1
  401f54:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401f58:	f04f 0e01 	mov.w	lr, #1
  401f5c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401f60:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401f64:	2e00      	cmp	r6, #0
  401f66:	d0dc      	beq.n	401f22 <__register_exitproc+0x4a>
  401f68:	e7cc      	b.n	401f04 <__register_exitproc+0x2c>
  401f6a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  401f6e:	430c      	orrs	r4, r1
  401f70:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401f74:	e7d5      	b.n	401f22 <__register_exitproc+0x4a>
  401f76:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  401f7a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  401f7e:	e7bb      	b.n	401ef8 <__register_exitproc+0x20>
  401f80:	6828      	ldr	r0, [r5, #0]
  401f82:	f7ff ffa7 	bl	401ed4 <__retarget_lock_release_recursive>
  401f86:	f04f 30ff 	mov.w	r0, #4294967295
  401f8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401f8e:	bf00      	nop
  401f90:	20400440 	.word	0x20400440
  401f94:	00401f9c 	.word	0x00401f9c
  401f98:	00000000 	.word	0x00000000

00401f9c <_global_impure_ptr>:
  401f9c:	20400018                                ..@ 

00401fa0 <_init>:
  401fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401fa2:	bf00      	nop
  401fa4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401fa6:	bc08      	pop	{r3}
  401fa8:	469e      	mov	lr, r3
  401faa:	4770      	bx	lr

00401fac <__init_array_start>:
  401fac:	00401e7d 	.word	0x00401e7d

00401fb0 <__frame_dummy_init_array_entry>:
  401fb0:	0040018d                                ..@.

00401fb4 <_fini>:
  401fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401fb6:	bf00      	nop
  401fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401fba:	bc08      	pop	{r3}
  401fbc:	469e      	mov	lr, r3
  401fbe:	4770      	bx	lr

00401fc0 <__fini_array_start>:
  401fc0:	00400169 	.word	0x00400169

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <ul_flash_in_wait_mode>:
2040000c:	0000 0020                                   .. .

20400010 <SystemCoreClock>:
20400010:	0900 003d 0000 0000                         ..=.....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0560 2040                                   `.@ 
