
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v
# synth_design -part xc7z020clg484-3 -top systolic_data_setup -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top systolic_data_setup -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 128600 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.000 ; gain = 68.895 ; free physical = 237972 ; free virtual = 306819
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'systolic_data_setup' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:49]
INFO: [Synth 8-6155] done synthesizing module 'systolic_data_setup' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:49]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1547.766 ; gain = 115.660 ; free physical = 237964 ; free virtual = 306811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.766 ; gain = 115.660 ; free physical = 237977 ; free virtual = 306825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1555.766 ; gain = 123.660 ; free physical = 237976 ; free virtual = 306824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:203]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup.v:657]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.785 ; gain = 134.680 ; free physical = 237900 ; free virtual = 306747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 242   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module systolic_data_setup 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 242   
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_a[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[15]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[14]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[13]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[12]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[11]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port address_stride_b[10]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[7]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[6]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[5]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[4]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port a_loc[3]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[7]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[6]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[5]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[4]
WARNING: [Synth 8-3331] design systolic_data_setup has unconnected port b_loc[3]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237774 ; free virtual = 306624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237782 ; free virtual = 306632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|systolic_data_setup | a4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b4_data_delayed_4_reg[7]   | 4      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b5_data_delayed_5_reg[7]   | 5      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b6_data_delayed_6_reg[7]   | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b7_data_delayed_7_reg[7]   | 7      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b8_data_delayed_8_reg[7]   | 8      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b9_data_delayed_9_reg[7]   | 9      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b10_data_delayed_10_reg[7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b11_data_delayed_11_reg[7] | 11     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b12_data_delayed_12_reg[7] | 12     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b13_data_delayed_13_reg[7] | 13     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b14_data_delayed_14_reg[7] | 14     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | a15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
|systolic_data_setup | b15_data_delayed_15_reg[7] | 15     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+--------------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     4|
|3     |LUT2   |   199|
|4     |LUT3   |    10|
|5     |LUT4   |    42|
|6     |LUT5   |    18|
|7     |LUT6   |   297|
|8     |SRL16E |   192|
|9     |FDRE   |   532|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1303|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237783 ; free virtual = 306633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237785 ; free virtual = 306635
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1735.551 ; gain = 303.445 ; free physical = 237795 ; free virtual = 306645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'systolic_data_setup' is not ideal for floorplanning, since the cellview 'systolic_data_setup' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1852.707 ; gain = 0.000 ; free physical = 237700 ; free virtual = 306550
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.707 ; gain = 420.699 ; free physical = 237749 ; free virtual = 306599
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2414.363 ; gain = 561.656 ; free physical = 237317 ; free virtual = 306167
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk_cnt]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name.
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.363 ; gain = 0.000 ; free physical = 237315 ; free virtual = 306165
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.375 ; gain = 0.000 ; free physical = 237312 ; free virtual = 306162
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237324 ; free virtual = 306174

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19d6bd861

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237324 ; free virtual = 306174

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 122d1e7b8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 122d1e7b8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1001d41ff

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1001d41ff

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ce28a66b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ce28a66b

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
Ending Logic Optimization Task | Checksum: ce28a66b

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ce28a66b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ce28a66b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
Ending Netlist Obfuscation Task | Checksum: ce28a66b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2510.438 ; gain = 0.000 ; free physical = 237318 ; free virtual = 306168
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: ce28a66b
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module systolic_data_setup ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2526.430 ; gain = 0.000 ; free physical = 237276 ; free virtual = 306126
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2526.430 ; gain = 0.000 ; free physical = 237256 ; free virtual = 306106
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2528.418 ; gain = 1.988 ; free physical = 237245 ; free virtual = 306095
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2726.609 ; gain = 200.180 ; free physical = 237251 ; free virtual = 306101
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2726.609 ; gain = 200.180 ; free physical = 237251 ; free virtual = 306101

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237277 ; free virtual = 306127


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design systolic_data_setup ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 532
Number of SRLs augmented: 0  newly gated: 0 Total: 192
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: ce28a66b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237277 ; free virtual = 306127
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: ce28a66b
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2726.609 ; gain = 216.172 ; free physical = 237279 ; free virtual = 306130
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 30975176 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ce28a66b

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237304 ; free virtual = 306155
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: ce28a66b

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237304 ; free virtual = 306154
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: ce28a66b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237315 ; free virtual = 306165
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: ce28a66b

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237314 ; free virtual = 306164
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: ce28a66b

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237313 ; free virtual = 306163

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237313 ; free virtual = 306163
Ending Netlist Obfuscation Task | Checksum: ce28a66b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237313 ; free virtual = 306163
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237303 ; free virtual = 306153
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b155b899

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237302 ; free virtual = 306152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237301 ; free virtual = 306152

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 57de2eb5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237311 ; free virtual = 306161

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 7def98cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237309 ; free virtual = 306159

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 7def98cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237309 ; free virtual = 306159
Phase 1 Placer Initialization | Checksum: 7def98cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237309 ; free virtual = 306159

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 7def98cd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237309 ; free virtual = 306159
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 153e564f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237271 ; free virtual = 306122

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 153e564f5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237271 ; free virtual = 306122

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 159e45dcb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237272 ; free virtual = 306123

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1991b261c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1991b261c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 15da07fb0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237288 ; free virtual = 306139

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 164013eea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237288 ; free virtual = 306139

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 164013eea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237288 ; free virtual = 306139
Phase 3 Detail Placement | Checksum: 164013eea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237288 ; free virtual = 306139

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 164013eea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237288 ; free virtual = 306139

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 164013eea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 164013eea

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139
Phase 4.4 Final Placement Cleanup | Checksum: 209813204

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 209813204

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139
Ending Placer Task | Checksum: 16f4efb03

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237303 ; free virtual = 306153
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237303 ; free virtual = 306153
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
WARNING: [Constraints 18-633] Creating clock clk with 8 sources.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237305 ; free virtual = 306155

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 120df4ae2

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237298 ; free virtual = 306148
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237300 ; free virtual = 306150

Phase 3 Placement Based Optimization
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Placement Based Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237298 ; free virtual = 306148

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237296 ; free virtual = 306146
Phase 4 Rewire | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237296 ; free virtual = 306146

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 5 Critical Cell Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237295 ; free virtual = 306146

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237294 ; free virtual = 306144

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237292 ; free virtual = 306142

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237290 ; free virtual = 306140

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237293 ; free virtual = 306143

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Critical Pin Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237292 ; free virtual = 306142

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306140

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306140
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237289 ; free virtual = 306139
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.000 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |          11  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237288 ; free virtual = 306139
Ending Physical Synthesis Task | Checksum: 120df4ae2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237288 ; free virtual = 306138
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237304 ; free virtual = 306155
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237292 ; free virtual = 306142
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237291 ; free virtual = 306144
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 71f0d934 ConstDB: 0 ShapeSum: e62e3975 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "a_data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a_data[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[98]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[98]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[99]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[99]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[100]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[100]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[66]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[66]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_b_cols[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_b_cols[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[69]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[69]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "validity_mask_a_rows[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "validity_mask_a_rows[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[67]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[67]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[71]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[71]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[65]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[65]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b_data[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b_data[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a_data[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a_data[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 16239ddeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237157 ; free virtual = 306008
Post Restoration Checksum: NetGraph: 94e1d081 NumContArr: cd580d6a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 16239ddeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237138 ; free virtual = 305988

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 16239ddeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237102 ; free virtual = 305953

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 16239ddeb

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237102 ; free virtual = 305953
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: d886b851

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237094 ; free virtual = 305945
Phase 2 Router Initialization | Checksum: d886b851

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237093 ; free virtual = 305944

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16f699058

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951
Phase 4 Rip-up And Reroute | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951
Phase 5 Delay and Skew Optimization | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951
Phase 6.1 Hold Fix Iter | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951
Phase 6 Post Hold Fix | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0446826 %
  Global Horizontal Routing Utilization  = 0.0609364 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18a99bcca

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 11852a881

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 11852a881

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237100 ; free virtual = 305951
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237134 ; free virtual = 305985

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237134 ; free virtual = 305985
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237134 ; free virtual = 305985
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237132 ; free virtual = 305983
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2726.609 ; gain = 0.000 ; free physical = 237129 ; free virtual = 305982
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small_submodules/systolic_data_setup/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2734.043 ; gain = 0.000 ; free physical = 237093 ; free virtual = 305944
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 13:00:08 2022...
