{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598516281696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598516281697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 27 13:48:01 2020 " "Processing started: Thu Aug 27 13:48:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598516281697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1598516281697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my_first_FPGA -c my_first_FPGA_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off my_first_FPGA -c my_first_FPGA_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1598516281697 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1598516282730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1598516282730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_fpga_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file my_first_fpga_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 my_first_FPGA_top " "Found entity 1: my_first_FPGA_top" {  } { { "my_first_FPGA_top.bdf" "" { Schematic "C:/intelFPGA_lite/my_first_FPGA/my_first_FPGA_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598516296500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598516296500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Found entity 1: simple_counter" {  } { { "simple_counter.v" "" { Text "C:/intelFPGA_lite/my_first_FPGA/simple_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598516296509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598516296509 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "simple_counter work " "Can't compile duplicate declarations of entity \"simple_counter\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "simple_counter simple_counter.v work " "Instance could be entity \"simple_counter\" in file simple_counter.v compiled in library work" {  } { { "simple_counter.v" "" { Text "C:/intelFPGA_lite/my_first_FPGA/simple_counter.v" 4 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1598516297037 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "simple_counter simple_counter.vhd work " "Instance could be entity \"simple_counter\" in file simple_counter.vhd compiled in library work" {  } { { "simple_counter.vhd" "" { Text "C:/intelFPGA_lite/my_first_FPGA/simple_counter.vhd" 8 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1598516297037 ""}  } { { "simple_counter.vhd" "" { Text "C:/intelFPGA_lite/my_first_FPGA/simple_counter.vhd" 8 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Design Software" 0 -1 1598516297037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_counter-logicc " "Found design unit 1: simple_counter-logicc" {  } { { "simple_counter.vhd" "" { Text "C:/intelFPGA_lite/my_first_FPGA/simple_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598516297038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598516297038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/my_first_FPGA/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598516297044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598516297044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "C:/intelFPGA_lite/my_first_FPGA/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598516297052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598516297052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_bus_mux " "Found entity 1: counter_bus_mux" {  } { { "counter_bus_mux.v" "" { Text "C:/intelFPGA_lite/my_first_FPGA/counter_bus_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598516297060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1598516297060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 3 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598516297164 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 27 13:48:17 2020 " "Processing ended: Thu Aug 27 13:48:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598516297164 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598516297164 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598516297164 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1598516297164 ""}
