Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jun 12 17:02:46 2017
| Host         : DESKTOP-N4CAU2H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: choose_mode (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pause (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d/clk_N_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode_state_reg[0]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode_state_reg[1]/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mode_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.344        0.000                      0                  127        0.267        0.000                      0                  127        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.344        0.000                      0                  127        0.267        0.000                      0                  127        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.372ns (27.052%)  route 3.700ns (72.948%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.906    10.076    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.524    14.710    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[5]/C
                         clock pessimism              0.270    14.980    
                         clock uncertainty           -0.035    14.944    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    14.420    cd/fd/dn/ss/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.372ns (27.052%)  route 3.700ns (72.948%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.906    10.076    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.524    14.710    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[6]/C
                         clock pessimism              0.270    14.980    
                         clock uncertainty           -0.035    14.944    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    14.420    cd/fd/dn/ss/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.372ns (27.052%)  route 3.700ns (72.948%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.906    10.076    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.524    14.710    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[7]/C
                         clock pessimism              0.270    14.980    
                         clock uncertainty           -0.035    14.944    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    14.420    cd/fd/dn/ss/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.072ns  (logic 1.372ns (27.052%)  route 3.700ns (72.948%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.906    10.076    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.524    14.710    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  cd/fd/dn/ss/counter_reg[8]/C
                         clock pessimism              0.270    14.980    
                         clock uncertainty           -0.035    14.944    
    SLICE_X8Y55          FDRE (Setup_fdre_C_R)       -0.524    14.420    cd/fd/dn/ss/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.420    
                         arrival time                         -10.076    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.372ns (27.700%)  route 3.581ns (72.300%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.788     9.958    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[29]/C
                         clock pessimism              0.270    14.977    
                         clock uncertainty           -0.035    14.941    
    SLICE_X8Y61          FDRE (Setup_fdre_C_R)       -0.524    14.417    cd/fd/dn/ss/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.372ns (27.700%)  route 3.581ns (72.300%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.788     9.958    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[30]/C
                         clock pessimism              0.270    14.977    
                         clock uncertainty           -0.035    14.941    
    SLICE_X8Y61          FDRE (Setup_fdre_C_R)       -0.524    14.417    cd/fd/dn/ss/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.372ns (27.700%)  route 3.581ns (72.300%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.707ns = ( 14.707 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.788     9.958    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.521    14.707    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/C
                         clock pessimism              0.270    14.977    
                         clock uncertainty           -0.035    14.941    
    SLICE_X8Y61          FDRE (Setup_fdre_C_R)       -0.524    14.417    cd/fd/dn/ss/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.372ns (27.774%)  route 3.568ns (72.226%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 14.709 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.774     9.945    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.709    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/C
                         clock pessimism              0.270    14.979    
                         clock uncertainty           -0.035    14.943    
    SLICE_X8Y58          FDRE (Setup_fdre_C_R)       -0.524    14.419    cd/fd/dn/ss/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.372ns (27.774%)  route 3.568ns (72.226%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 14.709 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.774     9.945    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.709    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/C
                         clock pessimism              0.270    14.979    
                         clock uncertainty           -0.035    14.943    
    SLICE_X8Y58          FDRE (Setup_fdre_C_R)       -0.524    14.419    cd/fd/dn/ss/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.372ns (27.774%)  route 3.568ns (72.226%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 14.709 - 10.000 ) 
    Source Clock Delay      (SCD):    5.005ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.646     5.005    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  cd/fd/dn/ss/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.518     5.523 f  cd/fd/dn/ss/counter_reg[11]/Q
                         net (fo=15, routed)          1.519     7.042    cd/fd/dn/ss/counter[11]
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.150     7.192 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.408     7.600    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.332     7.932 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.154     8.086    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I5_O)        0.124     8.210 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.405     8.615    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I4_O)        0.124     8.739 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.307     9.046    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.170 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          0.774     9.945    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X8Y58          FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.523    14.709    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/C
                         clock pessimism              0.270    14.979    
                         clock uncertainty           -0.035    14.943    
    SLICE_X8Y58          FDRE (Setup_fdre_C_R)       -0.524    14.419    cd/fd/dn/ss/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.419    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  4.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.573     1.406    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  cd/fd/dn/ss/counter_reg[31]/Q
                         net (fo=5, routed)           0.127     1.697    cd/fd/dn/ss/counter[31]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.807 r  cd/fd/dn/ss/counter_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.807    cd/fd/dn/ss/data0[31]
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.844     1.913    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/C
                         clock pessimism             -0.506     1.406    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.134     1.540    cd/fd/dn/ss/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.574     1.407    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  cd/fd/dn/ss/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.571 r  cd/fd/dn/ss/counter_reg[15]/Q
                         net (fo=23, routed)          0.127     1.698    cd/fd/dn/ss/counter[15]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.808 r  cd/fd/dn/ss/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.808    cd/fd/dn/ss/data0[15]
    SLICE_X8Y57          FDRE                                         r  cd/fd/dn/ss/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.845     1.914    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  cd/fd/dn/ss/counter_reg[15]/C
                         clock pessimism             -0.506     1.407    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.134     1.541    cd/fd/dn/ss/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.574     1.407    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.571 f  cd/fd/dn/ss/counter_reg[0]/Q
                         net (fo=5, routed)           0.187     1.759    cd/fd/dn/ss/counter[0]
    SLICE_X10Y57         LUT2 (Prop_lut2_I0_O)        0.045     1.804 r  cd/fd/dn/ss/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    cd/fd/dn/ss/counter[0]_i_1__0_n_0
    SLICE_X10Y57         FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.845     1.914    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  cd/fd/dn/ss/counter_reg[0]/C
                         clock pessimism             -0.506     1.407    
    SLICE_X10Y57         FDRE (Hold_fdre_C_D)         0.120     1.527    cd/fd/dn/ss/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.672%)  route 0.137ns (33.328%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.573     1.406    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  cd/fd/dn/ss/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.164     1.570 r  cd/fd/dn/ss/counter_reg[27]/Q
                         net (fo=4, routed)           0.137     1.707    cd/fd/dn/ss/counter[27]
    SLICE_X8Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.817 r  cd/fd/dn/ss/counter_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.817    cd/fd/dn/ss/data0[27]
    SLICE_X8Y60          FDRE                                         r  cd/fd/dn/ss/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.844     1.913    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  cd/fd/dn/ss/counter_reg[27]/C
                         clock pessimism             -0.506     1.406    
    SLICE_X8Y60          FDRE (Hold_fdre_C_D)         0.134     1.540    cd/fd/dn/ss/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.430    d/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  d/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     1.571 r  d/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.704    d/counter_reg_n_0_[23]
    SLICE_X0Y68          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  d/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    d/data0[23]
    SLICE_X0Y68          FDRE                                         r  d/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.868     1.937    d/clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  d/counter_reg[23]/C
                         clock pessimism             -0.506     1.430    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.105     1.535    d/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.431    d/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  d/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.572 r  d/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.705    d/counter_reg_n_0_[19]
    SLICE_X0Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  d/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.816    d/data0[19]
    SLICE_X0Y67          FDRE                                         r  d/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.869     1.938    d/clk_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  d/counter_reg[19]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.105     1.536    d/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.596     1.429    d/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  d/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y69          FDRE (Prop_fdre_C_Q)         0.141     1.570 r  d/counter_reg[27]/Q
                         net (fo=2, routed)           0.133     1.703    d/counter_reg_n_0_[27]
    SLICE_X0Y69          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  d/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    d/data0[27]
    SLICE_X0Y69          FDRE                                         r  d/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.867     1.936    d/clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  d/counter_reg[27]/C
                         clock pessimism             -0.506     1.429    
    SLICE_X0Y69          FDRE (Hold_fdre_C_D)         0.105     1.534    d/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 d/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.600     1.433    d/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  d/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  d/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.707    d/counter_reg_n_0_[7]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  d/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    d/data0[7]
    SLICE_X0Y64          FDRE                                         r  d/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.872     1.941    d/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  d/counter_reg[7]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.538    d/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 d/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.599     1.432    d/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  d/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  d/counter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.707    d/counter_reg_n_0_[15]
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  d/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    d/data0[15]
    SLICE_X0Y66          FDRE                                         r  d/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     1.939    d/clk_IBUF_BUFG
    SLICE_X0Y66          FDRE                                         r  d/counter_reg[15]/C
                         clock pessimism             -0.506     1.432    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.105     1.537    d/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 d/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.595     1.428    d/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  d/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     1.569 r  d/counter_reg[31]/Q
                         net (fo=2, routed)           0.134     1.703    d/counter_reg_n_0_[31]
    SLICE_X0Y70          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  d/counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.814    d/data0[31]
    SLICE_X0Y70          FDRE                                         r  d/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.866     1.935    d/clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  d/counter_reg[31]/C
                         clock pessimism             -0.506     1.428    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.105     1.533    d/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y57    cd/fd/dn/ss/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y56     cd/fd/dn/ss/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y56     cd/fd/dn/ss/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y56     cd/fd/dn/ss/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57     cd/fd/dn/ss/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57     cd/fd/dn/ss/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57     cd/fd/dn/ss/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57     cd/fd/dn/ss/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y58     cd/fd/dn/ss/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y57    cd/fd/dn/ss/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y56     cd/fd/dn/ss/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y56     cd/fd/dn/ss/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y56     cd/fd/dn/ss/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y54     cd/fd/dn/ss/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y54     cd/fd/dn/ss/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y54     cd/fd/dn/ss/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y54     cd/fd/dn/ss/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y55     cd/fd/dn/ss/counter_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y55     cd/fd/dn/ss/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     d/clk_N_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     d/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     d/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     d/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     d/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     d/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     d/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     d/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y66     d/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y65     d/counter_reg[9]/C



