/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [8:0] _01_;
  reg [3:0] _02_;
  reg [6:0] _03_;
  wire [5:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [5:0] celloutsig_0_28z;
  wire [7:0] celloutsig_0_2z;
  wire [11:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire [20:0] celloutsig_0_36z;
  wire [3:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_2z[4] ? celloutsig_0_2z[1] : celloutsig_0_3z[3];
  assign celloutsig_0_5z = celloutsig_0_1z[4] ? in_data[51] : in_data[39];
  assign celloutsig_0_7z = celloutsig_0_6z[6] ? celloutsig_0_2z[4] : celloutsig_0_3z[2];
  assign celloutsig_0_9z = in_data[31] ? celloutsig_0_7z : celloutsig_0_5z;
  assign celloutsig_0_18z = celloutsig_0_16z[4] ? celloutsig_0_10z[3] : celloutsig_0_3z[0];
  assign celloutsig_0_22z = celloutsig_0_16z[16] ? celloutsig_0_2z[2] : celloutsig_0_6z[4];
  assign celloutsig_0_24z = in_data[83] ? celloutsig_0_1z[3] : celloutsig_0_0z[5];
  always_ff @(negedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_1_1z[4:2], celloutsig_1_1z };
  always_ff @(posedge clkin_data[32], posedge clkin_data[192])
    if (clkin_data[192]) _01_ <= 9'h000;
    else _01_ <= in_data[131:123];
  reg [9:0] _13_;
  always_ff @(negedge clkin_data[64], negedge clkin_data[160])
    if (!clkin_data[160]) _13_ <= 10'h000;
    else _13_ <= { _01_[5:3], celloutsig_1_14z };
  assign out_data[137:128] = _13_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_2z[4:1];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _03_ <= 7'h00;
    else _03_ <= { in_data[17:12], celloutsig_0_9z };
  assign celloutsig_0_3z = in_data[17:14] >> celloutsig_0_1z[6:3];
  assign celloutsig_1_1z = in_data[113:109] >> in_data[184:180];
  assign celloutsig_1_2z = celloutsig_1_0z[6:0] >> in_data[179:173];
  assign celloutsig_1_4z = celloutsig_1_0z[4:2] >> celloutsig_1_0z[3:1];
  assign celloutsig_1_8z = celloutsig_1_4z >> celloutsig_1_5z[8:6];
  assign celloutsig_1_10z = _00_[7:3] >> celloutsig_1_6z[4:0];
  assign celloutsig_0_6z = in_data[91:84] >> celloutsig_0_2z;
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_3z } >> { celloutsig_0_0z[2:0], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_13z = in_data[32:29] >> _02_;
  assign celloutsig_0_14z = { celloutsig_0_1z[5:4], celloutsig_0_10z } >> { celloutsig_0_1z[4], celloutsig_0_0z };
  assign celloutsig_0_26z = { celloutsig_0_0z[5:1], celloutsig_0_25z, celloutsig_0_22z } >> { _03_, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_24z };
  assign celloutsig_0_33z = { in_data[66:63], celloutsig_0_1z } - { celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_0z[4] };
  assign celloutsig_0_34z = celloutsig_0_21z[7:5] - celloutsig_0_28z[4:2];
  assign celloutsig_0_36z = { celloutsig_0_16z[6:5], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_34z, celloutsig_0_5z, celloutsig_0_0z } - { celloutsig_0_25z[3], celloutsig_0_7z, celloutsig_0_33z, _03_ };
  assign celloutsig_1_0z = in_data[147:140] - in_data[110:103];
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_2z } - { celloutsig_1_0z[6:1], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_6z = celloutsig_1_0z[7:2] - _00_[5:0];
  assign celloutsig_1_9z = { celloutsig_1_5z[11:9], celloutsig_1_5z } - { _00_[6:4], celloutsig_1_5z };
  assign celloutsig_0_2z = in_data[9:2] - in_data[93:86];
  assign celloutsig_0_21z = celloutsig_0_6z - { celloutsig_0_1z[6:1], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_23z = { celloutsig_0_21z[7:5], celloutsig_0_7z } - celloutsig_0_13z;
  assign celloutsig_0_28z = celloutsig_0_2z[5:0] - in_data[38:33];
  assign celloutsig_0_0z = in_data[68:63] ^ in_data[38:33];
  assign celloutsig_0_37z = { celloutsig_0_10z[4:2], celloutsig_0_0z[4] } ^ celloutsig_0_14z[5:2];
  assign celloutsig_1_14z = { celloutsig_1_10z[3:0], celloutsig_1_8z } ^ celloutsig_1_9z[9:3];
  assign celloutsig_1_19z = in_data[116:114] ^ celloutsig_1_2z[2:0];
  assign celloutsig_0_8z = celloutsig_0_0z[5:3] ^ { celloutsig_0_3z[3], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[33:32], celloutsig_0_0z } ^ in_data[36:29];
  assign celloutsig_0_12z = { celloutsig_0_1z[2:1], celloutsig_0_10z, celloutsig_0_4z } ^ in_data[39:32];
  assign celloutsig_0_16z = { celloutsig_0_12z[3:2], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z } ^ { celloutsig_0_14z[4:3], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_1z[2:0], celloutsig_0_9z } ^ { celloutsig_0_23z[3:2], celloutsig_0_18z, celloutsig_0_5z };
  assign { out_data[98:96], out_data[52:32], out_data[3:0] } = { celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
