
 	 Check Design Report
	 -------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'SARImprVerilog_BITS4_DATA8'

No empty modules in design 'SARImprVerilog_BITS4_DATA8'

 Unloaded Pin(s), Port(s)
 -------------------------
No unloaded sequential element in 'SARImprVerilog_BITS4_DATA8'

No unloaded port in 'SARImprVerilog_BITS4_DATA8'

 Assigns
 ------- 
Total number of assign statements in design 'SARImprVerilog_BITS4_DATA8' : 0

 Undriven Port(s)/Pin(s)
 ------------------------
No undriven combinational pin in 'SARImprVerilog_BITS4_DATA8'

No undriven sequential pin in 'SARImprVerilog_BITS4_DATA8'

No undriven hierarchical pin in 'SARImprVerilog_BITS4_DATA8'

No undriven port in 'SARImprVerilog_BITS4_DATA8'

 Multidriven Port(s)/Pin(s)
--------------------------

No multidriven combinational pin in 'SARImprVerilog_BITS4_DATA8'

No multidriven sequential pin in 'SARImprVerilog_BITS4_DATA8'

No multidriven hierarchical pin in 'SARImprVerilog_BITS4_DATA8'

No multidriven ports in 'SARImprVerilog_BITS4_DATA8'

No multidriven unloaded nets in 'SARImprVerilog_BITS4_DATA8'

  Constant Pin(s)
  ----------------
No constant combinational pin(s) in design 'SARImprVerilog_BITS4_DATA8'

No constant sequential pin(s) in design 'SARImprVerilog_BITS4_DATA8'

design 'SARImprVerilog_BITS4_DATA8' has the following constant input hierarchical pin(s)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/sub_27_21/pins_in/B 	 (fanout : 2)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/add_134_28/pins_in/B 	 (fanout : 2)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/sub_137_28/pins_in/B 	 (fanout : 2)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_26_15/pins_in/in_0[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_26_15/pins_in/in_0[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_23_15/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_23_15/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_FlagN_132_28/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_28/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_146_28/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_23/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_155_23/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_31/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_155_33/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_36/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_155_38/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_41/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_155_43/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_46/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_155_48/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_51/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_155_53/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_56/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_28/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_170_28/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_23/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_179_23/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_70/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_179_72/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_75/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_179_77/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_80/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_179_82/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_85/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_179_87/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_90/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_179_92/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_95/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_107_16/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_113_18/pins_in/in_0[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_113_18/pins_in/in_0[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_99_11/pins_in/in_0[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_99_11/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_99_11/pins_in/in_2[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateP_67_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateP_67_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Ready_39_14/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROut_60_13/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROutG_49_13/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ResetN_49_13/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ResetP_49_13/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_26_15/pins_in/in_0[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_26_15/pins_in/in_0[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_23_15/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_23_15/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_20_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_20_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_20_13/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Count_20_13/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_DataOut_35_12/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_FlagN_132_28/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_28/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_146_28/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_23/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_27/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_31/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_32/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_36/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_37/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_41/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_42/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_46/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_47/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_51/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_52/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_155_56/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_146_57/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_28/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Flag_170_28/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_23/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_67/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_70/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_71/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_75/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_76/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_80/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_81/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_85/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_86/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_90/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_91/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_179_95/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetSAR_170_96/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_140_8/pins_in/in_2[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_107_16/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_113_18/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_113_18/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_99_11/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_99_11/pins_in/in_0[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_96_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_StateN_96_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_28/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_148_23/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_98/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_148_99/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_100/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_148_101/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_102/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_148_103/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_104/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_148_105/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_106/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_148_107/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_108/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_148_109/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_146_110/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_28/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_172_23/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_111/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_172_112/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_113/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_172_114/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_115/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_172_116/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_117/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_172_118/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_119/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_172_120/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_121/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_172_122/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SetTempSAR_170_123/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_140_8/pins_in/in_2[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_TempSAR_123_13/pins_in/in_1[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Ready_39_14/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_Ready_35_12/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAROutG_49_13/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ResetN_49_13/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ResetP_49_13/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ClockCmp_88_15/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ClockCmp_85_13/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ClockTck_77_15/pins_in/in_0 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_ClockTck_74_13/pins_in/in_1 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_0[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_2[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_129_10/pins_in/in_3[7] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[0] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[1] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[2] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[3] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[4] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[5] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[6] 	 (fanout : 1)
/designs/SARImprVerilog_BITS4_DATA8/instances_hier/mux_SAR_123_13/pins_in/in_1[7] 	 (fanout : 1)
Total number of constant hierarchical pins in design 'SARImprVerilog_BITS4_DATA8' : 218

No constant connected ports in design 'SARImprVerilog_BITS4_DATA8'

  Preserved instances(s)
  ----------------
No preserved combinational instance(s) in design 'SARImprVerilog_BITS4_DATA8'
No preserved sequential instance(s) in design 'SARImprVerilog_BITS4_DATA8'
No preserved hierarchical instance(s) in design 'SARImprVerilog_BITS4_DATA8'

Libcells with no corresponding LEF
----------------------------------
No libcell(s) found.

LEF cells with no corresponding libcell
---------------------------------------

No physical (LEF) cells found.

 Summary
 ------- 

                Name                 Total 
-------------------------------------------
Unresolved References                    0 
Empty Modules                            0 
Unloaded Port(s)                         0 
Unloaded Sequential Pin(s)               0 
Assigns                                  0 
Undriven Port(s)                         0 
Undriven Leaf Pin(s)                     0 
Undriven hierarchical pin(s)             0 
Multidriven Port(s)                      0 
Multidriven Leaf Pin(s)                  0 
Multidriven hierarchical Pin(s)          0 
Multidriven unloaded net(s)              0 
Constant Port(s)                         0 
Constant Leaf Pin(s)                     0 
Constant hierarchical Pin(s)           218 
Preserved leaf instance(s)               0 
Preserved hierarchical instance(s)       0 
Libcells with no LEF cell                0 
Physical (LEF) cells with no libcell     0 
