// Seed: 3478926447
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd12,
    parameter id_14 = 32'd38
) (
    output tri0 id_0,
    output tri0 id_1,
    input tri id_2,
    output supply1 id_3,
    input wand id_4,
    output wire id_5,
    output supply1 id_6,
    output wand id_7,
    output logic id_8,
    output uwire id_9,
    output tri1 id_10,
    input tri1 _id_11,
    output tri0 id_12
);
  parameter id_14 = -1;
  always @(posedge id_4 or negedge id_14) id_8 = -1;
  wire id_15;
  wire [id_11 : ~  id_14] id_16;
  module_0 modCall_1 (
      id_4,
      id_2
  );
endmodule
