Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed Aug  1 18:32:52 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_fm_add_sub32/syn_timing.txt
| Design       : mkfpu_fm_add_sub32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 121 input ports with no input delay specified. (HIGH)

EN__start
EN_flush
RST_N
_start__negate
_start__operand1[0]
_start__operand1[10]
_start__operand1[11]
_start__operand1[12]
_start__operand1[13]
_start__operand1[14]
_start__operand1[15]
_start__operand1[16]
_start__operand1[17]
_start__operand1[18]
_start__operand1[19]
_start__operand1[1]
_start__operand1[20]
_start__operand1[21]
_start__operand1[22]
_start__operand1[23]
_start__operand1[24]
_start__operand1[25]
_start__operand1[26]
_start__operand1[27]
_start__operand1[28]
_start__operand1[29]
_start__operand1[2]
_start__operand1[30]
_start__operand1[31]
_start__operand1[3]
_start__operand1[4]
_start__operand1[5]
_start__operand1[6]
_start__operand1[7]
_start__operand1[8]
_start__operand1[9]
_start__operand2[0]
_start__operand2[10]
_start__operand2[11]
_start__operand2[12]
_start__operand2[13]
_start__operand2[14]
_start__operand2[15]
_start__operand2[16]
_start__operand2[17]
_start__operand2[18]
_start__operand2[19]
_start__operand2[1]
_start__operand2[20]
_start__operand2[21]
_start__operand2[22]
_start__operand2[23]
_start__operand2[24]
_start__operand2[25]
_start__operand2[26]
_start__operand2[27]
_start__operand2[28]
_start__operand2[29]
_start__operand2[2]
_start__operand2[30]
_start__operand2[31]
_start__operand2[3]
_start__operand2[4]
_start__operand2[5]
_start__operand2[6]
_start__operand2[7]
_start__operand2[8]
_start__operand2[9]
_start__operand3[0]
_start__operand3[10]
_start__operand3[11]
_start__operand3[12]
_start__operand3[13]
_start__operand3[14]
_start__operand3[15]
_start__operand3[16]
_start__operand3[17]
_start__operand3[18]
_start__operand3[19]
_start__operand3[1]
_start__operand3[20]
_start__operand3[21]
_start__operand3[22]
_start__operand3[23]
_start__operand3[24]
_start__operand3[25]
_start__operand3[26]
_start__operand3[27]
_start__operand3[28]
_start__operand3[29]
_start__operand3[2]
_start__operand3[30]
_start__operand3[31]
_start__operand3[3]
_start__operand3[4]
_start__operand3[5]
_start__operand3[6]
_start__operand3[7]
_start__operand3[8]
_start__operand3[9]
_start_flags[0]
_start_flags[10]
_start_flags[11]
_start_flags[12]
_start_flags[13]
_start_flags[14]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_mul
_start_muladd
_start_operation
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

RDY_get_result
get_result[0]
get_result[10]
get_result[11]
get_result[12]
get_result[13]
get_result[14]
get_result[15]
get_result[16]
get_result[17]
get_result[18]
get_result[19]
get_result[1]
get_result[20]
get_result[21]
get_result[22]
get_result[23]
get_result[24]
get_result[25]
get_result[26]
get_result[27]
get_result[28]
get_result[29]
get_result[2]
get_result[30]
get_result[31]
get_result[32]
get_result[33]
get_result[34]
get_result[35]
get_result[36]
get_result[4]
get_result[5]
get_result[6]
get_result[7]
get_result[8]
get_result[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.184      -50.860                    125                  860        0.144        0.000                      0                  860        4.500        0.000                       0                   476  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -4.184      -50.860                    125                  860        0.144        0.000                      0                  860        4.500        0.000                       0                   476  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          125  Failing Endpoints,  Worst Slack       -4.184ns,  Total Violation      -50.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.184ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.048ns  (logic 6.577ns (46.818%)  route 7.471ns (53.182%))
  Logic Levels:           29  (CARRY4=14 LUT3=2 LUT4=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 f  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      f  uut_ff_stage4[13]_i_114/I4
                         LUT6 (Prop_lut6_I4_O)        0.367     6.933 f  uut_ff_stage4[13]_i_114/O
                         net (fo=2, unplaced)         0.460     7.393    uut_ff_stage4[13]_i_114_n_0
                                                                      f  uut_ff_stage4[13]_i_101/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  uut_ff_stage4[13]_i_101/O
                         net (fo=3, unplaced)         0.467     7.984    uut_ff_stage4[13]_i_101_n_0
                                                                      f  uut_ff_stage4[13]_i_115/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.108 f  uut_ff_stage4[13]_i_115/O
                         net (fo=2, unplaced)         0.460     8.568    uut_ff_stage4[13]_i_115_n_0
                                                                      f  uut_ff_stage4[13]_i_113/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.692 f  uut_ff_stage4[13]_i_113/O
                         net (fo=2, unplaced)         0.460     9.152    uut_ff_stage4[13]_i_113_n_0
                                                                      f  uut_ff_stage4[13]_i_100/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.276 f  uut_ff_stage4[13]_i_100/O
                         net (fo=4, unplaced)         0.473     9.749    uut_ff_stage4[13]_i_100_n_0
                                                                      f  uut_ff_stage4[13]_i_83/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.873 f  uut_ff_stage4[13]_i_83/O
                         net (fo=3, unplaced)         0.467    10.340    uut_ff_stage4[13]_i_83_n_0
                                                                      f  uut_ff_stage4[13]_i_60/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.464 f  uut_ff_stage4[13]_i_60/O
                         net (fo=1, unplaced)         0.732    11.196    uut_ff_stage4[13]_i_60_n_0
                                                                      f  uut_ff_stage4[13]_i_35/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.320 f  uut_ff_stage4[13]_i_35/O
                         net (fo=2, unplaced)         0.460    11.780    uut_ff_stage4[13]_i_35_n_0
                                                                      f  uut_ff_stage4[13]_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    11.896 r  uut_ff_stage4[13]_i_18/O
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_stage4[13]_i_18_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_7/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.472 r  uut_ff_stage4_reg[13]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.472    uut_ff_stage4_reg[13]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.753 r  uut_ff_stage4_reg[13]_i_4/CO[0]
                         net (fo=1, unplaced)         0.311    13.064    _0_CONCAT_IF_IF_IF_uut_ff_stage2_read__93_BIT_5_ETC___d4881
                                                                      r  uut_ff_stage4[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367    13.431 r  uut_ff_stage4[13]_i_1/O
                         net (fo=4, unplaced)         0.473    13.904    mantissa_to_shift___1__h11320[0]
                                                                      r  uut_ff_stage4[169]_i_94/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    14.020 r  uut_ff_stage4[169]_i_94/O
                         net (fo=1, unplaced)         0.000    14.020    uut_ff_stage4[169]_i_94_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_82/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.596 r  uut_ff_stage4_reg[169]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000    14.596    uut_ff_stage4_reg[169]_i_82_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.713 r  uut_ff_stage4_reg[169]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000    14.713    uut_ff_stage4_reg[169]_i_73_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_64/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.830 r  uut_ff_stage4_reg[169]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000    14.830    uut_ff_stage4_reg[169]_i_64_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_55/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.947 r  uut_ff_stage4_reg[169]_i_55/CO[3]
                         net (fo=1, unplaced)         0.000    14.947    uut_ff_stage4_reg[169]_i_55_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_42/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.064 r  uut_ff_stage4_reg[169]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    15.064    uut_ff_stage4_reg[169]_i_42_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.181 r  uut_ff_stage4_reg[169]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    15.181    uut_ff_stage4_reg[169]_i_30_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.298 r  uut_ff_stage4_reg[169]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    15.298    uut_ff_stage4_reg[169]_i_14_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.415 r  uut_ff_stage4_reg[169]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    15.415    uut_ff_stage4_reg[169]_i_5_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.532 r  uut_ff_stage4_reg[169]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    15.532    uut_ff_stage4_reg[169]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.813 r  uut_ff_stage4_reg[169]_i_1/CO[0]
                         net (fo=2, unplaced)         0.322    16.135    _theResult_____1__h11326
                                                                      r  uut_ff_stage4[170]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.367    16.502 r  uut_ff_stage4[170]_i_1/O
                         net (fo=1, unplaced)         0.000    16.502    uut_ff_stage4$D_IN[170]
                         FDRE                                         r  uut_ff_stage4_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[170]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[170]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.502    
  -------------------------------------------------------------------
                         slack                                 -4.184    

Slack (VIOLATED) :        -3.478ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.359ns  (logic 6.210ns (46.486%)  route 7.149ns (53.514%))
  Logic Levels:           28  (CARRY4=14 LUT3=2 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 f  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      f  uut_ff_stage4[13]_i_114/I4
                         LUT6 (Prop_lut6_I4_O)        0.367     6.933 f  uut_ff_stage4[13]_i_114/O
                         net (fo=2, unplaced)         0.460     7.393    uut_ff_stage4[13]_i_114_n_0
                                                                      f  uut_ff_stage4[13]_i_101/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  uut_ff_stage4[13]_i_101/O
                         net (fo=3, unplaced)         0.467     7.984    uut_ff_stage4[13]_i_101_n_0
                                                                      f  uut_ff_stage4[13]_i_115/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.108 f  uut_ff_stage4[13]_i_115/O
                         net (fo=2, unplaced)         0.460     8.568    uut_ff_stage4[13]_i_115_n_0
                                                                      f  uut_ff_stage4[13]_i_113/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.692 f  uut_ff_stage4[13]_i_113/O
                         net (fo=2, unplaced)         0.460     9.152    uut_ff_stage4[13]_i_113_n_0
                                                                      f  uut_ff_stage4[13]_i_100/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.276 f  uut_ff_stage4[13]_i_100/O
                         net (fo=4, unplaced)         0.473     9.749    uut_ff_stage4[13]_i_100_n_0
                                                                      f  uut_ff_stage4[13]_i_83/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.873 f  uut_ff_stage4[13]_i_83/O
                         net (fo=3, unplaced)         0.467    10.340    uut_ff_stage4[13]_i_83_n_0
                                                                      f  uut_ff_stage4[13]_i_60/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.464 f  uut_ff_stage4[13]_i_60/O
                         net (fo=1, unplaced)         0.732    11.196    uut_ff_stage4[13]_i_60_n_0
                                                                      f  uut_ff_stage4[13]_i_35/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.320 f  uut_ff_stage4[13]_i_35/O
                         net (fo=2, unplaced)         0.460    11.780    uut_ff_stage4[13]_i_35_n_0
                                                                      f  uut_ff_stage4[13]_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    11.896 r  uut_ff_stage4[13]_i_18/O
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_stage4[13]_i_18_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_7/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.472 r  uut_ff_stage4_reg[13]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.472    uut_ff_stage4_reg[13]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.753 r  uut_ff_stage4_reg[13]_i_4/CO[0]
                         net (fo=1, unplaced)         0.311    13.064    _0_CONCAT_IF_IF_IF_uut_ff_stage2_read__93_BIT_5_ETC___d4881
                                                                      r  uut_ff_stage4[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367    13.431 r  uut_ff_stage4[13]_i_1/O
                         net (fo=4, unplaced)         0.473    13.904    mantissa_to_shift___1__h11320[0]
                                                                      r  uut_ff_stage4[169]_i_94/I0
                         LUT3 (Prop_lut3_I0_O)        0.116    14.020 r  uut_ff_stage4[169]_i_94/O
                         net (fo=1, unplaced)         0.000    14.020    uut_ff_stage4[169]_i_94_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_82/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.596 r  uut_ff_stage4_reg[169]_i_82/CO[3]
                         net (fo=1, unplaced)         0.000    14.596    uut_ff_stage4_reg[169]_i_82_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_73/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.713 r  uut_ff_stage4_reg[169]_i_73/CO[3]
                         net (fo=1, unplaced)         0.000    14.713    uut_ff_stage4_reg[169]_i_73_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_64/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.830 r  uut_ff_stage4_reg[169]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000    14.830    uut_ff_stage4_reg[169]_i_64_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_55/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.947 r  uut_ff_stage4_reg[169]_i_55/CO[3]
                         net (fo=1, unplaced)         0.000    14.947    uut_ff_stage4_reg[169]_i_55_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_42/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.064 r  uut_ff_stage4_reg[169]_i_42/CO[3]
                         net (fo=1, unplaced)         0.000    15.064    uut_ff_stage4_reg[169]_i_42_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_30/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.181 r  uut_ff_stage4_reg[169]_i_30/CO[3]
                         net (fo=1, unplaced)         0.000    15.181    uut_ff_stage4_reg[169]_i_30_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_14/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.298 r  uut_ff_stage4_reg[169]_i_14/CO[3]
                         net (fo=1, unplaced)         0.000    15.298    uut_ff_stage4_reg[169]_i_14_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_5/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.415 r  uut_ff_stage4_reg[169]_i_5/CO[3]
                         net (fo=1, unplaced)         0.000    15.415    uut_ff_stage4_reg[169]_i_5_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.532 r  uut_ff_stage4_reg[169]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    15.532    uut_ff_stage4_reg[169]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[169]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.813 r  uut_ff_stage4_reg[169]_i_1/CO[0]
                         net (fo=2, unplaced)         0.000    15.813    _theResult_____1__h11326
                         FDRE                                         r  uut_ff_stage4_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[169]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.061    12.335    uut_ff_stage4_reg[169]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                         -15.813    
  -------------------------------------------------------------------
                         slack                                 -3.478    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.977ns  (logic 4.301ns (39.182%)  route 6.676ns (60.818%))
  Logic Levels:           17  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 f  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      f  uut_ff_stage4[13]_i_114/I4
                         LUT6 (Prop_lut6_I4_O)        0.367     6.933 f  uut_ff_stage4[13]_i_114/O
                         net (fo=2, unplaced)         0.460     7.393    uut_ff_stage4[13]_i_114_n_0
                                                                      f  uut_ff_stage4[13]_i_101/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  uut_ff_stage4[13]_i_101/O
                         net (fo=3, unplaced)         0.467     7.984    uut_ff_stage4[13]_i_101_n_0
                                                                      f  uut_ff_stage4[13]_i_115/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.108 f  uut_ff_stage4[13]_i_115/O
                         net (fo=2, unplaced)         0.460     8.568    uut_ff_stage4[13]_i_115_n_0
                                                                      f  uut_ff_stage4[13]_i_113/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.692 f  uut_ff_stage4[13]_i_113/O
                         net (fo=2, unplaced)         0.460     9.152    uut_ff_stage4[13]_i_113_n_0
                                                                      f  uut_ff_stage4[13]_i_100/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.276 f  uut_ff_stage4[13]_i_100/O
                         net (fo=4, unplaced)         0.473     9.749    uut_ff_stage4[13]_i_100_n_0
                                                                      f  uut_ff_stage4[13]_i_83/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.873 f  uut_ff_stage4[13]_i_83/O
                         net (fo=3, unplaced)         0.467    10.340    uut_ff_stage4[13]_i_83_n_0
                                                                      f  uut_ff_stage4[13]_i_60/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.464 f  uut_ff_stage4[13]_i_60/O
                         net (fo=1, unplaced)         0.732    11.196    uut_ff_stage4[13]_i_60_n_0
                                                                      f  uut_ff_stage4[13]_i_35/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.320 f  uut_ff_stage4[13]_i_35/O
                         net (fo=2, unplaced)         0.460    11.780    uut_ff_stage4[13]_i_35_n_0
                                                                      f  uut_ff_stage4[13]_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    11.896 r  uut_ff_stage4[13]_i_18/O
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_stage4[13]_i_18_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_7/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.472 r  uut_ff_stage4_reg[13]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.472    uut_ff_stage4_reg[13]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.753 r  uut_ff_stage4_reg[13]_i_4/CO[0]
                         net (fo=1, unplaced)         0.311    13.064    _0_CONCAT_IF_IF_IF_uut_ff_stage2_read__93_BIT_5_ETC___d4881
                                                                      r  uut_ff_stage4[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367    13.431 r  uut_ff_stage4[13]_i_1/O
                         net (fo=4, unplaced)         0.000    13.431    mantissa_to_shift___1__h11320[0]
                         FDRE                                         r  uut_ff_stage4_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.431    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.977ns  (logic 4.301ns (39.182%)  route 6.676ns (60.818%))
  Logic Levels:           17  (CARRY4=4 LUT3=1 LUT4=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 f  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      f  uut_ff_stage4[13]_i_114/I4
                         LUT6 (Prop_lut6_I4_O)        0.367     6.933 f  uut_ff_stage4[13]_i_114/O
                         net (fo=2, unplaced)         0.460     7.393    uut_ff_stage4[13]_i_114_n_0
                                                                      f  uut_ff_stage4[13]_i_101/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     7.517 f  uut_ff_stage4[13]_i_101/O
                         net (fo=3, unplaced)         0.467     7.984    uut_ff_stage4[13]_i_101_n_0
                                                                      f  uut_ff_stage4[13]_i_115/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.108 f  uut_ff_stage4[13]_i_115/O
                         net (fo=2, unplaced)         0.460     8.568    uut_ff_stage4[13]_i_115_n_0
                                                                      f  uut_ff_stage4[13]_i_113/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     8.692 f  uut_ff_stage4[13]_i_113/O
                         net (fo=2, unplaced)         0.460     9.152    uut_ff_stage4[13]_i_113_n_0
                                                                      f  uut_ff_stage4[13]_i_100/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     9.276 f  uut_ff_stage4[13]_i_100/O
                         net (fo=4, unplaced)         0.473     9.749    uut_ff_stage4[13]_i_100_n_0
                                                                      f  uut_ff_stage4[13]_i_83/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.873 f  uut_ff_stage4[13]_i_83/O
                         net (fo=3, unplaced)         0.467    10.340    uut_ff_stage4[13]_i_83_n_0
                                                                      f  uut_ff_stage4[13]_i_60/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.464 f  uut_ff_stage4[13]_i_60/O
                         net (fo=1, unplaced)         0.732    11.196    uut_ff_stage4[13]_i_60_n_0
                                                                      f  uut_ff_stage4[13]_i_35/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.320 f  uut_ff_stage4[13]_i_35/O
                         net (fo=2, unplaced)         0.460    11.780    uut_ff_stage4[13]_i_35_n_0
                                                                      f  uut_ff_stage4[13]_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.116    11.896 r  uut_ff_stage4[13]_i_18/O
                         net (fo=1, unplaced)         0.000    11.896    uut_ff_stage4[13]_i_18_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_7/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    12.472 r  uut_ff_stage4_reg[13]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000    12.472    uut_ff_stage4_reg[13]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[13]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.753 r  uut_ff_stage4_reg[13]_i_4/CO[0]
                         net (fo=1, unplaced)         0.311    13.064    _0_CONCAT_IF_IF_IF_uut_ff_stage2_read__93_BIT_5_ETC___d4881
                                                                      r  uut_ff_stage4[13]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367    13.431 r  uut_ff_stage4[13]_i_1/O
                         net (fo=4, unplaced)         0.000    13.431    mantissa_to_shift___1__h11320[0]
                         FDRE                                         r  uut_ff_stage4_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[86]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[86]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.431    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 4.117ns (38.099%)  route 6.689ns (61.901%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 r  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      r  uut_ff_stage4[160]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367     6.933 r  uut_ff_stage4[160]_i_1/O
                         net (fo=2, unplaced)         0.481     7.414    uut_ff_stage4$D_IN[160]
                                                                      r  uut_ff_stage4_reg[85]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.934 r  uut_ff_stage4_reg[85]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.934    uut_ff_stage4_reg[85]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[157]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.051 r  uut_ff_stage4_reg[157]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.051    uut_ff_stage4_reg[157]_i_3_n_0
                                                                      r  uut_ff_stage4_reg[85]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.388 f  uut_ff_stage4_reg[85]_i_12/O[1]
                         net (fo=21, unplaced)        0.672     9.060    exponent_difference__h11316[9]
                                                                      f  uut_ff_stage4[85]_i_11/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     9.366 r  uut_ff_stage4[85]_i_11/O
                         net (fo=74, unplaced)        0.541     9.907    uut_ff_stage4[85]_i_11_n_0
                                                                      r  uut_ff_stage4[44]_i_8/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.031 r  uut_ff_stage4[44]_i_8/O
                         net (fo=2, unplaced)         0.460    10.491    uut_ff_stage4[44]_i_8_n_0
                                                                      r  uut_ff_stage4[42]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.615 r  uut_ff_stage4[42]_i_3/O
                         net (fo=4, unplaced)         0.756    11.371    uut_ff_stage4[42]_i_3_n_0
                                                                      r  uut_ff_stage4[30]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  uut_ff_stage4[30]_i_3/O
                         net (fo=2, unplaced)         0.460    11.955    uut_ff_stage4[30]_i_3_n_0
                                                                      r  uut_ff_stage4[46]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.079 r  uut_ff_stage4[46]_i_3/O
                         net (fo=2, unplaced)         0.460    12.539    uut_ff_stage4[46]_i_3_n_0
                                                                      r  uut_ff_stage4[46]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    12.663 r  uut_ff_stage4[46]_i_1/O
                         net (fo=4, unplaced)         0.473    13.136    uut_ff_stage4[46]_i_1_n_0
                                                                      r  uut_ff_stage4[119]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.260 r  uut_ff_stage4[119]_i_1/O
                         net (fo=1, unplaced)         0.000    13.260    uut_ff_stage4$D_IN[119]
                         FDRE                                         r  uut_ff_stage4_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[119]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[119]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[120]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 4.117ns (38.099%)  route 6.689ns (61.901%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 r  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      r  uut_ff_stage4[160]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367     6.933 r  uut_ff_stage4[160]_i_1/O
                         net (fo=2, unplaced)         0.481     7.414    uut_ff_stage4$D_IN[160]
                                                                      r  uut_ff_stage4_reg[85]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.934 r  uut_ff_stage4_reg[85]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.934    uut_ff_stage4_reg[85]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[157]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.051 r  uut_ff_stage4_reg[157]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.051    uut_ff_stage4_reg[157]_i_3_n_0
                                                                      r  uut_ff_stage4_reg[85]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.388 f  uut_ff_stage4_reg[85]_i_12/O[1]
                         net (fo=21, unplaced)        0.672     9.060    exponent_difference__h11316[9]
                                                                      f  uut_ff_stage4[85]_i_11/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     9.366 r  uut_ff_stage4[85]_i_11/O
                         net (fo=74, unplaced)        0.541     9.907    uut_ff_stage4[85]_i_11_n_0
                                                                      r  uut_ff_stage4[45]_i_14/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.031 r  uut_ff_stage4[45]_i_14/O
                         net (fo=2, unplaced)         0.460    10.491    uut_ff_stage4[45]_i_14_n_0
                                                                      r  uut_ff_stage4[43]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.615 r  uut_ff_stage4[43]_i_3/O
                         net (fo=4, unplaced)         0.756    11.371    uut_ff_stage4[43]_i_3_n_0
                                                                      r  uut_ff_stage4[31]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.495 r  uut_ff_stage4[31]_i_3/O
                         net (fo=2, unplaced)         0.460    11.955    uut_ff_stage4[31]_i_3_n_0
                                                                      r  uut_ff_stage4[47]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.079 r  uut_ff_stage4[47]_i_2/O
                         net (fo=2, unplaced)         0.460    12.539    uut_ff_stage4[47]_i_2_n_0
                                                                      r  uut_ff_stage4[47]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    12.663 r  uut_ff_stage4[47]_i_1/O
                         net (fo=4, unplaced)         0.473    13.136    uut_ff_stage4[47]_i_1_n_0
                                                                      r  uut_ff_stage4[120]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.260 r  uut_ff_stage4[120]_i_1/O
                         net (fo=1, unplaced)         0.000    13.260    uut_ff_stage4$D_IN[120]
                         FDRE                                         r  uut_ff_stage4_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[120]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[120]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 4.117ns (38.099%)  route 6.689ns (61.901%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 r  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      r  uut_ff_stage4[160]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367     6.933 r  uut_ff_stage4[160]_i_1/O
                         net (fo=2, unplaced)         0.481     7.414    uut_ff_stage4$D_IN[160]
                                                                      r  uut_ff_stage4_reg[85]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.934 r  uut_ff_stage4_reg[85]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.934    uut_ff_stage4_reg[85]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[157]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.051 r  uut_ff_stage4_reg[157]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.051    uut_ff_stage4_reg[157]_i_3_n_0
                                                                      r  uut_ff_stage4_reg[85]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.388 f  uut_ff_stage4_reg[85]_i_12/O[1]
                         net (fo=21, unplaced)        0.672     9.060    exponent_difference__h11316[9]
                                                                      f  uut_ff_stage4[85]_i_11/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     9.366 r  uut_ff_stage4[85]_i_11/O
                         net (fo=74, unplaced)        0.541     9.907    uut_ff_stage4[85]_i_11_n_0
                                                                      r  uut_ff_stage4[58]_i_12/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.031 r  uut_ff_stage4[58]_i_12/O
                         net (fo=2, unplaced)         0.460    10.491    uut_ff_stage4[58]_i_12_n_0
                                                                      r  uut_ff_stage4[56]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.615 r  uut_ff_stage4[56]_i_5/O
                         net (fo=4, unplaced)         0.756    11.371    uut_ff_stage4[56]_i_5_n_0
                                                                      r  uut_ff_stage4[36]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.495 r  uut_ff_stage4[36]_i_3/O
                         net (fo=2, unplaced)         0.460    11.955    uut_ff_stage4[36]_i_3_n_0
                                                                      r  uut_ff_stage4[52]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.124    12.079 r  uut_ff_stage4[52]_i_2/O
                         net (fo=2, unplaced)         0.460    12.539    uut_ff_stage4[52]_i_2_n_0
                                                                      r  uut_ff_stage4[52]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    12.663 r  uut_ff_stage4[52]_i_1/O
                         net (fo=4, unplaced)         0.473    13.136    uut_ff_stage4[52]_i_1_n_0
                                                                      r  uut_ff_stage4[125]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.260 r  uut_ff_stage4[125]_i_1/O
                         net (fo=1, unplaced)         0.000    13.260    uut_ff_stage4$D_IN[125]
                         FDRE                                         r  uut_ff_stage4_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[125]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[125]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.942ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 4.117ns (38.099%)  route 6.689ns (61.901%))
  Logic Levels:           16  (CARRY4=5 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 r  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      r  uut_ff_stage4[160]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367     6.933 r  uut_ff_stage4[160]_i_1/O
                         net (fo=2, unplaced)         0.481     7.414    uut_ff_stage4$D_IN[160]
                                                                      r  uut_ff_stage4_reg[85]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.934 r  uut_ff_stage4_reg[85]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.934    uut_ff_stage4_reg[85]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[157]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.051 r  uut_ff_stage4_reg[157]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.051    uut_ff_stage4_reg[157]_i_3_n_0
                                                                      r  uut_ff_stage4_reg[85]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.388 f  uut_ff_stage4_reg[85]_i_12/O[1]
                         net (fo=21, unplaced)        0.672     9.060    exponent_difference__h11316[9]
                                                                      f  uut_ff_stage4[85]_i_11/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     9.366 r  uut_ff_stage4[85]_i_11/O
                         net (fo=74, unplaced)        0.541     9.907    uut_ff_stage4[85]_i_11_n_0
                                                                      r  uut_ff_stage4[58]_i_12/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.031 r  uut_ff_stage4[58]_i_12/O
                         net (fo=2, unplaced)         0.460    10.491    uut_ff_stage4[58]_i_12_n_0
                                                                      r  uut_ff_stage4[58]_i_6/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.615 r  uut_ff_stage4[58]_i_6/O
                         net (fo=4, unplaced)         0.756    11.371    uut_ff_stage4[58]_i_6_n_0
                                                                      r  uut_ff_stage4[38]_i_3/I0
                         LUT5 (Prop_lut5_I0_O)        0.124    11.495 r  uut_ff_stage4[38]_i_3/O
                         net (fo=2, unplaced)         0.460    11.955    uut_ff_stage4[38]_i_3_n_0
                                                                      r  uut_ff_stage4[54]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.079 r  uut_ff_stage4[54]_i_2/O
                         net (fo=2, unplaced)         0.460    12.539    uut_ff_stage4[54]_i_2_n_0
                                                                      r  uut_ff_stage4[54]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124    12.663 r  uut_ff_stage4[54]_i_1/O
                         net (fo=4, unplaced)         0.473    13.136    uut_ff_stage4[54]_i_1_n_0
                                                                      r  uut_ff_stage4[127]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.260 r  uut_ff_stage4[127]_i_1/O
                         net (fo=1, unplaced)         0.000    13.260    uut_ff_stage4$D_IN[127]
                         FDRE                                         r  uut_ff_stage4_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[127]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[127]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.260    
  -------------------------------------------------------------------
                         slack                                 -0.942    

Slack (VIOLATED) :        -0.931ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.795ns  (logic 4.117ns (38.138%)  route 6.678ns (61.862%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 r  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      r  uut_ff_stage4[160]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367     6.933 r  uut_ff_stage4[160]_i_1/O
                         net (fo=2, unplaced)         0.481     7.414    uut_ff_stage4$D_IN[160]
                                                                      r  uut_ff_stage4_reg[85]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.934 r  uut_ff_stage4_reg[85]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.934    uut_ff_stage4_reg[85]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[157]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.051 r  uut_ff_stage4_reg[157]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.051    uut_ff_stage4_reg[157]_i_3_n_0
                                                                      r  uut_ff_stage4_reg[85]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.388 f  uut_ff_stage4_reg[85]_i_12/O[1]
                         net (fo=21, unplaced)        0.672     9.060    exponent_difference__h11316[9]
                                                                      f  uut_ff_stage4[85]_i_11/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     9.366 r  uut_ff_stage4[85]_i_11/O
                         net (fo=74, unplaced)        0.541     9.907    uut_ff_stage4[85]_i_11_n_0
                                                                      r  uut_ff_stage4[45]_i_18/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.031 r  uut_ff_stage4[45]_i_18/O
                         net (fo=1, unplaced)         0.449    10.480    uut_ff_stage4[45]_i_18_n_0
                                                                      r  uut_ff_stage4[45]_i_8/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.604 r  uut_ff_stage4[45]_i_8/O
                         net (fo=4, unplaced)         0.756    11.360    uut_ff_stage4[45]_i_8_n_0
                                                                      r  uut_ff_stage4[33]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    11.484 r  uut_ff_stage4[33]_i_3/O
                         net (fo=2, unplaced)         0.460    11.944    uut_ff_stage4[33]_i_3_n_0
                                                                      r  uut_ff_stage4[49]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.068 r  uut_ff_stage4[49]_i_2/O
                         net (fo=2, unplaced)         0.460    12.528    uut_ff_stage4[49]_i_2_n_0
                                                                      r  uut_ff_stage4[49]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    12.652 r  uut_ff_stage4[49]_i_1/O
                         net (fo=4, unplaced)         0.473    13.125    uut_ff_stage4[49]_i_1_n_0
                                                                      r  uut_ff_stage4[122]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.249 r  uut_ff_stage4[122]_i_1/O
                         net (fo=1, unplaced)         0.000    13.249    uut_ff_stage4$D_IN[122]
                         FDRE                                         r  uut_ff_stage4_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[122]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[122]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.249    
  -------------------------------------------------------------------
                         slack                                 -0.931    

Slack (VIOLATED) :        -0.923ns  (required time - arrival time)
  Source:                 uut_ff_stage2_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        10.787ns  (logic 4.109ns (38.092%)  route 6.678ns (61.908%))
  Logic Levels:           16  (CARRY4=5 LUT3=1 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage2_reg[45]/Q
                         net (fo=5, unplaced)         0.993     3.925    exponent3__h11281[4]
                                                                      r  uut_ff_stage4[164]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.220 r  uut_ff_stage4[164]_i_2/O
                         net (fo=6, unplaced)         0.481     4.701    uut_ff_stage4[164]_i_2_n_0
                                                                      r  uut_ff_stage4[166]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.124     4.825 r  uut_ff_stage4[166]_i_2/O
                         net (fo=5, unplaced)         0.477     5.302    exponent3__h11293[7]
                                                                      r  uut_ff_stage4[167]_i_7/I4
                         LUT5 (Prop_lut5_I4_O)        0.119     5.421 r  uut_ff_stage4[167]_i_7/O
                         net (fo=1, unplaced)         0.000     5.421    uut_ff_stage4[167]_i_7_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_4/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.850 r  uut_ff_stage4_reg[167]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     5.850    uut_ff_stage4_reg[167]_i_4_n_0
                                                                      r  uut_ff_stage4_reg[167]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.131 r  uut_ff_stage4_reg[167]_i_3/CO[0]
                         net (fo=262, unplaced)       0.435     6.566    IF_uut_ff_stage2_read__93_BIT_5_02_THEN_0_ELSE_ETC___d310
                                                                      r  uut_ff_stage4[160]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.367     6.933 r  uut_ff_stage4[160]_i_1/O
                         net (fo=2, unplaced)         0.481     7.414    uut_ff_stage4$D_IN[160]
                                                                      r  uut_ff_stage4_reg[85]_i_2/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.934 r  uut_ff_stage4_reg[85]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     7.934    uut_ff_stage4_reg[85]_i_2_n_0
                                                                      r  uut_ff_stage4_reg[157]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.051 r  uut_ff_stage4_reg[157]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     8.051    uut_ff_stage4_reg[157]_i_3_n_0
                                                                      r  uut_ff_stage4_reg[85]_i_12/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.388 f  uut_ff_stage4_reg[85]_i_12/O[1]
                         net (fo=21, unplaced)        0.672     9.060    exponent_difference__h11316[9]
                                                                      f  uut_ff_stage4[85]_i_11/I1
                         LUT3 (Prop_lut3_I1_O)        0.306     9.366 r  uut_ff_stage4[85]_i_11/O
                         net (fo=74, unplaced)        0.541     9.907    uut_ff_stage4[85]_i_11_n_0
                                                                      r  uut_ff_stage4[44]_i_7/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    10.031 r  uut_ff_stage4[44]_i_7/O
                         net (fo=1, unplaced)         0.449    10.480    uut_ff_stage4[44]_i_7_n_0
                                                                      r  uut_ff_stage4[44]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.604 r  uut_ff_stage4[44]_i_3/O
                         net (fo=4, unplaced)         0.756    11.360    uut_ff_stage4[44]_i_3_n_0
                                                                      r  uut_ff_stage4[32]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    11.484 r  uut_ff_stage4[32]_i_3/O
                         net (fo=2, unplaced)         0.460    11.944    uut_ff_stage4[32]_i_3_n_0
                                                                      r  uut_ff_stage4[48]_i_3/I4
                         LUT5 (Prop_lut5_I4_O)        0.124    12.068 r  uut_ff_stage4[48]_i_3/O
                         net (fo=2, unplaced)         0.460    12.528    uut_ff_stage4[48]_i_3_n_0
                                                                      r  uut_ff_stage4[48]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.116    12.644 r  uut_ff_stage4[48]_i_1/O
                         net (fo=4, unplaced)         0.473    13.117    uut_ff_stage4[48]_i_1_n_0
                                                                      r  uut_ff_stage4[121]_i_1/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.241 r  uut_ff_stage4[121]_i_1/O
                         net (fo=1, unplaced)         0.000    13.241    uut_ff_stage4$D_IN[121]
                         FDRE                                         r  uut_ff_stage4_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439    12.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[121]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    uut_ff_stage4_reg[121]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                 -0.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 uut_ff_stage2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage2_reg[6]/Q
                         net (fo=5, unplaced)         0.143     0.968    p_0_in3_in
                                                                      f  uut_ff_stage4[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.066 r  uut_ff_stage4[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.066    uut_ff_stage4$D_IN[1]
                         FDRE                                         r  uut_ff_stage4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_ff_stage4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 uut_ff_stage2_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage4_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[49]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage2_reg[49]/Q
                         net (fo=4, unplaced)         0.141     0.967    uut_ff_stage2_reg_n_0_[49]
                                                                      r  uut_ff_stage4[171]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  uut_ff_stage4[171]_i_2/O
                         net (fo=3, unplaced)         0.000     1.068    x__h32696
                         FDRE                                         r  uut_ff_stage4_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage4_reg[171]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    uut_ff_stage4_reg[171]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[4]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[4]
                         FDRE                                         r  uut_ff_stage2_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[109]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[3]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[3]
                         FDRE                                         r  uut_ff_stage2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[9]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[9]
                         FDRE                                         r  uut_ff_stage2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[10]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[10]
                         FDRE                                         r  uut_ff_stage2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[11]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[11]
                         FDRE                                         r  uut_ff_stage2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[17]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[17]
                         FDRE                                         r  uut_ff_stage2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[18]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[18]
                         FDRE                                         r  uut_ff_stage2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uut_ff_input_register_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uut_ff_stage2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.005%)  route 0.141ns (48.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_input_register_reg[1]/Q
                         net (fo=1, unplaced)         0.141     0.967    uut_ff_input_register_reg_n_0_[1]
                         FDRE                                         r  uut_ff_stage2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage2_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    uut_ff_stage2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[107]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[108]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[109]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[110]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                uut_ff_stage2_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[107]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[108]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[109]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[110]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[107]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[108]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[109]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[110]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                uut_ff_stage2_reg[16]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.335ns  (logic 3.729ns (69.900%)  route 1.606ns (30.100%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  EN_flush_IBUF_inst/O
                         net (fo=7, unplaced)         0.803     1.774    EN_flush_IBUF
                                                                      f  RDY_get_result_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.898 r  RDY_get_result_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.803     2.701    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.335 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     5.335    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EN_flush
                            (input port)
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.396ns (67.344%)  route 0.677ns (32.656%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  EN_flush (IN)
                         net (fo=0)                   0.000     0.000    EN_flush
                                                                      f  EN_flush_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  EN_flush_IBUF_inst/O
                         net (fo=7, unplaced)         0.338     0.539    EN_flush_IBUF
                                                                      f  RDY_get_result_OBUF_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.584 r  RDY_get_result_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.338     0.922    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.073 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.073    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.384ns  (logic 6.762ns (38.898%)  route 10.622ns (61.102%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT5=2 LUT6=13 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.486    13.838    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_17/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.145 r  get_result_OBUF[35]_inst_i_17/O
                         net (fo=1, unplaced)         0.419    14.564    get_result_OBUF[35]_inst_i_17_n_0
                                                                      r  get_result_OBUF[35]_inst_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  get_result_OBUF[35]_inst_i_6/O
                         net (fo=1, unplaced)         0.449    15.137    get_result_OBUF[35]_inst_i_6_n_0
                                                                      r  get_result_OBUF[35]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.261 f  get_result_OBUF[35]_inst_i_2/O
                         net (fo=4, unplaced)         0.443    15.704    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d803[7]
                                                                      f  get_result_OBUF[27]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.828 f  get_result_OBUF[27]_inst_i_3/O
                         net (fo=1, unplaced)         0.449    16.277    get_result_OBUF[27]_inst_i_3_n_0
                                                                      f  get_result_OBUF[27]_inst_i_1/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.401 r  get_result_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.204    get_result_OBUF[27]
                                                                      r  get_result_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.838 r  get_result_OBUF[27]_inst/O
                         net (fo=0)                   0.000    19.838    get_result[27]
                                                                      r  get_result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.384ns  (logic 6.762ns (38.898%)  route 10.622ns (61.102%))
  Logic Levels:           23  (CARRY4=6 LUT2=1 LUT5=3 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.486    13.838    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_17/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.145 r  get_result_OBUF[35]_inst_i_17/O
                         net (fo=1, unplaced)         0.419    14.564    get_result_OBUF[35]_inst_i_17_n_0
                                                                      r  get_result_OBUF[35]_inst_i_6/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.688 r  get_result_OBUF[35]_inst_i_6/O
                         net (fo=1, unplaced)         0.449    15.137    get_result_OBUF[35]_inst_i_6_n_0
                                                                      r  get_result_OBUF[35]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.261 r  get_result_OBUF[35]_inst_i_2/O
                         net (fo=4, unplaced)         0.443    15.704    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d803[7]
                                                                      r  get_result_OBUF[28]_inst_i_2/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    15.828 r  get_result_OBUF[28]_inst_i_2/O
                         net (fo=1, unplaced)         0.449    16.277    data3[23]
                                                                      r  get_result_OBUF[28]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124    16.401 r  get_result_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.204    get_result_OBUF[28]
                                                                      r  get_result_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.838 r  get_result_OBUF[28]_inst/O
                         net (fo=0)                   0.000    19.838    get_result[28]
                                                                      r  get_result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[0]_inst_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.951 r  get_result_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[0]
                                                                      r  get_result_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[0]
                                                                      r  get_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  get_result_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[10]
                                                                      r  get_result_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[10]
                                                                      r  get_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  get_result_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[11]
                                                                      r  get_result_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[11]
                                                                      r  get_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  get_result_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[12]
                                                                      r  get_result_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[12]
                                                                      r  get_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  get_result_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[13]
                                                                      r  get_result_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[13]
                                                                      r  get_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[14]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  get_result_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[14]
                                                                      r  get_result_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[14]
                                                                      r  get_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[15]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  get_result_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[15]
                                                                      r  get_result_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[15]
                                                                      r  get_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 6.664ns (39.353%)  route 10.270ns (60.647%))
  Logic Levels:           22  (CARRY4=6 LUT2=1 LUT4=1 LUT5=2 LUT6=11 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.584     2.454    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[100]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  uut_ff_stage5_reg[100]/Q
                         net (fo=25, unplaced)        1.030     3.962    uut_ff_stage5_reg_n_0_[100]
                                                                      r  get_result_OBUF[1]_inst_i_47/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.257 r  get_result_OBUF[1]_inst_i_47/O
                         net (fo=6, unplaced)         0.481     4.738    get_result_OBUF[1]_inst_i_47_n_0
                                                                      r  get_result_OBUF[29]_inst_i_88/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.862 r  get_result_OBUF[29]_inst_i_88/O
                         net (fo=101, unplaced)       0.549     5.411    get_result_OBUF[29]_inst_i_88_n_0
                                                                      r  get_result_OBUF[1]_inst_i_433/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.535 r  get_result_OBUF[1]_inst_i_433/O
                         net (fo=3, unplaced)         0.750     6.285    get_result_OBUF[1]_inst_i_433_n_0
                                                                      r  get_result_OBUF[1]_inst_i_293/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  get_result_OBUF[1]_inst_i_293/O
                         net (fo=3, unplaced)         0.683     7.092    get_result_OBUF[1]_inst_i_293_n_0
                                                                      r  get_result_OBUF[1]_inst_i_304/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     7.216 r  get_result_OBUF[1]_inst_i_304/O
                         net (fo=1, unplaced)         0.449     7.665    get_result_OBUF[1]_inst_i_304_n_0
                                                                      r  get_result_OBUF[1]_inst_i_172/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.789 r  get_result_OBUF[1]_inst_i_172/O
                         net (fo=1, unplaced)         0.449     8.238    get_result_OBUF[1]_inst_i_172_n_0
                                                                      r  get_result_OBUF[1]_inst_i_82/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     8.362 r  get_result_OBUF[1]_inst_i_82/O
                         net (fo=1, unplaced)         0.732     9.094    get_result_OBUF[1]_inst_i_82_n_0
                                                                      r  get_result_OBUF[1]_inst_i_32/I2
                         LUT5 (Prop_lut5_I2_O)        0.124     9.218 r  get_result_OBUF[1]_inst_i_32/O
                         net (fo=2, unplaced)         0.975    10.193    get_result_OBUF[1]_inst_i_32_n_0
                                                                      r  get_result_OBUF[8]_inst_i_23/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.317 f  get_result_OBUF[8]_inst_i_23/O
                         net (fo=2, unplaced)         0.743    11.060    get_result_OBUF[8]_inst_i_23_n_0
                                                                      f  get_result_OBUF[8]_inst_i_13/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    11.184 r  get_result_OBUF[8]_inst_i_13/O
                         net (fo=1, unplaced)         0.732    11.916    get_result_OBUF[8]_inst_i_13_n_0
                                                                      r  get_result_OBUF[8]_inst_i_8/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    12.040 r  get_result_OBUF[8]_inst_i_8/O
                         net (fo=1, unplaced)         0.000    12.040    get_result_OBUF[8]_inst_i_8_n_0
                                                                      r  get_result_OBUF[8]_inst_i_3/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.553 r  get_result_OBUF[8]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.553    get_result_OBUF[8]_inst_i_3_n_0
                                                                      r  get_result_OBUF[12]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.670 r  get_result_OBUF[12]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.670    get_result_OBUF[12]_inst_i_3_n_0
                                                                      r  get_result_OBUF[16]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.787 r  get_result_OBUF[16]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.787    get_result_OBUF[16]_inst_i_3_n_0
                                                                      r  get_result_OBUF[20]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.904 r  get_result_OBUF[20]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    12.904    get_result_OBUF[20]_inst_i_3_n_0
                                                                      r  get_result_OBUF[24]_inst_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.021 r  get_result_OBUF[24]_inst_i_3/CO[3]
                         net (fo=1, unplaced)         0.000    13.021    get_result_OBUF[24]_inst_i_3_n_0
                                                                      r  get_result_OBUF[29]_inst_i_5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.352 r  get_result_OBUF[29]_inst_i_5/O[3]
                         net (fo=8, unplaced)         0.459    13.811    _theResult_____5__h43404[23]
                                                                      r  get_result_OBUF[35]_inst_i_21/I1
                         LUT4 (Prop_lut4_I1_O)        0.333    14.144 r  get_result_OBUF[35]_inst_i_21/O
                         net (fo=1, unplaced)         0.449    14.593    IF_IF_IF_uut_ff_stage5_read__28_BITS_21_TO_19__ETC___d8031
                                                                      r  get_result_OBUF[35]_inst_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.717 r  get_result_OBUF[35]_inst_i_12/O
                         net (fo=3, unplaced)         0.467    15.184    get_result_OBUF[35]_inst_i_12_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    15.308 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=31, unplaced)        0.519    15.827    _theResult_____3_fst__h44194
                                                                      r  get_result_OBUF[16]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    15.951 r  get_result_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    16.754    get_result_OBUF[16]
                                                                      r  get_result_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    19.388 r  get_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000    19.388    get_result[16]
                                                                      r  get_result[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut_ff_stage5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.396ns (74.828%)  route 0.470ns (25.172%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[8]/Q
                         net (fo=1, unplaced)         0.131     0.957    uut_ff_stage5_reg_n_0_[8]
                                                                      f  get_result_OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.055 r  get_result_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.393    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.544 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.544    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.933ns  (logic 1.396ns (72.233%)  route 0.537ns (27.767%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage5_reg[15]/Q
                         net (fo=1, unplaced)         0.198     1.024    lv_final_output__h43534[31]
                                                                      r  get_result_OBUF[36]_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.122 r  get_result_OBUF[36]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.460    get_result_OBUF[36]
                                                                      r  get_result_OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.611 r  get_result_OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.611    get_result[36]
                                                                      r  get_result[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_rg_state_handler_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.947ns  (logic 1.396ns (71.686%)  route 0.551ns (28.314%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_rg_state_handler_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_rg_state_handler_reg[1]/Q
                         net (fo=7, unplaced)         0.213     1.038    uut_rg_state_handler[1]
                                                                      f  RDY_get_result_OBUF_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.098     1.136 r  RDY_get_result_OBUF_inst_i_1/O
                         net (fo=2, unplaced)         0.338     1.475    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.626 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.626    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.396ns (71.408%)  route 0.559ns (28.592%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage5_reg[16]/Q
                         net (fo=15, unplaced)        0.220     1.046    p_1_in28_in
                                                                      r  get_result_OBUF[28]_inst_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.144 r  get_result_OBUF[28]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.483    get_result_OBUF[28]
                                                                      r  get_result_OBUF[28]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.633 r  get_result_OBUF[28]_inst/O
                         net (fo=0)                   0.000     2.633    get_result[28]
                                                                      r  get_result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  uut_ff_stage5_reg[14]/Q
                         net (fo=14, unplaced)        0.302     1.128    p_0_in43_in
                                                                      f  get_result_OBUF[27]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.226 r  get_result_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[27]
                                                                      r  get_result_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[27]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[27]
                                                                      r  get_result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage5_reg[14]/Q
                         net (fo=14, unplaced)        0.302     1.128    p_0_in43_in
                                                                      r  get_result_OBUF[29]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.226 r  get_result_OBUF[29]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[29]
                                                                      r  get_result_OBUF[29]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[29]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[29]
                                                                      r  get_result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage5_reg[14]/Q
                         net (fo=14, unplaced)        0.302     1.128    p_0_in43_in
                                                                      r  get_result_OBUF[30]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.226 r  get_result_OBUF[30]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[30]
                                                                      r  get_result_OBUF[30]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[30]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[30]
                                                                      r  get_result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage5_reg[14]/Q
                         net (fo=14, unplaced)        0.302     1.128    p_0_in43_in
                                                                      r  get_result_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.226 r  get_result_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[31]
                                                                      r  get_result_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[31]
                                                                      r  get_result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage5_reg[14]/Q
                         net (fo=14, unplaced)        0.302     1.128    p_0_in43_in
                                                                      r  get_result_OBUF[32]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.226 r  get_result_OBUF[32]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[32]
                                                                      r  get_result_OBUF[32]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[32]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[32]
                                                                      r  get_result[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut_ff_stage5_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.037ns  (logic 1.396ns (68.541%)  route 0.641ns (31.459%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.114     0.679    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_stage5_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  uut_ff_stage5_reg[14]/Q
                         net (fo=14, unplaced)        0.302     1.128    p_0_in43_in
                                                                      r  get_result_OBUF[33]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.226 r  get_result_OBUF[33]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[33]
                                                                      r  get_result_OBUF[33]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[33]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[33]
                                                                      r  get_result[33] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           681 Endpoints
Min Delay           681 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[0])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[0]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_105
                         FDRE                                         r  uut_ff_input_register_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[60]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[1])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[1]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_104
                         FDRE                                         r  uut_ff_input_register_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[61]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[2])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[2]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_103
                         FDRE                                         r  uut_ff_input_register_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[62]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[3])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[3]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_102
                         FDRE                                         r  uut_ff_input_register_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[63]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[4])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[4]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_101
                         FDRE                                         r  uut_ff_input_register_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[64]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[5])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[5]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_100
                         FDRE                                         r  uut_ff_input_register_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[65]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[6])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[6]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_99
                         FDRE                                         r  uut_ff_input_register_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[66]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[67]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[7])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[7]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_98
                         FDRE                                         r  uut_ff_input_register_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[67]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[8])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[8]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_97
                         FDRE                                         r  uut_ff_input_register_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[68]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            uut_ff_input_register_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.345ns  (logic 4.936ns (67.204%)  route 2.409ns (32.796%))
  Logic Levels:           3  (DSP48E1=1 IBUF=1 LUT2=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_P[9])
                                                      3.841     6.542 r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891/P[9]
                         net (fo=1, unplaced)         0.803     7.345    _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891_n_96
                         FDRE                                         r  uut_ff_input_register_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.439     2.131    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[69]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start__operand1[17]
                            (input port)
  Destination:            _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand1[17] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand1[17]
                                                                      r  _start__operand1_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand1_IBUF[17]_inst/O
                         net (fo=1, unplaced)         0.338     0.539    _start__operand1_IBUF[17]
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK

Slack:                    inf
  Source:                 _start__operand1[18]
                            (input port)
  Destination:            _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand1[18] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand1[18]
                                                                      r  _start__operand1_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand1_IBUF[18]_inst/O
                         net (fo=1, unplaced)         0.338     0.539    _start__operand1_IBUF[18]
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK

Slack:                    inf
  Source:                 _start__operand1[19]
                            (input port)
  Destination:            _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand1[19] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand1[19]
                                                                      r  _start__operand1_IBUF[19]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand1_IBUF[19]_inst/O
                         net (fo=1, unplaced)         0.338     0.539    _start__operand1_IBUF[19]
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK

Slack:                    inf
  Source:                 _start__operand1[20]
                            (input port)
  Destination:            _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand1[20] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand1[20]
                                                                      r  _start__operand1_IBUF[20]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand1_IBUF[20]_inst/O
                         net (fo=1, unplaced)         0.338     0.539    _start__operand1_IBUF[20]
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK

Slack:                    inf
  Source:                 _start__operand1[21]
                            (input port)
  Destination:            _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand1[21] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand1[21]
                                                                      r  _start__operand1_IBUF[21]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand1_IBUF[21]_inst/O
                         net (fo=1, unplaced)         0.338     0.539    _start__operand1_IBUF[21]
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK

Slack:                    inf
  Source:                 _start__operand1[22]
                            (input port)
  Destination:            _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand1[22] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand1[22]
                                                                      r  _start__operand1_IBUF[22]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand1_IBUF[22]_inst/O
                         net (fo=1, unplaced)         0.338     0.539    _start__operand1_IBUF[22]
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CEP
                            (rising edge-triggered cell DSP48E1 clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=82, unplaced)        0.338     0.539    EN__start_IBUF
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CEP
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         DSP48E1                                      r  _0_CONCAT_INV_start_flags_BIT_14_77_OR_start_fl_ETC___d891__0/CLK

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=82, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[10]/C

Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            uut_ff_input_register_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      r  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[1]_inst/O
                         net (fo=1, unplaced)         0.338     0.539    _start_flags_IBUF[1]
                         FDRE                                         r  uut_ff_input_register_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[10]/C

Slack:                    inf
  Source:                 EN__start
                            (input port)
  Destination:            uut_ff_input_register_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  EN__start (IN)
                         net (fo=0)                   0.000     0.000    EN__start
                                                                      r  EN__start_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  EN__start_IBUF_inst/O
                         net (fo=82, unplaced)        0.338     0.539    EN__start_IBUF
                         FDRE                                         r  uut_ff_input_register_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=475, unplaced)       0.259     1.033    CLK_IBUF_BUFG
                         FDRE                                         r  uut_ff_input_register_reg[11]/C





