<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file path="out60_sim/out60.vo" type="VERILOG" />
 <topLevel name="out60" />
 <deviceFamily name="cyclonev" />
</simPackage>
