# ğŸ“˜ Common Source Amplifier (CS Amp) â€“ GPDK 90nm

This project demonstrates the design, layout, and analysis of a **Common Source Amplifier** using the **GPDK 90nm** technology in **Cadence Virtuoso**. The design includes schematic capture, layout, verification (DRC/LVS/RCX), and simulation (transient and DC), along with energy and power estimation.

---

## ğŸ“‚ Table of Contents

- [1ï¸âƒ£ Schematic](#1ï¸âƒ£-schematic)
- [2ï¸âƒ£ Testbench](#2ï¸âƒ£-testbench)
- [3ï¸âƒ£ Transient & DC Response](#3ï¸âƒ£-transient--dc-response)
- [4ï¸âƒ£ Layout](#4ï¸âƒ£-layout)
- [5ï¸âƒ£ DRC Check](#5ï¸âƒ£-drc-check)
- [6ï¸âƒ£ LVS Verification](#6ï¸âƒ£-lvs-verification)
- [7ï¸âƒ£ Layout vs Schematic Match](#7ï¸âƒ£-layout-vs-schematic-match)
- [8ï¸âƒ£ RC Extraction (RCX)](#8ï¸âƒ£-rc-extraction-rcx)
- [9ï¸âƒ£ AV Extracted View](#9ï¸âƒ£-av-extracted-view)
- [ğŸ”Ÿ Energy and Power Estimation](#ğŸ”Ÿ-energy-and-power-estimation)
- [ğŸ›  Tools Used](#ğŸ› -tools-used)
- [ğŸ‘¤ Author](#ğŸ‘¤-author)

---

## 1ï¸âƒ£ Schematic

Basic schematic of a common source amplifier using NMOS and passive load.

![Schematic](./Common_source_amplifier_schematic.png)

---

## 2ï¸âƒ£ Testbench

Simulation setup used to verify amplifier behavior.

![Testbench](./CS_Amp_tb.png)

---

## 3ï¸âƒ£ Transient & DC Response

### ğŸ“ˆ Transient Response

Shows amplifier gain and performance with AC input.

![Transient Response](./Transient_Response_CS_amp.png)

### ğŸ§¾ DC Sweep

Shows transfer characteristics and operating region.

![DC Response](./dc_response.png)

---

## 4ï¸âƒ£ Layout

Physical design of the common source amplifier.

![Layout](./Lyout_CS_Amp.png)

---

## 5ï¸âƒ£ DRC Check

Design passes all physical design rules.

![DRC](./No_DRC_CS_amp.png)

---

## 6ï¸âƒ£ LVS Verification

Layout successfully matches the schematic netlist.

![LVS](./LVS_Run_CS_Amp.png)

---

## 7ï¸âƒ£ Layout vs Schematic Match

Visual overlay confirming device and net matching.

![Layout vs Schematic](./Layout_and_schematic_match_CS_amp.png)

---

## 8ï¸âƒ£ RC Extraction (RCX)

Parasitics extracted to analyze post-layout behavior.

![RCX](./RCX_Run_CS_Amp.png)

---

## 9ï¸âƒ£ AV Extracted View

Extracted view with parasitics for high-accuracy simulation.

![AV Extracted](./AV_Extracted_view_CS_Amp.png)

---

## ğŸ”Ÿ Energy and Power Estimation

### ğŸ”‹ Energy Estimation

Energy consumed per cycle during operation.

![Energy](./Energy_Estimation_CS_Amp.png)

### âš¡ Power Curve

Time-dependent power profile during simulation.

![Power Curve](./Power_Curve.png)

---

## ğŸ›  Tools Used

- **Cadence Virtuoso** (Schematic/Layout)
- **Assura** (DRC, LVS, RCX)
- **Spectre** (Simulation)
- **Technology**: GPDK 90nm

---

## ğŸ‘¤ Author

**Ram Tripathi**

---

