<stg><name>dct_Pipeline_RD_Loop_Row</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="384" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %shiftreg72 = alloca i32 1

]]></Node>
<StgValue><ssdm name="shiftreg72"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:2 %sext_ln74_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln74

]]></Node>
<StgValue><ssdm name="sext_ln74_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="58">
<![CDATA[
newFuncRoot:3 %sext_ln74_cast = sext i58 %sext_ln74_read

]]></Node>
<StgValue><ssdm name="sext_ln74_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 64, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="384" op_1_bw="384">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i384 0, i384 %shiftreg72

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %RD_Loop_Col.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
RD_Loop_Col.i:0 %r_2 = load i4 %r

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
RD_Loop_Col.i:4 %icmp_ln74 = icmp_eq  i4 %r_2, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
RD_Loop_Col.i:6 %add_ln74 = add i4 %r_2, i4 1

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RD_Loop_Col.i:7 %br_ln74 = br i1 %icmp_ln74, void %RD_Loop_Col.i.split, void %DCT_Inner_Loop.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="4">
<![CDATA[
RD_Loop_Col.i.split:3 %empty_30 = trunc i4 %r_2

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
RD_Loop_Col.i.split:5 %icmp_ln76 = icmp_eq  i2 %empty_30, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:26 %store_ln74 = store i4 %add_ln74, i4 %r

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
RD_Loop_Col.i:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
RD_Loop_Col.i:2 %gmem_addr = getelementptr i512 %gmem, i64 %sext_ln74_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
RD_Loop_Col.i:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
RD_Loop_Col.i:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
:0 %gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0">
<![CDATA[
DCT_Inner_Loop.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="384" op_0_bw="384" op_1_bw="0">
<![CDATA[
RD_Loop_Col.i.split:0 %shiftreg72_load = load i384 %shiftreg72

]]></Node>
<StgValue><ssdm name="shiftreg72_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="512" op_0_bw="384">
<![CDATA[
RD_Loop_Col.i.split:1 %shiftreg72_cast = zext i384 %shiftreg72_load

]]></Node>
<StgValue><ssdm name="shiftreg72_cast"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
RD_Loop_Col.i.split:2 %r_cast19 = zext i4 %r_2

]]></Node>
<StgValue><ssdm name="r_cast19"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RD_Loop_Col.i.split:4 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
RD_Loop_Col.i.split:6 %br_ln76 = br i1 %icmp_ln76, void %RD_Loop_Col.i.split._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln76 = br void %RD_Loop_Col.i.split._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:0 %empty_29 = phi i512 %gmem_addr_read, void, i512 %shiftreg72_cast, void %RD_Loop_Col.i.split

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="512">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:1 %trunc_ln78 = trunc i512 %empty_29

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:2 %buf_2d_in_0_addr = getelementptr i16 %buf_2d_in_0, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_addr"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:3 %store_ln78 = store i16 %trunc_ln78, i3 %buf_2d_in_0_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:4 %trunc_ln78_1 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:5 %buf_2d_in_1_addr = getelementptr i16 %buf_2d_in_1, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:6 %store_ln78 = store i16 %trunc_ln78_1, i3 %buf_2d_in_1_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:7 %trunc_ln78_2 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:8 %buf_2d_in_2_addr = getelementptr i16 %buf_2d_in_2, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:9 %store_ln78 = store i16 %trunc_ln78_2, i3 %buf_2d_in_2_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:10 %trunc_ln78_3 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln78_3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:11 %buf_2d_in_3_addr = getelementptr i16 %buf_2d_in_3, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_addr"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:12 %store_ln78 = store i16 %trunc_ln78_3, i3 %buf_2d_in_3_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:13 %trunc_ln78_4 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="trunc_ln78_4"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:14 %buf_2d_in_4_addr = getelementptr i16 %buf_2d_in_4, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:15 %store_ln78 = store i16 %trunc_ln78_4, i3 %buf_2d_in_4_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:16 %trunc_ln78_5 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 80, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln78_5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:17 %buf_2d_in_5_addr = getelementptr i16 %buf_2d_in_5, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:18 %store_ln78 = store i16 %trunc_ln78_5, i3 %buf_2d_in_5_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:19 %trunc_ln78_6 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 96, i32 111

]]></Node>
<StgValue><ssdm name="trunc_ln78_6"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:20 %buf_2d_in_6_addr = getelementptr i16 %buf_2d_in_6, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:21 %store_ln78 = store i16 %trunc_ln78_6, i3 %buf_2d_in_6_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:22 %trunc_ln78_7 = partselect i16 @_ssdm_op_PartSelect.i16.i512.i32.i32, i512 %empty_29, i32 112, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln78_7"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:23 %buf_2d_in_7_addr = getelementptr i16 %buf_2d_in_7, i64 0, i64 %r_cast19

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_addr"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:24 %store_ln78 = store i16 %trunc_ln78_7, i3 %buf_2d_in_7_addr

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="384" op_0_bw="384" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:25 %trunc_ln74_1 = partselect i384 @_ssdm_op_PartSelect.i384.i512.i32.i32, i512 %empty_29, i32 128, i32 511

]]></Node>
<StgValue><ssdm name="trunc_ln74_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="384" op_1_bw="384" op_2_bw="0" op_3_bw="0">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:27 %store_ln74 = store i384 %trunc_ln74_1, i384 %shiftreg72

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
RD_Loop_Col.i.split._crit_edge:28 %br_ln74 = br void %RD_Loop_Col.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
