.include "macro.inc"

# assembler directives
.set noat      # allow manual use of $at
.set noreorder # don't insert nops after branches
.set gp=64     # allow use of 64-bit general purpose registers

.section .text_1000, "ax"

glabel func_8001F730
/* 20330 8001F730 03E00008 */  jr        $ra
/* 20334 8001F734 00000000 */  nop       

glabel func_8001F738
/* 20338 8001F738 240E000A */  addiu     $t6, $zero, 0xa
/* 2033C 8001F73C 3C01800B */  lui       $at, 0x800b
/* 20340 8001F740 AC2EC888 */  sw        $t6, -0x3778($at)
/* 20344 8001F744 3C01800B */  lui       $at, 0x800b
/* 20348 8001F748 03E00008 */  jr        $ra
/* 2034C 8001F74C AC24C88C */  sw        $a0, -0x3774($at)

glabel func_8001F750
/* 20350 8001F750 3C02800B */  lui       $v0, 0x800b
/* 20354 8001F754 8C42C88C */  lw        $v0, -0x3774($v0)
/* 20358 8001F758 3C04800B */  lui       $a0, 0x800b
/* 2035C 8001F75C 2484C888 */  addiu     $a0, $a0, -0x3778
/* 20360 8001F760 94430008 */  lhu       $v1, 8($v0)
/* 20364 8001F764 240F000A */  addiu     $t7, $zero, 0xa
/* 20368 8001F768 306E0800 */  andi      $t6, $v1, 0x800
/* 2036C 8001F76C 51C00005 */  beql      $t6, $zero, .L8001F784
/* 20370 8001F770 30780400 */  andi      $t8, $v1, 0x400
/* 20374 8001F774 AC8F0000 */  sw        $t7, ($a0)
/* 20378 8001F778 03E00008 */  jr        $ra
/* 2037C 8001F77C 24020800 */  addiu     $v0, $zero, 0x800
/* 20380 8001F780 30780400 */  andi      $t8, $v1, 0x400
.L8001F784:
/* 20384 8001F784 13000006 */  beqz      $t8, .L8001F7A0
/* 20388 8001F788 3C04800B */  lui       $a0, 0x800b
/* 2038C 8001F78C 2484C888 */  addiu     $a0, $a0, -0x3778
/* 20390 8001F790 2419000A */  addiu     $t9, $zero, 0xa
/* 20394 8001F794 AC990000 */  sw        $t9, ($a0)
/* 20398 8001F798 03E00008 */  jr        $ra
/* 2039C 8001F79C 24020400 */  addiu     $v0, $zero, 0x400
.L8001F7A0:
/* 203A0 8001F7A0 30680200 */  andi      $t0, $v1, 0x200
/* 203A4 8001F7A4 11000006 */  beqz      $t0, .L8001F7C0
/* 203A8 8001F7A8 3C04800B */  lui       $a0, 0x800b
/* 203AC 8001F7AC 2484C888 */  addiu     $a0, $a0, -0x3778
/* 203B0 8001F7B0 2409000A */  addiu     $t1, $zero, 0xa
/* 203B4 8001F7B4 AC890000 */  sw        $t1, ($a0)
/* 203B8 8001F7B8 03E00008 */  jr        $ra
/* 203BC 8001F7BC 24020200 */  addiu     $v0, $zero, 0x200
.L8001F7C0:
/* 203C0 8001F7C0 306A0100 */  andi      $t2, $v1, 0x100
/* 203C4 8001F7C4 11400006 */  beqz      $t2, .L8001F7E0
/* 203C8 8001F7C8 3C04800B */  lui       $a0, 0x800b
/* 203CC 8001F7CC 2484C888 */  addiu     $a0, $a0, -0x3778
/* 203D0 8001F7D0 240B000A */  addiu     $t3, $zero, 0xa
/* 203D4 8001F7D4 AC8B0000 */  sw        $t3, ($a0)
/* 203D8 8001F7D8 03E00008 */  jr        $ra
/* 203DC 8001F7DC 24020100 */  addiu     $v0, $zero, 0x100
.L8001F7E0:
/* 203E0 8001F7E0 3C04800B */  lui       $a0, 0x800b
/* 203E4 8001F7E4 2484C888 */  addiu     $a0, $a0, -0x3778
/* 203E8 8001F7E8 8C8C0000 */  lw        $t4, ($a0)
/* 203EC 8001F7EC 258DFFFF */  addiu     $t5, $t4, -1
/* 203F0 8001F7F0 1DA0001B */  bgtz      $t5, .L8001F860
/* 203F4 8001F7F4 AC8D0000 */  sw        $t5, ($a0)
/* 203F8 8001F7F8 AC800000 */  sw        $zero, ($a0)
/* 203FC 8001F7FC 94430006 */  lhu       $v1, 6($v0)
/* 20400 8001F800 24020800 */  addiu     $v0, $zero, 0x800
/* 20404 8001F804 24180002 */  addiu     $t8, $zero, 2
/* 20408 8001F808 306F0800 */  andi      $t7, $v1, 0x800
/* 2040C 8001F80C 11E00003 */  beqz      $t7, .L8001F81C
/* 20410 8001F810 30790400 */  andi      $t9, $v1, 0x400
/* 20414 8001F814 03E00008 */  jr        $ra
/* 20418 8001F818 AC980000 */  sw        $t8, ($a0)
.L8001F81C:
/* 2041C 8001F81C 13200005 */  beqz      $t9, .L8001F834
/* 20420 8001F820 30690200 */  andi      $t1, $v1, 0x200
/* 20424 8001F824 24080002 */  addiu     $t0, $zero, 2
/* 20428 8001F828 AC880000 */  sw        $t0, ($a0)
/* 2042C 8001F82C 03E00008 */  jr        $ra
/* 20430 8001F830 24020400 */  addiu     $v0, $zero, 0x400
.L8001F834:
/* 20434 8001F834 11200005 */  beqz      $t1, .L8001F84C
/* 20438 8001F838 306B0100 */  andi      $t3, $v1, 0x100
/* 2043C 8001F83C 240A0002 */  addiu     $t2, $zero, 2
/* 20440 8001F840 AC8A0000 */  sw        $t2, ($a0)
/* 20444 8001F844 03E00008 */  jr        $ra
/* 20448 8001F848 24020200 */  addiu     $v0, $zero, 0x200
.L8001F84C:
/* 2044C 8001F84C 11600004 */  beqz      $t3, .L8001F860
/* 20450 8001F850 240C0002 */  addiu     $t4, $zero, 2
/* 20454 8001F854 AC8C0000 */  sw        $t4, ($a0)
/* 20458 8001F858 03E00008 */  jr        $ra
/* 2045C 8001F85C 24020100 */  addiu     $v0, $zero, 0x100
.L8001F860:
/* 20460 8001F860 00001025 */  or        $v0, $zero, $zero
/* 20464 8001F864 03E00008 */  jr        $ra
/* 20468 8001F868 00000000 */  nop       
/* 2046C 8001F86C 00000000 */  nop       
