16:15:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
16:15:11 INFO  : Registering command handlers for Vitis TCF services
16:15:14 INFO  : XSCT server has started successfully.
16:15:15 INFO  : Platform repository initialization has completed.
16:15:15 INFO  : Successfully done setting XSCT server connection channel  
16:15:15 INFO  : plnx-install-location is set to ''
16:15:15 INFO  : Successfully done query RDI_DATADIR 
16:15:15 INFO  : Successfully done setting workspace for the tool. 
16:16:53 INFO  : Result from executing command 'getProjects': test_project_platform
16:16:53 INFO  : Result from executing command 'getPlatforms': 
16:17:09 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_project_platform/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
16:17:28 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_project_platform/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:21:31 INFO  : Checking for BSP changes to sync application flags for project 'test_project_app'...
16:21:31 ERROR : Failed to openhw "C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

16:21:31 ERROR : Failed to update application flags from BSP for 'test_project_app'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
16:38:08 INFO  : Hardware specification for platform project 'test_project_platform' is updated.
16:42:12 INFO  : Result from executing command 'getProjects': test_project_platform
16:42:12 INFO  : Result from executing command 'getPlatforms': test_project_platform|C:/James/vitis_workspace/test_project_platform/export/test_project_platform/test_project_platform.xpfm
16:42:12 INFO  : Checking for BSP changes to sync application flags for project 'test_project_app'...
16:42:25 INFO  : Updating application flags with new BSP settings...
16:42:25 ERROR : Failed to update application flags from BSP for 'test_project_app'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
18:41:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:16 INFO  : The hardware specfication used by project 'test_project_app' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
18:43:16 INFO  : The file 'C:\James\vitis_workspace\test_project_app\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
18:43:17 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_project_app\_ide\bitstream' in project 'test_project_app'.
18:43:17 INFO  : The file 'C:\James\vitis_workspace\test_project_app\_ide\psinit\psu_init.tcl' stored in project is removed.
18:43:18 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_project_app\_ide\psinit' in project 'test_project_app'.
18:43:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:43:19 INFO  : 'jtag frequency' command is executed.
18:43:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:43:19 INFO  : Context for 'APU' is selected.
18:43:20 INFO  : System reset is completed.
18:43:23 INFO  : 'after 3000' command is executed.
18:43:23 INFO  : Context for 'APU' is selected.
18:43:23 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
18:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:43:43 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit"
18:43:43 INFO  : Context for 'APU' is selected.
18:43:43 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa'.
18:43:43 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:43 INFO  : Context for 'APU' is selected.
18:43:43 INFO  : Boot mode is read from the target.
18:43:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:43:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:43:44 INFO  : The application 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:43:44 INFO  : 'set bp_43_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:44:44 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
18:44:44 INFO  : 'bpremove $bp_43_44_fsbl_bp' command is executed.
18:44:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf
set bp_43_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_44_fsbl_bp
----------------End of Script----------------

18:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:45:02 INFO  : 'jtag frequency' command is executed.
18:45:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:45:02 INFO  : Context for 'APU' is selected.
18:45:03 INFO  : System reset is completed.
18:45:06 INFO  : 'after 3000' command is executed.
18:45:06 INFO  : Context for 'APU' is selected.
18:45:06 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
18:45:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:45:26 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit"
18:45:26 INFO  : Context for 'APU' is selected.
18:45:26 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa'.
18:45:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:26 INFO  : Context for 'APU' is selected.
18:45:26 INFO  : Boot mode is read from the target.
18:45:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:45:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:45:26 INFO  : The application 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:45:26 INFO  : 'set bp_45_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:46:27 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
18:46:27 INFO  : 'bpremove $bp_45_26_fsbl_bp' command is executed.
18:46:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:46:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:46:39 ERROR : Memory write error at 0x0. Instruction transfer timeout
18:46:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf
set bp_45_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_app/Debug/test_project_app.elf
----------------End of Script----------------

18:46:39 ERROR : Memory write error at 0x0. Instruction transfer timeout
18:52:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:52:41 INFO  : 'jtag frequency' command is executed.
18:52:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:52:41 INFO  : Context for 'APU' is selected.
18:52:41 INFO  : System reset is completed.
18:52:45 INFO  : 'after 3000' command is executed.
18:52:45 INFO  : Context for 'APU' is selected.
18:52:45 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
18:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:53:04 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit"
18:53:04 INFO  : Context for 'APU' is selected.
18:53:04 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa'.
18:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:04 INFO  : Context for 'APU' is selected.
18:53:04 INFO  : Boot mode is read from the target.
18:53:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:53:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:53:05 INFO  : The application 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf' is downloaded to processor 'psu_cortexa53_0'.
18:53:05 INFO  : 'set bp_53_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:54:05 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
18:54:05 INFO  : 'bpremove $bp_53_5_fsbl_bp' command is executed.
18:54:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf
set bp_53_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_5_fsbl_bp
----------------End of Script----------------

22:20:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
22:20:01 INFO  : 'jtag frequency' command is executed.
22:20:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:20:01 INFO  : Context for 'APU' is selected.
22:20:02 INFO  : System reset is completed.
22:20:05 INFO  : 'after 3000' command is executed.
22:20:05 INFO  : Context for 'APU' is selected.
22:20:05 INFO  : 32 bit mode is enabled on 'psu_cortexa53_0'
22:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
22:20:25 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit"
22:20:25 INFO  : Context for 'APU' is selected.
22:20:25 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa'.
22:20:25 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:25 INFO  : Context for 'APU' is selected.
22:20:25 INFO  : Boot mode is read from the target.
22:20:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:20:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:20:25 INFO  : The application 'C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf' is downloaded to processor 'psu_cortexa53_0'.
22:20:25 INFO  : 'set bp_20_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:21:25 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
22:21:25 INFO  : 'bpremove $bp_20_25_fsbl_bp' command is executed.
22:22:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:22:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:22:33 ERROR : Memory write error at 0x0. Instruction transfer timeout
22:22:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
enable_a32_mode 0
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_project_app/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_project_platform/export/test_project_platform/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_platform/export/test_project_platform/sw/test_project_platform/boot/pmufw.elf
set bp_20_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_app/Debug/test_project_app.elf
----------------End of Script----------------

22:22:33 ERROR : Memory write error at 0x0. Instruction transfer timeout
22:26:02 INFO  : Hardware specification for platform project 'test_project_platform' is updated.
22:26:13 WARN  : Failed to closehw "C:/James/vitis_workspace/test_project_platform/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::close_hw_design' failed due to earlier errors.

22:26:13 ERROR : Failed to openhw "C:/James/vitis_workspace/test_project_platform/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::current_hw_design' failed due to earlier errors.

22:26:54 ERROR : Failed to execute command 'platform read {C:\James\vitis_workspace\test_project_platform\platform.spr}'. Click on details for more information.
22:42:15 INFO  : Checking for BSP changes to sync application flags for project 'test_project_app'...
22:42:15 INFO  : Updating application flags with new BSP settings...
22:42:15 ERROR : Failed to update application flags from BSP for 'test_project_app'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
22:43:43 INFO  : Checking for BSP changes to sync application flags for project 'test_project_app'...
22:43:43 INFO  : Updating application flags with new BSP settings...
22:43:43 ERROR : Failed to update application flags from BSP for 'test_project_app'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:762)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1155)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54)
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
22:44:23 ERROR : Failed to update hardware specification for project 'test_project_platform'.
Reason: Failed to execute command 'platform config -updatehw {C:/James/test_project/top_level_block_design_wrapper.xsa}'. Click on details for more information.
23:06:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
23:06:27 INFO  : XSCT server has started successfully.
23:06:27 INFO  : plnx-install-location is set to ''
23:06:27 INFO  : Successfully done setting XSCT server connection channel  
23:06:27 INFO  : Successfully done setting workspace for the tool. 
23:06:29 INFO  : Platform repository initialization has completed.
23:06:30 INFO  : Registering command handlers for Vitis TCF services
23:06:31 INFO  : Successfully done query RDI_DATADIR 
23:07:01 ERROR : Failed to read platform from project 'test_project_platform'.
Reason: Failed to execute command 'platform read {C:/James/vitis_workspace/test_project_platform/platform.spr}'. Click on details for more information.
23:07:26 ERROR : Failed to read platform from project 'test_project_platform'.
Reason: Failed to execute command 'platform read {C:/James/vitis_workspace/test_project_platform/platform.spr}'. Click on details for more information.
23:09:28 INFO  : Result from executing command 'getProjects': test_project_plat
23:09:28 INFO  : Result from executing command 'getPlatforms': 
23:09:46 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_project_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
23:09:55 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_project_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
23:14:49 INFO  : Result from executing command 'getProjects': test_project_plat
23:14:49 INFO  : Result from executing command 'getPlatforms': test_project_plat|C:/James/vitis_workspace/test_project_plat/export/test_project_plat/test_project_plat.xpfm
23:14:49 INFO  : Checking for BSP changes to sync application flags for project 'test_project_hello_world'...
23:18:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:18:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
23:18:26 INFO  : 'jtag frequency' command is executed.
23:18:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:18:26 INFO  : Context for 'APU' is selected.
23:18:26 INFO  : Cleared APU and A53 resets
23:18:26 INFO  : Context for 'RPU' is selected.
23:18:26 INFO  : Cleared RPU and R5 resets
23:18:26 INFO  : Context for 'APU' is selected.
23:18:27 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_project_plat/export/test_project_plat/hw/top_level_block_design_wrapper.xsa'.
23:18:27 INFO  : 'configparams force-mem-access 1' command is executed.
23:18:27 INFO  : Context for 'APU' is selected.
23:18:27 INFO  : Boot mode is read from the target.
23:18:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:18:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:18:28 INFO  : The application 'C:/James/vitis_workspace/test_project_plat/export/test_project_plat/sw/test_project_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:18:28 INFO  : 'set bp_18_28_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:19:28 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
23:19:28 INFO  : 'bpremove $bp_18_28_fsbl_bp' command is executed.
23:19:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:19:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:19:39 ERROR : Memory write error at 0x0. Cannot read sctlr. Cannot read r0. Instruction transfer timeout
23:19:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_project_plat/export/test_project_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_plat/export/test_project_plat/sw/test_project_plat/boot/fsbl.elf
set bp_18_28_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_28_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_hello_world/Debug/test_project_hello_world.elf
----------------End of Script----------------

23:19:39 ERROR : Memory write error at 0x0. Cannot read sctlr. Cannot read r0. Instruction transfer timeout
23:23:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
23:23:01 INFO  : 'jtag frequency' command is executed.
23:23:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:23:01 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_project_plat/export/test_project_plat/hw/top_level_block_design_wrapper.xsa'.
23:23:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:23:01 INFO  : Context for 'APU' is selected.
23:23:01 INFO  : Boot mode is read from the target.
23:23:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:23:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:23:01 INFO  : The application 'C:/James/vitis_workspace/test_project_plat/export/test_project_plat/sw/test_project_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:23:02 INFO  : 'set bp_23_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:24:02 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
23:24:02 INFO  : 'bpremove $bp_23_1_fsbl_bp' command is executed.
23:24:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:24:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:24:23 ERROR : Memory write error at 0x0. Instruction transfer timeout
23:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_project_plat/export/test_project_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_plat/export/test_project_plat/sw/test_project_plat/boot/fsbl.elf
set bp_23_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_hello_world/Debug/test_project_hello_world.elf
----------------End of Script----------------

23:24:23 ERROR : Memory write error at 0x0. Instruction transfer timeout
23:25:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
23:25:31 INFO  : 'jtag frequency' command is executed.
23:25:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
23:25:31 INFO  : Context for 'APU' is selected.
23:25:32 INFO  : System reset is completed.
23:25:35 INFO  : 'after 3000' command is executed.
23:25:35 INFO  : Context for 'APU' is selected.
23:25:35 INFO  : Cleared APU and A53 resets
23:25:35 INFO  : Context for 'RPU' is selected.
23:25:35 INFO  : Cleared RPU and R5 resets
23:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
23:25:55 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_project_hello_world/_ide/bitstream/top_level_block_design_wrapper.bit"
23:25:55 INFO  : Context for 'APU' is selected.
23:25:55 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_project_plat/export/test_project_plat/hw/top_level_block_design_wrapper.xsa'.
23:25:55 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:55 INFO  : Context for 'APU' is selected.
23:25:55 INFO  : Boot mode is read from the target.
23:25:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
23:25:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
23:25:56 INFO  : The application 'C:/James/vitis_workspace/test_project_plat/export/test_project_plat/sw/test_project_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
23:25:56 INFO  : 'set bp_25_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
23:26:56 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
23:26:56 INFO  : 'bpremove $bp_25_56_fsbl_bp' command is executed.
11:50:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_project_hello_world/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_project_plat/export/test_project_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_project_plat/export/test_project_plat/sw/test_project_plat/boot/fsbl.elf
set bp_25_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_56_fsbl_bp
----------------End of Script----------------

12:04:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
12:04:45 INFO  : Registering command handlers for Vitis TCF services
12:04:48 INFO  : XSCT server has started successfully.
12:04:48 INFO  : Successfully done setting XSCT server connection channel  
12:04:48 INFO  : plnx-install-location is set to ''
12:04:49 INFO  : Platform repository initialization has completed.
12:04:49 INFO  : Successfully done setting workspace for the tool. 
12:04:49 INFO  : Successfully done query RDI_DATADIR 
12:06:39 INFO  : Result from executing command 'getProjects': test_proj_plat
12:06:39 INFO  : Result from executing command 'getPlatforms': 
12:07:10 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
12:07:20 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:07:59 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:08:00 INFO  : (SwPlatform) Successfully done update_mss 
12:08:01 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
12:13:17 INFO  : Result from executing command 'getProjects': test_proj_plat
12:13:17 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
12:13:18 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_hello'...
12:13:18 INFO  : Updating application flags with new BSP settings...
12:13:18 INFO  : Successfully updated application flags for project test_proj_hello.
12:13:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:13:55 INFO  : 'jtag frequency' command is executed.
12:13:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:13:55 INFO  : Context for 'APU' is selected.
12:13:56 INFO  : System reset is completed.
12:13:59 INFO  : 'after 3000' command is executed.
12:13:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:14:18 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
12:14:18 INFO  : Context for 'APU' is selected.
12:14:19 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:14:19 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:19 INFO  : Context for 'APU' is selected.
12:14:19 INFO  : Boot mode is read from the target.
12:14:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:14:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:14:20 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:14:20 INFO  : 'set bp_14_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:15:20 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
12:15:20 INFO  : 'bpremove $bp_14_20_fsbl_bp' command is executed.
12:16:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:16:30 ERROR : Memory write error at 0x0. Instruction transfer timeout
12:16:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_14_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
----------------End of Script----------------

12:16:30 ERROR : Memory write error at 0x0. Instruction transfer timeout
12:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:21:26 INFO  : 'jtag frequency' command is executed.
12:21:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:21:26 INFO  : Context for 'APU' is selected.
12:21:27 INFO  : System reset is completed.
12:21:30 INFO  : 'after 3000' command is executed.
12:21:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:21:50 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
12:21:50 INFO  : Context for 'APU' is selected.
12:21:50 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:21:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:50 INFO  : Context for 'APU' is selected.
12:21:50 INFO  : Boot mode is read from the target.
12:21:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:21:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:21:51 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:21:51 INFO  : 'set bp_21_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:22:51 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
12:22:51 INFO  : 'bpremove $bp_21_51_fsbl_bp' command is executed.
12:24:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:50 ERROR : Memory write error at 0x0. Cannot read sctlr. Cannot read r0. Instruction transfer timeout
12:24:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_21_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
----------------End of Script----------------

12:24:50 ERROR : Memory write error at 0x0. Cannot read sctlr. Cannot read r0. Instruction transfer timeout
12:33:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:33:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:33:19 INFO  : 'jtag frequency' command is executed.
12:33:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:33:19 INFO  : Context for 'APU' is selected.
12:33:20 INFO  : System reset is completed.
12:33:23 INFO  : 'after 3000' command is executed.
12:33:23 INFO  : Context for 'APU' is selected.
12:33:23 INFO  : Cleared APU and A53 resets
12:33:23 INFO  : Context for 'RPU' is selected.
12:33:23 INFO  : Cleared RPU and R5 resets
12:33:23 INFO  : Split mode is enabled for R5#1
12:33:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:33:43 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
12:33:43 INFO  : Context for 'APU' is selected.
12:33:43 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:33:43 INFO  : 'configparams force-mem-access 1' command is executed.
12:33:43 INFO  : Context for 'APU' is selected.
12:33:43 INFO  : Boot mode is read from the target.
12:33:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:33:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:33:43 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:33:43 INFO  : 'set bp_33_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:34:44 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
12:34:44 INFO  : 'bpremove $bp_33_43_fsbl_bp' command is executed.
12:36:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
enable_split_mode
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_33_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_43_fsbl_bp
----------------End of Script----------------

12:38:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:38:09 INFO  : 'jtag frequency' command is executed.
12:38:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:38:09 INFO  : Context for 'APU' is selected.
12:38:10 INFO  : System reset is completed.
12:38:13 INFO  : 'after 3000' command is executed.
12:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:38:33 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
12:38:33 INFO  : Context for 'APU' is selected.
12:38:33 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:38:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:33 INFO  : Context for 'APU' is selected.
12:38:33 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
12:38:34 INFO  : 'psu_init' command is executed.
12:38:35 INFO  : 'after 1000' command is executed.
12:38:35 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:38:36 INFO  : 'after 1000' command is executed.
12:38:36 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:38:36 INFO  : 'catch {psu_protection}' command is executed.
12:38:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:38:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:38:36 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
12:38:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:38:37 INFO  : 'con' command is executed.
12:38:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:38:37 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
12:38:53 INFO  : Disconnected from the channel tcfchan#3.
12:39:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:39:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:39:05 INFO  : 'jtag frequency' command is executed.
12:39:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:39:05 INFO  : Context for 'APU' is selected.
12:39:06 INFO  : System reset is completed.
12:39:09 INFO  : 'after 3000' command is executed.
12:39:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:39:10 ERROR : 'fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
12:39:10 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
12:39:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

12:39:10 ERROR : 'fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
12:40:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:40:40 INFO  : 'jtag frequency' command is executed.
12:40:40 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:40:40 INFO  : Context for 'APU' is selected.
12:40:41 INFO  : System reset is completed.
12:40:44 INFO  : 'after 3000' command is executed.
12:40:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:41:03 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
12:41:03 INFO  : Context for 'APU' is selected.
12:41:03 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:41:03 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:04 INFO  : Context for 'APU' is selected.
12:41:04 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
12:41:05 INFO  : 'psu_init' command is executed.
12:41:06 INFO  : 'after 1000' command is executed.
12:41:06 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:41:07 INFO  : 'after 1000' command is executed.
12:41:07 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:41:07 INFO  : 'catch {psu_protection}' command is executed.
12:41:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:41:07 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
12:41:07 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:41:07 INFO  : 'con' command is executed.
12:41:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:41:07 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
12:42:07 INFO  : Disconnected from the channel tcfchan#4.
12:42:16 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_hello'...
12:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:36 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:43:36 INFO  : 'jtag frequency' command is executed.
12:43:36 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:43:36 INFO  : Context for 'APU' is selected.
12:43:37 INFO  : System reset is completed.
12:43:40 INFO  : 'after 3000' command is executed.
12:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:44:00 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
12:44:00 INFO  : Context for 'APU' is selected.
12:44:00 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:44:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:44:00 INFO  : Context for 'APU' is selected.
12:44:00 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
12:44:01 INFO  : 'psu_init' command is executed.
12:44:02 INFO  : 'after 1000' command is executed.
12:44:02 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:44:03 INFO  : 'after 1000' command is executed.
12:44:03 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:44:03 INFO  : 'catch {psu_protection}' command is executed.
12:44:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:44:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:44:03 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
12:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:44:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:44:03 INFO  : 'con' command is executed.
12:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:44:03 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
12:48:24 INFO  : Disconnected from the channel tcfchan#6.
12:49:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:08 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:49:08 INFO  : 'jtag frequency' command is executed.
12:49:08 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:49:08 INFO  : Context for 'APU' is selected.
12:49:09 INFO  : System reset is completed.
12:49:12 INFO  : 'after 3000' command is executed.
12:49:12 INFO  : Context for 'APU' is selected.
12:49:12 INFO  : Cleared APU and A53 resets
12:49:12 INFO  : Context for 'RPU' is selected.
12:49:12 INFO  : Cleared RPU and R5 resets
12:49:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:49:32 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
12:49:32 INFO  : Context for 'APU' is selected.
12:49:32 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
12:49:32 INFO  : Context for 'APU' is selected.
12:49:32 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
12:49:33 INFO  : 'psu_init' command is executed.
12:49:34 INFO  : 'after 1000' command is executed.
12:49:34 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:49:35 INFO  : 'after 1000' command is executed.
12:49:35 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:49:36 INFO  : 'catch {psu_protection}' command is executed.
12:49:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:49:36 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
12:49:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:49:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:49:36 INFO  : 'con' command is executed.
12:49:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:49:36 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
12:50:52 INFO  : Disconnected from the channel tcfchan#7.
12:51:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:51:39 INFO  : 'jtag frequency' command is executed.
12:51:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:51:39 INFO  : Context for 'APU' is selected.
12:51:39 INFO  : Cleared APU and A53 resets
12:51:39 INFO  : Context for 'RPU' is selected.
12:51:39 INFO  : Cleared RPU and R5 resets
12:51:39 INFO  : Context for 'APU' is selected.
12:51:39 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:51:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:40 INFO  : Context for 'APU' is selected.
12:51:40 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
12:51:41 INFO  : 'psu_init' command is executed.
12:51:42 INFO  : 'after 1000' command is executed.
12:51:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
12:51:43 INFO  : 'after 1000' command is executed.
12:51:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
12:51:43 INFO  : 'catch {psu_protection}' command is executed.
12:51:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:51:43 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
12:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:51:44 INFO  : 'con' command is executed.
12:51:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:51:44 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
12:52:48 INFO  : Disconnected from the channel tcfchan#8.
12:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:59 INFO  : Generated template bif file for test_proj_hello_system
12:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:57:58 INFO  : 'jtag frequency' command is executed.
12:57:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:57:58 INFO  : Context for 'APU' is selected.
12:57:58 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:58 INFO  : Context for 'APU' is selected.
12:57:58 INFO  : Boot mode is read from the target.
12:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:57:59 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:57:59 INFO  : 'set bp_57_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:58:59 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
12:58:59 INFO  : 'bpremove $bp_57_59_fsbl_bp' command is executed.
13:01:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:01:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:01:28 ERROR : Memory write error at 0x0. Instruction transfer timeout
13:01:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_57_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
----------------End of Script----------------

13:01:28 ERROR : Memory write error at 0x0. Instruction transfer timeout
13:02:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:02:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:02:39 INFO  : 'jtag frequency' command is executed.
13:02:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:02:39 INFO  : Context for 'APU' is selected.
13:02:40 INFO  : System reset is completed.
13:02:43 INFO  : 'after 3000' command is executed.
13:02:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:03:03 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
13:03:03 INFO  : Context for 'APU' is selected.
13:03:03 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:03:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:03:03 INFO  : Context for 'APU' is selected.
13:03:03 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
13:03:04 INFO  : 'psu_init' command is executed.
13:03:05 INFO  : 'after 1000' command is executed.
13:03:05 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:03:06 INFO  : 'after 1000' command is executed.
13:03:06 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:03:06 INFO  : 'catch {psu_protection}' command is executed.
13:03:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:03:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:03:06 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
13:03:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:03:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:03:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:03:07 INFO  : 'con' command is executed.
13:03:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:03:07 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
13:03:48 INFO  : Disconnected from the channel tcfchan#9.
13:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:13 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:04:13 INFO  : 'jtag frequency' command is executed.
13:04:13 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:04:13 INFO  : Context for 'APU' is selected.
13:04:13 INFO  : System reset is completed.
13:04:16 INFO  : 'after 3000' command is executed.
13:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:04:36 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
13:04:36 INFO  : Context for 'APU' is selected.
13:04:36 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:04:36 INFO  : 'configparams force-mem-access 1' command is executed.
13:04:36 INFO  : Context for 'APU' is selected.
13:04:36 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
13:04:37 INFO  : 'psu_init' command is executed.
13:04:38 INFO  : 'after 1000' command is executed.
13:04:38 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:04:39 INFO  : 'after 1000' command is executed.
13:04:39 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:04:39 INFO  : 'catch {psu_protection}' command is executed.
13:04:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:04:40 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
13:04:40 INFO  : 'configparams force-mem-access 0' command is executed.
13:04:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:04:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:04:40 INFO  : 'con' command is executed.
13:04:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:04:40 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
13:05:49 INFO  : Disconnected from the channel tcfchan#10.
13:07:36 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
13:07:39 INFO  : XSCT server has started successfully.
13:07:39 INFO  : plnx-install-location is set to ''
13:07:39 INFO  : Successfully done setting XSCT server connection channel  
13:07:39 INFO  : Successfully done setting workspace for the tool. 
13:07:43 INFO  : Registering command handlers for Vitis TCF services
13:07:43 INFO  : Platform repository initialization has completed.
13:07:43 INFO  : Successfully done query RDI_DATADIR 
13:08:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:16 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:08:16 INFO  : 'jtag frequency' command is executed.
13:08:16 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:08:16 INFO  : Context for 'APU' is selected.
13:08:17 INFO  : System reset is completed.
13:08:20 INFO  : 'after 3000' command is executed.
13:08:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:08:39 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
13:08:39 INFO  : Context for 'APU' is selected.
13:08:40 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:08:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:40 INFO  : Context for 'APU' is selected.
13:08:40 INFO  : Sourcing of 'C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl' is done.
13:08:41 INFO  : 'psu_init' command is executed.
13:08:42 INFO  : 'after 1000' command is executed.
13:08:42 INFO  : 'psu_ps_pl_isolation_removal' command is executed.
13:08:43 INFO  : 'after 1000' command is executed.
13:08:43 INFO  : 'psu_ps_pl_reset_config' command is executed.
13:08:43 INFO  : 'catch {psu_protection}' command is executed.
13:08:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:08:44 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
13:08:44 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/James/vitis_workspace/test_proj_hello/_ide/psinit/psu_init.tcl
psu_init
after 1000
psu_ps_pl_isolation_removal
after 1000
psu_ps_pl_reset_config
catch {psu_protection}
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:44 INFO  : 'con' command is executed.
13:08:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:08:44 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_standalone.tcl'
13:31:58 INFO  : Disconnected from the channel tcfchan#1.
13:32:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:32:39 INFO  : 'jtag frequency' command is executed.
13:32:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:32:39 INFO  : Context for 'APU' is selected.
13:32:40 INFO  : System reset is completed.
13:32:43 INFO  : 'after 3000' command is executed.
13:32:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:33:03 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
13:33:03 INFO  : Context for 'APU' is selected.
13:33:26 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:33:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:26 INFO  : Context for 'APU' is selected.
13:33:26 INFO  : Boot mode is read from the target.
13:33:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:27 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:28 INFO  : 'set bp_33_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:33:29 INFO  : 'con -block -timeout 60' command is executed.
13:33:29 INFO  : 'bpremove $bp_33_27_fsbl_bp' command is executed.
13:33:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:29 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_33_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:29 INFO  : 'con' command is executed.
13:33:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:33:29 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_fsbl_standalone.tcl'
13:34:51 INFO  : Disconnected from the channel tcfchan#2.
13:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:04 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:35:04 INFO  : 'jtag frequency' command is executed.
13:35:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:35:04 INFO  : Context for 'APU' is selected.
13:35:05 INFO  : System reset is completed.
13:35:08 INFO  : 'after 3000' command is executed.
13:35:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:35:28 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
13:35:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:28 INFO  : Context for 'APU' is selected.
13:35:48 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:35:48 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:49 INFO  : Context for 'APU' is selected.
13:35:49 INFO  : Boot mode is read from the target.
13:35:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:49 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:49 INFO  : 'set bp_35_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:35:51 INFO  : 'con -block -timeout 60' command is executed.
13:35:51 INFO  : 'bpremove $bp_35_49_fsbl_bp' command is executed.
13:35:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:51 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:35:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_35_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:51 INFO  : 'jtag frequency' command is executed.
13:35:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:35:51 INFO  : Context for 'APU' is selected.
13:35:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:52 INFO  : System reset is completed.
13:35:52 ERROR : Already running
13:35:55 INFO  : 'after 3000' command is executed.
13:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:36:15 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
13:36:15 INFO  : Context for 'APU' is selected.
13:36:15 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:36:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:36:15 INFO  : Context for 'APU' is selected.
13:36:15 INFO  : Boot mode is read from the target.
13:36:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:16 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:16 INFO  : 'set bp_36_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:36:17 INFO  : 'con -block -timeout 60' command is executed.
13:36:17 INFO  : 'bpremove $bp_36_16_fsbl_bp' command is executed.
13:36:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:36:17 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
13:36:17 INFO  : 'configparams force-mem-access 0' command is executed.
13:36:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_36_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:36:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:36:17 INFO  : 'con' command is executed.
13:36:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:36:17 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_fsbl_standalone.tcl'
13:37:13 INFO  : Disconnected from the channel tcfchan#3.
13:38:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
13:38:57 INFO  : XSCT server has started successfully.
13:38:57 INFO  : Successfully done setting XSCT server connection channel  
13:38:57 INFO  : plnx-install-location is set to ''
13:38:57 INFO  : Successfully done setting workspace for the tool. 
13:39:01 INFO  : Registering command handlers for Vitis TCF services
13:39:01 INFO  : Platform repository initialization has completed.
13:39:02 INFO  : Successfully done query RDI_DATADIR 
13:42:09 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:42:17 INFO  : (SwPlatform)  Successfully done add_library 
13:42:20 INFO  : (SwPlatform) Successfully done update_mss 
13:42:21 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:44:19 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:44:19 INFO  : No changes in MSS file content so sources will not be generated.
13:45:36 INFO  : Result from executing command 'getProjects': test_proj_plat
13:45:36 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
13:53:01 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_tcp_server'...
13:53:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:53:27 INFO  : 'jtag frequency' command is executed.
13:53:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:53:27 INFO  : Context for 'APU' is selected.
13:53:28 INFO  : System reset is completed.
13:53:31 INFO  : 'after 3000' command is executed.
13:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:53:50 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit"
13:53:51 INFO  : Context for 'APU' is selected.
13:53:51 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:53:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:51 INFO  : Context for 'APU' is selected.
13:53:51 INFO  : Boot mode is read from the target.
13:53:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:52 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:52 INFO  : 'set bp_53_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:53:53 INFO  : 'con -block -timeout 60' command is executed.
13:53:53 INFO  : 'bpremove $bp_53_52_fsbl_bp' command is executed.
13:53:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:53:54 INFO  : The application 'C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
13:53:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_hello/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_53_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_hello/Debug/test_proj_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:53:54 INFO  : 'con' command is executed.
13:53:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:53:54 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_hello_system_fsbl_standalone.tcl'
13:54:13 INFO  : Disconnected from the channel tcfchan#2.
13:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:55:34 INFO  : 'jtag frequency' command is executed.
13:55:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:55:34 INFO  : Context for 'APU' is selected.
13:55:35 INFO  : System reset is completed.
13:55:38 INFO  : 'after 3000' command is executed.
13:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:55:58 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit"
13:55:58 INFO  : Context for 'APU' is selected.
13:55:58 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:55:58 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:58 INFO  : Context for 'APU' is selected.
13:55:58 INFO  : Boot mode is read from the target.
13:55:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:55:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:55:59 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:55:59 INFO  : 'set bp_55_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:56:00 INFO  : 'con -block -timeout 60' command is executed.
13:56:00 INFO  : 'bpremove $bp_55_59_fsbl_bp' command is executed.
13:56:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:56:01 INFO  : The application 'C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf' is downloaded to processor 'psu_cortexa53_0'.
13:56:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_55_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:56:01 INFO  : 'con' command is executed.
13:56:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:56:01 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_tcp_server_system_standalone.tcl'
14:05:02 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_tcp_server'...
14:05:15 INFO  : Disconnected from the channel tcfchan#3.
14:12:05 INFO  : Result from executing command 'getProjects': test_proj_plat
14:12:05 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
14:12:05 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_tcp_server'...
14:57:42 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_tcp_server'...
15:03:16 INFO  : Result from executing command 'getProjects': test_proj_plat
15:03:16 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
15:03:31 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_tcp_server'...
15:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
15:04:49 INFO  : 'jtag frequency' command is executed.
15:04:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:04:49 INFO  : Context for 'APU' is selected.
15:04:50 INFO  : System reset is completed.
15:04:53 INFO  : 'after 3000' command is executed.
15:04:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
15:05:12 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit"
15:05:12 INFO  : Context for 'APU' is selected.
15:05:12 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
15:05:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:12 INFO  : Context for 'APU' is selected.
15:05:12 INFO  : Boot mode is read from the target.
15:05:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:13 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:13 INFO  : 'set bp_5_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:05:14 INFO  : 'con -block -timeout 60' command is executed.
15:05:14 INFO  : 'bpremove $bp_5_13_fsbl_bp' command is executed.
15:05:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:15 INFO  : The application 'C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_5_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:16 INFO  : 'con' command is executed.
15:05:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:05:16 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_tcp_server_system_standalone.tcl'
15:13:13 INFO  : Disconnected from the channel tcfchan#11.
15:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
15:13:14 INFO  : 'jtag frequency' command is executed.
15:13:14 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:13:14 INFO  : Context for 'APU' is selected.
15:13:15 INFO  : System reset is completed.
15:13:18 INFO  : 'after 3000' command is executed.
15:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
15:13:38 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit"
15:13:38 INFO  : Context for 'APU' is selected.
15:13:38 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
15:13:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:38 INFO  : Context for 'APU' is selected.
15:13:38 INFO  : Boot mode is read from the target.
15:13:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:38 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:39 INFO  : 'set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:13:40 INFO  : 'con -block -timeout 60' command is executed.
15:13:40 INFO  : 'bpremove $bp_13_38_fsbl_bp' command is executed.
15:13:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:41 INFO  : The application 'C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_13_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:41 INFO  : 'con' command is executed.
15:13:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:13:41 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_tcp_server_system_standalone.tcl'
15:13:59 INFO  : Disconnected from the channel tcfchan#12.
15:15:51 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_tcp_server'...
15:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
15:16:15 INFO  : 'jtag frequency' command is executed.
15:16:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:16:15 INFO  : Context for 'APU' is selected.
15:16:16 INFO  : System reset is completed.
15:16:19 INFO  : 'after 3000' command is executed.
15:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
15:16:39 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit"
15:16:39 INFO  : Context for 'APU' is selected.
15:16:39 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
15:16:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:39 INFO  : Context for 'APU' is selected.
15:16:39 INFO  : Boot mode is read from the target.
15:16:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:16:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:16:40 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:16:40 INFO  : 'set bp_16_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:16:41 INFO  : 'con -block -timeout 60' command is executed.
15:16:41 INFO  : 'bpremove $bp_16_40_fsbl_bp' command is executed.
15:16:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:16:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:16:42 INFO  : The application 'C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf' is downloaded to processor 'psu_cortexa53_0'.
15:16:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_16_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:16:42 INFO  : 'con' command is executed.
15:16:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:16:42 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_tcp_server_system_standalone.tcl'
12:38:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
12:38:51 INFO  : XSCT server has started successfully.
12:38:51 INFO  : plnx-install-location is set to ''
12:38:51 INFO  : Successfully done setting XSCT server connection channel  
12:38:51 INFO  : Successfully done setting workspace for the tool. 
12:38:55 INFO  : Registering command handlers for Vitis TCF services
12:38:55 INFO  : Platform repository initialization has completed.
12:38:56 INFO  : Successfully done query RDI_DATADIR 
12:41:24 INFO  : Result from executing command 'getProjects': test_proj_plat
12:41:24 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
12:41:25 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_tcp_server'...
12:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:42:00 INFO  : 'jtag frequency' command is executed.
12:42:00 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:42:02 INFO  : Context for 'APU' is selected.
12:42:03 INFO  : System reset is completed.
12:42:06 INFO  : 'after 3000' command is executed.
12:42:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
12:42:29 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit"
12:42:29 INFO  : Context for 'APU' is selected.
12:42:29 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:29 INFO  : Context for 'APU' is selected.
12:42:29 INFO  : Boot mode is read from the target.
12:42:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:42:30 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:42:31 INFO  : 'set bp_42_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:42:32 INFO  : 'con -block -timeout 60' command is executed.
12:42:32 INFO  : 'bpremove $bp_42_30_fsbl_bp' command is executed.
12:42:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:42:33 INFO  : The application 'C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf' is downloaded to processor 'psu_cortexa53_0'.
12:42:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_42_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_tcp_server/Debug/test_proj_tcp_server.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:42:33 INFO  : 'con' command is executed.
12:42:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:42:33 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_tcp_server_system_standalone.tcl'
12:45:58 INFO  : Disconnected from the channel tcfchan#3.
13:24:30 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:24:54 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:25:21 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:25:21 INFO  : No changes in MSS file content so sources will not be generated.
13:26:04 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:26:04 INFO  : No changes in MSS file content so sources will not be generated.
13:26:09 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
13:28:51 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:29:12 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:29:12 INFO  : No changes in MSS file content so sources will not be generated.
13:29:15 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:29:23 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:29:23 INFO  : No changes in MSS file content so sources will not be generated.
13:29:26 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
13:29:32 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss"
13:29:32 INFO  : No changes in MSS file content so sources will not be generated.
13:29:58 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:30:14 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:30:14 INFO  : No changes in MSS file content so sources will not be generated.
13:30:29 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:30:29 INFO  : (SwPlatform) Successfully done update_mss 
13:30:30 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
13:47:39 INFO  : Result from executing command 'getProjects': test_proj_plat
13:47:39 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
13:47:59 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:47:59 INFO  : Updating application flags with new BSP settings...
13:47:59 INFO  : Successfully updated application flags for project test_proj_pulse_ctrl.
13:49:34 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:51:56 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:52:25 INFO  : 'jtag frequency' command is executed.
13:52:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:52:25 INFO  : Context for 'APU' is selected.
13:52:26 INFO  : System reset is completed.
13:52:29 INFO  : 'after 3000' command is executed.
13:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:52:51 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
13:52:51 INFO  : Context for 'APU' is selected.
13:52:51 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:52:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:51 INFO  : Context for 'APU' is selected.
13:52:51 INFO  : Boot mode is read from the target.
13:52:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:52 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:52 INFO  : 'set bp_52_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:52:53 INFO  : 'con -block -timeout 60' command is executed.
13:52:53 INFO  : 'bpremove $bp_52_52_fsbl_bp' command is executed.
13:52:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:52:54 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:52:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_52_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:52:54 INFO  : 'con' command is executed.
13:52:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:52:54 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
13:59:25 INFO  : Disconnected from the channel tcfchan#8.
14:23:21 INFO  : Result from executing command 'getProjects': test_proj_plat
14:23:21 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
14:23:22 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:24:50 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:26:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:26:05 INFO  : 'jtag frequency' command is executed.
14:26:05 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:26:06 INFO  : Context for 'APU' is selected.
14:26:07 INFO  : System reset is completed.
14:26:10 INFO  : 'after 3000' command is executed.
14:26:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
14:26:31 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
14:26:31 INFO  : Context for 'APU' is selected.
14:26:31 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:31 INFO  : Context for 'APU' is selected.
14:26:31 INFO  : Boot mode is read from the target.
14:26:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:32 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:32 INFO  : 'set bp_26_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:26:33 INFO  : 'con -block -timeout 60' command is executed.
14:26:33 INFO  : 'bpremove $bp_26_32_fsbl_bp' command is executed.
14:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:26:34 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:26:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_26_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:26:34 INFO  : 'con' command is executed.
14:26:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:26:34 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
14:46:11 INFO  : Disconnected from the channel tcfchan#13.
18:12:30 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:15:20 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:15:46 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:17:29 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:18:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:26 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:18:26 INFO  : 'jtag frequency' command is executed.
18:18:26 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:18:27 INFO  : Context for 'APU' is selected.
18:18:28 INFO  : System reset is completed.
18:18:31 INFO  : 'after 3000' command is executed.
18:18:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:18:53 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
18:18:53 INFO  : 'configparams force-mem-access 1' command is executed.
18:18:53 INFO  : Context for 'APU' is selected.
18:18:53 INFO  : Boot mode is read from the target.
18:18:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:54 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:54 INFO  : 'set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:18:55 INFO  : 'con -block -timeout 60' command is executed.
18:18:55 INFO  : 'bpremove $bp_18_54_fsbl_bp' command is executed.
18:18:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:18:55 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:18:55 INFO  : 'configparams force-mem-access 0' command is executed.
18:18:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_18_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

18:18:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:18:55 INFO  : 'con' command is executed.
18:18:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:18:55 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
18:21:24 INFO  : Disconnected from the channel tcfchan#18.
18:21:39 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:22:14 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:23:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:23:07 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:23:07 INFO  : 'jtag frequency' command is executed.
18:23:07 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:23:08 INFO  : Context for 'APU' is selected.
18:23:09 INFO  : System reset is completed.
18:23:12 INFO  : 'after 3000' command is executed.
18:23:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:23:33 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
18:23:33 INFO  : Context for 'APU' is selected.
18:23:33 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
18:23:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:23:33 INFO  : Context for 'APU' is selected.
18:23:33 INFO  : Boot mode is read from the target.
18:23:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:34 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:34 INFO  : 'set bp_23_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:23:35 INFO  : 'con -block -timeout 60' command is executed.
18:23:35 INFO  : 'bpremove $bp_23_34_fsbl_bp' command is executed.
18:23:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:23:36 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:23:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:23:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_23_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

18:23:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:23:36 INFO  : 'con' command is executed.
18:23:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:23:36 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
18:36:21 INFO  : Disconnected from the channel tcfchan#21.
18:39:23 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:42:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:42:21 INFO  : 'jtag frequency' command is executed.
18:42:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:42:22 INFO  : Context for 'APU' is selected.
18:42:23 INFO  : System reset is completed.
18:42:26 INFO  : 'after 3000' command is executed.
18:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:42:47 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
18:42:47 INFO  : Context for 'APU' is selected.
18:42:47 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
18:42:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:47 INFO  : Context for 'APU' is selected.
18:42:47 INFO  : Boot mode is read from the target.
18:42:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:48 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:48 INFO  : 'set bp_42_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:42:50 INFO  : 'con -block -timeout 60' command is executed.
18:42:50 INFO  : 'bpremove $bp_42_48_fsbl_bp' command is executed.
18:42:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:50 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:50 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_42_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:50 INFO  : 'con' command is executed.
18:42:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:42:50 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
18:51:57 INFO  : Disconnected from the channel tcfchan#23.
18:52:12 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
18:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:54:46 INFO  : 'jtag frequency' command is executed.
18:54:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:54:47 INFO  : Context for 'APU' is selected.
18:54:48 INFO  : System reset is completed.
18:54:51 INFO  : 'after 3000' command is executed.
18:54:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:55:12 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
18:55:12 INFO  : Context for 'APU' is selected.
18:55:12 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
18:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:13 INFO  : Context for 'APU' is selected.
18:55:13 INFO  : Boot mode is read from the target.
18:55:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:13 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:14 INFO  : 'set bp_55_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:55:15 INFO  : 'con -block -timeout 60' command is executed.
18:55:15 INFO  : 'bpremove $bp_55_13_fsbl_bp' command is executed.
18:55:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:55:15 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:55:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_55_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:55:15 INFO  : 'con' command is executed.
18:55:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:55:15 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
18:59:17 INFO  : Disconnected from the channel tcfchan#25.
18:59:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:59:39 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:59:39 INFO  : 'jtag frequency' command is executed.
18:59:39 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:59:40 INFO  : Context for 'APU' is selected.
18:59:40 INFO  : System reset is completed.
18:59:43 INFO  : 'after 3000' command is executed.
18:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:59:46 ERROR : 'fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
18:59:46 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
18:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

18:59:46 ERROR : 'fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
18:59:53 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:00:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:00:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:00:41 INFO  : 'jtag frequency' command is executed.
19:00:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:00:41 INFO  : Context for 'APU' is selected.
19:00:42 INFO  : System reset is completed.
19:00:45 INFO  : 'after 3000' command is executed.
19:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
19:01:05 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
19:01:05 INFO  : Context for 'APU' is selected.
19:01:05 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:01:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:01:05 INFO  : Context for 'APU' is selected.
19:01:05 INFO  : Boot mode is read from the target.
19:01:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:06 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:06 INFO  : 'set bp_1_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:01:07 INFO  : 'con -block -timeout 60' command is executed.
19:01:07 INFO  : 'bpremove $bp_1_6_fsbl_bp' command is executed.
19:01:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:01:08 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
19:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_1_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:01:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:01:08 INFO  : 'con' command is executed.
19:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:01:08 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
19:10:59 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:11:25 INFO  : Disconnected from the channel tcfchan#26.
19:11:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:11:25 INFO  : 'jtag frequency' command is executed.
19:11:25 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:11:25 INFO  : Context for 'APU' is selected.
19:11:26 INFO  : System reset is completed.
19:11:29 INFO  : 'after 3000' command is executed.
19:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
19:11:49 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
19:11:49 INFO  : Context for 'APU' is selected.
19:11:49 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:11:49 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:49 INFO  : Context for 'APU' is selected.
19:11:49 INFO  : Boot mode is read from the target.
19:11:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:11:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:11:50 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:11:50 INFO  : 'set bp_11_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:11:51 INFO  : 'con -block -timeout 60' command is executed.
19:11:51 INFO  : 'bpremove $bp_11_50_fsbl_bp' command is executed.
19:11:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:11:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:11:51 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:11:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:11:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_11_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:11:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:11:51 INFO  : 'con' command is executed.
19:11:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:11:51 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
19:16:37 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:17:31 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:17:53 INFO  : Disconnected from the channel tcfchan#29.
19:17:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:17:54 INFO  : 'jtag frequency' command is executed.
19:17:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:17:54 INFO  : Context for 'APU' is selected.
19:17:54 INFO  : System reset is completed.
19:17:57 INFO  : 'after 3000' command is executed.
19:17:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
19:18:17 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
19:18:17 INFO  : Context for 'APU' is selected.
19:18:17 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:18:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:17 INFO  : Context for 'APU' is selected.
19:18:17 INFO  : Boot mode is read from the target.
19:18:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:18:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:18:18 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:18:18 INFO  : 'set bp_18_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:18:19 INFO  : 'con -block -timeout 60' command is executed.
19:18:19 INFO  : 'bpremove $bp_18_18_fsbl_bp' command is executed.
19:18:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:18:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:18:20 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_18_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:18:20 INFO  : 'con' command is executed.
19:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:18:20 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
19:19:22 INFO  : Disconnected from the channel tcfchan#32.
19:19:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:19:23 INFO  : 'jtag frequency' command is executed.
19:19:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:19:23 INFO  : Context for 'APU' is selected.
19:19:24 INFO  : System reset is completed.
19:19:27 INFO  : 'after 3000' command is executed.
19:19:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
19:19:47 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
19:19:47 INFO  : Context for 'APU' is selected.
19:19:47 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:19:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:19:47 INFO  : Context for 'APU' is selected.
19:19:47 INFO  : Boot mode is read from the target.
19:19:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:48 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:48 INFO  : 'set bp_19_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:19:49 INFO  : 'con -block -timeout 60' command is executed.
19:19:49 INFO  : 'bpremove $bp_19_48_fsbl_bp' command is executed.
19:19:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:19:49 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:19:49 INFO  : 'configparams force-mem-access 0' command is executed.
19:19:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_19_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:19:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:19:49 INFO  : 'con' command is executed.
19:19:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:19:49 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
19:30:16 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:34:31 INFO  : Disconnected from the channel tcfchan#33.
19:34:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:34:33 INFO  : 'jtag frequency' command is executed.
19:34:33 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:34:33 INFO  : Context for 'APU' is selected.
19:34:33 INFO  : System reset is completed.
19:34:36 INFO  : 'after 3000' command is executed.
19:34:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
19:34:56 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
19:34:56 INFO  : Context for 'APU' is selected.
19:34:56 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:34:56 INFO  : Context for 'APU' is selected.
19:34:56 INFO  : Boot mode is read from the target.
19:34:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:57 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:57 INFO  : 'set bp_34_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:34:58 INFO  : 'con -block -timeout 60' command is executed.
19:34:58 INFO  : 'bpremove $bp_34_57_fsbl_bp' command is executed.
19:34:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:34:59 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:34:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:34:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_34_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:34:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:34:59 INFO  : 'con' command is executed.
19:34:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:34:59 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
19:43:55 INFO  : Disconnected from the channel tcfchan#35.
20:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:04:52 INFO  : 'jtag frequency' command is executed.
20:04:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:04:53 INFO  : Context for 'APU' is selected.
20:04:53 INFO  : System reset is completed.
20:04:56 INFO  : 'after 3000' command is executed.
20:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:05:18 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
20:05:18 INFO  : Context for 'APU' is selected.
20:05:18 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:18 INFO  : Context for 'APU' is selected.
20:05:18 INFO  : Boot mode is read from the target.
20:05:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:05:19 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:05:19 INFO  : 'set bp_5_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:05:20 INFO  : 'con -block -timeout 60' command is executed.
20:05:20 INFO  : 'bpremove $bp_5_19_fsbl_bp' command is executed.
20:05:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:05:20 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:05:20 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_5_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:05:20 INFO  : 'con' command is executed.
20:05:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:05:20 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
20:05:34 INFO  : Disconnected from the channel tcfchan#36.
20:05:46 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
20:06:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:43 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:06:43 INFO  : 'jtag frequency' command is executed.
20:06:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:06:44 INFO  : Context for 'APU' is selected.
20:06:45 INFO  : System reset is completed.
20:06:48 INFO  : 'after 3000' command is executed.
20:06:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:07:09 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
20:07:09 INFO  : Context for 'APU' is selected.
20:07:09 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:07:09 INFO  : 'configparams force-mem-access 1' command is executed.
20:07:09 INFO  : Context for 'APU' is selected.
20:07:09 INFO  : Boot mode is read from the target.
20:07:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:10 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:10 INFO  : 'set bp_7_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:07:11 INFO  : 'con -block -timeout 60' command is executed.
20:07:11 INFO  : 'bpremove $bp_7_10_fsbl_bp' command is executed.
20:07:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:07:12 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:07:12 INFO  : 'configparams force-mem-access 0' command is executed.
20:07:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_7_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:07:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:07:12 INFO  : 'con' command is executed.
20:07:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:07:12 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
20:13:06 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
20:13:32 INFO  : Disconnected from the channel tcfchan#38.
20:13:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:13:32 INFO  : 'jtag frequency' command is executed.
20:13:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:13:32 INFO  : Context for 'APU' is selected.
20:13:33 INFO  : System reset is completed.
20:13:36 INFO  : 'after 3000' command is executed.
20:13:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:13:56 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
20:13:56 INFO  : Context for 'APU' is selected.
20:13:56 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:13:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:13:56 INFO  : Context for 'APU' is selected.
20:13:56 INFO  : Boot mode is read from the target.
20:13:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:13:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:13:57 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:13:57 INFO  : 'set bp_13_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:13:58 INFO  : 'con -block -timeout 60' command is executed.
20:13:58 INFO  : 'bpremove $bp_13_57_fsbl_bp' command is executed.
20:13:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:13:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:13:59 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:13:59 INFO  : 'configparams force-mem-access 0' command is executed.
20:13:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_13_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:13:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:13:59 INFO  : 'con' command is executed.
20:13:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:13:59 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
20:35:28 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
20:35:50 INFO  : Disconnected from the channel tcfchan#40.
20:35:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:35:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:35:52 INFO  : 'jtag frequency' command is executed.
20:35:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:35:52 INFO  : Context for 'APU' is selected.
20:35:52 INFO  : System reset is completed.
20:35:55 INFO  : 'after 3000' command is executed.
20:35:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:35:58 ERROR : 'fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
20:35:58 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 'fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
20:35:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

20:35:58 ERROR : 'fpga -file C:/James/vitis_workspace/test_proj_tcp_server/_ide/bitstream/top_level_block_design_wrapper.bit' is cancelled.
20:36:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:36:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:36:27 INFO  : 'jtag frequency' command is executed.
20:36:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:36:27 INFO  : Context for 'APU' is selected.
20:36:28 INFO  : System reset is completed.
20:36:31 INFO  : 'after 3000' command is executed.
20:36:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:36:50 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
20:36:50 INFO  : Context for 'APU' is selected.
20:36:50 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:36:50 INFO  : 'configparams force-mem-access 1' command is executed.
20:36:50 INFO  : Context for 'APU' is selected.
20:36:50 INFO  : Boot mode is read from the target.
20:36:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:36:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:36:51 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:36:51 INFO  : 'set bp_36_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:36:52 INFO  : 'con -block -timeout 60' command is executed.
20:36:52 INFO  : 'bpremove $bp_36_51_fsbl_bp' command is executed.
20:36:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:36:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:36:53 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:36:53 INFO  : 'configparams force-mem-access 0' command is executed.
20:36:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_36_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:36:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:36:53 INFO  : 'con' command is executed.
20:36:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:36:53 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
20:44:26 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
20:44:53 INFO  : Disconnected from the channel tcfchan#42.
20:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:53 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:44:53 INFO  : 'jtag frequency' command is executed.
20:44:53 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:44:53 INFO  : Context for 'APU' is selected.
20:44:54 INFO  : System reset is completed.
20:44:57 INFO  : 'after 3000' command is executed.
20:44:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:45:17 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
20:45:17 INFO  : Context for 'APU' is selected.
20:45:17 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
20:45:17 INFO  : Context for 'APU' is selected.
20:45:17 INFO  : Boot mode is read from the target.
20:45:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:18 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:18 INFO  : 'set bp_45_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:45:19 INFO  : 'con -block -timeout 60' command is executed.
20:45:19 INFO  : 'bpremove $bp_45_18_fsbl_bp' command is executed.
20:45:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:45:19 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:45:19 INFO  : 'configparams force-mem-access 0' command is executed.
20:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_45_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:45:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:45:19 INFO  : 'con' command is executed.
20:45:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:45:19 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
20:50:19 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
20:50:29 INFO  : Disconnected from the channel tcfchan#44.
20:50:37 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
20:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:03 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:51:03 INFO  : 'jtag frequency' command is executed.
20:51:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:51:04 INFO  : Context for 'APU' is selected.
20:51:04 INFO  : System reset is completed.
20:51:08 INFO  : 'after 3000' command is executed.
20:51:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:51:29 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
20:51:29 INFO  : Context for 'APU' is selected.
20:51:29 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:51:29 INFO  : 'configparams force-mem-access 1' command is executed.
20:51:29 INFO  : Context for 'APU' is selected.
20:51:29 INFO  : Boot mode is read from the target.
20:51:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:51:30 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:51:30 INFO  : 'set bp_51_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:51:31 INFO  : 'con -block -timeout 60' command is executed.
20:51:31 INFO  : 'bpremove $bp_51_30_fsbl_bp' command is executed.
20:51:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:51:32 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:51:32 INFO  : 'configparams force-mem-access 0' command is executed.
20:51:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_51_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:51:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:51:32 INFO  : 'con' command is executed.
20:51:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:51:32 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
20:52:59 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
20:53:24 INFO  : Disconnected from the channel tcfchan#45.
20:53:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:53:24 INFO  : 'jtag frequency' command is executed.
20:53:24 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:53:24 INFO  : Context for 'APU' is selected.
20:53:25 INFO  : System reset is completed.
20:53:28 INFO  : 'after 3000' command is executed.
20:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:53:48 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
20:53:48 INFO  : Context for 'APU' is selected.
20:53:48 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
20:53:48 INFO  : Context for 'APU' is selected.
20:53:48 INFO  : Boot mode is read from the target.
20:53:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:53:49 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:53:49 INFO  : 'set bp_53_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:53:50 INFO  : 'con -block -timeout 60' command is executed.
20:53:50 INFO  : 'bpremove $bp_53_49_fsbl_bp' command is executed.
20:53:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:53:50 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:53:50 INFO  : 'configparams force-mem-access 0' command is executed.
20:53:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_53_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

20:53:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:53:50 INFO  : 'con' command is executed.
20:53:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:53:50 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
22:38:17 INFO  : Disconnected from the channel tcfchan#47.
13:38:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
13:38:09 INFO  : XSCT server has started successfully.
13:38:09 INFO  : plnx-install-location is set to ''
13:38:09 INFO  : Successfully done setting XSCT server connection channel  
13:38:09 INFO  : Successfully done setting workspace for the tool. 
13:38:14 INFO  : Registering command handlers for Vitis TCF services
13:38:14 INFO  : Platform repository initialization has completed.
13:38:15 INFO  : Successfully done query RDI_DATADIR 
13:39:46 INFO  : Hardware specification for platform project 'test_proj_plat' is updated.
13:42:09 INFO  : Result from executing command 'getProjects': test_proj_plat
13:42:09 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
13:42:09 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:42:22 INFO  : Updating application flags with new BSP settings...
13:42:22 INFO  : Successfully updated application flags for project test_proj_pulse_ctrl.
13:42:26 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:42:26 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
13:42:26 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
13:42:26 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
13:42:27 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
13:42:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:43:00 INFO  : 'jtag frequency' command is executed.
13:43:00 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:43:01 INFO  : Context for 'APU' is selected.
13:43:01 INFO  : System reset is completed.
13:43:04 INFO  : 'after 3000' command is executed.
13:43:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:43:26 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
13:43:26 INFO  : Context for 'APU' is selected.
13:43:26 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:43:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:26 INFO  : Context for 'APU' is selected.
13:43:26 INFO  : Boot mode is read from the target.
13:43:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:43:27 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:43:28 INFO  : 'set bp_43_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:43:29 INFO  : 'con -block -timeout 60' command is executed.
13:43:29 INFO  : 'bpremove $bp_43_27_fsbl_bp' command is executed.
13:43:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:43:29 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:43:29 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_43_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:43:29 INFO  : 'con' command is executed.
13:43:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:43:29 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
13:46:45 INFO  : Disconnected from the channel tcfchan#3.
16:35:12 INFO  : Hardware specification for platform project 'test_proj_plat' is updated.
16:35:28 INFO  : Result from executing command 'getProjects': test_proj_plat
16:35:28 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
16:35:29 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:35:44 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:35:44 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
16:35:44 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
16:35:44 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
16:35:45 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
16:37:37 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:38:08 INFO  : Example project xgpiops_polled_example_1 has been created successfully.
16:45:59 INFO  : Result from executing command 'getProjects': test_proj_plat
16:45:59 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
16:46:00 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:46:42 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:47:03 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:47:27 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:48:52 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
17:07:53 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
17:08:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
17:08:29 INFO  : 'jtag frequency' command is executed.
17:08:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:08:29 INFO  : Context for 'APU' is selected.
17:08:30 INFO  : System reset is completed.
17:08:33 INFO  : 'after 3000' command is executed.
17:08:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
17:08:55 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
17:08:55 INFO  : Context for 'APU' is selected.
17:08:55 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
17:08:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:55 INFO  : Context for 'APU' is selected.
17:08:55 INFO  : Boot mode is read from the target.
17:08:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:08:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:08:56 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:08:56 INFO  : 'set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:08:57 INFO  : 'con -block -timeout 60' command is executed.
17:08:57 INFO  : 'bpremove $bp_8_56_fsbl_bp' command is executed.
17:08:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:08:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:08:58 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:08:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_8_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:08:58 INFO  : 'con' command is executed.
17:08:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:08:58 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
17:13:16 INFO  : Disconnected from the channel tcfchan#13.
17:15:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
17:15:54 INFO  : 'jtag frequency' command is executed.
17:15:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:15:54 INFO  : Context for 'APU' is selected.
17:15:55 INFO  : Cleared APU and A53 resets
17:15:55 INFO  : Context for 'RPU' is selected.
17:15:55 INFO  : Cleared RPU and R5 resets
17:15:55 INFO  : Context for 'APU' is selected.
17:15:55 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
17:15:55 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:55 INFO  : Context for 'APU' is selected.
17:15:55 INFO  : Boot mode is read from the target.
17:15:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:15:56 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:15:56 INFO  : 'set bp_15_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:15:57 INFO  : 'con -block -timeout 60' command is executed.
17:15:57 INFO  : 'bpremove $bp_15_56_fsbl_bp' command is executed.
17:15:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:15:57 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:15:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_15_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:57 INFO  : 'con' command is executed.
17:15:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:15:57 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
17:22:56 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:22:56 INFO  : (SwPlatform) Successfully done update_mss 
17:22:57 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:23:21 INFO  : Disconnected from the channel tcfchan#14.
17:24:15 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
17:24:15 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:24:15 ERROR : Failed to update application flags from BSP for 'test_proj_pulse_ctrl'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
17:24:18 ERROR : Failed to compute checksum of hardware specification file used by project 'test_proj_pulse_ctrl'
17:24:18 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:24:18 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:24:18 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:25:06 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:25:24 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:25:25 INFO  : (SwPlatform) Successfully done update_mss 
17:25:26 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:30:44 INFO  : Result from executing command 'getProjects': test_proj_plat
17:30:44 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
17:30:45 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
17:37:27 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
17:37:27 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:37:27 ERROR : Failed to update application flags from BSP for 'test_proj_pulse_ctrl'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
17:37:31 ERROR : Failed to compute checksum of hardware specification file used by project 'test_proj_pulse_ctrl'
17:37:31 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:37:31 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:37:31 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

17:49:33 INFO  : Hardware specification for platform project 'test_proj_plat' is updated.
17:50:05 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
17:50:33 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
17:50:33 INFO  : No changes in MSS file content so sources will not be generated.
17:56:54 INFO  : (SwPlatform)  Successfully done add_library 
17:56:58 INFO  : (SwPlatform)  Successfully done add_library 
17:57:25 INFO  : (SwPlaform) Successfully done setParamInSpec 
17:57:26 INFO  : (SwPlatform) Successfully done update_mss 
17:57:27 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
17:57:42 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

17:57:42 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

17:57:46 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:58:05 INFO  : (SwPlatform) Successfully done removeLibrary 
17:58:06 INFO  : (SwPlatform) Successfully done removeLibrary 
17:58:11 INFO  : (SwPlatform) Successfully done update_mss 
17:58:12 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
17:58:25 ERROR : (XSDB Server)rm: cannot lstat `*.o': Invalid argument

17:58:25 ERROR : (XSDB Server)make: *** [Makefile:42: clean] Error 1

19:31:29 ERROR : (XSDB Server)In file included from ../../../include/xemacps.h:329,
                 from ../../../include/netif/xemacpsif.h:56,
                 from contrib/ports/xilinx/netif/xemacpsif_dma.c:37:
contrib/ports/xilinx/netif/xemacpsif_dma.c: In function 'init_dma':

19:31:29 ERROR : (XSDB Server)../../../include/xemacps_bd.h:139:62: warning: 'bdrxterminate' may be used uninitialized in this function [-Wmaybe-uninitialized]
  139 |     (*(u32 *)((UINTPTR)(void*)(BaseAddress) + (u32)(Offset)) = (u32)(Data))
      |                                                              ^
contrib/ports/xilinx/netif/xemacpsif_dma.c:561:14: note: 'bdrxterminate' was declared here
  561 |  XEmacPs_Bd *bdrxterminate;
      |              ^~~~~~~~~~~~~
In file included from ../../../include/xemacps.h:329,
                 from ../../../include/netif/xemacpsif.h:56,
                 from contrib/ports/xilinx/netif/xemacpsif_dma.c:37:
../../../include/xemacps_bd.h:120:12: warning: 'bdtxterminate' may be used uninitialized in this function [-Wmaybe-uninitialized]
  120 |  (*(u32 *)((UINTPTR)((void*)(BaseAddress)) + (u32)(Offset)))
      |            ^
contrib/ports/xilinx/netif/xemacpsif_dma.c:560:14: note: 'bdtxterminate' was declared here
  560 |  XEmacPs_Bd *bdtxterminate;
      |              ^~~~~~~~~~~~~

19:31:29 ERROR : An unexpected exception occurred in the module 'reading platform'
19:31:51 ERROR : (XSDB Server)In file included from xil_sleeptimer.c:32:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

19:31:51 ERROR : (XSDB Server)In file included from xtime_l.c:30:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

19:31:52 ERROR : (XSDB Server)In file included from sleep.c:37:
xtime_l.h:65:9: note: #pragma message: For the sleep routines, Global timer is being used
   65 | #pragma message ("For the sleep routines, Global timer is being used")
      |         ^~~~~~~

19:33:38 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
19:33:41 INFO  : XSCT server has started successfully.
19:33:41 INFO  : plnx-install-location is set to ''
19:33:41 INFO  : Successfully done setting XSCT server connection channel  
19:33:41 INFO  : Successfully done setting workspace for the tool. 
19:33:45 INFO  : Platform repository initialization has completed.
19:33:45 INFO  : Registering command handlers for Vitis TCF services
19:33:46 INFO  : Successfully done query RDI_DATADIR 
19:35:27 INFO  : Result from executing command 'getProjects': test_proj_plat
19:35:28 INFO  : Result from executing command 'getPlatforms': 
19:40:44 INFO  : Result from executing command 'getProjects': test_proj_plat
19:40:44 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
19:41:02 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:41:02 INFO  : Updating application flags with new BSP settings...
19:41:03 INFO  : Successfully updated application flags for project test_proj_pulse_ctrl.
19:44:15 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:47:11 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:48:27 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:49:20 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:49:45 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:50:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:50:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:50:32 INFO  : 'jtag frequency' command is executed.
19:50:32 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:50:33 INFO  : Context for 'APU' is selected.
19:50:34 INFO  : System reset is completed.
19:50:37 INFO  : 'after 3000' command is executed.
19:50:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
19:50:58 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
19:50:58 INFO  : Context for 'APU' is selected.
19:50:59 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:50:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:50:59 INFO  : Context for 'APU' is selected.
19:50:59 INFO  : Boot mode is read from the target.
19:50:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:50:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:51:00 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:51:00 INFO  : 'set bp_51_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:51:01 INFO  : 'con -block -timeout 60' command is executed.
19:51:01 INFO  : 'bpremove $bp_51_0_fsbl_bp' command is executed.
19:51:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:51:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:51:01 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_51_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:51:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:51:02 INFO  : 'con' command is executed.
19:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:51:02 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
19:52:06 INFO  : Disconnected from the channel tcfchan#6.
19:52:20 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
19:52:34 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
19:52:34 INFO  : No changes in MSS file content so sources will not be generated.
19:52:53 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss"
19:53:14 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:18 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:41 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:53:43 INFO  : (SwPlatform) Successfully done update_mss 
19:53:44 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
19:54:59 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
19:56:31 INFO  : Result from executing command 'getProjects': test_proj_plat
19:56:31 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
19:57:02 INFO  : (SwPlaform) Successfully done setParamInSpec 
19:57:02 INFO  : (SwPlatform) Successfully done update_mss 
19:57:03 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
20:05:40 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
20:05:40 INFO  : No changes in MSS file content so sources will not be generated.
20:14:36 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:14:41 INFO  : (SwPlaform) Successfully done setParamInSpec 
20:14:41 INFO  : (SwPlatform) Successfully done update_mss 
20:14:42 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
21:10:01 INFO  : (SwPlatform) Successfully done update_mss 
21:10:01 INFO  : No changes in MSS file content so sources will not be generated.
21:11:22 INFO  : Hardware specification for platform project 'test_proj_plat' is updated.
21:15:01 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:15:03 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
21:15:03 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:15:03 ERROR : Failed to update application flags from BSP for 'test_proj_pulse_ctrl'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
21:15:19 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
21:15:19 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:15:19 ERROR : Failed to update application flags from BSP for 'test_proj_pulse_ctrl'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
21:15:20 ERROR : Failed to compute checksum of hardware specification file used by project 'test_proj_pulse_ctrl'
21:15:20 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:15:20 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:15:20 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:02 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
21:16:02 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:02 ERROR : Failed to update application flags from BSP for 'test_proj_pulse_ctrl'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
21:16:03 ERROR : Failed to compute checksum of hardware specification file used by project 'test_proj_pulse_ctrl'
21:16:03 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:03 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:03 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:14 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
21:16:14 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:14 ERROR : Failed to update application flags from BSP for 'test_proj_pulse_ctrl'. Reason: null
java.lang.NullPointerException
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.<init>(SDxSwPlatform.java:302)
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.create(SDxSwPlatform.java:211)
	at com.xilinx.sdx.sdk.core.util.SdkPlatformHelper.getSwPlatform(SdkPlatformHelper.java:60)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.getSwPlatform(SdkMakefileGenerationListener.java:160)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:78)
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91)
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.regenerateMakefiles(XilinxGnuMakefileGenerator.java:75)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1006)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:513)
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459)
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:795)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:216)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:259)
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:312)
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:42)
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:315)
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:367)
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:388)
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:501)
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:408)
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:288)
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:39)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:60)
21:16:18 ERROR : Failed to compute checksum of hardware specification file used by project 'test_proj_pulse_ctrl'
21:16:18 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:18 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:16:18 ERROR : Failed to openhw "C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa"
Reason: ERROR: [Common 17-39] 'hsi::open_hw_design' failed due to earlier errors.

21:24:58 INFO  : Result from executing command 'getProjects': test_proj_plat
21:24:58 INFO  : Result from executing command 'getPlatforms': 
21:29:28 INFO  : Result from executing command 'getProjects': test_proj_plat
21:29:28 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
21:47:02 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
21:47:10 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
21:47:11 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
21:47:11 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
21:47:11 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
21:47:11 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
21:47:12 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
21:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:47:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
21:47:44 INFO  : 'jtag frequency' command is executed.
21:47:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:47:45 INFO  : Context for 'APU' is selected.
21:47:46 INFO  : System reset is completed.
21:47:49 INFO  : 'after 3000' command is executed.
21:47:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
21:48:11 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
21:48:11 INFO  : Context for 'APU' is selected.
21:48:11 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
21:48:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:11 INFO  : Context for 'APU' is selected.
21:48:11 INFO  : Boot mode is read from the target.
21:48:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:48:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:48:12 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:48:12 INFO  : 'set bp_48_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:48:13 INFO  : 'con -block -timeout 60' command is executed.
21:48:13 INFO  : 'bpremove $bp_48_12_fsbl_bp' command is executed.
21:48:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:48:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:48:14 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:48:14 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_48_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_48_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:48:14 INFO  : 'con' command is executed.
21:48:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:48:14 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
22:00:23 INFO  : Disconnected from the channel tcfchan#20.
22:01:05 INFO  : Hardware specification for platform project 'test_proj_plat' is updated.
22:01:31 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
22:01:45 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:01:50 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:01:51 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:01:58 INFO  : (SwPlaform) Successfully done setParamInSpec 
22:01:58 INFO  : (SwPlatform) Successfully done update_mss 
22:01:59 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
22:22:31 INFO  : Result from executing command 'getProjects': test_proj_plat
22:22:31 INFO  : Result from executing command 'getPlatforms': 
10:26:27 INFO  : Result from executing command 'getProjects': test_proj_plat
10:26:27 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
10:55:15 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
10:55:33 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
10:55:34 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
10:55:34 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
10:55:35 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
10:55:35 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
10:55:36 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
11:50:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
11:50:21 INFO  : 'jtag frequency' command is executed.
11:50:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:50:21 INFO  : Context for 'APU' is selected.
11:50:21 INFO  : Cleared APU and A53 resets
11:50:21 INFO  : Context for 'RPU' is selected.
11:50:21 INFO  : Cleared RPU and R5 resets
11:50:21 INFO  : Context for 'APU' is selected.
11:50:22 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
11:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:22 INFO  : Context for 'APU' is selected.
11:50:22 INFO  : Boot mode is read from the target.
11:50:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:50:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:50:23 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:50:23 INFO  : 'set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:50:24 INFO  : 'con -block -timeout 60' command is executed.
11:50:24 INFO  : 'bpremove $bp_50_23_fsbl_bp' command is executed.
11:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:50:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:50:24 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:50:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:50:24 INFO  : 'con' command is executed.
11:50:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:50:24 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
11:52:30 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
11:52:57 INFO  : Disconnected from the channel tcfchan#25.
11:52:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
11:52:58 INFO  : 'jtag frequency' command is executed.
11:52:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:52:58 INFO  : Context for 'APU' is selected.
11:52:58 INFO  : Cleared APU and A53 resets
11:52:58 INFO  : Context for 'RPU' is selected.
11:52:58 INFO  : Cleared RPU and R5 resets
11:52:58 INFO  : Context for 'APU' is selected.
11:52:58 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
11:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:58 INFO  : Context for 'APU' is selected.
11:52:58 INFO  : Boot mode is read from the target.
11:52:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:59 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:59 INFO  : 'set bp_52_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:53:00 INFO  : 'con -block -timeout 60' command is executed.
11:53:00 INFO  : 'bpremove $bp_52_59_fsbl_bp' command is executed.
11:53:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:01 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:01 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_52_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:01 INFO  : 'con' command is executed.
11:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:53:01 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
11:54:55 INFO  : Disconnected from the channel tcfchan#27.
11:55:09 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
11:55:28 INFO  : Example project xgpiops_polled_example_1 has been created successfully.
12:02:29 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
12:02:53 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
12:03:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:03:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:03:31 INFO  : 'jtag frequency' command is executed.
12:03:31 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:03:31 INFO  : Context for 'APU' is selected.
12:03:31 INFO  : Cleared APU and A53 resets
12:03:31 INFO  : Context for 'RPU' is selected.
12:03:31 INFO  : Cleared RPU and R5 resets
12:03:31 INFO  : Context for 'APU' is selected.
12:03:31 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:03:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:03:31 INFO  : Context for 'APU' is selected.
12:03:31 INFO  : Boot mode is read from the target.
12:03:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:03:32 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:03:32 INFO  : 'set bp_3_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:03:33 INFO  : 'con -block -timeout 60' command is executed.
12:03:33 INFO  : 'bpremove $bp_3_32_fsbl_bp' command is executed.
12:03:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:03:33 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:03:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_3_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

12:03:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:03:34 INFO  : 'con' command is executed.
12:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:03:34 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
12:12:20 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
12:12:43 INFO  : Disconnected from the channel tcfchan#29.
12:12:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:12:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:12:44 INFO  : 'jtag frequency' command is executed.
12:12:44 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:12:44 INFO  : Context for 'APU' is selected.
12:12:44 INFO  : Cleared APU and A53 resets
12:12:44 INFO  : Context for 'RPU' is selected.
12:12:44 INFO  : Cleared RPU and R5 resets
12:12:44 INFO  : Context for 'APU' is selected.
12:12:44 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:12:44 INFO  : 'configparams force-mem-access 1' command is executed.
12:12:44 INFO  : Context for 'APU' is selected.
12:12:44 INFO  : Boot mode is read from the target.
12:12:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:12:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:12:45 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:12:45 INFO  : 'set bp_12_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:12:46 INFO  : 'con -block -timeout 60' command is executed.
12:12:46 INFO  : 'bpremove $bp_12_45_fsbl_bp' command is executed.
12:12:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:12:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:12:47 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:12:47 INFO  : 'configparams force-mem-access 0' command is executed.
12:12:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_12_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

12:12:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:12:47 INFO  : 'con' command is executed.
12:12:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:12:47 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
12:14:41 INFO  : Disconnected from the channel tcfchan#31.
12:14:54 INFO  : Checking for BSP changes to sync application flags for project 'xgpiops_polled_example_1'...
12:16:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:16:15 INFO  : 'jtag frequency' command is executed.
12:16:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:16:15 INFO  : Context for 'APU' is selected.
12:16:15 INFO  : Cleared APU and A53 resets
12:16:16 INFO  : Context for 'RPU' is selected.
12:16:16 INFO  : Cleared RPU and R5 resets
12:16:16 INFO  : Context for 'APU' is selected.
12:16:16 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
12:16:16 INFO  : Context for 'APU' is selected.
12:16:16 INFO  : Boot mode is read from the target.
12:16:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:16:17 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:16:17 INFO  : 'set bp_16_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:16:18 INFO  : 'con -block -timeout 60' command is executed.
12:16:18 INFO  : 'bpremove $bp_16_17_fsbl_bp' command is executed.
12:16:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:16:18 INFO  : The application 'C:/James/vitis_workspace/xgpiops_polled_example_1/Debug/xgpiops_polled_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:16:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:16:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_16_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/xgpiops_polled_example_1/Debug/xgpiops_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:16:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:16:18 INFO  : 'con' command is executed.
12:16:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:16:18 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_xgpiops_polled_example_1_system_standalone.tcl'
12:18:33 INFO  : Disconnected from the channel tcfchan#33.
12:19:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:19:17 INFO  : 'jtag frequency' command is executed.
12:19:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:19:17 INFO  : Context for 'APU' is selected.
12:19:17 INFO  : Cleared APU and A53 resets
12:19:17 INFO  : Context for 'RPU' is selected.
12:19:17 INFO  : Cleared RPU and R5 resets
12:19:17 INFO  : Context for 'APU' is selected.
12:19:17 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:17 INFO  : Context for 'APU' is selected.
12:19:17 INFO  : Boot mode is read from the target.
12:19:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:18 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:18 INFO  : 'set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:19:19 INFO  : 'con -block -timeout 60' command is executed.
12:19:19 INFO  : 'bpremove $bp_19_18_fsbl_bp' command is executed.
12:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:19:19 INFO  : The application 'C:/James/vitis_workspace/xgpiops_polled_example_1/Debug/xgpiops_polled_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
12:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_19_18_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_18_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/xgpiops_polled_example_1/Debug/xgpiops_polled_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:19:19 INFO  : 'con' command is executed.
12:19:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:19:19 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_xgpiops_polled_example_1_system_standalone.tcl'
12:42:02 INFO  : Disconnected from the channel tcfchan#34.
12:45:32 INFO  : Result from executing command 'getProjects': test_proj_plat
12:45:32 INFO  : Result from executing command 'getPlatforms': 
12:46:21 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
12:46:25 ERROR : Internal exception while opening bsp settings dailog.
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getDriversForHwComponent(SwDb.java:588)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriverAssignment(SwDriversPresenter.java:109)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriversFromPlatform(SwDriversPresenter.java:90)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.viewReady(SwDriversPresenter.java:55)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.viewReady(BspSettingsPresenter.java:108)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsView.createDialogArea(BspSettingsView.java:134)
	at org.eclipse.jface.dialogs.TitleAreaDialog.createContents(TitleAreaDialog.java:158)
	at org.eclipse.jface.window.Window.create(Window.java:426)
	at org.eclipse.jface.dialogs.Dialog.create(Dialog.java:1096)
	at org.eclipse.jface.window.Window.open(Window.java:783)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.open(BspSettingsPresenter.java:96)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlowInternal(BspSettingsFlow.java:76)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:54)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$5(ScwStandaloneBspSettingsUi.java:187)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:471)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:237)
	at org.eclipse.ui.internal.progress.ProgressManager.lambda$25(ProgressManager.java:820)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:71)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:853)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:829)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.changeBspSettings(ScwStandaloneBspSettingsUi.java:166)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$2(ScwStandaloneBspSettingsUi.java:124)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:81)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
12:46:29 ERROR : Internal exception while opening bsp settings dailog.
java.lang.NullPointerException
	at com.xilinx.sdk.sw.internal.SwDb.getDriversForHwComponent(SwDb.java:588)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriverAssignment(SwDriversPresenter.java:109)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.createDriversFromPlatform(SwDriversPresenter.java:90)
	at com.xilinx.sdx.sw.ui.internal.SwDriversPresenter.viewReady(SwDriversPresenter.java:55)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.viewReady(BspSettingsPresenter.java:108)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsView.createDialogArea(BspSettingsView.java:134)
	at org.eclipse.jface.dialogs.TitleAreaDialog.createContents(TitleAreaDialog.java:158)
	at org.eclipse.jface.window.Window.create(Window.java:426)
	at org.eclipse.jface.dialogs.Dialog.create(Dialog.java:1096)
	at org.eclipse.jface.window.Window.open(Window.java:783)
	at com.xilinx.sdx.sw.ui.internal.BspSettingsPresenter.open(BspSettingsPresenter.java:96)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlowInternal(BspSettingsFlow.java:76)
	at com.xilinx.sdx.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:54)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$5(ScwStandaloneBspSettingsUi.java:187)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:37)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:3906)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3537)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.block(ModalContext.java:165)
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:369)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:471)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:237)
	at org.eclipse.ui.internal.progress.ProgressManager.lambda$25(ProgressManager.java:820)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:71)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:853)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:829)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.changeBspSettings(ScwStandaloneBspSettingsUi.java:166)
	at com.xilinx.sdx.scw.ui.editor.ScwStandaloneBspSettingsUi.lambda$2(ScwStandaloneBspSettingsUi.java:124)
	at org.eclipse.swt.events.SelectionListener$1.widgetSelected(SelectionListener.java:81)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:249)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:86)
	at org.eclipse.swt.widgets.Display.sendEvent(Display.java:4118)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1052)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:3931)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3534)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$5.run(PartRenderingEngine.java:1170)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1059)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:153)
	at org.eclipse.ui.internal.Workbench.lambda$3(Workbench.java:667)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:597)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at com.xilinx.ide.application.ui.Application.start(Application.java:78)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.base/java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:656)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:592)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1498)
12:46:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
12:46:55 INFO  : XSCT server has started successfully.
12:46:55 INFO  : plnx-install-location is set to ''
12:46:55 INFO  : Successfully done setting XSCT server connection channel  
12:46:55 INFO  : Successfully done setting workspace for the tool. 
12:46:57 INFO  : Successfully done query RDI_DATADIR 
12:47:00 INFO  : Registering command handlers for Vitis TCF services
12:47:00 INFO  : Platform repository initialization has completed.
12:47:15 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
12:47:36 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:47:42 INFO  : (SwPlaform) Successfully done setParamInSpec 
12:47:42 INFO  : (SwPlatform) Successfully done update_mss 
12:47:43 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
12:48:17 INFO  : Example project xgpio_example_1 has been created successfully.
12:52:51 INFO  : Result from executing command 'getProjects': test_proj_plat
12:52:51 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
12:56:16 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
12:56:16 INFO  : Updating application flags with new BSP settings...
12:56:16 INFO  : Successfully updated application flags for project test_proj_pulse_ctrl.
12:56:20 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
12:56:20 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
12:56:20 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
12:56:20 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
12:56:21 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
12:57:09 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
12:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:58:30 INFO  : 'jtag frequency' command is executed.
12:58:30 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:58:30 INFO  : Context for 'APU' is selected.
12:58:30 INFO  : Cleared APU and A53 resets
12:58:30 INFO  : Context for 'RPU' is selected.
12:58:30 INFO  : Cleared RPU and R5 resets
12:58:30 INFO  : Context for 'APU' is selected.
12:58:30 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:30 INFO  : Context for 'APU' is selected.
12:58:30 INFO  : Boot mode is read from the target.
12:58:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:58:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:58:31 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:58:32 INFO  : 'set bp_58_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:58:33 INFO  : 'con -block -timeout 60' command is executed.
12:58:33 INFO  : 'bpremove $bp_58_31_fsbl_bp' command is executed.
12:58:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:58:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:58:33 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:58:33 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_58_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

12:58:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:58:33 INFO  : 'con' command is executed.
12:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:58:33 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
12:59:26 INFO  : Disconnected from the channel tcfchan#4.
12:59:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:55 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
12:59:55 INFO  : 'jtag frequency' command is executed.
12:59:55 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:59:55 INFO  : Context for 'APU' is selected.
12:59:55 INFO  : Cleared APU and A53 resets
12:59:55 INFO  : Context for 'RPU' is selected.
12:59:55 INFO  : Cleared RPU and R5 resets
12:59:55 INFO  : Context for 'APU' is selected.
12:59:55 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:59:57 INFO  : 'configparams force-mem-access 1' command is executed.
12:59:57 INFO  : Context for 'APU' is selected.
12:59:57 INFO  : Boot mode is read from the target.
12:59:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:59:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:59:59 ERROR : Memory write error at 0xFFFC0000. Instruction transfer timeout
12:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
----------------End of Script----------------

12:59:59 ERROR : Memory write error at 0xFFFC0000. Instruction transfer timeout
13:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:19 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:00:19 INFO  : 'jtag frequency' command is executed.
13:00:19 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:00:19 INFO  : Context for 'APU' is selected.
13:00:20 INFO  : System reset is completed.
13:00:23 INFO  : 'after 3000' command is executed.
13:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:00:43 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
13:00:43 INFO  : Context for 'APU' is selected.
13:00:43 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:00:43 INFO  : 'configparams force-mem-access 1' command is executed.
13:00:43 INFO  : Context for 'APU' is selected.
13:00:43 INFO  : Boot mode is read from the target.
13:00:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:00:44 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:00:44 INFO  : 'set bp_0_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:00:45 INFO  : 'con -block -timeout 60' command is executed.
13:00:45 INFO  : 'bpremove $bp_0_44_fsbl_bp' command is executed.
13:00:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:00:46 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:00:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:00:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_0_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:00:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:00:46 INFO  : 'con' command is executed.
13:00:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:00:46 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
13:03:47 INFO  : Disconnected from the channel tcfchan#5.
13:04:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:04:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:04:58 INFO  : 'jtag frequency' command is executed.
13:04:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:04:58 INFO  : Context for 'APU' is selected.
13:04:59 INFO  : System reset is completed.
13:05:02 INFO  : 'after 3000' command is executed.
13:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:05:21 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
13:05:21 INFO  : Context for 'APU' is selected.
13:05:21 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:05:21 INFO  : 'configparams force-mem-access 1' command is executed.
13:05:22 INFO  : Context for 'APU' is selected.
13:05:22 INFO  : Boot mode is read from the target.
13:05:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:05:22 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:05:22 INFO  : 'set bp_5_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:05:24 INFO  : 'con -block -timeout 60' command is executed.
13:05:24 INFO  : 'bpremove $bp_5_22_fsbl_bp' command is executed.
13:05:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:05:24 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:05:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:05:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_5_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:05:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:05:24 INFO  : 'con' command is executed.
13:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:05:24 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
13:07:17 INFO  : Disconnected from the channel tcfchan#6.
13:07:28 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:07:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:07:52 INFO  : 'jtag frequency' command is executed.
13:07:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:07:52 INFO  : Context for 'APU' is selected.
13:07:52 INFO  : Cleared APU and A53 resets
13:07:52 INFO  : Context for 'RPU' is selected.
13:07:52 INFO  : Cleared RPU and R5 resets
13:07:52 INFO  : Context for 'APU' is selected.
13:07:52 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:07:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:07:53 INFO  : Context for 'APU' is selected.
13:07:55 INFO  : Boot mode is read from the target.
13:07:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:07:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:07:56 ERROR : Memory write error at 0xFFFC0000. Instruction transfer timeout
13:07:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
----------------End of Script----------------

13:07:56 ERROR : Memory write error at 0xFFFC0000. Instruction transfer timeout
13:08:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:08:04 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:08:04 INFO  : 'jtag frequency' command is executed.
13:08:04 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:08:04 INFO  : Context for 'APU' is selected.
13:08:06 INFO  : System reset is completed.
13:08:09 INFO  : 'after 3000' command is executed.
13:08:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:08:28 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
13:08:28 INFO  : Context for 'APU' is selected.
13:08:28 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:08:28 INFO  : 'configparams force-mem-access 1' command is executed.
13:08:28 INFO  : Context for 'APU' is selected.
13:08:28 INFO  : Boot mode is read from the target.
13:08:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:08:29 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:08:29 INFO  : 'set bp_8_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:08:30 INFO  : 'con -block -timeout 60' command is executed.
13:08:30 INFO  : 'bpremove $bp_8_29_fsbl_bp' command is executed.
13:08:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:08:31 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:08:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:08:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_8_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:08:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:08:31 INFO  : 'con' command is executed.
13:08:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:08:31 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
13:09:20 INFO  : Disconnected from the channel tcfchan#8.
13:09:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:09:38 INFO  : 'jtag frequency' command is executed.
13:09:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:09:38 INFO  : Context for 'APU' is selected.
13:09:39 INFO  : System reset is completed.
13:09:42 INFO  : 'after 3000' command is executed.
13:09:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:10:02 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
13:10:02 INFO  : Context for 'APU' is selected.
13:10:02 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:02 INFO  : Context for 'APU' is selected.
13:10:02 INFO  : Boot mode is read from the target.
13:10:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:03 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:03 INFO  : 'set bp_10_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:10:04 INFO  : 'con -block -timeout 60' command is executed.
13:10:04 INFO  : 'bpremove $bp_10_3_fsbl_bp' command is executed.
13:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:10:05 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:10:05 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_10_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:10:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:10:05 INFO  : 'con' command is executed.
13:10:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:10:05 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
13:26:56 INFO  : Disconnected from the channel tcfchan#9.
13:28:51 INFO  : Result from executing command 'getProjects': test_proj_plat
13:28:51 INFO  : Result from executing command 'getPlatforms': 
13:29:16 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:29:30 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:29:34 INFO  : (SwPlaform) Successfully done setParamInSpec 
13:29:34 INFO  : (SwPlatform) Successfully done update_mss 
13:29:35 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
13:34:11 INFO  : Result from executing command 'getProjects': test_proj_plat
13:34:11 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
13:56:08 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:56:13 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
13:56:13 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
13:56:13 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
13:56:13 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
13:56:14 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
13:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:54 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:56:54 INFO  : 'jtag frequency' command is executed.
13:56:54 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:56:54 INFO  : Context for 'APU' is selected.
13:56:55 INFO  : System reset is completed.
13:56:58 INFO  : 'after 3000' command is executed.
13:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
13:57:18 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
13:57:18 INFO  : Context for 'APU' is selected.
13:57:18 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:57:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:18 INFO  : Context for 'APU' is selected.
13:57:18 INFO  : Boot mode is read from the target.
13:57:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:57:19 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:57:19 INFO  : 'set bp_57_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:57:20 INFO  : 'con -block -timeout 60' command is executed.
13:57:20 INFO  : 'bpremove $bp_57_19_fsbl_bp' command is executed.
13:57:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:57:21 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:57:21 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_57_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:57:21 INFO  : 'con' command is executed.
13:57:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:57:21 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
13:58:15 INFO  : Disconnected from the channel tcfchan#12.
13:59:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:59:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
13:59:09 INFO  : 'jtag frequency' command is executed.
13:59:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:59:09 INFO  : Context for 'APU' is selected.
13:59:09 INFO  : Cleared APU and A53 resets
13:59:09 INFO  : Context for 'RPU' is selected.
13:59:09 INFO  : Cleared RPU and R5 resets
13:59:09 INFO  : Context for 'APU' is selected.
13:59:09 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
13:59:09 INFO  : 'configparams force-mem-access 1' command is executed.
13:59:09 INFO  : Context for 'APU' is selected.
13:59:09 INFO  : Boot mode is read from the target.
13:59:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:10 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:10 INFO  : 'set bp_59_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:59:11 INFO  : 'con -block -timeout 60' command is executed.
13:59:11 INFO  : 'bpremove $bp_59_10_fsbl_bp' command is executed.
13:59:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:59:12 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:59:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:59:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_59_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

13:59:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:59:12 INFO  : 'con' command is executed.
13:59:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:59:12 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
14:02:48 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:03:59 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:04:49 INFO  : Disconnected from the channel tcfchan#13.
14:04:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:04:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:04:49 INFO  : 'jtag frequency' command is executed.
14:04:49 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:04:49 INFO  : Context for 'APU' is selected.
14:04:49 INFO  : Cleared APU and A53 resets
14:04:49 INFO  : Context for 'RPU' is selected.
14:04:49 INFO  : Cleared RPU and R5 resets
14:04:49 INFO  : Context for 'APU' is selected.
14:04:50 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:04:50 INFO  : 'configparams force-mem-access 1' command is executed.
14:04:50 INFO  : Context for 'APU' is selected.
14:04:50 INFO  : Boot mode is read from the target.
14:04:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:50 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:50 INFO  : 'set bp_4_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:04:52 INFO  : 'con -block -timeout 60' command is executed.
14:04:52 INFO  : 'bpremove $bp_4_50_fsbl_bp' command is executed.
14:04:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:04:52 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:04:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:04:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_4_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:04:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:04:52 INFO  : 'con' command is executed.
14:04:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:04:52 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
14:06:05 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:06:43 INFO  : Disconnected from the channel tcfchan#16.
14:06:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:06:43 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:06:43 INFO  : 'jtag frequency' command is executed.
14:06:43 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:06:43 INFO  : Context for 'APU' is selected.
14:06:43 INFO  : Cleared APU and A53 resets
14:06:43 INFO  : Context for 'RPU' is selected.
14:06:43 INFO  : Cleared RPU and R5 resets
14:06:43 INFO  : Context for 'APU' is selected.
14:06:43 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:06:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:06:44 INFO  : Context for 'APU' is selected.
14:06:44 INFO  : Boot mode is read from the target.
14:06:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:44 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:44 INFO  : 'set bp_6_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:06:45 INFO  : 'con -block -timeout 60' command is executed.
14:06:45 INFO  : 'bpremove $bp_6_44_fsbl_bp' command is executed.
14:06:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:06:46 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:06:46 INFO  : 'configparams force-mem-access 0' command is executed.
14:06:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_6_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:06:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:06:46 INFO  : 'con' command is executed.
14:06:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:06:46 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
14:07:33 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:07:59 INFO  : Disconnected from the channel tcfchan#18.
14:07:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:07:59 INFO  : 'jtag frequency' command is executed.
14:07:59 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:07:59 INFO  : Context for 'APU' is selected.
14:07:59 INFO  : Cleared APU and A53 resets
14:07:59 INFO  : Context for 'RPU' is selected.
14:07:59 INFO  : Cleared RPU and R5 resets
14:08:00 INFO  : Context for 'APU' is selected.
14:08:00 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:08:00 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:00 INFO  : Context for 'APU' is selected.
14:08:00 INFO  : Boot mode is read from the target.
14:08:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:08:00 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:08:01 INFO  : 'set bp_8_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:08:02 INFO  : 'con -block -timeout 60' command is executed.
14:08:02 INFO  : 'bpremove $bp_8_0_fsbl_bp' command is executed.
14:08:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:08:02 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:08:02 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_8_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:02 INFO  : 'con' command is executed.
14:08:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:08:02 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
14:11:48 INFO  : Disconnected from the channel tcfchan#20.
14:16:42 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:02:06 INFO  : Result from executing command 'getProjects': test_proj_plat
15:02:06 INFO  : Result from executing command 'getPlatforms': 
15:02:27 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
15:02:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:02:39 INFO  : (SwPlaform) Successfully done setParamInSpec 
15:02:40 INFO  : (SwPlatform) Successfully done update_mss 
15:02:41 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
15:07:29 INFO  : Result from executing command 'getProjects': test_proj_plat
15:07:29 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
15:07:59 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:08:03 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
15:08:03 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
15:08:03 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
15:08:03 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
15:08:04 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
15:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:01 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
15:10:01 INFO  : 'jtag frequency' command is executed.
15:10:01 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:10:01 INFO  : Context for 'APU' is selected.
15:10:01 INFO  : Cleared APU and A53 resets
15:10:01 INFO  : Context for 'RPU' is selected.
15:10:01 INFO  : Cleared RPU and R5 resets
15:10:01 INFO  : Context for 'APU' is selected.
15:10:02 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
15:10:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:02 INFO  : Context for 'APU' is selected.
15:10:02 INFO  : Boot mode is read from the target.
15:10:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:02 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:03 INFO  : 'set bp_10_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:10:04 INFO  : 'con -block -timeout 60' command is executed.
15:10:04 INFO  : 'bpremove $bp_10_2_fsbl_bp' command is executed.
15:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:04 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:04 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_10_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:04 INFO  : 'con' command is executed.
15:10:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:10:04 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
16:33:33 INFO  : Disconnected from the channel tcfchan#24.
13:46:05 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:48:41 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:49:25 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:51:48 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:52:10 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:56:05 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:00:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:00:20 INFO  : 'jtag frequency' command is executed.
14:00:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:00:21 INFO  : Context for 'APU' is selected.
14:00:22 INFO  : System reset is completed.
14:00:25 INFO  : 'after 3000' command is executed.
14:00:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
14:00:46 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
14:00:46 INFO  : Context for 'APU' is selected.
14:00:46 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:00:46 INFO  : 'configparams force-mem-access 1' command is executed.
14:00:46 INFO  : Context for 'APU' is selected.
14:00:46 INFO  : Boot mode is read from the target.
14:00:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:47 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:47 INFO  : 'set bp_0_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:00:48 INFO  : 'con -block -timeout 60' command is executed.
14:00:48 INFO  : 'bpremove $bp_0_47_fsbl_bp' command is executed.
14:00:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:00:49 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:00:49 INFO  : 'configparams force-mem-access 0' command is executed.
14:00:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_0_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:00:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:00:49 INFO  : 'con' command is executed.
14:00:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:00:49 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
14:02:22 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:02:45 INFO  : Disconnected from the channel tcfchan#31.
14:02:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:02:46 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:02:46 INFO  : 'jtag frequency' command is executed.
14:02:46 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:02:46 INFO  : Context for 'APU' is selected.
14:02:47 INFO  : System reset is completed.
14:02:50 INFO  : 'after 3000' command is executed.
14:02:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
14:03:09 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
14:03:10 INFO  : Context for 'APU' is selected.
14:03:10 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:03:10 INFO  : 'configparams force-mem-access 1' command is executed.
14:03:10 INFO  : Context for 'APU' is selected.
14:03:10 INFO  : Boot mode is read from the target.
14:03:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:10 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:11 INFO  : 'set bp_3_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:03:12 INFO  : 'con -block -timeout 60' command is executed.
14:03:12 INFO  : 'bpremove $bp_3_10_fsbl_bp' command is executed.
14:03:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:03:12 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:03:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:03:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_3_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:03:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:03:12 INFO  : 'con' command is executed.
14:03:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:03:12 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
14:08:14 INFO  : Disconnected from the channel tcfchan#33.
14:08:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:08:15 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:08:15 INFO  : 'jtag frequency' command is executed.
14:08:15 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:08:15 INFO  : Context for 'APU' is selected.
14:08:15 INFO  : Cleared APU and A53 resets
14:08:15 INFO  : Context for 'RPU' is selected.
14:08:15 INFO  : Cleared RPU and R5 resets
14:08:15 INFO  : Context for 'APU' is selected.
14:08:15 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:08:15 INFO  : 'configparams force-mem-access 1' command is executed.
14:08:15 INFO  : Context for 'APU' is selected.
14:08:15 INFO  : Boot mode is read from the target.
14:08:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:08:16 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:08:16 INFO  : 'set bp_8_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:08:17 INFO  : 'con -block -timeout 60' command is executed.
14:08:17 INFO  : 'bpremove $bp_8_16_fsbl_bp' command is executed.
14:08:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:08:18 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:08:18 INFO  : 'configparams force-mem-access 0' command is executed.
14:08:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_8_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:08:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:08:18 INFO  : 'con' command is executed.
14:08:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:08:18 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
14:09:33 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:09:56 INFO  : Disconnected from the channel tcfchan#34.
14:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:09:57 INFO  : 'jtag frequency' command is executed.
14:09:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:09:57 INFO  : Context for 'APU' is selected.
14:09:57 INFO  : Cleared APU and A53 resets
14:09:57 INFO  : Context for 'RPU' is selected.
14:09:57 INFO  : Cleared RPU and R5 resets
14:09:57 INFO  : Context for 'APU' is selected.
14:09:57 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:09:57 INFO  : 'configparams force-mem-access 1' command is executed.
14:09:57 INFO  : Context for 'APU' is selected.
14:09:57 INFO  : Boot mode is read from the target.
14:09:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:09:58 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:09:58 INFO  : 'set bp_9_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:09:59 INFO  : 'con -block -timeout 60' command is executed.
14:09:59 INFO  : 'bpremove $bp_9_58_fsbl_bp' command is executed.
14:09:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:09:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:10:00 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:10:00 INFO  : 'configparams force-mem-access 0' command is executed.
14:10:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_9_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:10:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:10:00 INFO  : 'con' command is executed.
14:10:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:10:00 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
15:59:13 INFO  : Disconnected from the channel tcfchan#36.
16:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
16:03:41 INFO  : 'jtag frequency' command is executed.
16:03:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:42 INFO  : Context for 'APU' is selected.
16:03:42 INFO  : System reset is completed.
16:03:45 INFO  : 'after 3000' command is executed.
16:03:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
16:04:05 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit"
16:04:05 INFO  : Context for 'APU' is selected.
16:04:05 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:04:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:04:05 INFO  : Context for 'APU' is selected.
16:04:05 INFO  : Boot mode is read from the target.
16:04:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:06 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:06 INFO  : 'set bp_4_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:04:07 INFO  : 'con -block -timeout 60' command is executed.
16:04:07 INFO  : 'bpremove $bp_4_6_fsbl_bp' command is executed.
16:04:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:04:08 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_pulse_ctrl/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_4_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

16:04:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:04:08 INFO  : 'con' command is executed.
16:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:04:08 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_standalone.tcl'
11:40:54 INFO  : Disconnected from the channel tcfchan#37.
16:03:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
16:03:50 INFO  : XSCT server has started successfully.
16:03:50 INFO  : Successfully done setting XSCT server connection channel  
16:03:50 INFO  : plnx-install-location is set to ''
16:03:50 INFO  : Successfully done setting workspace for the tool. 
16:03:55 INFO  : Registering command handlers for Vitis TCF services
16:03:55 INFO  : Platform repository initialization has completed.
16:03:56 INFO  : Successfully done query RDI_DATADIR 
16:05:15 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:05:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa is already opened

16:06:00 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:06:13 INFO  : (SwPlatform)  Successfully done add_library 
16:06:23 INFO  : (SwPlaform) Successfully done setParamInSpec 
16:06:37 INFO  : (SwPlaform) Successfully done setParamInSpec 
16:06:37 INFO  : (SwPlatform) Successfully done update_mss 
16:06:38 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:08:33 INFO  : Result from executing command 'getProjects': test_proj_plat
16:08:33 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
16:11:18 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_ethernet'...
16:12:19 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_ethernet'...
16:12:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
16:12:57 INFO  : 'jtag frequency' command is executed.
16:12:57 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:12:59 INFO  : Context for 'APU' is selected.
16:13:00 INFO  : System reset is completed.
16:13:03 INFO  : 'after 3000' command is executed.
16:13:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
16:13:26 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
16:13:26 INFO  : Context for 'APU' is selected.
16:13:26 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:13:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:26 INFO  : Context for 'APU' is selected.
16:13:26 INFO  : Boot mode is read from the target.
16:13:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:27 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:28 INFO  : 'set bp_13_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:13:29 INFO  : 'con -block -timeout 60' command is executed.
16:13:29 INFO  : 'bpremove $bp_13_27_fsbl_bp' command is executed.
16:13:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:30 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_13_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:30 INFO  : 'con' command is executed.
16:13:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:13:30 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
16:15:13 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
16:15:13 INFO  : No changes in MSS file content so sources will not be generated.
16:15:54 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_ethernet'...
16:16:35 INFO  : Disconnected from the channel tcfchan#5.
16:16:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
16:16:35 INFO  : 'jtag frequency' command is executed.
16:16:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:16:35 INFO  : Context for 'APU' is selected.
16:16:36 INFO  : System reset is completed.
16:16:39 INFO  : 'after 3000' command is executed.
16:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
16:16:58 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
16:16:59 INFO  : Context for 'APU' is selected.
16:17:11 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:17:11 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:11 INFO  : Context for 'APU' is selected.
16:17:11 INFO  : Boot mode is read from the target.
16:17:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:11 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:12 INFO  : 'set bp_17_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:17:13 INFO  : 'con -block -timeout 60' command is executed.
16:17:13 INFO  : 'bpremove $bp_17_11_fsbl_bp' command is executed.
16:17:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:14 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:14 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_17_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:14 INFO  : 'con' command is executed.
16:17:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:17:14 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
16:18:48 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_ethernet'...
16:19:21 INFO  : Disconnected from the channel tcfchan#7.
16:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
16:19:21 INFO  : 'jtag frequency' command is executed.
16:19:21 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:21 INFO  : Context for 'APU' is selected.
16:19:22 INFO  : System reset is completed.
16:19:25 INFO  : 'after 3000' command is executed.
16:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
16:19:45 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
16:19:45 INFO  : Context for 'APU' is selected.
16:19:45 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:19:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:45 INFO  : Context for 'APU' is selected.
16:19:45 INFO  : Boot mode is read from the target.
16:19:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:46 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:46 INFO  : 'set bp_19_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:47 INFO  : 'con -block -timeout 60' command is executed.
16:19:47 INFO  : 'bpremove $bp_19_46_fsbl_bp' command is executed.
16:19:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:48 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_19_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:48 INFO  : 'con' command is executed.
16:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:48 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
16:26:22 INFO  : Disconnected from the channel tcfchan#9.
16:26:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
16:26:23 INFO  : 'jtag frequency' command is executed.
16:26:23 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:26:23 INFO  : Context for 'APU' is selected.
16:26:24 INFO  : System reset is completed.
16:26:27 INFO  : 'after 3000' command is executed.
16:26:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
16:26:46 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
16:26:46 INFO  : Context for 'APU' is selected.
16:26:47 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:26:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:47 INFO  : Context for 'APU' is selected.
16:26:47 INFO  : Boot mode is read from the target.
16:26:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:47 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:47 INFO  : 'set bp_26_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:26:49 INFO  : 'con -block -timeout 60' command is executed.
16:26:49 INFO  : 'bpremove $bp_26_47_fsbl_bp' command is executed.
16:26:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:50 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_26_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:50 INFO  : 'con' command is executed.
16:26:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:26:50 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
16:27:18 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_ethernet'...
16:27:40 INFO  : Disconnected from the channel tcfchan#10.
16:27:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
16:27:41 INFO  : 'jtag frequency' command is executed.
16:27:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:41 INFO  : Context for 'APU' is selected.
16:27:42 INFO  : System reset is completed.
16:27:45 INFO  : 'after 3000' command is executed.
16:27:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
16:28:05 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
16:28:05 INFO  : Context for 'APU' is selected.
16:28:05 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:28:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:05 INFO  : Context for 'APU' is selected.
16:28:05 INFO  : Boot mode is read from the target.
16:28:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:06 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:06 INFO  : 'set bp_28_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:07 INFO  : 'con -block -timeout 60' command is executed.
16:28:07 INFO  : 'bpremove $bp_28_6_fsbl_bp' command is executed.
16:28:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:08 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_28_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:08 INFO  : 'con' command is executed.
16:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:28:08 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
18:58:10 INFO  : Disconnected from the channel tcfchan#12.
18:58:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:58:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:58:11 INFO  : 'jtag frequency' command is executed.
18:58:11 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:58:11 INFO  : Context for 'APU' is selected.
18:58:11 INFO  : System reset is completed.
18:58:15 INFO  : 'after 3000' command is executed.
18:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
18:58:34 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
18:58:34 INFO  : Context for 'APU' is selected.
18:58:34 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
18:58:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:58:34 INFO  : Context for 'APU' is selected.
18:58:34 INFO  : Boot mode is read from the target.
18:58:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:58:35 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:58:35 INFO  : 'set bp_58_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:58:36 INFO  : 'con -block -timeout 60' command is executed.
18:58:36 INFO  : 'bpremove $bp_58_35_fsbl_bp' command is executed.
18:58:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:58:37 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
18:58:37 INFO  : 'configparams force-mem-access 0' command is executed.
18:58:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_58_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

18:58:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:58:37 INFO  : 'con' command is executed.
18:58:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:58:37 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
19:20:09 INFO  : Disconnected from the channel tcfchan#13.
19:20:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:20:09 INFO  : 'jtag frequency' command is executed.
19:20:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:20:09 INFO  : Context for 'APU' is selected.
19:20:10 INFO  : System reset is completed.
19:20:13 INFO  : 'after 3000' command is executed.
19:20:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
19:20:33 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
19:20:33 INFO  : Context for 'APU' is selected.
19:20:33 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:20:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:20:33 INFO  : Context for 'APU' is selected.
19:20:33 INFO  : Boot mode is read from the target.
19:20:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:20:34 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:20:34 INFO  : 'set bp_20_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:20:35 INFO  : 'con -block -timeout 60' command is executed.
19:20:35 INFO  : 'bpremove $bp_20_34_fsbl_bp' command is executed.
19:20:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:20:36 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
19:20:36 INFO  : 'configparams force-mem-access 0' command is executed.
19:20:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_20_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

19:20:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:20:36 INFO  : 'con' command is executed.
19:20:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:20:36 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
20:36:48 INFO  : Disconnected from the channel tcfchan#14.
20:42:27 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_ethernet'...
20:43:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:20 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
20:43:20 INFO  : 'jtag frequency' command is executed.
20:43:20 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:43:22 INFO  : Context for 'APU' is selected.
20:43:22 INFO  : System reset is completed.
20:43:25 INFO  : 'after 3000' command is executed.
20:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}' command is executed.
20:43:49 INFO  : FPGA configured successfully with bitstream "C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit"
20:43:49 INFO  : Context for 'APU' is selected.
20:43:49 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
20:43:49 INFO  : 'configparams force-mem-access 1' command is executed.
20:43:49 INFO  : Context for 'APU' is selected.
20:43:49 INFO  : Boot mode is read from the target.
20:43:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:50 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:50 INFO  : 'set bp_43_50_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:43:51 INFO  : 'con -block -timeout 60' command is executed.
20:43:51 INFO  : 'bpremove $bp_43_50_fsbl_bp' command is executed.
20:43:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:43:52 INFO  : The application 'C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf' is downloaded to processor 'psu_cortexa53_0'.
20:43:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:43:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-147e0093-0"}
fpga -file C:/James/vitis_workspace/test_proj_ethernet/_ide/bitstream/top_level_block_design_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_43_50_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_50_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_ethernet/Debug/test_proj_ethernet.elf
configparams force-mem-access 0
----------------End of Script----------------

20:43:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:43:52 INFO  : 'con' command is executed.
20:43:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:43:52 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_ethernet_system_standalone.tcl'
13:48:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
13:48:06 INFO  : XSCT server has started successfully.
13:48:06 INFO  : plnx-install-location is set to ''
13:48:06 INFO  : Successfully done setting XSCT server connection channel  
13:48:06 INFO  : Successfully done setting workspace for the tool. 
13:48:10 INFO  : Registering command handlers for Vitis TCF services
13:48:10 INFO  : Platform repository initialization has completed.
13:48:11 INFO  : Successfully done query RDI_DATADIR 
13:56:52 INFO  : Result from executing command 'getProjects': test_proj_plat
13:56:52 INFO  : Result from executing command 'getPlatforms': 
13:57:08 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
14:09:37 INFO  : Result from executing command 'getProjects': test_proj_plat
14:09:37 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
13:57:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
13:58:02 INFO  : XSCT server has started successfully.
13:58:02 INFO  : plnx-install-location is set to ''
13:58:02 INFO  : Successfully done setting XSCT server connection channel  
13:58:02 INFO  : Successfully done setting workspace for the tool. 
13:58:03 INFO  : Successfully done query RDI_DATADIR 
13:58:06 INFO  : Registering command handlers for Vitis TCF services
13:58:06 INFO  : Platform repository initialization has completed.
13:59:45 INFO  : Result from executing command 'getProjects': test_proj_plat
13:59:45 INFO  : Result from executing command 'getPlatforms': 
14:00:12 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
14:00:18 INFO  : (SwPlatform)  Successfully done add_library 
14:00:20 INFO  : (SwPlatform)  Successfully done add_library 
14:00:38 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:00:49 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:00:52 INFO  : (SwPlaform) Successfully done setParamInSpec 
14:00:59 INFO  : (SwPlatform) Successfully done update_mss 
14:01:00 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
14:05:51 INFO  : Result from executing command 'getProjects': test_proj_plat
14:05:51 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
14:08:10 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:08:10 INFO  : Updating application flags with new BSP settings...
14:08:11 INFO  : Successfully updated application flags for project test_proj_pulse_ctrl.
14:08:15 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
14:08:15 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
14:08:15 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
14:08:15 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
14:08:16 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
14:16:38 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:17:16 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
14:19:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:19:09 INFO  : 'jtag frequency' command is executed.
14:19:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:19:09 INFO  : Context for 'APU' is selected.
14:19:09 INFO  : Cleared APU and A53 resets
14:19:09 INFO  : Context for 'RPU' is selected.
14:19:09 INFO  : Cleared RPU and R5 resets
14:19:09 INFO  : Context for 'APU' is selected.
14:19:09 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:19:09 INFO  : 'configparams force-mem-access 1' command is executed.
14:19:09 INFO  : Context for 'APU' is selected.
14:19:09 INFO  : Boot mode is read from the target.
14:19:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:19:10 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:11 INFO  : 'set bp_19_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:19:12 INFO  : 'con -block -timeout 60' command is executed.
14:19:12 INFO  : 'bpremove $bp_19_10_fsbl_bp' command is executed.
14:19:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:19:13 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:19:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:19:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_19_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:19:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:19:13 INFO  : 'con' command is executed.
14:19:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:19:13 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
15:14:42 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:15:32 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:16:07 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:17:53 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:18:22 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:19:21 INFO  : Disconnected from the channel tcfchan#5.
15:19:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:22 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
15:19:22 INFO  : 'jtag frequency' command is executed.
15:19:22 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : Cleared APU and A53 resets
15:19:22 INFO  : Context for 'RPU' is selected.
15:19:22 INFO  : Cleared RPU and R5 resets
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
15:19:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:22 INFO  : Context for 'APU' is selected.
15:19:22 INFO  : Boot mode is read from the target.
15:19:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:23 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:23 INFO  : 'set bp_19_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:19:24 INFO  : 'con -block -timeout 60' command is executed.
15:19:24 INFO  : 'bpremove $bp_19_23_fsbl_bp' command is executed.
15:19:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:19:25 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:19:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_19_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:19:26 INFO  : 'con' command is executed.
15:19:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:19:26 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
15:24:50 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
15:25:27 INFO  : Disconnected from the channel tcfchan#11.
15:25:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:28 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
15:25:28 INFO  : 'jtag frequency' command is executed.
15:25:28 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:25:28 INFO  : Context for 'APU' is selected.
15:25:28 INFO  : Cleared APU and A53 resets
15:25:28 INFO  : Context for 'RPU' is selected.
15:25:28 INFO  : Cleared RPU and R5 resets
15:25:28 INFO  : Context for 'APU' is selected.
15:25:28 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
15:25:28 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:28 INFO  : Context for 'APU' is selected.
15:25:28 INFO  : Boot mode is read from the target.
15:25:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:29 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:29 INFO  : 'set bp_25_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:25:30 INFO  : 'con -block -timeout 60' command is executed.
15:25:30 INFO  : 'bpremove $bp_25_29_fsbl_bp' command is executed.
15:25:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:31 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_25_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:31 INFO  : 'con' command is executed.
15:25:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:25:31 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
17:46:45 INFO  : Disconnected from the channel tcfchan#13.
17:46:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
17:46:45 INFO  : 'jtag frequency' command is executed.
17:46:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:46:45 INFO  : Context for 'APU' is selected.
17:46:45 INFO  : Cleared APU and A53 resets
17:46:45 INFO  : Context for 'RPU' is selected.
17:46:45 INFO  : Cleared RPU and R5 resets
17:46:45 INFO  : Context for 'APU' is selected.
17:46:45 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
17:46:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:46:45 INFO  : Context for 'APU' is selected.
17:46:45 INFO  : Boot mode is read from the target.
17:46:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:46 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:46 INFO  : 'set bp_46_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:46:47 INFO  : 'con -block -timeout 60' command is executed.
17:46:47 INFO  : 'bpremove $bp_46_46_fsbl_bp' command is executed.
17:46:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:46:48 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:46:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:46:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_46_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:46:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:46:49 INFO  : 'con' command is executed.
17:46:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:46:49 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
18:07:50 INFO  : Disconnected from the channel tcfchan#14.
18:07:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
18:07:51 INFO  : 'jtag frequency' command is executed.
18:07:51 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:07:51 INFO  : Context for 'APU' is selected.
18:07:51 INFO  : Cleared APU and A53 resets
18:07:51 INFO  : Context for 'RPU' is selected.
18:07:51 INFO  : Cleared RPU and R5 resets
18:07:51 INFO  : Context for 'APU' is selected.
18:07:51 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
18:07:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:51 INFO  : Context for 'APU' is selected.
18:07:51 INFO  : Boot mode is read from the target.
18:07:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:52 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:52 INFO  : 'set bp_7_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:07:53 INFO  : 'con -block -timeout 60' command is executed.
18:07:53 INFO  : 'bpremove $bp_7_52_fsbl_bp' command is executed.
18:07:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:07:54 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:07:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_7_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_7_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:07:54 INFO  : 'con' command is executed.
18:07:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:07:54 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
12:12:03 INFO  : Disconnected from the channel tcfchan#15.
14:50:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
14:51:03 INFO  : XSCT server has started successfully.
14:51:03 INFO  : plnx-install-location is set to ''
14:51:03 INFO  : Successfully done setting XSCT server connection channel  
14:51:03 INFO  : Successfully done setting workspace for the tool. 
14:51:08 INFO  : Registering command handlers for Vitis TCF services
14:51:08 INFO  : Platform repository initialization has completed.
14:51:09 INFO  : Successfully done query RDI_DATADIR 
14:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
14:51:48 INFO  : 'jtag frequency' command is executed.
14:51:48 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:51:48 INFO  : Context for 'APU' is selected.
14:51:48 INFO  : Cleared APU and A53 resets
14:51:48 INFO  : Context for 'RPU' is selected.
14:51:48 INFO  : Cleared RPU and R5 resets
14:51:48 INFO  : Context for 'APU' is selected.
14:51:48 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
14:51:48 INFO  : 'configparams force-mem-access 1' command is executed.
14:51:48 INFO  : Context for 'APU' is selected.
14:51:48 INFO  : Boot mode is read from the target.
14:51:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:49 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:50 INFO  : 'set bp_51_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:51:51 INFO  : 'con -block -timeout 60' command is executed.
14:51:51 INFO  : 'bpremove $bp_51_49_fsbl_bp' command is executed.
14:51:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:51:52 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
14:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -nocase -filter {name =~"RPU*"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_51_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

14:51:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:51:52 INFO  : 'con' command is executed.
14:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:51:52 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_standalone.tcl'
17:46:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\James\vitis_workspace\temp_xsdb_launch_script.tcl
17:46:47 INFO  : XSCT server has started successfully.
17:46:47 INFO  : Successfully done setting XSCT server connection channel  
17:46:47 INFO  : plnx-install-location is set to ''
17:46:47 INFO  : Successfully done setting workspace for the tool. 
17:46:52 INFO  : Registering command handlers for Vitis TCF services
17:46:52 INFO  : Platform repository initialization has completed.
17:46:53 INFO  : Successfully done query RDI_DATADIR 
17:48:10 INFO  : Hardware specification for platform project 'test_proj_plat' is updated.
17:48:22 INFO  : Result from executing command 'getProjects': test_proj_plat
17:48:22 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
17:48:46 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:49:02 INFO  : Successfully done sdx_reload_mss "C:/James/vitis_workspace/test_proj_plat/psu_cortexa53_0/standalone_domain/bsp/system.mss"
17:49:02 INFO  : No changes in MSS file content so sources will not be generated.
17:49:18 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
17:49:20 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
17:49:20 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
17:49:21 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
17:49:21 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
17:49:22 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
19:39:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:39:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:47:27 INFO  : 'jtag frequency' command is executed.
19:47:27 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:47:27 ERROR : more than one targets found with "name =~"APU*"":
    11  APU (L2 Cache Reset)
    20  APU (L2 Cache Reset)
19:47:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
----------------End of Script----------------

19:47:27 ERROR : more than one targets found with "name =~"APU*"":
    11  APU (L2 Cache Reset)
    20  APU (L2 Cache Reset)
19:48:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
19:49:58 INFO  : 'jtag frequency' command is executed.
19:49:58 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:49:58 INFO  : Context for 'APU' is selected.
19:49:58 INFO  : Cleared APU and A53 resets
19:49:58 INFO  : Context for 'RPU' is selected.
19:49:58 INFO  : Cleared RPU and R5 resets
19:49:58 INFO  : Context for 'APU' is selected.
19:49:59 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
19:49:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:49:59 INFO  : Context for 'APU' is selected.
19:49:59 INFO  : Boot mode is read from the target.
19:49:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:49:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:50:00 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:50:00 INFO  : 'set bp_50_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:50:01 INFO  : 'con -block -timeout 60' command is executed.
19:50:01 INFO  : 'bpremove $bp_50_0_fsbl_bp' command is executed.
19:50:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:50:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:50:03 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:50:03 INFO  : 'configparams force-mem-access 0' command is executed.
19:50:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_50_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

19:50:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:50:03 INFO  : 'con' command is executed.
19:50:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
con
----------------End of Script----------------

19:50:03 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_alice_standalone.tcl'
12:18:16 INFO  : Disconnected from the channel tcfchan#3.
12:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
12:18:17 INFO  : 'jtag frequency' command is executed.
12:18:17 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:18:17 INFO  : Context for 'APU' is selected.
12:18:17 INFO  : Cleared APU and A53 resets
12:18:17 INFO  : Context for 'RPU' is selected.
12:18:17 INFO  : Cleared RPU and R5 resets
12:18:17 INFO  : Context for 'APU' is selected.
12:18:18 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
12:18:18 INFO  : 'configparams force-mem-access 1' command is executed.
12:18:18 INFO  : Context for 'APU' is selected.
12:18:18 INFO  : Boot mode is read from the target.
12:18:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:18:19 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:18:19 INFO  : 'set bp_18_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:18:20 INFO  : 'con -block -timeout 60' command is executed.
12:18:20 INFO  : 'bpremove $bp_18_19_fsbl_bp' command is executed.
12:18:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:18:21 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:18:21 INFO  : 'configparams force-mem-access 0' command is executed.
12:18:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_18_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

12:18:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:18:21 INFO  : 'con' command is executed.
12:18:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
con
----------------End of Script----------------

12:18:21 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_bob_standalone.tcl'
11:52:45 INFO  : Disconnected from the channel tcfchan#4.
11:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
11:52:45 INFO  : 'jtag frequency' command is executed.
11:52:45 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:52:46 INFO  : Context for 'APU' is selected.
11:52:46 INFO  : Cleared APU and A53 resets
11:52:46 INFO  : Context for 'RPU' is selected.
11:52:46 INFO  : Cleared RPU and R5 resets
11:52:46 INFO  : Context for 'APU' is selected.
11:52:46 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
11:52:46 INFO  : 'configparams force-mem-access 1' command is executed.
11:52:46 INFO  : Context for 'APU' is selected.
11:52:46 INFO  : Boot mode is read from the target.
11:52:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:47 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:47 INFO  : 'set bp_52_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:52:48 INFO  : 'con -block -timeout 60' command is executed.
11:52:48 INFO  : 'bpremove $bp_52_47_fsbl_bp' command is executed.
11:52:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:52:49 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:52:49 INFO  : 'configparams force-mem-access 0' command is executed.
11:52:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_52_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

11:52:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:52:49 INFO  : 'con' command is executed.
11:52:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
con
----------------End of Script----------------

11:52:49 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_bob_standalone.tcl'
11:54:41 INFO  : Disconnected from the channel tcfchan#5.
11:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:42 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
11:54:42 INFO  : 'jtag frequency' command is executed.
11:54:42 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:54:42 INFO  : Context for 'APU' is selected.
11:54:42 INFO  : Cleared APU and A53 resets
11:54:42 INFO  : Context for 'RPU' is selected.
11:54:42 INFO  : Cleared RPU and R5 resets
11:54:42 INFO  : Context for 'APU' is selected.
11:54:42 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
11:54:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:42 INFO  : Context for 'APU' is selected.
11:54:42 INFO  : Boot mode is read from the target.
11:54:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:43 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:43 INFO  : 'set bp_54_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:54:44 INFO  : 'con -block -timeout 60' command is executed.
11:54:45 INFO  : 'bpremove $bp_54_43_fsbl_bp' command is executed.
11:54:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:54:46 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:54:46 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_54_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:54:46 INFO  : 'con' command is executed.
11:54:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
con
----------------End of Script----------------

11:54:46 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_alice_standalone.tcl'
11:43:28 INFO  : Disconnected from the channel tcfchan#6.
11:43:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:29 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
11:43:29 INFO  : 'jtag frequency' command is executed.
11:43:29 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:43:29 INFO  : Context for 'APU' is selected.
11:43:29 INFO  : Cleared APU and A53 resets
11:43:29 INFO  : Context for 'RPU' is selected.
11:43:29 INFO  : Cleared RPU and R5 resets
11:43:29 INFO  : Context for 'APU' is selected.
11:43:29 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
11:43:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:29 INFO  : Context for 'APU' is selected.
11:43:29 INFO  : Boot mode is read from the target.
11:43:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:43:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:43:30 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:43:30 INFO  : 'set bp_43_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:43:31 INFO  : 'con -block -timeout 60' command is executed.
11:43:32 INFO  : 'bpremove $bp_43_30_fsbl_bp' command is executed.
11:43:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:43:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:43:33 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:43:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_43_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:43:33 INFO  : 'con' command is executed.
11:43:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
con
----------------End of Script----------------

11:43:33 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_bob_standalone.tcl'
11:45:51 INFO  : Disconnected from the channel tcfchan#7.
11:45:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
11:45:52 INFO  : 'jtag frequency' command is executed.
11:45:52 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:45:52 INFO  : Context for 'APU' is selected.
11:45:52 INFO  : Cleared APU and A53 resets
11:45:52 INFO  : Context for 'RPU' is selected.
11:45:52 INFO  : Cleared RPU and R5 resets
11:45:52 INFO  : Context for 'APU' is selected.
11:45:52 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
11:45:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:52 INFO  : Context for 'APU' is selected.
11:45:52 INFO  : Boot mode is read from the target.
11:45:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:53 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:53 INFO  : 'set bp_45_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:45:54 INFO  : 'con -block -timeout 60' command is executed.
11:45:54 INFO  : 'bpremove $bp_45_53_fsbl_bp' command is executed.
11:45:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:56 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_45_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:56 INFO  : 'con' command is executed.
11:45:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
con
----------------End of Script----------------

11:45:56 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_alice_standalone.tcl'
11:47:02 INFO  : Disconnected from the channel tcfchan#8.
11:47:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
11:47:02 INFO  : 'jtag frequency' command is executed.
11:47:02 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:47:02 INFO  : Context for 'APU' is selected.
11:47:03 INFO  : Cleared APU and A53 resets
11:47:03 INFO  : Context for 'RPU' is selected.
11:47:03 INFO  : Cleared RPU and R5 resets
11:47:03 INFO  : Context for 'APU' is selected.
11:47:03 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
11:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:03 INFO  : Context for 'APU' is selected.
11:47:03 INFO  : Boot mode is read from the target.
11:47:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:47:04 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:47:04 INFO  : 'set bp_47_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:47:05 INFO  : 'con -block -timeout 60' command is executed.
11:47:05 INFO  : 'bpremove $bp_47_4_fsbl_bp' command is executed.
11:47:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:47:06 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:47:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_47_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:47:06 INFO  : 'con' command is executed.
11:47:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
con
----------------End of Script----------------

11:47:06 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_alice_standalone.tcl'
13:05:48 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
13:55:44 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:40:12 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:55:58 INFO  : Hardware specification for platform project 'test_proj_plat' is updated.
16:56:10 INFO  : Result from executing command 'getProjects': test_proj_plat
16:56:10 INFO  : Result from executing command 'getPlatforms': test_proj_plat|C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/test_proj_plat.xpfm
16:56:52 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:57:06 INFO  : The hardware specfication used by project 'test_proj_pulse_ctrl' is out of sync with the platform. Resource files extracted from the hardware specfiication will be updated.
16:57:06 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream\top_level_block_design_wrapper.bit' stored in project is removed.
16:57:07 INFO  : The updated bitstream files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\bitstream' in project 'test_proj_pulse_ctrl'.
16:57:07 INFO  : The file 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit\psu_init.tcl' stored in project is removed.
16:57:09 INFO  : The updated ps init files are copied from platform to folder 'C:\James\vitis_workspace\test_proj_pulse_ctrl\_ide\psinit' in project 'test_proj_pulse_ctrl'.
16:57:26 INFO  : Checking for BSP changes to sync application flags for project 'test_proj_pulse_ctrl'...
16:58:40 INFO  : Disconnected from the channel tcfchan#9.
16:58:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
16:58:41 INFO  : 'jtag frequency' command is executed.
16:58:41 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:58:41 INFO  : Context for 'APU' is selected.
16:58:41 INFO  : Cleared APU and A53 resets
16:58:42 INFO  : Context for 'RPU' is selected.
16:58:42 INFO  : Cleared RPU and R5 resets
16:58:42 INFO  : Context for 'APU' is selected.
16:58:42 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:58:42 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:42 INFO  : Context for 'APU' is selected.
16:58:42 INFO  : Boot mode is read from the target.
16:58:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:43 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:43 INFO  : 'set bp_58_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:58:44 INFO  : 'con -block -timeout 60' command is executed.
16:58:44 INFO  : 'bpremove $bp_58_43_fsbl_bp' command is executed.
16:58:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:45 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_58_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:46 INFO  : 'con' command is executed.
16:58:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
con
----------------End of Script----------------

16:58:46 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_alice_standalone.tcl'
16:59:33 INFO  : Disconnected from the channel tcfchan#16.
16:59:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
16:59:34 INFO  : 'jtag frequency' command is executed.
16:59:34 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:59:34 INFO  : Context for 'APU' is selected.
16:59:34 INFO  : Cleared APU and A53 resets
16:59:34 INFO  : Context for 'RPU' is selected.
16:59:34 INFO  : Cleared RPU and R5 resets
16:59:34 INFO  : Context for 'APU' is selected.
16:59:34 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
16:59:34 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:34 INFO  : Context for 'APU' is selected.
16:59:34 INFO  : Boot mode is read from the target.
16:59:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:59:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:59:35 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:59:35 INFO  : 'set bp_59_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:00:35 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
17:00:35 INFO  : 'bpremove $bp_59_35_fsbl_bp' command is executed.
17:00:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:00:42 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:00:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_59_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:00:42 INFO  : 'con' command is executed.
17:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
con
----------------End of Script----------------

17:00:42 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_bob_standalone.tcl'
17:01:03 INFO  : Disconnected from the channel tcfchan#17.
17:01:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:03 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
17:01:03 INFO  : 'jtag frequency' command is executed.
17:01:03 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:01:03 INFO  : Context for 'APU' is selected.
17:01:03 INFO  : Cleared APU and A53 resets
17:01:03 INFO  : Context for 'RPU' is selected.
17:01:03 INFO  : Cleared RPU and R5 resets
17:01:03 INFO  : Context for 'APU' is selected.
17:01:19 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
17:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:21 INFO  : Context for 'APU' is selected.
17:01:21 ERROR : Memory read error at 0xFF5E0200. AXI Memory access port is disabled
17:01:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

17:01:21 ERROR : Memory read error at 0xFF5E0200. AXI Memory access port is disabled
17:01:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19395A' is selected.
17:01:38 INFO  : 'jtag frequency' command is executed.
17:01:38 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:01:38 INFO  : Context for 'APU' is selected.
17:01:38 INFO  : Cleared APU and A53 resets
17:01:38 INFO  : Context for 'RPU' is selected.
17:01:38 INFO  : Cleared RPU and R5 resets
17:01:38 INFO  : Context for 'APU' is selected.
17:01:38 INFO  : Hardware design and registers information is loaded from 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa'.
17:01:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:38 INFO  : Context for 'APU' is selected.
17:01:38 INFO  : Boot mode is read from the target.
17:01:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:39 INFO  : The application 'C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:39 INFO  : 'set bp_1_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:01:41 INFO  : 'con -block -timeout 60' command is executed.
17:01:41 INFO  : 'bpremove $bp_1_39_fsbl_bp' command is executed.
17:01:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:01:42 INFO  : The application 'C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:01:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
reset_apu
targets -set -nocase -filter {name =~"RPU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
clear_rpu_reset
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
loadhw -hw C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/hw/top_level_block_design_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_plat/export/test_proj_plat/sw/test_proj_plat/boot/fsbl.elf
set bp_1_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
rst -processor
dow C:/James/vitis_workspace/test_proj_pulse_ctrl/Debug/test_proj_pulse_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:01:42 INFO  : 'con' command is executed.
17:01:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19395A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19395A-5ba00477-0"}
con
----------------End of Script----------------

17:01:42 INFO  : Launch script is exported to file 'C:\James\vitis_workspace\.sdk\launch_scripts\single_application_debug\systemdebugger_test_proj_pulse_ctrl_system_no_fpga_flash_alice_standalone.tcl'
17:02:08 INFO  : Disconnected from the channel tcfchan#18.
17:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
17:02:09 INFO  : 'jtag frequency' command is executed.
17:02:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:09 INFO  : Context for 'APU' is selected.
17:02:09 ERROR : Cannot reset APU. AP transaction error, DAP status 0x30000021
17:02:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
reset_apu
----------------End of Script----------------

17:02:09 ERROR : Cannot reset APU. AP transaction error, DAP status 0x30000021
17:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
17:04:09 INFO  : 'jtag frequency' command is executed.
17:04:09 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:09 INFO  : Context for 'APU' is selected.
17:04:09 ERROR : Cannot reset APU. AP transaction error, DAP status 0x30000021
17:04:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
reset_apu
----------------End of Script----------------

17:04:09 ERROR : Cannot reset APU. AP transaction error, DAP status 0x30000021
17:04:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:35 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 19640A' is selected.
17:04:35 INFO  : 'jtag frequency' command is executed.
17:04:35 INFO  : Sourcing of 'C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:35 INFO  : Context for 'APU' is selected.
17:04:35 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
17:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Xilinx/Vitis/2020.1/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 19640A" && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-19640A-5ba00477-0"}
rst -system
after 3000
----------------End of Script----------------

17:04:35 ERROR : Cannot reset PSU. AP transaction error, DAP status 0x30000021
