#ifndef HW_ARM_IPOD_NANO3G_SHA1_H
#define HW_ARM_IPOD_NANO3G_SHA1_H

#include "qemu/osdep.h"
#include "qemu-common.h"
#include "hw/platform-bus.h"
#include "hw/hw.h"
#include "exec/hwaddr.h"
#include "exec/memory.h"
#include <openssl/sha.h>

#define TYPE_IPOD_NANO3G_SHA1                "ipodnano3g.sha1"
OBJECT_DECLARE_SIMPLE_TYPE(S5L8702SHA1State, IPOD_NANO3G_SHA1)

#define SHA1_BUFFER_SIZE 1024 * 1024

#define SHA_CONFIG         0x0
#define SHA_RESET          0x4
#define SHA_MEMORY_MODE    0x80 // whether we read from the memory
#define SHA_MEMORY_START   0x84
#define SHA_INSIZE         0x8c

typedef struct S5L8702SHA1State {
	SysBusDevice busdev;
    MemoryRegion iomem;
    uint32_t config;
    uint32_t memory_start;
    uint32_t memory_mode;
    uint32_t insize;
    uint8_t buffer[SHA1_BUFFER_SIZE];
    uint32_t hw_buffer[0x10]; // hardware buffer
    uint32_t buffer_ind;
    uint8_t hashout[0x14];
    bool hw_buffer_dirty;
    bool hash_computed;
    SHA_CTX ctx;
} S5L8702SHA1State;

#endif