

================================================================
== Vitis HLS Report for 'conv2d_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'
================================================================
* Date:           Tue May 13 12:46:04 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        HLS_Convolution
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.840 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   142897|   142897|  1.143 ms|  1.143 ms|  142893|  142893|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_39_1_VITIS_LOOP_40_2  |   142895|   142895|        21|          9|          1|  15876|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 9, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 24 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 25 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_image_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %in_image"   --->   Operation 28 'read' 'in_image_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln39 = store i7 0, i7 %row" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 30 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 0, i7 %col" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 31 'store' 'store_ln40' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_3"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 33 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.81ns)   --->   "%icmp_ln39 = icmp_eq  i14 %indvar_flatten_load, i14 15876" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 35 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.81ns)   --->   "%add_ln39_1 = add i14 %indvar_flatten_load, i14 1" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 36 'add' 'add_ln39_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc34, void %VITIS_LOOP_60_7.preheader.exitStub" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 37 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%col_load = load i7 %col" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 38 'load' 'col_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%row_load = load i7 %row" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 39 'load' 'row_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.87ns)   --->   "%add_ln39 = add i7 %row_load, i7 1" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 40 'add' 'add_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.87ns)   --->   "%icmp_ln40 = icmp_eq  i7 %col_load, i7 126" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 41 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.99ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i7 0, i7 %col_load" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 42 'select' 'select_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%select_ln39_1 = select i1 %icmp_ln40, i7 %add_ln39, i7 %row_load" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 43 'select' 'select_ln39_1' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln39 = store i14 %add_ln39_1, i14 %indvar_flatten" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 44 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln39_1, i7 %select_ln39" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 45 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%add_ln43_cast = zext i14 %add_ln" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 46 'zext' 'add_ln43_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.52ns)   --->   "%empty = add i64 %add_ln43_cast, i64 %in_image_read" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 47 'add' 'empty' <Predicate = (!icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %empty" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 48 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.81ns)   --->   "%tmp2 = add i14 %add_ln, i14 128" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 49 'add' 'tmp2' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i14 %tmp2" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 50 'zext' 'tmp2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (3.52ns)   --->   "%empty_25 = add i64 %tmp2_cast, i64 %in_image_read" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 51 'add' 'empty_25' <Predicate = (!icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i8 %gmem, i64 %empty_25" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 52 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.81ns)   --->   "%tmp3 = add i14 %add_ln, i14 256" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 53 'add' 'tmp3' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i14 %tmp3" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 54 'zext' 'tmp3_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.52ns)   --->   "%empty_28 = add i64 %tmp3_cast, i64 %in_image_read" [HLS_Convolution/sources/conv2d.c:43]   --->   Operation 55 'add' 'empty_28' <Predicate = (!icmp_ln39)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i8 %gmem, i64 %empty_28" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 56 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln39 = store i7 %select_ln39_1, i7 %row" [HLS_Convolution/sources/conv2d.c:39]   --->   Operation 57 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.84>
ST_3 : Operation 58 [8/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 58 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 5.84>
ST_4 : Operation 59 [7/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 59 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 5.84>
ST_5 : Operation 60 [6/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 60 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 5.84>
ST_6 : Operation 61 [5/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 61 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 62 [8/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 62 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 5.84>
ST_7 : Operation 63 [4/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 63 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 64 [7/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 64 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 5.84>
ST_8 : Operation 65 [3/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 65 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 66 [6/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 66 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 5.84>
ST_9 : Operation 67 [2/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 67 'readreq' 'empty_23' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 68 [5/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 68 'readreq' 'empty_26' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 69 [8/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 69 'readreq' 'empty_29' <Predicate = (!icmp_ln39)> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln40 = add i7 %select_ln39, i7 1" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 70 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln40 = store i7 %add_ln40, i7 %col" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 71 'store' 'store_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.84>
ST_10 : Operation 72 [1/8] (5.84ns)   --->   "%empty_23 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 72 'readreq' 'empty_23' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 73 [4/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 73 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 74 [7/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 74 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 5.84>
ST_11 : Operation 75 [1/1] (5.84ns)   --->   "%sum = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 75 'read' 'sum' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [3/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 76 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 77 [6/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 77 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 5.84>
ST_12 : Operation 78 [1/1] (5.84ns)   --->   "%empty_24 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 78 'read' 'empty_24' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 79 [2/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 79 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 80 [5/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 80 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 121 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 121 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 5.84>
ST_13 : Operation 81 [1/1] (5.84ns)   --->   "%gmem_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 81 'read' 'gmem_addr_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 82 [1/8] (5.84ns)   --->   "%empty_26 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_1, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 82 'readreq' 'empty_26' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 83 [4/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 83 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 5.84>
ST_14 : Operation 84 [1/1] (5.84ns)   --->   "%gmem_addr_1_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 84 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 85 [3/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 85 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 5.84>
ST_15 : Operation 86 [1/1] (5.84ns)   --->   "%empty_27 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 86 'read' 'empty_27' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 87 [2/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 87 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 5.84>
ST_16 : Operation 88 [1/1] (5.84ns)   --->   "%gmem_addr_1_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 88 'read' 'gmem_addr_1_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 89 [1/8] (5.84ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr_2, i64 3" [HLS_Convolution/sources/conv2d.c:44]   --->   Operation 89 'readreq' 'empty_29' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 5.84>
ST_17 : Operation 90 [1/1] (5.84ns)   --->   "%gmem_addr_2_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 90 'read' 'gmem_addr_2_read' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 5.84>
ST_18 : Operation 91 [1/1] (5.84ns)   --->   "%empty_30 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 91 'read' 'empty_30' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 5.84>
ST_19 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %sum" [HLS_Convolution/sources/conv2d.c:41]   --->   Operation 92 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%gmem_addr_read_1_cast = zext i8 %gmem_addr_read" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 93 'zext' 'gmem_addr_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (5.84ns)   --->   "%gmem_addr_2_read_1 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem_addr_2" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 94 'read' 'gmem_addr_2_read_1' <Predicate = true> <Delay = 5.84> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 95 [1/1] (1.91ns)   --->   "%sub_ln47 = sub i9 %zext_ln41, i9 %gmem_addr_read_1_cast" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 95 'sub' 'sub_ln47' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.45>
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %select_ln39_1, i7 0" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 96 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %select_ln39_1, i1 0" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 97 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i8 %tmp" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 98 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln51 = sub i14 %p_shl, i14 %zext_ln51" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 99 'sub' 'sub_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i7 %select_ln39" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 100 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln51 = add i14 %sub_ln51, i14 %zext_ln51_1" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 101 'add' 'add_ln51' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %gmem_addr_1_read" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 102 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%gmem_addr_1_read_1_cast = zext i8 %gmem_addr_1_read_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 103 'zext' 'gmem_addr_1_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i8 %gmem_addr_2_read" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 104 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%gmem_addr_2_read_1_cast = zext i8 %gmem_addr_2_read_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 105 'zext' 'gmem_addr_2_read_1_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (1.91ns)   --->   "%tmp6 = sub i9 %zext_ln47, i9 %gmem_addr_1_read_1_cast" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 106 'sub' 'tmp6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp6, i1 0" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 107 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln47_1 = sext i10 %tmp_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 108 'sext' 'sext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i9 %sub_ln47" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 109 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i10 %sext_ln47, i10 %zext_ln47_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 110 'add' 'add_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 111 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%sub_ln47_1 = sub i10 %add_ln47, i10 %gmem_addr_2_read_1_cast" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 111 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 3.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.86> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln47_2 = sext i10 %sub_ln47_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 112 'sext' 'sext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (1.73ns)   --->   "%sum_2 = add i11 %sext_ln47_2, i11 %sext_ln47_1" [HLS_Convolution/sources/conv2d.c:47]   --->   Operation 113 'add' 'sum_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_39_1_VITIS_LOOP_40_2_str"   --->   Operation 114 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 15876, i64 15876, i64 15876"   --->   Operation 115 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i14 %add_ln51" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 116 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.00ns)   --->   "%out_image_x_addr = getelementptr i11 %out_image_x, i64 0, i64 %zext_ln51_2" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 117 'getelementptr' 'out_image_x_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 118 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (3.25ns)   --->   "%store_ln51 = store i11 %sum_2, i14 %out_image_x_addr" [HLS_Convolution/sources/conv2d.c:51]   --->   Operation 119 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 15876> <RAM>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln40 = br void %VITIS_LOOP_43_3" [HLS_Convolution/sources/conv2d.c:40]   --->   Operation 120 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 4.988ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [9]  (1.588 ns)
	'load' operation 14 bit ('indvar_flatten_load', HLS_Convolution/sources/conv2d.c:39) on local variable 'indvar_flatten' [14]  (0.000 ns)
	'add' operation 14 bit ('add_ln39_1', HLS_Convolution/sources/conv2d.c:39) [17]  (1.812 ns)
	'store' operation 0 bit ('store_ln39', HLS_Convolution/sources/conv2d.c:39) of variable 'add_ln39_1', HLS_Convolution/sources/conv2d.c:39 on local variable 'indvar_flatten' [78]  (1.588 ns)

 <State 2>: 5.332ns
The critical path consists of the following:
	'add' operation 14 bit ('tmp2', HLS_Convolution/sources/conv2d.c:43) [47]  (1.812 ns)
	'add' operation 64 bit ('empty_25', HLS_Convolution/sources/conv2d.c:43) [49]  (3.520 ns)

 <State 3>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 4>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 5>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 6>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 7>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 8>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 9>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 10>: 5.840ns
The critical path consists of the following:
	bus request operation ('empty_23', HLS_Convolution/sources/conv2d.c:44) on port 'gmem' (HLS_Convolution/sources/conv2d.c:44) [41]  (5.840 ns)

 <State 11>: 5.840ns
The critical path consists of the following:
	bus read operation ('sum', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [42]  (5.840 ns)

 <State 12>: 5.840ns
The critical path consists of the following:
	bus read operation ('empty_24', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [44]  (5.840 ns)

 <State 13>: 5.840ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [45]  (5.840 ns)

 <State 14>: 5.840ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [52]  (5.840 ns)

 <State 15>: 5.840ns
The critical path consists of the following:
	bus read operation ('empty_27', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [54]  (5.840 ns)

 <State 16>: 5.840ns
The critical path consists of the following:
	bus read operation ('gmem_addr_1_read_1', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [55]  (5.840 ns)

 <State 17>: 5.840ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [62]  (5.840 ns)

 <State 18>: 5.840ns
The critical path consists of the following:
	bus read operation ('empty_30', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [64]  (5.840 ns)

 <State 19>: 5.840ns
The critical path consists of the following:
	bus read operation ('gmem_addr_2_read_1', HLS_Convolution/sources/conv2d.c:47) on port 'gmem' (HLS_Convolution/sources/conv2d.c:47) [65]  (5.840 ns)

 <State 20>: 5.458ns
The critical path consists of the following:
	'add' operation 10 bit ('add_ln47', HLS_Convolution/sources/conv2d.c:47) [72]  (0.000 ns)
	'sub' operation 10 bit ('sub_ln47_1', HLS_Convolution/sources/conv2d.c:47) [73]  (3.728 ns)
	'add' operation 11 bit ('sum', HLS_Convolution/sources/conv2d.c:47) [75]  (1.731 ns)

 <State 21>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation 14 bit ('out_image_x_addr', HLS_Convolution/sources/conv2d.c:51) [35]  (0.000 ns)
	'store' operation 0 bit ('store_ln51', HLS_Convolution/sources/conv2d.c:51) of variable 'sum', HLS_Convolution/sources/conv2d.c:47 on array 'out_image_x' [76]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
