					Autoliv Electronics Document
--------------------------------------------------------------------------
Nightly test: No
Test type: Requirement-Based test
Regression Test: No
Fault injection method used: No
Resource usage evaluation: No
Priority: No
Safety relevant: No
Requirement under test: ARCH_SW_CIL_0049
ARCH_SW_CIL_0049: If value for PresfAct_TensSupp_Rq_ST3 is not 0 on ECUï¿½s current side (is 1,2,3) then cycle request coming from PRE-SAFE or ORC should be inhibitted/aborted.
--------------------------------------------------------------------------

Preconditions

	Step 1: Bench Initialization

	Step 2: Set signal PresfAct_TensSupp_Rq_ST3 to value 2.

	Step 3: Set a breakpoint in function CIL_runCANToAppli at line 'cil_ManageInputSignals();'.

	Step 4: Check if CPU stopped in function CIL_runCANToAppli at line 'cil_ManageInputSignals();'. 
		Expected result:  CPU is Stopped

	Step 5: Set a breakpoint in function cil_ManageAbortingConditions at line 'CIL_SET_ABORT_MASK_ON (KU8_CIL_TensSuppAborting);'.

Action: ARCH_SW_CIL_0049

	Step 6: Check if CPU stopped in function cil_ManageAbortingConditions at line 'CIL_SET_ABORT_MASK_ON (KU8_CIL_TensSuppAborting);'. 
		Expected result:  CPU is Stopped

Postcondition

	Step 7: Return ECU to default values
