Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 29 13:03:45 2021
| Host         : DESKTOP-34H42IU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.214        0.000                      0                 7809        0.100        0.000                      0                 7809        4.500        0.000                       0                  1829  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk     {0.000 20.000}     40.000          25.000          
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                11.824        0.000                      0                 7807        0.100        0.000                      0                 7807       18.750        0.000                       0                  1826  
clk100              7.214        0.000                      0                    2        0.417        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       11.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.824ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        28.144ns  (logic 5.742ns (20.402%)  route 22.402ns (79.598%))
  Logic Levels:           24  (LUT2=3 LUT5=8 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.613    30.080    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.150    30.230 r  rsrc1/rsrcirreg/c[31]_i_35/O
                         net (fo=5, routed)           0.830    31.060    rsrc1/rsrcirreg/c[31]_i_35_n_0
    SLICE_X4Y147         LUT5 (Prop_lut5_I0_O)        0.354    31.414 r  rsrc1/rsrcirreg/c[31]_i_17/O
                         net (fo=3, routed)           0.776    32.190    rsrc1/rsrcirreg/c[31]_i_17_n_0
    SLICE_X4Y148         LUT6 (Prop_lut6_I0_O)        0.326    32.516 r  rsrc1/rsrcirreg/c[29]_i_3/O
                         net (fo=1, routed)           0.778    33.293    rsrc1/rsrcirreg/rsrcalu/data10[29]
    SLICE_X4Y142         LUT6 (Prop_lut6_I2_O)        0.124    33.417 r  rsrc1/rsrcirreg/c[29]_i_1/O
                         net (fo=1, routed)           0.000    33.417    rsrc1/rsrccreg/D[29]
    SLICE_X4Y142         FDRE                                         r  rsrc1/rsrccreg/c_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.586    44.988    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X4Y142         FDRE                                         r  rsrc1/rsrccreg/c_reg[29]/C
                         clock pessimism              0.259    45.248    
                         clock uncertainty           -0.035    45.212    
    SLICE_X4Y142         FDRE (Setup_fdre_C_D)        0.029    45.241    rsrc1/rsrccreg/c_reg[29]
  -------------------------------------------------------------------
                         required time                         45.241    
                         arrival time                         -33.417    
  -------------------------------------------------------------------
                         slack                                 11.824    

Slack (MET) :             11.932ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        28.083ns  (logic 5.742ns (20.447%)  route 22.341ns (79.553%))
  Logic Levels:           24  (LUT2=3 LUT5=8 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 44.987 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.613    30.080    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.150    30.230 r  rsrc1/rsrcirreg/c[31]_i_35/O
                         net (fo=5, routed)           0.830    31.060    rsrc1/rsrcirreg/c[31]_i_35_n_0
    SLICE_X4Y147         LUT5 (Prop_lut5_I0_O)        0.354    31.414 r  rsrc1/rsrcirreg/c[31]_i_17/O
                         net (fo=3, routed)           0.833    32.247    rsrc1/rsrcirreg/c[31]_i_17_n_0
    SLICE_X4Y148         LUT6 (Prop_lut6_I5_O)        0.326    32.573 r  rsrc1/rsrcirreg/c[31]_i_7/O
                         net (fo=1, routed)           0.659    33.232    rsrc1/rsrcirreg/rsrcalu/data10[31]
    SLICE_X6Y140         LUT6 (Prop_lut6_I2_O)        0.124    33.356 r  rsrc1/rsrcirreg/c[31]_i_2/O
                         net (fo=1, routed)           0.000    33.356    rsrc1/rsrccreg/D[31]
    SLICE_X6Y140         FDRE                                         r  rsrc1/rsrccreg/c_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.585    44.987    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X6Y140         FDRE                                         r  rsrc1/rsrccreg/c_reg[31]/C
                         clock pessimism              0.259    45.247    
                         clock uncertainty           -0.035    45.211    
    SLICE_X6Y140         FDRE (Setup_fdre_C_D)        0.077    45.288    rsrc1/rsrccreg/c_reg[31]
  -------------------------------------------------------------------
                         required time                         45.288    
                         arrival time                         -33.356    
  -------------------------------------------------------------------
                         slack                                 11.932    

Slack (MET) :             12.064ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        27.871ns  (logic 5.284ns (18.958%)  route 22.587ns (81.042%))
  Logic Levels:           24  (LUT2=3 LUT5=6 LUT6=14 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 44.908 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.602    30.069    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X4Y146         LUT6 (Prop_lut6_I1_O)        0.124    30.193 r  rsrc1/rsrcirreg/c[31]_i_30/O
                         net (fo=4, routed)           0.869    31.063    rsrc1/rsrcirreg/c[31]_i_30_n_0
    SLICE_X3Y146         LUT6 (Prop_lut6_I0_O)        0.124    31.187 r  rsrc1/rsrcirreg/c[28]_i_9/O
                         net (fo=4, routed)           0.852    32.038    rsrc1/rsrcirreg/c[28]_i_9_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.124    32.162 r  rsrc1/rsrcirreg/c[25]_i_2/O
                         net (fo=1, routed)           0.859    33.021    rsrc1/rsrcirreg/c[25]_i_2_n_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124    33.145 r  rsrc1/rsrcirreg/c[25]_i_1/O
                         net (fo=1, routed)           0.000    33.145    rsrc1/rsrccreg/D[25]
    SLICE_X8Y139         FDRE                                         r  rsrc1/rsrccreg/c_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.506    44.908    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X8Y139         FDRE                                         r  rsrc1/rsrccreg/c_reg[25]/C
                         clock pessimism              0.259    45.168    
                         clock uncertainty           -0.035    45.132    
    SLICE_X8Y139         FDRE (Setup_fdre_C_D)        0.077    45.209    rsrc1/rsrccreg/c_reg[25]
  -------------------------------------------------------------------
                         required time                         45.209    
                         arrival time                         -33.145    
  -------------------------------------------------------------------
                         slack                                 12.064    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        27.946ns  (logic 5.512ns (19.724%)  route 22.434ns (80.276%))
  Logic Levels:           24  (LUT2=3 LUT5=7 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.989ns = ( 44.989 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.613    30.080    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.150    30.230 r  rsrc1/rsrcirreg/c[31]_i_35/O
                         net (fo=5, routed)           0.867    31.097    rsrc1/rsrcirreg/c[31]_i_35_n_0
    SLICE_X3Y146         LUT6 (Prop_lut6_I0_O)        0.326    31.423 r  rsrc1/rsrcirreg/c[28]_i_6/O
                         net (fo=4, routed)           0.880    32.303    rsrc1/rsrcirreg/c[28]_i_6_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.124    32.427 r  rsrc1/rsrcirreg/c[28]_i_2/O
                         net (fo=1, routed)           0.668    33.095    rsrc1/rsrcirreg/c[28]_i_2_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I0_O)        0.124    33.219 r  rsrc1/rsrcirreg/c[28]_i_1/O
                         net (fo=1, routed)           0.000    33.219    rsrc1/rsrccreg/D[28]
    SLICE_X2Y139         FDRE                                         r  rsrc1/rsrccreg/c_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.587    44.989    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X2Y139         FDRE                                         r  rsrc1/rsrccreg/c_reg[28]/C
                         clock pessimism              0.259    45.249    
                         clock uncertainty           -0.035    45.213    
    SLICE_X2Y139         FDRE (Setup_fdre_C_D)        0.077    45.290    rsrc1/rsrccreg/c_reg[28]
  -------------------------------------------------------------------
                         required time                         45.290    
                         arrival time                         -33.219    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.327ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        27.640ns  (logic 5.512ns (19.942%)  route 22.128ns (80.058%))
  Logic Levels:           24  (LUT2=3 LUT5=7 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 44.987 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.613    30.080    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.150    30.230 r  rsrc1/rsrcirreg/c[31]_i_35/O
                         net (fo=5, routed)           0.867    31.097    rsrc1/rsrcirreg/c[31]_i_35_n_0
    SLICE_X3Y146         LUT6 (Prop_lut6_I0_O)        0.326    31.423 r  rsrc1/rsrcirreg/c[28]_i_6/O
                         net (fo=4, routed)           0.612    32.035    rsrc1/rsrcirreg/c[28]_i_6_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.124    32.159 r  rsrc1/rsrcirreg/c[27]_i_2/O
                         net (fo=1, routed)           0.630    32.789    rsrc1/rsrcirreg/c[27]_i_2_n_0
    SLICE_X4Y139         LUT6 (Prop_lut6_I0_O)        0.124    32.913 r  rsrc1/rsrcirreg/c[27]_i_1/O
                         net (fo=1, routed)           0.000    32.913    rsrc1/rsrccreg/D[27]
    SLICE_X4Y139         FDRE                                         r  rsrc1/rsrccreg/c_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.585    44.987    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X4Y139         FDRE                                         r  rsrc1/rsrccreg/c_reg[27]/C
                         clock pessimism              0.259    45.247    
                         clock uncertainty           -0.035    45.211    
    SLICE_X4Y139         FDRE (Setup_fdre_C_D)        0.029    45.240    rsrc1/rsrccreg/c_reg[27]
  -------------------------------------------------------------------
                         required time                         45.240    
                         arrival time                         -32.913    
  -------------------------------------------------------------------
                         slack                                 12.327    

Slack (MET) :             12.358ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        27.612ns  (logic 5.742ns (20.795%)  route 21.870ns (79.205%))
  Logic Levels:           24  (LUT2=3 LUT5=8 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.613    30.080    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.150    30.230 r  rsrc1/rsrcirreg/c[31]_i_35/O
                         net (fo=5, routed)           0.830    31.060    rsrc1/rsrcirreg/c[31]_i_35_n_0
    SLICE_X4Y147         LUT5 (Prop_lut5_I0_O)        0.354    31.414 r  rsrc1/rsrcirreg/c[31]_i_17/O
                         net (fo=3, routed)           0.328    31.742    rsrc1/rsrcirreg/c[31]_i_17_n_0
    SLICE_X4Y148         LUT6 (Prop_lut6_I5_O)        0.326    32.068 r  rsrc1/rsrcirreg/c[30]_i_3/O
                         net (fo=1, routed)           0.693    32.762    rsrc1/rsrcirreg/rsrcalu/data10[30]
    SLICE_X4Y141         LUT6 (Prop_lut6_I2_O)        0.124    32.886 r  rsrc1/rsrcirreg/c[30]_i_1/O
                         net (fo=1, routed)           0.000    32.886    rsrc1/rsrccreg/D[30]
    SLICE_X4Y141         FDRE                                         r  rsrc1/rsrccreg/c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.586    44.988    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X4Y141         FDRE                                         r  rsrc1/rsrccreg/c_reg[30]/C
                         clock pessimism              0.259    45.248    
                         clock uncertainty           -0.035    45.212    
    SLICE_X4Y141         FDRE (Setup_fdre_C_D)        0.031    45.243    rsrc1/rsrccreg/c_reg[30]
  -------------------------------------------------------------------
                         required time                         45.243    
                         arrival time                         -32.886    
  -------------------------------------------------------------------
                         slack                                 12.358    

Slack (MET) :             12.371ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        27.596ns  (logic 5.512ns (19.974%)  route 22.084ns (80.026%))
  Logic Levels:           24  (LUT2=3 LUT5=7 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 44.988 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.613    30.080    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X4Y146         LUT5 (Prop_lut5_I4_O)        0.150    30.230 r  rsrc1/rsrcirreg/c[31]_i_35/O
                         net (fo=5, routed)           0.867    31.097    rsrc1/rsrcirreg/c[31]_i_35_n_0
    SLICE_X3Y146         LUT6 (Prop_lut6_I0_O)        0.326    31.423 r  rsrc1/rsrcirreg/c[28]_i_6/O
                         net (fo=4, routed)           0.690    32.113    rsrc1/rsrcirreg/c[28]_i_6_n_0
    SLICE_X2Y145         LUT6 (Prop_lut6_I0_O)        0.124    32.237 r  rsrc1/rsrcirreg/c[26]_i_2/O
                         net (fo=1, routed)           0.509    32.746    rsrc1/rsrcirreg/c[26]_i_2_n_0
    SLICE_X3Y138         LUT6 (Prop_lut6_I0_O)        0.124    32.870 r  rsrc1/rsrcirreg/c[26]_i_1/O
                         net (fo=1, routed)           0.000    32.870    rsrc1/rsrccreg/D[26]
    SLICE_X3Y138         FDRE                                         r  rsrc1/rsrccreg/c_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.586    44.988    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X3Y138         FDRE                                         r  rsrc1/rsrccreg/c_reg[26]/C
                         clock pessimism              0.259    45.248    
                         clock uncertainty           -0.035    45.212    
    SLICE_X3Y138         FDRE (Setup_fdre_C_D)        0.029    45.241    rsrc1/rsrccreg/c_reg[26]
  -------------------------------------------------------------------
                         required time                         45.241    
                         arrival time                         -32.870    
  -------------------------------------------------------------------
                         slack                                 12.371    

Slack (MET) :             12.841ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        27.047ns  (logic 5.160ns (19.078%)  route 21.887ns (80.922%))
  Logic Levels:           23  (LUT2=3 LUT5=6 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 44.908 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.620    30.087    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I4_O)        0.124    30.211 r  rsrc1/rsrcirreg/c[24]_i_6/O
                         net (fo=5, routed)           1.216    31.427    rsrc1/rsrcirreg/c[24]_i_6_n_0
    SLICE_X9Y145         LUT6 (Prop_lut6_I0_O)        0.124    31.551 r  rsrc1/rsrcirreg/c[24]_i_3/O
                         net (fo=1, routed)           0.645    32.196    rsrc1/rsrcirreg/c[24]_i_3_n_0
    SLICE_X9Y140         LUT6 (Prop_lut6_I1_O)        0.124    32.320 r  rsrc1/rsrcirreg/c[24]_i_1/O
                         net (fo=1, routed)           0.000    32.320    rsrc1/rsrccreg/D[24]
    SLICE_X9Y140         FDRE                                         r  rsrc1/rsrccreg/c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.506    44.908    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X9Y140         FDRE                                         r  rsrc1/rsrccreg/c_reg[24]/C
                         clock pessimism              0.259    45.168    
                         clock uncertainty           -0.035    45.132    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.029    45.161    rsrc1/rsrccreg/c_reg[24]
  -------------------------------------------------------------------
                         required time                         45.161    
                         arrival time                         -32.320    
  -------------------------------------------------------------------
                         slack                                 12.841    

Slack (MET) :             13.146ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        26.791ns  (logic 5.052ns (18.857%)  route 21.739ns (81.143%))
  Logic Levels:           24  (LUT2=3 LUT3=1 LUT4=2 LUT5=4 LUT6=13 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 44.909 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.847    26.152    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y146         LUT6 (Prop_lut6_I0_O)        0.332    26.484 r  rsrc1/rsrcirreg/c[20]_i_33/O
                         net (fo=6, routed)           1.064    27.548    rsrc1/rsrcirreg/c[20]_i_33_n_0
    SLICE_X8Y145         LUT6 (Prop_lut6_I1_O)        0.124    27.672 r  rsrc1/rsrcirreg/c[20]_i_18/O
                         net (fo=2, routed)           0.663    28.335    rsrc1/rsrcirreg/c[20]_i_18_n_0
    SLICE_X8Y145         LUT4 (Prop_lut4_I3_O)        0.148    28.483 r  rsrc1/rsrcirreg/c[20]_i_6/O
                         net (fo=9, routed)           0.941    29.424    rsrc1/rsrcirreg/c[20]_i_6_n_0
    SLICE_X6Y145         LUT4 (Prop_lut4_I1_O)        0.328    29.752 r  rsrc1/rsrcirreg/c[20]_i_5/O
                         net (fo=7, routed)           0.561    30.313    rsrc1/rsrcirreg/c[20]_i_5_n_0
    SLICE_X6Y145         LUT3 (Prop_lut3_I1_O)        0.124    30.437 r  rsrc1/rsrcirreg/c[20]_i_9/O
                         net (fo=4, routed)           0.929    31.366    rsrc1/rsrcirreg/c[20]_i_9_n_0
    SLICE_X8Y145         LUT6 (Prop_lut6_I3_O)        0.124    31.490 r  rsrc1/rsrcirreg/c[17]_i_3/O
                         net (fo=1, routed)           0.450    31.940    rsrc1/rsrcirreg/rsrcalu/bcd_out1_out[16]
    SLICE_X8Y142         LUT6 (Prop_lut6_I2_O)        0.124    32.064 r  rsrc1/rsrcirreg/c[17]_i_1/O
                         net (fo=1, routed)           0.000    32.064    rsrc1/rsrccreg/D[17]
    SLICE_X8Y142         FDRE                                         r  rsrc1/rsrccreg/c_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.507    44.909    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X8Y142         FDRE                                         r  rsrc1/rsrccreg/c_reg[17]/C
                         clock pessimism              0.259    45.169    
                         clock uncertainty           -0.035    45.133    
    SLICE_X8Y142         FDRE (Setup_fdre_C_D)        0.077    45.210    rsrc1/rsrccreg/c_reg[17]
  -------------------------------------------------------------------
                         required time                         45.210    
                         arrival time                         -32.064    
  -------------------------------------------------------------------
                         slack                                 13.146    

Slack (MET) :             13.181ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rsrc1/rsrccreg/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk rise@40.000ns - clk rise@0.000ns)
  Data Path Delay:        26.755ns  (logic 5.160ns (19.286%)  route 21.595ns (80.714%))
  Logic Levels:           23  (LUT2=3 LUT5=7 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 44.908 - 40.000 ) 
    Source Clock Delay      (SCD):    5.274ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     3.487    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.583 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.691     5.274    rsrc1/rsrcirreg/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y122         FDRE (Prop_fdre_C_Q)         0.419     5.693 f  rsrc1/rsrcirreg/ir_reg[31]/Q
                         net (fo=39, routed)          1.100     6.792    rsrc1/rsrcirreg/ir[31]
    SLICE_X4Y122         LUT5 (Prop_lut5_I2_O)        0.325     7.117 f  rsrc1/rsrcirreg/pc[31]_i_4/O
                         net (fo=3, routed)           0.817     7.934    rsrc1/rsrcirreg/pc[31]_i_4_n_0
    SLICE_X2Y122         LUT6 (Prop_lut6_I2_O)        0.326     8.260 f  rsrc1/rsrcirreg/reg0[31]_i_5/O
                         net (fo=27, routed)          0.612     8.873    rsrc1/rsrcirreg/reg0[31]_i_5_n_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I1_O)        0.124     8.997 r  rsrc1/rsrcirreg/reg19[31]_i_2/O
                         net (fo=10, routed)          0.479     9.475    rsrc1/rsrcirreg/reg19[31]_i_2_n_0
    SLICE_X4Y121         LUT6 (Prop_lut6_I5_O)        0.124     9.599 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=149, routed)         1.810    11.409    rsrc1/rsrcregfile/reg0[31]_i_24_0
    SLICE_X15Y110        MUXF7 (Prop_muxf7_S_O)       0.276    11.685 r  rsrc1/rsrcregfile/reg0_reg[30]_i_7/O
                         net (fo=1, routed)           0.955    12.641    rsrc1/rsrcregfile/reg0_reg[30]_i_7_n_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.299    12.940 r  rsrc1/rsrcregfile/reg0[30]_i_6/O
                         net (fo=1, routed)           0.263    13.203    rsrc1/rsrcirreg/reg0[30]_i_2_0
    SLICE_X11Y117        LUT6 (Prop_lut6_I0_O)        0.124    13.327 r  rsrc1/rsrcirreg/reg0[30]_i_4/O
                         net (fo=1, routed)           1.710    15.037    rsrc1/rsrcirreg/reg0[30]_i_4_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.149    15.186 r  rsrc1/rsrcirreg/reg0[30]_i_2/O
                         net (fo=1, routed)           0.478    15.664    rsrc1/rsrcirreg/reg0[30]_i_2_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.332    15.996 r  rsrc1/rsrcirreg/reg0[30]_i_1/O
                         net (fo=75, routed)          1.033    17.029    rsrc1/rsrcirreg/cpu_bus[30]
    SLICE_X12Y144        LUT6 (Prop_lut6_I3_O)        0.124    17.153 r  rsrc1/rsrcirreg/c[31]_i_125/O
                         net (fo=6, routed)           0.866    18.020    rsrc1/rsrcirreg/c[31]_i_125_n_0
    SLICE_X11Y144        LUT5 (Prop_lut5_I1_O)        0.124    18.144 r  rsrc1/rsrcirreg/c[31]_i_106/O
                         net (fo=6, routed)           1.019    19.163    rsrc1/rsrcirreg/c[31]_i_106_n_0
    SLICE_X13Y145        LUT6 (Prop_lut6_I0_O)        0.124    19.287 r  rsrc1/rsrcirreg/c[31]_i_128/O
                         net (fo=6, routed)           1.011    20.298    rsrc1/rsrcirreg/c[31]_i_128_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I1_O)        0.124    20.422 r  rsrc1/rsrcirreg/c[16]_i_59/O
                         net (fo=6, routed)           0.874    21.296    rsrc1/rsrcirreg/c[16]_i_59_n_0
    SLICE_X14Y145        LUT6 (Prop_lut6_I2_O)        0.124    21.420 r  rsrc1/rsrcirreg/c[16]_i_54/O
                         net (fo=6, routed)           1.202    22.622    rsrc1/rsrcirreg/c[16]_i_54_n_0
    SLICE_X15Y145        LUT5 (Prop_lut5_I4_O)        0.152    22.774 r  rsrc1/rsrcirreg/c[12]_i_57/O
                         net (fo=5, routed)           1.203    23.977    rsrc1/rsrcirreg/c[12]_i_57_n_0
    SLICE_X11Y146        LUT6 (Prop_lut6_I0_O)        0.326    24.303 r  rsrc1/rsrcirreg/c[12]_i_47/O
                         net (fo=6, routed)           0.850    25.153    rsrc1/rsrcirreg/c[12]_i_47_n_0
    SLICE_X9Y146         LUT5 (Prop_lut5_I4_O)        0.152    25.305 r  rsrc1/rsrcirreg/c[20]_i_41/O
                         net (fo=5, routed)           0.859    26.164    rsrc1/rsrcirreg/c[20]_i_41_n_0
    SLICE_X9Y147         LUT5 (Prop_lut5_I0_O)        0.360    26.524 r  rsrc1/rsrcirreg/c[24]_i_48/O
                         net (fo=5, routed)           0.847    27.371    rsrc1/rsrcirreg/c[24]_i_48_n_0
    SLICE_X8Y147         LUT5 (Prop_lut5_I0_O)        0.352    27.723 r  rsrc1/rsrcirreg/c[24]_i_37/O
                         net (fo=5, routed)           1.416    29.139    rsrc1/rsrcirreg/c[24]_i_37_n_0
    SLICE_X7Y146         LUT6 (Prop_lut6_I0_O)        0.328    29.467 r  rsrc1/rsrcirreg/c[24]_i_19/O
                         net (fo=6, routed)           0.620    30.087    rsrc1/rsrcirreg/c[24]_i_19_n_0
    SLICE_X5Y146         LUT6 (Prop_lut6_I4_O)        0.124    30.211 r  rsrc1/rsrcirreg/c[24]_i_6/O
                         net (fo=5, routed)           0.820    31.031    rsrc1/rsrcirreg/c[24]_i_6_n_0
    SLICE_X7Y145         LUT6 (Prop_lut6_I0_O)        0.124    31.155 r  rsrc1/rsrcirreg/c[21]_i_3/O
                         net (fo=1, routed)           0.749    31.904    rsrc1/rsrcirreg/c[21]_i_3_n_0
    SLICE_X8Y140         LUT5 (Prop_lut5_I1_O)        0.124    32.028 r  rsrc1/rsrcirreg/c[21]_i_1/O
                         net (fo=1, routed)           0.000    32.028    rsrc1/rsrccreg/D[21]
    SLICE_X8Y140         FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       40.000    40.000 r  
    H16                                               0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.401    41.401 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911    43.312    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.403 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        1.506    44.908    rsrc1/rsrccreg/clk_IBUF_BUFG
    SLICE_X8Y140         FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/C
                         clock pessimism              0.259    45.168    
                         clock uncertainty           -0.035    45.132    
    SLICE_X8Y140         FDRE (Setup_fdre_C_D)        0.077    45.209    rsrc1/rsrccreg/c_reg[21]
  -------------------------------------------------------------------
                         required time                         45.209    
                         arrival time                         -32.028    
  -------------------------------------------------------------------
                         slack                                 13.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_512_767_25_25/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.312%)  route 0.309ns (68.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.597     1.502    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=534, routed)         0.309     1.952    sram1/myarray_reg_512_767_25_25/A0
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.871     2.021    sram1/myarray_reg_512_767_25_25/WCLK
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.542    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.852    sram1/myarray_reg_512_767_25_25/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_512_767_25_25/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.312%)  route 0.309ns (68.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.597     1.502    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=534, routed)         0.309     1.952    sram1/myarray_reg_512_767_25_25/A0
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.871     2.021    sram1/myarray_reg_512_767_25_25/WCLK
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.542    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.852    sram1/myarray_reg_512_767_25_25/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_512_767_25_25/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.312%)  route 0.309ns (68.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.597     1.502    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=534, routed)         0.309     1.952    sram1/myarray_reg_512_767_25_25/A0
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.871     2.021    sram1/myarray_reg_512_767_25_25/WCLK
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.542    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.852    sram1/myarray_reg_512_767_25_25/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_512_767_25_25/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.312%)  route 0.309ns (68.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.597     1.502    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=534, routed)         0.309     1.952    sram1/myarray_reg_512_767_25_25/A0
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.871     2.021    sram1/myarray_reg_512_767_25_25/WCLK
    SLICE_X2Y106         RAMS64E                                      r  sram1/myarray_reg_512_767_25_25/RAMS64E_D/CLK
                         clock pessimism             -0.479     1.542    
    SLICE_X2Y106         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.852    sram1/myarray_reg_512_767_25_25/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_256_511_26_26/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.322%)  route 0.309ns (68.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.596     1.501    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rsrc1/rsrcmareg/address_reg[3]/Q
                         net (fo=536, routed)         0.309     1.951    sram1/myarray_reg_256_511_26_26/A1
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.870     2.020    sram1/myarray_reg_256_511_26_26/WCLK
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y109         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.827    sram1/myarray_reg_256_511_26_26/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_256_511_26_26/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.322%)  route 0.309ns (68.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.596     1.501    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rsrc1/rsrcmareg/address_reg[3]/Q
                         net (fo=536, routed)         0.309     1.951    sram1/myarray_reg_256_511_26_26/A1
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.870     2.020    sram1/myarray_reg_256_511_26_26/WCLK
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y109         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.827    sram1/myarray_reg_256_511_26_26/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_256_511_26_26/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.322%)  route 0.309ns (68.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.596     1.501    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rsrc1/rsrcmareg/address_reg[3]/Q
                         net (fo=536, routed)         0.309     1.951    sram1/myarray_reg_256_511_26_26/A1
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.870     2.020    sram1/myarray_reg_256_511_26_26/WCLK
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_C/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y109         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.827    sram1/myarray_reg_256_511_26_26/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_256_511_26_26/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.322%)  route 0.309ns (68.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.596     1.501    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X3Y110         FDRE                                         r  rsrc1/rsrcmareg/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  rsrc1/rsrcmareg/address_reg[3]/Q
                         net (fo=536, routed)         0.309     1.951    sram1/myarray_reg_256_511_26_26/A1
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.870     2.020    sram1/myarray_reg_256_511_26_26/WCLK
    SLICE_X2Y109         RAMS64E                                      r  sram1/myarray_reg_256_511_26_26/RAMS64E_D/CLK
                         clock pessimism             -0.502     1.518    
    SLICE_X2Y109         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.827    sram1/myarray_reg_256_511_26_26/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_256_511_0_0/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.995%)  route 0.314ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.597     1.502    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=534, routed)         0.314     1.957    sram1/myarray_reg_256_511_0_0/A0
    SLICE_X6Y106         RAMS64E                                      r  sram1/myarray_reg_256_511_0_0/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.867     2.018    sram1/myarray_reg_256_511_0_0/WCLK
    SLICE_X6Y106         RAMS64E                                      r  sram1/myarray_reg_256_511_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y106         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.828    sram1/myarray_reg_256_511_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sram1/myarray_reg_256_511_0_0/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.995%)  route 0.314ns (69.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.879    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.905 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.597     1.502    rsrc1/rsrcmareg/clk_IBUF_BUFG
    SLICE_X4Y106         FDRE                                         r  rsrc1/rsrcmareg/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  rsrc1/rsrcmareg/address_reg[2]/Q
                         net (fo=534, routed)         0.314     1.957    sram1/myarray_reg_256_511_0_0/A0
    SLICE_X6Y106         RAMS64E                                      r  sram1/myarray_reg_256_511_0_0/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.427     0.427 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.121    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.150 r  clk_IBUF_BUFG_inst/O
                         net (fo=1825, routed)        0.867     2.018    sram1/myarray_reg_256_511_0_0/WCLK
    SLICE_X6Y106         RAMS64E                                      r  sram1/myarray_reg_256_511_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X6Y106         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.828    sram1/myarray_reg_256_511_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X3Y120    rsrc1/rsrccontrol/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X2Y133    rsrc1/rsrccreg/c_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X6Y135    rsrc1/rsrccreg/c_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X12Y140   rsrc1/rsrccreg/c_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X10Y136   rsrc1/rsrccreg/c_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X10Y139   rsrc1/rsrccreg/c_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X11Y137   rsrc1/rsrccreg/c_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X10Y140   rsrc1/rsrccreg/c_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         40.000      39.000     SLICE_X9Y135    rsrc1/rsrccreg/c_reg[16]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X14Y112   sram1/myarray_reg_0_255_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X14Y112   sram1/myarray_reg_0_255_21_21/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X14Y112   sram1/myarray_reg_0_255_21_21/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X14Y112   sram1/myarray_reg_0_255_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X6Y97     sram1/myarray_reg_256_511_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X6Y97     sram1/myarray_reg_256_511_10_10/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X6Y97     sram1/myarray_reg_256_511_10_10/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X6Y97     sram1/myarray_reg_256_511_10_10/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X8Y116    sram1/myarray_reg_256_511_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X8Y116    sram1/myarray_reg_256_511_27_27/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y101   sram1/myarray_reg_256_511_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y101   sram1/myarray_reg_256_511_2_2/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y101   sram1/myarray_reg_256_511_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X12Y101   sram1/myarray_reg_256_511_2_2/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X10Y101   sram1/myarray_reg_256_511_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X10Y101   sram1/myarray_reg_256_511_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X10Y101   sram1/myarray_reg_256_511_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X10Y101   sram1/myarray_reg_256_511_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X6Y117    sram1/myarray_reg_0_255_28_28/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         20.000      18.750     SLICE_X6Y117    sram1/myarray_reg_0_255_28_28/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        7.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.780ns  (logic 0.580ns (20.865%)  route 2.200ns (79.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.696     5.298    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 f  cnt_reg[0]/Q
                         net (fo=2, routed)           2.200     7.954    cnt[0]
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.124     8.078 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.078    plusOp[0]
    SLICE_X0Y120         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.578    15.000    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.298    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.029    15.292    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.608ns (21.654%)  route 2.200ns (78.346%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.696     5.298    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  cnt_reg[0]/Q
                         net (fo=2, routed)           2.200     7.954    cnt[0]
    SLICE_X0Y120         LUT2 (Prop_lut2_I0_O)        0.152     8.106 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.106    plusOp[1]
    SLICE_X0Y120         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.578    15.000    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.298    15.298    
                         clock uncertainty           -0.035    15.263    
    SLICE_X0Y120         FDRE (Setup_fdre_C_D)        0.075    15.338    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.338    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  7.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.226ns (43.093%)  route 0.298ns (56.907%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.589     1.508    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.128     1.636 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.298     1.935    clk25_OBUF
    SLICE_X0Y120         LUT2 (Prop_lut2_I1_O)        0.098     2.033 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.033    plusOp[1]
    SLICE_X0Y120         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.860     2.025    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.107     1.615    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             1.092ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.726%)  route 0.997ns (84.274%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.589     1.508    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  cnt_reg[0]/Q
                         net (fo=2, routed)           0.997     2.646    cnt[0]
    SLICE_X0Y120         LUT1 (Prop_lut1_I0_O)        0.045     2.691 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.691    plusOp[0]
    SLICE_X0Y120         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.860     2.025    clk100_IBUF_BUFG
    SLICE_X0Y120         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X0Y120         FDRE (Hold_fdre_C_D)         0.091     1.599    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  1.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y120    cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y120    cnt_reg[1]/C



