;redcode
;assert 1
	SPL 0, #-22
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -1, <-20
	SUB #0, -2
	SUB #0, -2
	SUB #0, -2
	SUB 0, -0
	SUB -207, <-120
	SUB -207, <-120
	SPL 100, 600
	SUB @-127, 100
	SLT 101, 100
	SLT 101, 100
	ADD #270, <0
	SUB @127, 100
	SUB -7, <-420
	ADD #400, -2
	ADD #400, -2
	SUB -207, <-120
	SUB 500, 92
	SLT #400, -2
	SUB -207, <-120
	ADD #270, <0
	SPL 0, <104
	ADD 500, 92
	MOV -1, <-20
	ADD #400, -2
	SPL 0, #2
	ADD #400, -2
	CMP <12, @10
	SUB 20, @12
	SUB @-127, 100
	SUB 20, @12
	SUB #0, -2
	SUB 20, @12
	JMP @12, #200
	SUB 500, 92
	SUB @-127, 100
	MOV -1, <-20
	SLT #400, -2
	MOV -1, <-20
	ADD 300, 90
	SUB -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	MOV -1, <-20
	DJN -1, @-20
	JMN 0, <-120
	SUB 12, @10
	DJN 0, <-120
	SUB 30, 9
	SUB @-857, 300
	SUB #272, @200
	SUB #72, @200
	SUB #272, @200
	SUB 12, @10
	DJN <-130, 8
	SUB 12, @10
	DJN <-130, 8
	CMP -207, <-120
	SUB 12, @10
	SUB 12, @10
	SLT 700, 91
	SUB @-857, 300
	SUB @-857, -300
	CMP @-127, -100
	SUB -207, <-120
	CMP @-127, -100
	SUB -207, <-120
	MOV -7, <-20
	CMP @121, 103
	SUB @-127, 100
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SPL 0, <402
	SUB 285, @30
	JMN 0, <-120
	MOV -7, <-20
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <402
	CMP -207, <-120
	ADD #270, <1
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 0, <-120
	SUB 12, @10
