timestamp 1654728621
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
port "OUT" 71 32375 782 32604 859 m1
port "C[31]" 36 30603 1 30647 793 m2
port "C[30]" 37 28715 1 28759 793 m2
port "C[29]" 38 26827 1 26871 793 m2
port "C[28]" 39 24939 1 24983 793 m2
port "C[27]" 40 23051 1 23095 793 m2
port "C[26]" 41 21163 1 21207 793 m2
port "C[25]" 42 19275 1 19319 793 m2
port "C[24]" 43 17387 1 17431 793 m2
port "C[23]" 44 15499 1 15543 793 m2
port "C[22]" 45 13611 1 13655 793 m2
port "C[21]" 46 11723 1 11767 793 m2
port "C[20]" 47 9835 1 9879 793 m2
port "C[19]" 48 7947 1 7991 793 m2
port "C[18]" 49 6059 1 6103 793 m2
port "C[17]" 50 4171 1 4215 793 m2
port "C[16]" 51 2283 1 2327 793 m2
port "C[15]" 52 395 1 439 793 m2
port "RESET" 70 0 3036 536 3129 m3
port "C[0]" 67 30144 5465 30188 6257 m2
port "C[1]" 66 28256 5465 28300 6257 m2
port "C[2]" 65 26368 5465 26412 6257 m2
port "C[3]" 64 24480 5465 24524 6257 m2
port "C[4]" 63 22592 5465 22636 6257 m2
port "C[5]" 62 20704 5465 20748 6257 m2
port "C[6]" 61 18816 5465 18860 6257 m2
port "C[7]" 60 16928 5465 16972 6257 m2
port "C[8]" 59 15040 5465 15084 6257 m2
port "C[9]" 58 13152 5465 13196 6257 m2
port "C[10]" 57 11264 5465 11308 6257 m2
port "C[11]" 56 9376 5465 9420 6257 m2
port "C[12]" 55 7488 5465 7532 6257 m2
port "C[13]" 54 5600 5465 5644 6257 m2
port "C[14]" 53 3712 5465 3756 6257 m2
port "VDD" 72 3795 1 4133 6257 m4
port "VSS" 73 1897 1 2235 6259 m4
node "sky130_fd_sc_hd__tapvpwrvgnd_1_0/tapvpwrvgnd_1" 0 0 19389 2871 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" 0 0 32356 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" "OUT"
node "a_32186_626#" 0 0 32186 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/C" 0 0 30681 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/C" "C[31]"
node "brbufhalf_32_0/unitcell2buf_32_0/buf_out" 0 0 30468 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30298_626#" 0 0 30298 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_0/C" 0 0 28793 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_0/C" "C[30]"
node "brbufhalf_32_0/unitcell2buf_32_1/buf_out" 0 0 28580 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28410_626#" 0 0 28410 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_1/C" 0 0 26905 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_1/C" "C[29]"
node "brbufhalf_32_0/unitcell2buf_32_2/buf_out" 0 0 26692 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26522_626#" 0 0 26522 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_2/C" 0 0 25017 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_2/C" "C[28]"
node "brbufhalf_32_0/unitcell2buf_32_3/buf_out" 0 0 24804 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24634_626#" 0 0 24634 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_3/C" 0 0 23129 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_3/C" "C[27]"
node "brbufhalf_32_0/unitcell2buf_32_4/buf_out" 0 0 22916 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22746_626#" 0 0 22746 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_4/C" 0 0 21241 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_4/C" "C[26]"
node "brbufhalf_32_0/unitcell2buf_32_5/buf_out" 0 0 21028 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20858_626#" 0 0 20858 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_5/C" 0 0 19353 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_5/C" "C[25]"
node "brbufhalf_32_0/unitcell2buf_32_6/buf_out" 0 0 19140 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18970_626#" 0 0 18970 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_6/C" 0 0 17465 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_6/C" "C[24]"
node "brbufhalf_32_0/unitcell2bufcut_32_1/buf_out" 0 0 17258 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17088_626#" 0 0 17088 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_1/C" 0 0 15583 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_1/C" "C[23]"
node "brbufhalf_32_0/unitcell2buf_32_7/buf_out" 0 0 15370 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15200_626#" 0 0 15200 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_7/C" 0 0 13695 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_7/C" "C[22]"
node "brbufhalf_32_0/unitcell2buf_32_8/buf_out" 0 0 13482 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13312_626#" 0 0 13312 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_8/C" 0 0 11807 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_8/C" "C[21]"
node "brbufhalf_32_0/unitcell2buf_32_9/buf_out" 0 0 11594 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11424_626#" 0 0 11424 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_9/C" 0 0 9919 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_9/C" "C[20]"
node "brbufhalf_32_0/unitcell2buf_32_10/buf_out" 0 0 9706 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9536_626#" 0 0 9536 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_10/C" 0 0 8031 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_10/C" "C[19]"
node "brbufhalf_32_0/unitcell2buf_32_11/buf_out" 0 0 7818 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7648_626#" 0 0 7648 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_11/C" 0 0 6143 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_11/C" "C[18]"
node "brbufhalf_32_0/unitcell2buf_32_12/buf_out" 0 0 5930 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5760_626#" 0 0 5760 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_12/C" 0 0 4255 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2buf_32_12/C" "C[17]"
node "unitcell2buf_32_1/buf_out" 0 0 4042 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3872_626#" 0 0 3872 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "unitcell2buf_32_1/C" 0 0 2367 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "unitcell2buf_32_1/C" "C[16]"
node "unitcell2buf_32_0/buf_out" 0 0 2154 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1984_626#" 0 0 1984 626 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "unitcell2buf_32_0/C" 0 0 479 772 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "unitcell2buf_32_0/C" "C[15]"
node "a_31718_1924#" 0 0 31718 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 0 0 29373 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30767_620#" 0 0 30767 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30993_766#" 0 0 30993 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31357_703#" 0 0 31357 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_31359_1759#" 0 0 31359 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30894_1924#" 0 0 30894 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30812_1924#" 0 0 30812 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29830_1924#" 0 0 29830 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_0/IN" 0 0 27485 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28879_620#" 0 0 28879 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29105_766#" 0 0 29105 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29469_703#" 0 0 29469 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_30807_1826#" 0 0 30807 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29471_1759#" 0 0 29471 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29006_1924#" 0 0 29006 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28924_1924#" 0 0 28924 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27942_1924#" 0 0 27942 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_1/IN" 0 0 25597 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26991_620#" 0 0 26991 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27217_766#" 0 0 27217 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27581_703#" 0 0 27581 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28919_1826#" 0 0 28919 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27583_1759#" 0 0 27583 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27118_1924#" 0 0 27118 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27036_1924#" 0 0 27036 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26054_1924#" 0 0 26054 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_2/IN" 0 0 23709 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25103_620#" 0 0 25103 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25329_766#" 0 0 25329 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25693_703#" 0 0 25693 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27031_1826#" 0 0 27031 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25695_1759#" 0 0 25695 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25230_1924#" 0 0 25230 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25148_1924#" 0 0 25148 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24166_1924#" 0 0 24166 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_3/IN" 0 0 21821 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23215_620#" 0 0 23215 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23441_766#" 0 0 23441 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23805_703#" 0 0 23805 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25143_1826#" 0 0 25143 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23807_1759#" 0 0 23807 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23342_1924#" 0 0 23342 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23260_1924#" 0 0 23260 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22278_1924#" 0 0 22278 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_4/IN" 0 0 19933 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21327_620#" 0 0 21327 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21553_766#" 0 0 21553 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21917_703#" 0 0 21917 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23255_1826#" 0 0 23255 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21919_1759#" 0 0 21919 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21454_1924#" 0 0 21454 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21372_1924#" 0 0 21372 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20390_1924#" 0 0 20390 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_5/IN" 0 0 18045 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19439_620#" 0 0 19439 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19665_766#" 0 0 19665 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20029_703#" 0 0 20029 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21367_1826#" 0 0 21367 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20031_1759#" 0 0 20031 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19566_1924#" 0 0 19566 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19484_1924#" 0 0 19484 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18502_1924#" 0 0 18502 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_6/IN" 0 0 16163 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17551_620#" 0 0 17551 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17777_766#" 0 0 17777 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18141_703#" 0 0 18141 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19479_1826#" 0 0 19479 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18143_1759#" 0 0 18143 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17678_1924#" 0 0 17678 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17596_1924#" 0 0 17596 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16620_1924#" 0 0 16620 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 0 0 14275 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15669_620#" 0 0 15669 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15895_766#" 0 0 15895 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16259_703#" 0 0 16259 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17591_1826#" 0 0 17591 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16261_1759#" 0 0 16261 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15796_1924#" 0 0 15796 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15714_1924#" 0 0 15714 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14732_1924#" 0 0 14732 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_7/IN" 0 0 12387 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13781_620#" 0 0 13781 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14007_766#" 0 0 14007 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14371_703#" 0 0 14371 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15709_1826#" 0 0 15709 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14373_1759#" 0 0 14373 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13908_1924#" 0 0 13908 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13826_1924#" 0 0 13826 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12844_1924#" 0 0 12844 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_8/IN" 0 0 10499 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11893_620#" 0 0 11893 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12119_766#" 0 0 12119 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12483_703#" 0 0 12483 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13821_1826#" 0 0 13821 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12485_1759#" 0 0 12485 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12020_1924#" 0 0 12020 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11938_1924#" 0 0 11938 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10956_1924#" 0 0 10956 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_9/IN" 0 0 8611 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10005_620#" 0 0 10005 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10231_766#" 0 0 10231 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10595_703#" 0 0 10595 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11933_1826#" 0 0 11933 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10597_1759#" 0 0 10597 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10132_1924#" 0 0 10132 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10050_1924#" 0 0 10050 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9068_1924#" 0 0 9068 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_10/IN" 0 0 6723 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8117_620#" 0 0 8117 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8343_766#" 0 0 8343 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8707_703#" 0 0 8707 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10045_1826#" 0 0 10045 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8709_1759#" 0 0 8709 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8244_1924#" 0 0 8244 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8162_1924#" 0 0 8162 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7180_1924#" 0 0 7180 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_12/OUT" 0 0 4835 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6229_620#" 0 0 6229 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6455_766#" 0 0 6455 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6819_703#" 0 0 6819 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8157_1826#" 0 0 8157 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6821_1759#" 0 0 6821 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6356_1924#" 0 0 6356 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6274_1924#" 0 0 6274 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5292_1924#" 0 0 5292 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_12/IN" 0 0 2947 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4341_620#" 0 0 4341 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4567_766#" 0 0 4567 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4931_703#" 0 0 4931 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6269_1826#" 0 0 6269 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4933_1759#" 0 0 4933 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4468_1924#" 0 0 4468 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4386_1924#" 0 0 4386 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3404_1924#" 0 0 3404 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "unitcell2buf_32_0/OUT" 0 0 1059 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2453_620#" 0 0 2453 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2679_766#" 0 0 2679 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3043_703#" 0 0 3043 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4381_1826#" 0 0 4381 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3045_1759#" 0 0 3045 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2580_1924#" 0 0 2580 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2498_1924#" 0 0 2498 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1516_1924#" 0 0 1516 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_565_620#" 0 0 565 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_791_766#" 0 0 791 766 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1155_703#" 0 0 1155 703 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2493_1826#" 0 0 2493 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_1157_1759#" 0 0 1157 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_692_1924#" 0 0 692 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_610_1924#" 0 0 610 1924 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_605_1826#" 0 0 605 1826 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_0/RESET" 0 0 17720 1862 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2buf_32_7/RESET" 0 0 734 1862 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 0 0 16686 2918 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 0 0 16596 3070 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "invcell_0/sky130_fd_sc_hd__inv_2_0/A" "RESET"
node "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 0 0 15135 3070 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 0 0 17963 2918 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 0 0 7953 2608 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29849_4134#" 0 0 29849 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29025_4134#" 0 0 29025 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27961_4134#" 0 0 27961 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27137_4134#" 0 0 27137 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26073_4134#" 0 0 26073 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25249_4134#" 0 0 25249 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24185_4134#" 0 0 24185 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23361_4134#" 0 0 23361 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22297_4134#" 0 0 22297 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21473_4134#" 0 0 21473 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20409_4134#" 0 0 20409 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19585_4134#" 0 0 19585 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18521_4134#" 0 0 18521 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17697_4134#" 0 0 17697 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16639_4134#" 0 0 16639 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15815_4134#" 0 0 15815 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14751_4134#" 0 0 14751 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_7/RESET" 0 0 17593 4366 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13927_4134#" 0 0 13927 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12863_4134#" 0 0 12863 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12039_4134#" 0 0 12039 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10975_4134#" 0 0 10975 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10151_4134#" 0 0 10151 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9087_4134#" 0 0 9087 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8263_4134#" 0 0 8263 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7199_4134#" 0 0 7199 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6375_4134#" 0 0 6375 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5311_4134#" 0 0 5311 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4487_4134#" 0 0 4487 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3423_4134#" 0 0 3423 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2599_4134#" 0 0 2599 4134 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_0/RESET" 0 0 2495 4366 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 0 0 29440 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29536_4699#" 0 0 29536 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29040_5195#" 0 0 29040 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27648_4699#" 0 0 27648 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_12/C" 0 0 30018 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_12/C" "C[0]"
node "brbufhalf_32_1/unitcell2buf_32_12/buf_out" 0 0 28377 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28427_5401#" 0 0 28427 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27152_5195#" 0 0 27152 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25760_4699#" 0 0 25760 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_11/C" 0 0 28130 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_11/C" "C[1]"
node "brbufhalf_32_1/unitcell2buf_32_11/buf_out" 0 0 26489 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26539_5401#" 0 0 26539 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25264_5195#" 0 0 25264 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23872_4699#" 0 0 23872 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_10/C" 0 0 26242 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_10/C" "C[2]"
node "brbufhalf_32_1/unitcell2buf_32_10/buf_out" 0 0 24601 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24651_5401#" 0 0 24651 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23376_5195#" 0 0 23376 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21984_4699#" 0 0 21984 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_9/C" 0 0 24354 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_9/C" "C[3]"
node "brbufhalf_32_1/unitcell2buf_32_9/buf_out" 0 0 22713 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_22763_5401#" 0 0 22763 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21488_5195#" 0 0 21488 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20096_4699#" 0 0 20096 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_8/C" 0 0 22466 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_8/C" "C[4]"
node "brbufhalf_32_1/unitcell2buf_32_8/buf_out" 0 0 20825 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20875_5401#" 0 0 20875 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19600_5195#" 0 0 19600 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18208_4699#" 0 0 18208 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_7/C" 0 0 20578 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_7/C" "C[5]"
node "brbufhalf_32_1/unitcell2buf_32_7/buf_out" 0 0 18937 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18987_5401#" 0 0 18987 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17712_5195#" 0 0 17712 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16326_4699#" 0 0 16326 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_1/C" 0 0 18690 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2bufcut_32_1/C" "C[6]"
node "brbufhalf_32_1/unitcell2bufcut_32_1/buf_out" 0 0 17049 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17099_5401#" 0 0 17099 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15830_5195#" 0 0 15830 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14438_4699#" 0 0 14438 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_6/C" 0 0 16808 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_6/C" "C[7]"
node "brbufhalf_32_1/unitcell2buf_32_6/buf_out" 0 0 15167 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15217_5401#" 0 0 15217 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13942_5195#" 0 0 13942 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12550_4699#" 0 0 12550 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_5/C" 0 0 14920 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_5/C" "C[8]"
node "brbufhalf_32_1/unitcell2buf_32_5/buf_out" 0 0 13279 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13329_5401#" 0 0 13329 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12054_5195#" 0 0 12054 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10662_4699#" 0 0 10662 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_4/C" 0 0 13032 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_4/C" "C[9]"
node "brbufhalf_32_1/unitcell2buf_32_4/buf_out" 0 0 11391 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11441_5401#" 0 0 11441 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10166_5195#" 0 0 10166 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8774_4699#" 0 0 8774 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_3/C" 0 0 11144 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_3/C" "C[10]"
node "brbufhalf_32_1/unitcell2buf_32_3/buf_out" 0 0 9503 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9553_5401#" 0 0 9553 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8278_5195#" 0 0 8278 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6886_4699#" 0 0 6886 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_2/C" 0 0 9256 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_2/C" "C[11]"
node "brbufhalf_32_1/unitcell2buf_32_2/buf_out" 0 0 7615 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_7665_5401#" 0 0 7665 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6390_5195#" 0 0 6390 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4998_4699#" 0 0 4998 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_1/C" 0 0 7368 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_1/C" "C[12]"
node "brbufhalf_32_1/unitcell2buf_32_1/buf_out" 0 0 5727 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5777_5401#" 0 0 5777 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4502_5195#" 0 0 4502 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3110_4699#" 0 0 3110 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_0/C" 0 0 5480 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2buf_32_0/C" "C[13]"
node "brbufhalf_32_1/unitcell2buf_32_0/buf_out" 0 0 3839 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3889_5401#" 0 0 3889 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2614_5195#" 0 0 2614 5195 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_0/C" 0 0 3592 5162 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_1/unitcell2bufcut_32_0/C" "C[14]"
node "brbufhalf_32_1/unitcell2bufcut_32_0/buf_out" 0 0 1951 5182 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2001_5401#" 0 0 2001 5401 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29538_5755#" 0 0 29538 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_12/OUT" 0 0 27552 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_29013_4454#" 0 0 29013 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27650_5755#" 0 0 27650 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_10/IN" 0 0 25664 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_27125_4454#" 0 0 27125 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25762_5755#" 0 0 25762 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_9/IN" 0 0 23776 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25237_4454#" 0 0 25237 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23874_5755#" 0 0 23874 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_8/IN" 0 0 21888 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23349_4454#" 0 0 23349 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21986_5755#" 0 0 21986 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_7/IN" 0 0 20000 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21461_4454#" 0 0 21461 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_20098_5755#" 0 0 20098 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 0 0 18112 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19573_4454#" 0 0 19573 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_18210_5755#" 0 0 18210 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_6/IN" 0 0 16230 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17685_4454#" 0 0 17685 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_16328_5755#" 0 0 16328 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_5/IN" 0 0 14342 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15803_4454#" 0 0 15803 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_14440_5755#" 0 0 14440 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_4/IN" 0 0 12454 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13915_4454#" 0 0 13915 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12552_5755#" 0 0 12552 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_3/IN" 0 0 10566 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_12027_4454#" 0 0 12027 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10664_5755#" 0 0 10664 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_2/IN" 0 0 8678 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_10139_4454#" 0 0 10139 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8776_5755#" 0 0 8776 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_1/IN" 0 0 6790 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8251_4454#" 0 0 8251 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6888_5755#" 0 0 6888 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2buf_32_0/IN" 0 0 4902 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6363_4454#" 0 0 6363 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_5000_5755#" 0 0 5000 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 0 0 3014 4699 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4475_4454#" 0 0 4475 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_3112_5755#" 0 0 3112 5755 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 0 0 1061 1759 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2587_4454#" 0 0 2587 4454 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28822_5154#" 0 0 28822 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_28770_5180#" 0 0 28770 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26934_5154#" 0 0 26934 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_26882_5180#" 0 0 26882 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_25046_5154#" 0 0 25046 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_24994_5180#" 0 0 24994 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23158_5154#" 0 0 23158 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_23106_5180#" 0 0 23106 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21270_5154#" 0 0 21270 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_21218_5180#" 0 0 21218 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19382_5154#" 0 0 19382 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_19330_5180#" 0 0 19330 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17494_5154#" 0 0 17494 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_17442_5180#" 0 0 17442 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15612_5154#" 0 0 15612 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_15560_5180#" 0 0 15560 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13724_5154#" 0 0 13724 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_13672_5180#" 0 0 13672 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11836_5154#" 0 0 11836 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_11784_5180#" 0 0 11784 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9948_5154#" 0 0 9948 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9896_5180#" 0 0 9896 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8060_5154#" 0 0 8060 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_8008_5180#" 0 0 8008 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6172_5154#" 0 0 6172 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_6120_5180#" 0 0 6120 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4284_5154#" 0 0 4284 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_4232_5180#" 0 0 4232 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2396_5154#" 0 0 2396 5154 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_2344_5180#" 0 0 2344 5180 pdif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 0 0 377 834 nw 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "VDD"
substrate "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 0 0 483 620 ndif 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
equiv "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "VSS"
device msubckt sky130_fd_pr__nfet_01v8 31343 373 31344 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_30767_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0 "a_31357_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 31247 373 31248 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_30993_766#" 60 0 "a_30812_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29455 373 29456 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28879_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0 "a_29469_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29359 373 29360 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_29105_766#" 60 0 "a_28924_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27567 373 27568 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26991_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0 "a_27581_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27471 373 27472 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_27217_766#" 60 0 "a_27036_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25679 373 25680 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25103_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0 "a_25693_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25583 373 25584 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25329_766#" 60 0 "a_25148_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23791 373 23792 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23215_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0 "a_23805_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23695 373 23696 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23441_766#" 60 0 "a_23260_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21903 373 21904 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21327_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0 "a_21917_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21807 373 21808 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21553_766#" 60 0 "a_21372_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20015 373 20016 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19439_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0 "a_20029_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19919 373 19920 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19665_766#" 60 0 "a_19484_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18127 373 18128 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17551_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0 "a_18141_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18031 373 18032 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17777_766#" 60 0 "a_17596_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16245 373 16246 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15669_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0 "a_16259_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16149 373 16150 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15895_766#" 60 0 "a_15714_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14357 373 14358 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13781_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0 "a_14371_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14261 373 14262 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14007_766#" 60 0 "a_13826_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12469 373 12470 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11893_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0 "a_12483_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12373 373 12374 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_12119_766#" 60 0 "a_11938_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10581 373 10582 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10005_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0 "a_10595_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10485 373 10486 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10231_766#" 60 0 "a_10050_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8693 373 8694 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8117_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0 "a_8707_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8597 373 8598 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8343_766#" 60 0 "a_8162_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6805 373 6806 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6229_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0 "a_6819_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6709 373 6710 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6455_766#" 60 0 "a_6274_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4917 373 4918 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4341_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0 "a_4931_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4821 373 4822 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4567_766#" 60 0 "a_4386_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3029 373 3030 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2453_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0 "a_3043_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2933 373 2934 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2679_766#" 60 0 "a_2498_1924#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1141 373 1142 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_565_620#" 60 0 "unitcell2buf_32_0/OUT" 130 0 "a_1155_703#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1045 373 1046 374 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_791_766#" 60 0 "a_610_1924#" 130 0 "unitcell2buf_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 32326 626 32327 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_32186_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 32238 626 32239 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 60 0 "a_32186_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 31933 628 31934 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_30767_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_30993_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 32326 918 32327 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_32186_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 32238 918 32239 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 60 0 "a_32186_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31933 878 31934 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30767_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_30993_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31657 863 31658 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30767_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_31359_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31327 703 31328 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30993_766#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0 "a_31357_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31231 703 31232 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30767_620#" 60 0 "a_30812_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 30737 620 30738 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_30767_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 30438 626 30439 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_30298_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_0/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 30350 626 30351 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 60 0 "a_30298_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 30045 628 30046 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28879_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_29105_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31011 863 31012 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30993_766#" 60 0 "a_30807_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 30737 870 30738 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_30767_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 30438 918 30439 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30298_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_0/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 30350 918 30351 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 60 0 "a_30298_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 30045 878 30046 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28879_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_29105_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29769 863 29770 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28879_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_29471_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29439 703 29440 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_29105_766#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0 "a_29469_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29343 703 29344 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28879_620#" 60 0 "a_28924_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 28849 620 28850 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_28879_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 28550 626 28551 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28410_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_1/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 28462 626 28463 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/IN" 60 0 "a_28410_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 28157 628 28158 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26991_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_27217_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29123 863 29124 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_29105_766#" 60 0 "a_28919_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28849 870 28850 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_28879_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28550 918 28551 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28410_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_1/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28462 918 28463 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/IN" 60 0 "a_28410_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28157 878 28158 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26991_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_27217_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27881 863 27882 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26991_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_27583_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27551 703 27552 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_27217_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0 "a_27581_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27455 703 27456 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26991_620#" 60 0 "a_27036_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 26961 620 26962 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_26991_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26662 626 26663 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26522_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_2/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 26574 626 26575 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_1/IN" 60 0 "a_26522_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 26269 628 26270 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25103_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_25329_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27235 863 27236 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_27217_766#" 60 0 "a_27031_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26961 870 26962 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_26991_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26662 918 26663 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26522_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_2/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26574 918 26575 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_1/IN" 60 0 "a_26522_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26269 878 26270 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25103_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_25329_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25993 863 25994 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25103_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_25695_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25663 703 25664 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25329_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0 "a_25693_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25567 703 25568 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25103_620#" 60 0 "a_25148_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 25073 620 25074 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_2/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_25103_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24774 626 24775 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24634_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_3/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 24686 626 24687 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_2/IN" 60 0 "a_24634_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 24381 628 24382 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23215_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23441_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25347 863 25348 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25329_766#" 60 0 "a_25143_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25073 870 25074 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_2/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_25103_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24774 918 24775 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24634_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_3/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24686 918 24687 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_2/IN" 60 0 "a_24634_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24381 878 24382 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23215_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23441_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24105 863 24106 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23215_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23807_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23775 703 23776 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23441_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0 "a_23805_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23679 703 23680 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23215_620#" 60 0 "a_23260_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 23185 620 23186 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_3/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23215_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22886 626 22887 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22746_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_4/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 22798 626 22799 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_3/IN" 60 0 "a_22746_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 22493 628 22494 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21327_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21553_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23459 863 23460 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23441_766#" 60 0 "a_23255_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23185 870 23186 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_3/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23215_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22886 918 22887 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22746_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_4/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22798 918 22799 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_3/IN" 60 0 "a_22746_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22493 878 22494 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21327_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21553_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22217 863 22218 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21327_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21919_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21887 703 21888 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21553_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0 "a_21917_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21791 703 21792 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21327_620#" 60 0 "a_21372_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 21297 620 21298 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_4/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21327_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20998 626 20999 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20858_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_5/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 20910 626 20911 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_4/IN" 60 0 "a_20858_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 20605 628 20606 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19439_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_19665_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21571 863 21572 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21553_766#" 60 0 "a_21367_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21297 870 21298 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_4/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21327_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20998 918 20999 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20858_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_5/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20910 918 20911 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_4/IN" 60 0 "a_20858_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20605 878 20606 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19439_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_19665_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20329 863 20330 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19439_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_20031_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19999 703 20000 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19665_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0 "a_20029_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19903 703 19904 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19439_620#" 60 0 "a_19484_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 19409 620 19410 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_5/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_19439_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19110 626 19111 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18970_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_6/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 19022 626 19023 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_5/IN" 60 0 "a_18970_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 18717 628 18718 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17551_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17777_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19683 863 19684 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19665_766#" 60 0 "a_19479_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19409 870 19410 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_5/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_19439_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19110 918 19111 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18970_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_6/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19022 918 19023 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_5/IN" 60 0 "a_18970_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18717 878 18718 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17551_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17777_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18441 863 18442 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17551_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_18143_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18111 703 18112 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17777_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0 "a_18141_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18015 703 18016 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17551_620#" 60 0 "a_17596_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 17521 620 17522 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_6/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17551_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17228 626 17229 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17088_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_1/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 17140 626 17141 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_6/IN" 60 0 "a_17088_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 16835 628 16836 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15669_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15895_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17795 863 17796 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17777_766#" 60 0 "a_17591_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17521 870 17522 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_6/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17551_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17228 918 17229 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17088_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_1/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17140 918 17141 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_6/IN" 60 0 "a_17088_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16835 878 16836 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15669_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15895_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16559 863 16560 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15669_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_16261_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16229 703 16230 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15895_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0 "a_16259_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16133 703 16134 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15669_620#" 60 0 "a_15714_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 15639 620 15640 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15669_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15340 626 15341 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15200_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_7/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 15252 626 15253 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 60 0 "a_15200_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 14947 628 14948 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13781_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_14007_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15913 863 15914 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15895_766#" 60 0 "a_15709_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15639 870 15640 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15669_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15340 918 15341 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15200_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_7/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15252 918 15253 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 60 0 "a_15200_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14947 878 14948 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13781_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_14007_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14671 863 14672 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13781_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_14373_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14341 703 14342 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14007_766#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0 "a_14371_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14245 703 14246 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13781_620#" 60 0 "a_13826_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13751 620 13752 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13781_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13452 626 13453 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13312_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_8/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 13364 626 13365 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/IN" 60 0 "a_13312_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 13059 628 13060 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11893_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_12119_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14025 863 14026 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14007_766#" 60 0 "a_13821_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13751 870 13752 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_13781_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13452 918 13453 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13312_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_8/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13364 918 13365 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/IN" 60 0 "a_13312_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13059 878 13060 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11893_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_12119_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12783 863 12784 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11893_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_12485_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12453 703 12454 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12119_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0 "a_12483_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12357 703 12358 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11893_620#" 60 0 "a_11938_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 11863 620 11864 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_8/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11893_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11564 626 11565 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11424_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_9/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 11476 626 11477 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_8/IN" 60 0 "a_11424_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 11171 628 11172 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10005_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_10231_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12137 863 12138 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12119_766#" 60 0 "a_11933_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11863 870 11864 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_8/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_11893_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11564 918 11565 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11424_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_9/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11476 918 11477 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_8/IN" 60 0 "a_11424_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11171 878 11172 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10005_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10231_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10895 863 10896 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10005_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10597_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10565 703 10566 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10231_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0 "a_10595_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10469 703 10470 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10005_620#" 60 0 "a_10050_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 9975 620 9976 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_9/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_10005_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9676 626 9677 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9536_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_10/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 9588 626 9589 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_9/IN" 60 0 "a_9536_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 9283 628 9284 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8117_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8343_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10249 863 10250 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10231_766#" 60 0 "a_10045_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9975 870 9976 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_9/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10005_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9676 918 9677 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9536_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_10/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9588 918 9589 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_9/IN" 60 0 "a_9536_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9283 878 9284 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8117_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8343_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9007 863 9008 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8117_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8709_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8677 703 8678 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8343_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0 "a_8707_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8581 703 8582 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8117_620#" 60 0 "a_8162_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 8087 620 8088 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_10/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8117_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7788 626 7789 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7648_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_11/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 7700 626 7701 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_10/IN" 60 0 "a_7648_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 7395 628 7396 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6229_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6455_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8361 863 8362 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8343_766#" 60 0 "a_8157_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8087 870 8088 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_10/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8117_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7788 918 7789 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7648_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_11/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7700 918 7701 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_10/IN" 60 0 "a_7648_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7395 878 7396 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6229_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6455_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7119 863 7120 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6229_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6821_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6789 703 6790 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6455_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0 "a_6819_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6693 703 6694 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6229_620#" 60 0 "a_6274_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 6199 620 6200 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_11/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6229_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5900 626 5901 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5760_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "brbufhalf_32_0/unitcell2buf_32_12/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 5812 626 5813 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_12/OUT" 60 0 "a_5760_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 5507 628 5508 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4341_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_4567_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6473 863 6474 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6455_766#" 60 0 "a_6269_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6199 870 6200 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_11/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6229_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5900 918 5901 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5760_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "brbufhalf_32_0/unitcell2buf_32_12/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5812 918 5813 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_12/OUT" 60 0 "a_5760_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5507 878 5508 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4341_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4567_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5231 863 5232 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4341_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4933_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4901 703 4902 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4567_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0 "a_4931_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4805 703 4806 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4341_620#" 60 0 "a_4386_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 4311 620 4312 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_12/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_4341_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4012 626 4013 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3872_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "unitcell2buf_32_1/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 3924 626 3925 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_12/IN" 60 0 "a_3872_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 3619 628 3620 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2453_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_2679_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4585 863 4586 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4567_766#" 60 0 "a_4381_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4311 870 4312 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_12/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4341_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4012 918 4013 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3872_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "unitcell2buf_32_1/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3924 918 3925 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_12/IN" 60 0 "a_3872_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3619 878 3620 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2453_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_2679_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3343 863 3344 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2453_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_3045_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3013 703 3014 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2679_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0 "a_3043_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2917 703 2918 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2453_620#" 60 0 "a_2498_1924#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 2423 620 2424 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_2453_620#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2124 626 2125 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1984_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "unitcell2buf_32_0/buf_out" 104 0
device msubckt sky130_fd_pr__nfet_01v8 2036 626 2037 627 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "unitcell2buf_32_0/OUT" 60 0 "a_1984_626#" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 1731 628 1732 629 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_565_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_791_766#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2697 863 2698 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2679_766#" 60 0 "a_2493_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2423 870 2424 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "unitcell2buf_32_1/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_2453_620#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2124 918 2125 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1984_626#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "unitcell2buf_32_0/buf_out" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2036 918 2037 919 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "unitcell2buf_32_0/OUT" 60 0 "a_1984_626#" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1731 878 1732 879 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_565_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_791_766#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1455 863 1456 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_565_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_1157_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1125 703 1126 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_791_766#" 60 0 "unitcell2buf_32_0/OUT" 200 0 "a_1155_703#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1029 703 1030 704 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_565_620#" 60 0 "a_610_1924#" 200 0 "unitcell2buf_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 535 620 536 621 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_565_620#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 809 863 810 864 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_791_766#" 60 0 "a_605_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 535 870 536 871 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "unitcell2buf_32_0/C" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_565_620#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 31345 1429 31346 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_30767_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0 "a_31359_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 31249 1429 31250 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_30993_766#" 60 0 "a_30807_1826#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29457 1429 29458 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28879_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0 "a_29471_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29361 1429 29362 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_29105_766#" 60 0 "a_28919_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27569 1429 27570 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26991_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0 "a_27583_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27473 1429 27474 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_27217_766#" 60 0 "a_27031_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25681 1429 25682 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25103_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0 "a_25695_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25585 1429 25586 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25329_766#" 60 0 "a_25143_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23793 1429 23794 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23215_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0 "a_23807_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23697 1429 23698 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23441_766#" 60 0 "a_23255_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21905 1429 21906 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21327_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0 "a_21919_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21809 1429 21810 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21553_766#" 60 0 "a_21367_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20017 1429 20018 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19439_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0 "a_20031_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19921 1429 19922 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19665_766#" 60 0 "a_19479_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18129 1429 18130 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17551_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0 "a_18143_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18033 1429 18034 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17777_766#" 60 0 "a_17591_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16247 1429 16248 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15669_620#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0 "a_16261_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16151 1429 16152 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15895_766#" 60 0 "a_15709_1826#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14359 1429 14360 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13781_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0 "a_14373_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14263 1429 14264 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14007_766#" 60 0 "a_13821_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12471 1429 12472 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11893_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0 "a_12485_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12375 1429 12376 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_12119_766#" 60 0 "a_11933_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10583 1429 10584 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10005_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0 "a_10597_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10487 1429 10488 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10231_766#" 60 0 "a_10045_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8695 1429 8696 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8117_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0 "a_8709_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8599 1429 8600 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8343_766#" 60 0 "a_8157_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6807 1429 6808 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6229_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0 "a_6821_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6711 1429 6712 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6455_766#" 60 0 "a_6269_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4919 1429 4920 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4341_620#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0 "a_4933_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4823 1429 4824 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4567_766#" 60 0 "a_4381_1826#" 130 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3031 1429 3032 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2453_620#" 60 0 "unitcell2buf_32_0/OUT" 130 0 "a_3045_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2935 1429 2936 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2679_766#" 60 0 "a_2493_1826#" 130 0 "unitcell2buf_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1143 1429 1144 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_565_620#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0 "a_1157_1759#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1047 1429 1048 1430 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_791_766#" 60 0 "a_605_1826#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 31772 1674 31773 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_31357_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 31688 1674 31689 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_31359_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_31357_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31760 1924 31761 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_31718_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31688 1924 31689 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_31359_1759#" 60 0 "a_31357_703#" 200 0 "a_31718_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31329 1759 31330 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30993_766#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0 "a_31359_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 31233 1759 31234 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30767_620#" 60 0 "a_30807_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 30948 1674 30949 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_30812_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 30864 1674 30865 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_30807_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_30812_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29884 1674 29885 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_29469_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29800 1674 29801 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_29471_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_29469_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 30936 1924 30937 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_30894_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 30864 1924 30865 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_30807_1826#" 60 0 "a_30812_1924#" 200 0 "a_30894_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29872 1924 29873 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_29830_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29800 1924 29801 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_29471_1759#" 60 0 "a_29469_703#" 200 0 "a_29830_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29441 1759 29442 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_29105_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0 "a_29471_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29345 1759 29346 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28879_620#" 60 0 "a_28919_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 29060 1674 29061 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_28924_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 28976 1674 28977 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28919_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_28924_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27996 1674 27997 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_27581_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27912 1674 27913 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_27583_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_27581_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29048 1924 29049 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_29006_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28976 1924 28977 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28919_1826#" 60 0 "a_28924_1924#" 200 0 "a_29006_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27984 1924 27985 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_27942_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27912 1924 27913 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_27583_1759#" 60 0 "a_27581_703#" 200 0 "a_27942_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27553 1759 27554 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_27217_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0 "a_27583_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27457 1759 27458 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26991_620#" 60 0 "a_27031_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 27172 1674 27173 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_27036_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27088 1674 27089 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_27031_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_27036_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26108 1674 26109 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_25693_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26024 1674 26025 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25695_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_25693_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27160 1924 27161 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_27118_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27088 1924 27089 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_27031_1826#" 60 0 "a_27036_1924#" 200 0 "a_27118_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26096 1924 26097 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_26054_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26024 1924 26025 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25695_1759#" 60 0 "a_25693_703#" 200 0 "a_26054_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25665 1759 25666 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25329_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0 "a_25695_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25569 1759 25570 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25103_620#" 60 0 "a_25143_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 25284 1674 25285 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_25148_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25200 1674 25201 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25143_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_25148_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24220 1674 24221 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_23805_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24136 1674 24137 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23807_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23805_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25272 1924 25273 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_25230_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25200 1924 25201 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25143_1826#" 60 0 "a_25148_1924#" 200 0 "a_25230_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24208 1924 24209 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_24166_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24136 1924 24137 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23807_1759#" 60 0 "a_23805_703#" 200 0 "a_24166_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23777 1759 23778 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23441_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0 "a_23807_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23681 1759 23682 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23215_620#" 60 0 "a_23255_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 23396 1674 23397 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_23260_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23312 1674 23313 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23255_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23260_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22332 1674 22333 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_21917_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22248 1674 22249 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21919_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21917_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23384 1924 23385 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_23342_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23312 1924 23313 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23255_1826#" 60 0 "a_23260_1924#" 200 0 "a_23342_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22320 1924 22321 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_22278_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22248 1924 22249 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21919_1759#" 60 0 "a_21917_703#" 200 0 "a_22278_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21889 1759 21890 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21553_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0 "a_21919_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21793 1759 21794 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21327_620#" 60 0 "a_21367_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 21508 1674 21509 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_21372_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21424 1674 21425 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21367_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21372_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20444 1674 20445 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_20029_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20360 1674 20361 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20031_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_20029_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21496 1924 21497 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_21454_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21424 1924 21425 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21367_1826#" 60 0 "a_21372_1924#" 200 0 "a_21454_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20432 1924 20433 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_20390_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20360 1924 20361 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20031_1759#" 60 0 "a_20029_703#" 200 0 "a_20390_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20001 1759 20002 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19665_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0 "a_20031_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19905 1759 19906 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19439_620#" 60 0 "a_19479_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 19620 1674 19621 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_19484_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19536 1674 19537 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19479_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_19484_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18556 1674 18557 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_18141_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18472 1674 18473 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18143_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_18141_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19608 1924 19609 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_19566_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19536 1924 19537 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19479_1826#" 60 0 "a_19484_1924#" 200 0 "a_19566_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18544 1924 18545 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_18502_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18472 1924 18473 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18143_1759#" 60 0 "a_18141_703#" 200 0 "a_18502_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18113 1759 18114 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17777_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0 "a_18143_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18017 1759 18018 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17551_620#" 60 0 "a_17591_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 17732 1674 17733 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_17596_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17648 1674 17649 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17591_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17596_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16674 1674 16675 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_16259_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16590 1674 16591 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16261_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_16259_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17720 1924 17721 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_0/RESET" 60 0 "a_17678_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17648 1924 17649 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17591_1826#" 60 0 "a_17596_1924#" 200 0 "a_17678_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16662 1924 16663 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_16620_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16590 1924 16591 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16261_1759#" 60 0 "a_16259_703#" 200 0 "a_16620_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16231 1759 16232 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15895_766#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0 "a_16261_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16135 1759 16136 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15669_620#" 60 0 "a_15709_1826#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 15850 1674 15851 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_15714_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15766 1674 15767 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15709_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15714_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14786 1674 14787 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_14371_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14702 1674 14703 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14373_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_14371_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15838 1924 15839 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_15796_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15766 1924 15767 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15709_1826#" 60 0 "a_15714_1924#" 200 0 "a_15796_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14774 1924 14775 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_14732_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14702 1924 14703 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14373_1759#" 60 0 "a_14371_703#" 200 0 "a_14732_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14343 1759 14344 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14007_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0 "a_14373_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14247 1759 14248 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13781_620#" 60 0 "a_13821_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13962 1674 13963 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_13826_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13878 1674 13879 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13821_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13826_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12898 1674 12899 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_12483_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12814 1674 12815 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_12485_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_12483_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13950 1924 13951 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_13908_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13878 1924 13879 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13821_1826#" 60 0 "a_13826_1924#" 200 0 "a_13908_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12886 1924 12887 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_12844_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12814 1924 12815 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12485_1759#" 60 0 "a_12483_703#" 200 0 "a_12844_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12455 1759 12456 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12119_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0 "a_12485_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12359 1759 12360 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11893_620#" 60 0 "a_11933_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 12074 1674 12075 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_11938_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11990 1674 11991 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11933_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_11938_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11010 1674 11011 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_10595_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10926 1674 10927 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10597_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_10595_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12062 1924 12063 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_12020_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11990 1924 11991 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11933_1826#" 60 0 "a_11938_1924#" 200 0 "a_12020_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10998 1924 10999 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_10956_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10926 1924 10927 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10597_1759#" 60 0 "a_10595_703#" 200 0 "a_10956_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10567 1759 10568 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10231_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0 "a_10597_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10471 1759 10472 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10005_620#" 60 0 "a_10045_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 10186 1674 10187 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_10050_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10102 1674 10103 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10045_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_10050_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9122 1674 9123 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_8707_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9038 1674 9039 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8709_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8707_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10174 1924 10175 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_10132_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10102 1924 10103 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10045_1826#" 60 0 "a_10050_1924#" 200 0 "a_10132_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9110 1924 9111 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_9068_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9038 1924 9039 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8709_1759#" 60 0 "a_8707_703#" 200 0 "a_9068_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8679 1759 8680 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8343_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0 "a_8709_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8583 1759 8584 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8117_620#" 60 0 "a_8157_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 8298 1674 8299 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_8162_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8214 1674 8215 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8157_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8162_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7234 1674 7235 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_6819_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7150 1674 7151 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6821_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6819_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8286 1924 8287 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_8244_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8214 1924 8215 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8157_1826#" 60 0 "a_8162_1924#" 200 0 "a_8244_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7222 1924 7223 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_7180_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7150 1924 7151 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6821_1759#" 60 0 "a_6819_703#" 200 0 "a_7180_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6791 1759 6792 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6455_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0 "a_6821_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6695 1759 6696 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6229_620#" 60 0 "a_6269_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 6410 1674 6411 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_6274_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6326 1674 6327 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6269_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6274_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5346 1674 5347 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_4931_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5262 1674 5263 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4933_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_4931_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6398 1924 6399 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_6356_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6326 1924 6327 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6269_1826#" 60 0 "a_6274_1924#" 200 0 "a_6356_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5334 1924 5335 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_5292_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5262 1924 5263 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4933_1759#" 60 0 "a_4931_703#" 200 0 "a_5292_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4903 1759 4904 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4567_766#" 60 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0 "a_4933_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4807 1759 4808 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4341_620#" 60 0 "a_4381_1826#" 200 0 "brbufhalf_32_0/unitcell2buf_32_12/IN" 200 0
device msubckt sky130_fd_pr__nfet_01v8 4522 1674 4523 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_4386_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4438 1674 4439 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4381_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_4386_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3458 1674 3459 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_3043_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3374 1674 3375 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3045_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_3043_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4510 1924 4511 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_4468_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4438 1924 4439 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4381_1826#" 60 0 "a_4386_1924#" 200 0 "a_4468_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3446 1924 3447 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_3404_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3374 1924 3375 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3045_1759#" 60 0 "a_3043_703#" 200 0 "a_3404_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3015 1759 3016 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2679_766#" 60 0 "unitcell2buf_32_0/OUT" 200 0 "a_3045_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2919 1759 2920 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2453_620#" 60 0 "a_2493_1826#" 200 0 "unitcell2buf_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 2634 1674 2635 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_2498_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2550 1674 2551 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2493_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_2498_1924#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1570 1674 1571 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_1155_703#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 1486 1674 1487 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_1157_1759#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_1155_703#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2622 1924 2623 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_2580_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2550 1924 2551 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2493_1826#" 60 0 "a_2498_1924#" 200 0 "a_2580_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1558 1924 1559 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_1516_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1486 1924 1487 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_1157_1759#" 60 0 "a_1155_703#" 200 0 "a_1516_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1127 1759 1128 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_791_766#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0 "a_1157_1759#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 1031 1759 1032 1760 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_565_620#" 60 0 "a_605_1826#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__nfet_01v8 746 1674 747 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_610_1924#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 662 1674 663 1675 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_605_1826#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_610_1924#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 734 1924 735 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/unitcell2buf_32_7/RESET" 60 0 "a_692_1924#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 662 1924 663 1925 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_605_1826#" 60 0 "a_610_1924#" 200 0 "a_692_1924#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26259 2374 26260 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26175 2374 26176 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26091 2374 26092 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26007 2374 26008 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25923 2374 25924 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25839 2374 25840 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25755 2374 25756 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25671 2374 25672 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25587 2374 25588 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25503 2374 25504 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25419 2374 25420 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25335 2374 25336 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25251 2374 25252 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25167 2374 25168 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25083 2374 25084 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24999 2374 25000 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24377 2376 24378 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24293 2376 24294 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24209 2376 24210 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24125 2376 24126 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24041 2376 24042 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23957 2376 23958 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23873 2376 23874 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23789 2376 23790 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23705 2376 23706 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23621 2376 23622 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23537 2376 23538 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23453 2376 23454 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23369 2376 23370 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23285 2376 23286 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23201 2376 23202 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23117 2376 23118 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11161 2374 11162 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11077 2374 11078 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10993 2374 10994 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10909 2374 10910 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10825 2374 10826 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10741 2374 10742 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10657 2374 10658 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10573 2374 10574 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10489 2374 10490 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10405 2374 10406 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10321 2374 10322 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10237 2374 10238 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10153 2374 10154 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10069 2374 10070 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9985 2374 9986 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9901 2374 9902 2375 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9279 2376 9280 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9195 2376 9196 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9111 2376 9112 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9027 2376 9028 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8943 2376 8944 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8859 2376 8860 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8775 2376 8776 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8691 2376 8692 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8607 2376 8608 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8523 2376 8524 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8439 2376 8440 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8355 2376 8356 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8271 2376 8272 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8187 2376 8188 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8103 2376 8104 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8019 2376 8020 2377 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__nfet_01v8 26259 2694 26260 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26175 2694 26176 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26091 2694 26092 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26007 2694 26008 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25923 2694 25924 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25839 2694 25840 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25755 2694 25756 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25671 2694 25672 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25587 2694 25588 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25503 2694 25504 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25419 2694 25420 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25335 2694 25336 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25251 2694 25252 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25167 2694 25168 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25083 2694 25084 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24999 2694 25000 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24377 2696 24378 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24293 2696 24294 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24209 2696 24210 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24125 2696 24126 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24041 2696 24042 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23957 2696 23958 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23873 2696 23874 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23789 2696 23790 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23705 2696 23706 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23621 2696 23622 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23537 2696 23538 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23453 2696 23454 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23369 2696 23370 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23285 2696 23286 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23201 2696 23202 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23117 2696 23118 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11161 2694 11162 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11077 2694 11078 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10993 2694 10994 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10909 2694 10910 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10825 2694 10826 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10741 2694 10742 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10657 2694 10658 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10573 2694 10574 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10489 2694 10490 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10405 2694 10406 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10321 2694 10322 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10237 2694 10238 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10153 2694 10154 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10069 2694 10070 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9985 2694 9986 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9901 2694 9902 2695 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9279 2696 9280 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9195 2696 9196 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9111 2696 9112 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9027 2696 9028 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8943 2696 8944 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8859 2696 8860 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8775 2696 8776 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8691 2696 8692 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8607 2696 8608 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8523 2696 8524 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8439 2696 8440 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8355 2696 8356 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8271 2696 8272 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8187 2696 8188 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8103 2696 8104 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8019 2696 8020 2697 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19193 2918 19194 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19109 2918 19110 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19025 2918 19026 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18941 2918 18942 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18857 2918 18858 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18773 2918 18774 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18689 2918 18690 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18605 2918 18606 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18521 2918 18522 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18437 2918 18438 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18353 2918 18354 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18269 2918 18270 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18185 2918 18186 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18101 2918 18102 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18017 2918 18018 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17933 2918 17934 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17631 2918 17632 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17547 2918 17548 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17463 2918 17464 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17379 2918 17380 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17295 2918 17296 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17211 2918 17212 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17127 2918 17128 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17043 2918 17044 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16740 2918 16741 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16656 2918 16657 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16461 2918 16462 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16377 2918 16378 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16293 2918 16294 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16209 2918 16210 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16125 2918 16126 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16041 2918 16042 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15957 2918 15958 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15873 2918 15874 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15789 2918 15790 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15705 2918 15706 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15621 2918 15622 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15537 2918 15538 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15453 2918 15454 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15369 2918 15370 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15285 2918 15286 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15201 2918 15202 2919 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19193 3168 19194 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19109 3168 19110 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19025 3168 19026 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18941 3168 18942 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18857 3168 18858 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18773 3168 18774 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18689 3168 18690 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18605 3168 18606 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18521 3168 18522 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18437 3168 18438 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18353 3168 18354 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18269 3168 18270 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18185 3168 18186 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18101 3168 18102 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18017 3168 18018 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17933 3168 17934 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17631 3168 17632 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17547 3168 17548 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17463 3168 17464 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17379 3168 17380 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17295 3168 17296 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17211 3168 17212 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17127 3168 17128 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17043 3168 17044 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16740 3168 16741 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16656 3168 16657 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_2_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "invcell_0/sky130_fd_sc_hd__inv_2_0/Y" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16461 3168 16462 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16377 3168 16378 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16293 3168 16294 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16209 3168 16210 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16125 3168 16126 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16041 3168 16042 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15957 3168 15958 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15873 3168 15874 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15789 3168 15790 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15705 3168 15706 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15621 3168 15622 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15537 3168 15538 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15453 3168 15454 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15369 3168 15370 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15285 3168 15286 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15201 3168 15202 3169 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "invcell_0/sky130_fd_sc_hd__inv_8_0/Y" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 200 0
device msubckt sky130_fd_pr__nfet_01v8 26310 3432 26311 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26226 3432 26227 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26142 3432 26143 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26058 3432 26059 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25974 3432 25975 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25890 3432 25891 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25806 3432 25807 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25722 3432 25723 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25638 3432 25639 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25554 3432 25555 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25470 3432 25471 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25386 3432 25387 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25302 3432 25303 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25218 3432 25219 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25134 3432 25135 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25050 3432 25051 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24428 3434 24429 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24344 3434 24345 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24260 3434 24261 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24176 3434 24177 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24092 3434 24093 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24008 3434 24009 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23924 3434 23925 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23840 3434 23841 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23756 3434 23757 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23672 3434 23673 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23588 3434 23589 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23504 3434 23505 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23420 3434 23421 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23336 3434 23337 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23252 3434 23253 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23168 3434 23169 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11212 3432 11213 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11128 3432 11129 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11044 3432 11045 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10960 3432 10961 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10876 3432 10877 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10792 3432 10793 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10708 3432 10709 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10624 3432 10625 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10540 3432 10541 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10456 3432 10457 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10372 3432 10373 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10288 3432 10289 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10204 3432 10205 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10120 3432 10121 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10036 3432 10037 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9952 3432 9953 3433 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9330 3434 9331 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9246 3434 9247 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9162 3434 9163 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9078 3434 9079 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8994 3434 8995 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8910 3434 8911 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8826 3434 8827 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8742 3434 8743 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8658 3434 8659 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8574 3434 8575 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8490 3434 8491 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8406 3434 8407 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8322 3434 8323 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8238 3434 8239 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8154 3434 8155 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8070 3434 8071 3435 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26310 3682 26311 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26226 3682 26227 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26142 3682 26143 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26058 3682 26059 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25974 3682 25975 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25890 3682 25891 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25806 3682 25807 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25722 3682 25723 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25638 3682 25639 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25554 3682 25555 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25470 3682 25471 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25386 3682 25387 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25302 3682 25303 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25218 3682 25219 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25134 3682 25135 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25050 3682 25051 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24428 3684 24429 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24344 3684 24345 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24260 3684 24261 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24176 3684 24177 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24092 3684 24093 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24008 3684 24009 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23924 3684 23925 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23840 3684 23841 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23756 3684 23757 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23672 3684 23673 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23588 3684 23589 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23504 3684 23505 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23420 3684 23421 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23336 3684 23337 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23252 3684 23253 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23168 3684 23169 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_0/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11212 3682 11213 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11128 3682 11129 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11044 3682 11045 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10960 3682 10961 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10876 3682 10877 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10792 3682 10793 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10708 3682 10709 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10624 3682 10625 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10540 3682 10541 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10456 3682 10457 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10372 3682 10373 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10288 3682 10289 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10204 3682 10205 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10120 3682 10121 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10036 3682 10037 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9952 3682 9953 3683 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9330 3684 9331 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9246 3684 9247 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9162 3684 9163 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9078 3684 9079 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8994 3684 8995 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8910 3684 8911 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8826 3684 8827 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8742 3684 8743 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8658 3684 8659 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8574 3684 8575 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8490 3684 8491 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8406 3684 8407 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8322 3684 8323 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8238 3684 8239 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8154 3684 8155 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8070 3684 8071 3685 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_0/sky130_fd_sc_hd__inv_16_2/A" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/RESET" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29891 4134 29892 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_29536_4699#" 60 0 "a_29849_4134#" 200 0 "a_29538_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29819 4134 29820 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_29849_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 29891 4454 29892 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_29536_4699#" 60 0 "a_29538_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29807 4454 29808 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_29538_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29522 4299 29523 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28822_5154#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0 "a_29536_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29426 4299 29427 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28770_5180#" 60 0 "a_29040_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29067 4134 29068 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_29040_5195#" 60 0 "a_29025_4134#" 200 0 "a_29013_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28995 4134 28996 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_29025_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28003 4134 28004 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_27648_4699#" 60 0 "a_27961_4134#" 200 0 "a_27650_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27931 4134 27932 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_27961_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 29067 4454 29068 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_29040_5195#" 60 0 "a_29013_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 28983 4454 28984 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_29013_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 28003 4454 28004 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_27648_4699#" 60 0 "a_27650_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27919 4454 27920 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_27650_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27634 4299 27635 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26934_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0 "a_27648_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27538 4299 27539 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26882_5180#" 60 0 "a_27152_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27179 4134 27180 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_27152_5195#" 60 0 "a_27137_4134#" 200 0 "a_27125_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27107 4134 27108 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_27137_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26115 4134 26116 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25760_4699#" 60 0 "a_26073_4134#" 200 0 "a_25762_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26043 4134 26044 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_26073_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 27179 4454 27180 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_27152_5195#" 60 0 "a_27125_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27095 4454 27096 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_27125_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26115 4454 26116 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25760_4699#" 60 0 "a_25762_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26031 4454 26032 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_25762_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25746 4299 25747 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25046_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0 "a_25760_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25650 4299 25651 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24994_5180#" 60 0 "a_25264_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25291 4134 25292 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25264_5195#" 60 0 "a_25249_4134#" 200 0 "a_25237_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25219 4134 25220 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_25249_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24227 4134 24228 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23872_4699#" 60 0 "a_24185_4134#" 200 0 "a_23874_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24155 4134 24156 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_24185_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 25291 4454 25292 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25264_5195#" 60 0 "a_25237_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25207 4454 25208 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_25237_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24227 4454 24228 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23872_4699#" 60 0 "a_23874_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24143 4454 24144 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23874_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23858 4299 23859 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23158_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0 "a_23872_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23762 4299 23763 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23106_5180#" 60 0 "a_23376_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23403 4134 23404 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23376_5195#" 60 0 "a_23361_4134#" 200 0 "a_23349_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23331 4134 23332 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23361_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22339 4134 22340 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21984_4699#" 60 0 "a_22297_4134#" 200 0 "a_21986_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22267 4134 22268 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_22297_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 23403 4454 23404 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23376_5195#" 60 0 "a_23349_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23319 4454 23320 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_23349_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22339 4454 22340 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21984_4699#" 60 0 "a_21986_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22255 4454 22256 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21986_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21970 4299 21971 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21270_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0 "a_21984_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21874 4299 21875 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21218_5180#" 60 0 "a_21488_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21515 4134 21516 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21488_5195#" 60 0 "a_21473_4134#" 200 0 "a_21461_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21443 4134 21444 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21473_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20451 4134 20452 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20096_4699#" 60 0 "a_20409_4134#" 200 0 "a_20098_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20379 4134 20380 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_20409_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 21515 4454 21516 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21488_5195#" 60 0 "a_21461_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21431 4454 21432 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_21461_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20451 4454 20452 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20096_4699#" 60 0 "a_20098_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20367 4454 20368 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_20098_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20082 4299 20083 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19382_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0 "a_20096_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19986 4299 19987 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19330_5180#" 60 0 "a_19600_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19627 4134 19628 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19600_5195#" 60 0 "a_19585_4134#" 200 0 "a_19573_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19555 4134 19556 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_19585_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18563 4134 18564 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18208_4699#" 60 0 "a_18521_4134#" 200 0 "a_18210_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18491 4134 18492 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_18521_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 19627 4454 19628 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19600_5195#" 60 0 "a_19573_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19543 4454 19544 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_19573_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18563 4454 18564 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18208_4699#" 60 0 "a_18210_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18479 4454 18480 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_18210_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18194 4299 18195 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17494_5154#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0 "a_18208_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18098 4299 18099 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17442_5180#" 60 0 "a_17712_5195#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17739 4134 17740 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17712_5195#" 60 0 "a_17697_4134#" 200 0 "a_17685_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17667 4134 17668 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_17697_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16681 4134 16682 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_16326_4699#" 60 0 "a_16639_4134#" 200 0 "a_16328_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16609 4134 16610 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_16639_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 17739 4454 17740 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17712_5195#" 60 0 "a_17685_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17655 4454 17656 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_17685_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16681 4454 16682 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_16326_4699#" 60 0 "a_16328_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16597 4454 16598 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_16328_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16312 4299 16313 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15612_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0 "a_16326_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16216 4299 16217 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15560_5180#" 60 0 "a_15830_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15857 4134 15858 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15830_5195#" 60 0 "a_15815_4134#" 200 0 "a_15803_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15785 4134 15786 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_15815_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14793 4134 14794 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_14438_4699#" 60 0 "a_14751_4134#" 200 0 "a_14440_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14721 4134 14722 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_14751_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 15857 4454 15858 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15830_5195#" 60 0 "a_15803_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15773 4454 15774 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_15803_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14793 4454 14794 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_14438_4699#" 60 0 "a_14440_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14709 4454 14710 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_14440_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14424 4299 14425 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13724_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0 "a_14438_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14328 4299 14329 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13672_5180#" 60 0 "a_13942_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13969 4134 13970 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13942_5195#" 60 0 "a_13927_4134#" 200 0 "a_13915_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13897 4134 13898 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_13927_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12905 4134 12906 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12550_4699#" 60 0 "a_12863_4134#" 200 0 "a_12552_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12833 4134 12834 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_12863_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13969 4454 13970 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13942_5195#" 60 0 "a_13915_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13885 4454 13886 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_13915_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12905 4454 12906 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_12550_4699#" 60 0 "a_12552_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12821 4454 12822 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_12552_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12536 4299 12537 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11836_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0 "a_12550_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12440 4299 12441 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11784_5180#" 60 0 "a_12054_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12081 4134 12082 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_12054_5195#" 60 0 "a_12039_4134#" 200 0 "a_12027_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12009 4134 12010 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_12039_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11017 4134 11018 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10662_4699#" 60 0 "a_10975_4134#" 200 0 "a_10664_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10945 4134 10946 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10975_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 12081 4454 12082 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_12054_5195#" 60 0 "a_12027_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11997 4454 11998 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_12027_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11017 4454 11018 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10662_4699#" 60 0 "a_10664_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10933 4454 10934 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_10664_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10648 4299 10649 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9948_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0 "a_10662_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10552 4299 10553 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9896_5180#" 60 0 "a_10166_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10193 4134 10194 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_10166_5195#" 60 0 "a_10151_4134#" 200 0 "a_10139_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10121 4134 10122 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10151_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9129 4134 9130 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8774_4699#" 60 0 "a_9087_4134#" 200 0 "a_8776_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9057 4134 9058 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_9087_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 10193 4454 10194 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_10166_5195#" 60 0 "a_10139_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10109 4454 10110 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_10139_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9129 4454 9130 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8774_4699#" 60 0 "a_8776_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9045 4454 9046 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8776_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8760 4299 8761 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8060_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0 "a_8774_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8664 4299 8665 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8008_5180#" 60 0 "a_8278_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8305 4134 8306 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8278_5195#" 60 0 "a_8263_4134#" 200 0 "a_8251_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8233 4134 8234 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8263_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7241 4134 7242 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6886_4699#" 60 0 "a_7199_4134#" 200 0 "a_6888_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7169 4134 7170 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_7199_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 8305 4454 8306 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8278_5195#" 60 0 "a_8251_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8221 4454 8222 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_8251_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7241 4454 7242 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6886_4699#" 60 0 "a_6888_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7157 4454 7158 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6888_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6872 4299 6873 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6172_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0 "a_6886_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6776 4299 6777 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6120_5180#" 60 0 "a_6390_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6417 4134 6418 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6390_5195#" 60 0 "a_6375_4134#" 200 0 "a_6363_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6345 4134 6346 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6375_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5353 4134 5354 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4998_4699#" 60 0 "a_5311_4134#" 200 0 "a_5000_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5281 4134 5282 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_5311_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 6417 4454 6418 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6390_5195#" 60 0 "a_6363_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6333 4454 6334 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_6363_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5353 4454 5354 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4998_4699#" 60 0 "a_5000_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5269 4454 5270 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_5000_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4984 4299 4985 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4284_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0 "a_4998_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4888 4299 4889 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4232_5180#" 60 0 "a_4502_5195#" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4529 4134 4530 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4502_5195#" 60 0 "a_4487_4134#" 200 0 "a_4475_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4457 4134 4458 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4487_4134#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3465 4134 3466 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3110_4699#" 60 0 "a_3423_4134#" 200 0 "a_3112_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3393 4134 3394 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_3423_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 4529 4454 4530 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4502_5195#" 60 0 "a_4475_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4445 4454 4446 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_4475_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3465 4454 3466 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3110_4699#" 60 0 "a_3112_5755#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3381 4454 3382 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_3112_5755#" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3096 4299 3097 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2396_5154#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0 "a_3110_4699#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3000 4299 3001 4300 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2344_5180#" 60 0 "a_2614_5195#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2641 4134 2642 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2614_5195#" 60 0 "a_2599_4134#" 200 0 "a_2587_4454#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2569 4134 2570 4135 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_2599_4134#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 2641 4454 2642 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2614_5195#" 60 0 "a_2587_4454#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2557 4454 2558 4455 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/RESET" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0 "a_2587_4454#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29506 4699 29507 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28770_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0 "a_29536_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29410 4699 29411 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28822_5154#" 60 0 "a_29040_5195#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27618 4699 27619 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26882_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0 "a_27648_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27522 4699 27523 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26934_5154#" 60 0 "a_27152_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25730 4699 25731 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24994_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0 "a_25760_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25634 4699 25635 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25046_5154#" 60 0 "a_25264_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23842 4699 23843 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23106_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0 "a_23872_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23746 4699 23747 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23158_5154#" 60 0 "a_23376_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21954 4699 21955 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21218_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0 "a_21984_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21858 4699 21859 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21270_5154#" 60 0 "a_21488_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20066 4699 20067 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19330_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0 "a_20096_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19970 4699 19971 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19382_5154#" 60 0 "a_19600_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18178 4699 18179 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17442_5180#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0 "a_18208_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18082 4699 18083 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17494_5154#" 60 0 "a_17712_5195#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16296 4699 16297 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15560_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0 "a_16326_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16200 4699 16201 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15612_5154#" 60 0 "a_15830_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14408 4699 14409 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13672_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0 "a_14438_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14312 4699 14313 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13724_5154#" 60 0 "a_13942_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12520 4699 12521 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11784_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0 "a_12550_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12424 4699 12425 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11836_5154#" 60 0 "a_12054_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10632 4699 10633 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9896_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0 "a_10662_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10536 4699 10537 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9948_5154#" 60 0 "a_10166_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8744 4699 8745 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8008_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0 "a_8774_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8648 4699 8649 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8060_5154#" 60 0 "a_8278_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6856 4699 6857 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6120_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0 "a_6886_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6760 4699 6761 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6172_5154#" 60 0 "a_6390_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4968 4699 4969 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4232_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0 "a_4998_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4872 4699 4873 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4284_5154#" 60 0 "a_4502_5195#" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3080 4699 3081 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2344_5180#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0 "a_3110_4699#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2984 4699 2985 4700 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2396_5154#" 60 0 "a_2614_5195#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 30018 5188 30019 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_12/C" 60 0 "a_28822_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29744 5195 29745 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28770_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_29536_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 30018 5508 30019 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_12/C" 60 0 "a_28822_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29524 5355 29525 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28822_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0 "a_29538_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29428 5355 29429 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28770_5180#" 60 0 "a_29013_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 29098 5195 29099 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28822_5154#" 60 0 "a_29040_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28822 5180 28823 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28822_5154#" 60 0 "a_28770_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28517 5182 28518 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_12/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_28427_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28429 5182 28430 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_28427_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 28130 5188 28131 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_11/C" 60 0 "a_26934_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27856 5195 27857 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26882_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_27648_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 28822 5500 28823 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28822_5154#" 60 0 "a_28770_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 28517 5528 28518 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_12/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_28427_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 28429 5528 28430 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28427_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 28130 5508 28131 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_11/C" 60 0 "a_26934_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27636 5355 27637 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26934_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0 "a_27650_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27540 5355 27541 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26882_5180#" 60 0 "a_27125_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 27210 5195 27211 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26934_5154#" 60 0 "a_27152_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26934 5180 26935 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26934_5154#" 60 0 "a_26882_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26629 5182 26630 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_10/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_26539_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26541 5182 26542 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_26539_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_11/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 26242 5188 26243 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_10/C" 60 0 "a_25046_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25968 5195 25969 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24994_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_25760_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 26934 5500 26935 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26934_5154#" 60 0 "a_26882_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 26629 5528 26630 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_10/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_26539_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 26541 5528 26542 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26539_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_11/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 26242 5508 26243 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_10/C" 60 0 "a_25046_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25748 5355 25749 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25046_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0 "a_25762_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25652 5355 25653 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24994_5180#" 60 0 "a_25237_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25322 5195 25323 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25046_5154#" 60 0 "a_25264_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 25046 5180 25047 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_25046_5154#" 60 0 "a_24994_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24741 5182 24742 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_9/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_24651_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24653 5182 24654 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_24651_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24354 5188 24355 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_9/C" 60 0 "a_23158_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 24080 5195 24081 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23106_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_23872_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 25046 5500 25047 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25046_5154#" 60 0 "a_24994_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 24741 5528 24742 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_9/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_24651_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 24653 5528 24654 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24651_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 24354 5508 24355 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_9/C" 60 0 "a_23158_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23860 5355 23861 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23158_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0 "a_23874_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23764 5355 23765 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23106_5180#" 60 0 "a_23349_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23434 5195 23435 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23158_5154#" 60 0 "a_23376_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 23158 5180 23159 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_23158_5154#" 60 0 "a_23106_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22853 5182 22854 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_8/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_22763_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22765 5182 22766 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_22763_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22466 5188 22467 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_8/C" 60 0 "a_21270_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 22192 5195 22193 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21218_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_21984_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 23158 5500 23159 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23158_5154#" 60 0 "a_23106_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 22853 5528 22854 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_8/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_22763_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 22765 5528 22766 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_22763_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 22466 5508 22467 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_8/C" 60 0 "a_21270_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21972 5355 21973 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21270_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0 "a_21986_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21876 5355 21877 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21218_5180#" 60 0 "a_21461_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21546 5195 21547 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21270_5154#" 60 0 "a_21488_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 21270 5180 21271 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_21270_5154#" 60 0 "a_21218_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20965 5182 20966 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_20875_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20877 5182 20878 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_20875_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20578 5188 20579 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_7/C" 60 0 "a_19382_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20304 5195 20305 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19330_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_20096_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 21270 5500 21271 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21270_5154#" 60 0 "a_21218_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20965 5528 20966 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_20875_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 20877 5528 20878 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_20875_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 20578 5508 20579 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_7/C" 60 0 "a_19382_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 20084 5355 20085 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19382_5154#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0 "a_20098_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19988 5355 19989 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19330_5180#" 60 0 "a_19573_4454#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19658 5195 19659 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19382_5154#" 60 0 "a_19600_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19382 5180 19383 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_19382_5154#" 60 0 "a_19330_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 19077 5182 19078 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_18987_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18989 5182 18990 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_18987_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18690 5188 18691 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_1/C" 60 0 "a_17494_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18416 5195 18417 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17442_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_18208_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 19382 5500 19383 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19382_5154#" 60 0 "a_19330_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19077 5528 19078 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_18987_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 18989 5528 18990 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_18987_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 18690 5508 18691 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_1/C" 60 0 "a_17494_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18196 5355 18197 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17494_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0 "a_18210_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 18100 5355 18101 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17442_5180#" 60 0 "a_17685_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17770 5195 17771 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17494_5154#" 60 0 "a_17712_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17494 5180 17495 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17494_5154#" 60 0 "a_17442_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17189 5182 17190 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_6/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_17099_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 17101 5182 17102 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_17099_5401#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16808 5188 16809 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_6/C" 60 0 "a_15612_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16534 5195 16535 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15560_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_16326_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 17494 5500 17495 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17494_5154#" 60 0 "a_17442_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 17189 5528 17190 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_6/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_17099_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 17101 5528 17102 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17099_5401#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 16808 5508 16809 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_6/C" 60 0 "a_15612_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16314 5355 16315 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15612_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0 "a_16328_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 16218 5355 16219 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15560_5180#" 60 0 "a_15803_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15888 5195 15889 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15612_5154#" 60 0 "a_15830_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15612 5180 15613 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15612_5154#" 60 0 "a_15560_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15307 5182 15308 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_5/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_15217_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 15219 5182 15220 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_15217_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14920 5188 14921 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_5/C" 60 0 "a_13724_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14646 5195 14647 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13672_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_14438_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 15612 5500 15613 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15612_5154#" 60 0 "a_15560_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 15307 5528 15308 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_5/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_15217_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 15219 5528 15220 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15217_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 14920 5508 14921 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_5/C" 60 0 "a_13724_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14426 5355 14427 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13724_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0 "a_14440_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14330 5355 14331 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13672_5180#" 60 0 "a_13915_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 14000 5195 14001 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13724_5154#" 60 0 "a_13942_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13724 5180 13725 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13724_5154#" 60 0 "a_13672_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13419 5182 13420 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_4/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_13329_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13331 5182 13332 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_13329_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 13032 5188 13033 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_4/C" 60 0 "a_11836_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12758 5195 12759 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11784_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_12550_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 13724 5500 13725 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13724_5154#" 60 0 "a_13672_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 13419 5528 13420 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_4/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_13329_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 13331 5528 13332 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13329_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 13032 5508 13033 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_4/C" 60 0 "a_11836_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12538 5355 12539 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11836_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0 "a_12552_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12442 5355 12443 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11784_5180#" 60 0 "a_12027_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 12112 5195 12113 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11836_5154#" 60 0 "a_12054_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11836 5180 11837 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11836_5154#" 60 0 "a_11784_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11531 5182 11532 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_3/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_11441_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11443 5182 11444 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_11441_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 11144 5188 11145 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_3/C" 60 0 "a_9948_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10870 5195 10871 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9896_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_10662_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 11836 5500 11837 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11836_5154#" 60 0 "a_11784_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 11531 5528 11532 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_3/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_11441_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 11443 5528 11444 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11441_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 11144 5508 11145 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_3/C" 60 0 "a_9948_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10650 5355 10651 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9948_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0 "a_10664_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10554 5355 10555 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9896_5180#" 60 0 "a_10139_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 10224 5195 10225 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9948_5154#" 60 0 "a_10166_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9948 5180 9949 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9948_5154#" 60 0 "a_9896_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9643 5182 9644 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_2/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_9553_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9555 5182 9556 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_9553_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 9256 5188 9257 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_2/C" 60 0 "a_8060_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8982 5195 8983 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8008_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_8774_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 9948 5500 9949 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9948_5154#" 60 0 "a_9896_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 9643 5528 9644 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_2/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_9553_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 9555 5528 9556 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9553_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 9256 5508 9257 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_2/C" 60 0 "a_8060_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8762 5355 8763 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8060_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0 "a_8776_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8666 5355 8667 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8008_5180#" 60 0 "a_8251_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8336 5195 8337 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8060_5154#" 60 0 "a_8278_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 8060 5180 8061 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_8060_5154#" 60 0 "a_8008_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7755 5182 7756 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_7665_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7667 5182 7668 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_7665_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7368 5188 7369 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_1/C" 60 0 "a_6172_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 7094 5195 7095 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6120_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_6886_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 8060 5500 8061 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8060_5154#" 60 0 "a_8008_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 7755 5528 7756 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_1/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_7665_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 7667 5528 7668 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_7665_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 7368 5508 7369 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_1/C" 60 0 "a_6172_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6874 5355 6875 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6172_5154#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0 "a_6888_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6778 5355 6779 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6120_5180#" 60 0 "a_6363_4454#" 200 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6448 5195 6449 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6172_5154#" 60 0 "a_6390_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 6172 5180 6173 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_6172_5154#" 60 0 "a_6120_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5867 5182 5868 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_5777_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5779 5182 5780 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_5777_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5480 5188 5481 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2buf_32_0/C" 60 0 "a_4284_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 5206 5195 5207 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4232_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_4998_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 6172 5500 6173 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6172_5154#" 60 0 "a_6120_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 5867 5528 5868 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_5777_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 5779 5528 5780 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_5777_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 5480 5508 5481 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2buf_32_0/C" 60 0 "a_4284_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4986 5355 4987 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4284_5154#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0 "a_5000_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4890 5355 4891 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4232_5180#" 60 0 "a_4475_4454#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4560 5195 4561 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4284_5154#" 60 0 "a_4502_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 4284 5180 4285 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_4284_5154#" 60 0 "a_4232_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3979 5182 3980 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_3889_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3891 5182 3892 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_3889_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3592 5188 3593 5189 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_0/C" 60 0 "a_2396_5154#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3318 5195 3319 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2344_5180#" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0 "a_3110_4699#" 200 0
device msubckt sky130_fd_pr__nfet_01v8 4284 5500 4285 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4284_5154#" 60 0 "a_4232_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3979 5528 3980 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_3889_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 3891 5528 3892 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_3889_5401#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 3592 5508 3593 5509 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_0/C" 60 0 "a_2396_5154#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3098 5355 3099 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2396_5154#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0 "a_3112_5755#" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 3002 5355 3003 5356 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2344_5180#" 60 0 "a_2587_4454#" 200 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2672 5195 2673 5196 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2396_5154#" 60 0 "a_2614_5195#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2396 5180 2397 5181 l=30 w=200 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2396_5154#" 60 0 "a_2344_5180#" 200 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 200 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2091 5182 2092 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0 "a_2001_5401#" 158 0
device msubckt sky130_fd_pr__pfet_01v8_hvt 2003 5182 2004 5183 l=30 w=158 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" "a_2001_5401#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/buf_out" 158 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VDD" 158 0
device msubckt sky130_fd_pr__nfet_01v8 2396 5500 2397 5501 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2396_5154#" 60 0 "a_2344_5180#" 130 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2091 5528 2092 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 60 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0 "a_2001_5401#" 104 0
device msubckt sky130_fd_pr__nfet_01v8 2003 5528 2004 5529 l=30 w=104 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2001_5401#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/buf_out" 104 0 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" 104 0
device msubckt sky130_fd_pr__nfet_01v8 29508 5755 29509 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28770_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0 "a_29538_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 29412 5755 29413 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_28822_5154#" 60 0 "a_29013_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_12/OUT" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27620 5755 27621 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26882_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0 "a_27650_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 27524 5755 27525 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_26934_5154#" 60 0 "a_27125_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_10/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25732 5755 25733 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_24994_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0 "a_25762_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 25636 5755 25637 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_25046_5154#" 60 0 "a_25237_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_9/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23844 5755 23845 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23106_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0 "a_23874_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 23748 5755 23749 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_23158_5154#" 60 0 "a_23349_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_8/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21956 5755 21957 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21218_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0 "a_21986_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 21860 5755 21861 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_21270_5154#" 60 0 "a_21461_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_7/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 20068 5755 20069 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19330_5180#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0 "a_20098_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 19972 5755 19973 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_19382_5154#" 60 0 "a_19573_4454#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18180 5755 18181 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17442_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0 "a_18210_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 18084 5755 18085 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_17494_5154#" 60 0 "a_17685_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_6/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16298 5755 16299 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15560_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0 "a_16328_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 16202 5755 16203 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_15612_5154#" 60 0 "a_15803_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_5/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14410 5755 14411 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13672_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0 "a_14440_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 14314 5755 14315 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_13724_5154#" 60 0 "a_13915_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_4/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12522 5755 12523 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11784_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0 "a_12552_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 12426 5755 12427 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_11836_5154#" 60 0 "a_12027_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_3/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10634 5755 10635 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9896_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0 "a_10664_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 10538 5755 10539 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_9948_5154#" 60 0 "a_10139_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_2/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8746 5755 8747 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8008_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0 "a_8776_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 8650 5755 8651 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_8060_5154#" 60 0 "a_8251_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_1/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6858 5755 6859 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6120_5180#" 60 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0 "a_6888_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 6762 5755 6763 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_6172_5154#" 60 0 "a_6363_4454#" 130 0 "brbufhalf_32_1/unitcell2buf_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4970 5755 4971 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4232_5180#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0 "a_5000_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 4874 5755 4875 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_4284_5154#" 60 0 "a_4475_4454#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/IN" 130 0
device msubckt sky130_fd_pr__nfet_01v8 3082 5755 3083 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2344_5180#" 60 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0 "a_3112_5755#" 130 0
device msubckt sky130_fd_pr__nfet_01v8 2986 5755 2987 5756 l=30 w=130 "brbufhalf_32_0/unitcell2bufcut_32_0/VSS" "a_2396_5154#" 60 0 "a_2587_4454#" 130 0 "brbufhalf_32_1/unitcell2bufcut_32_0/OUT" 130 0
