dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
cpu_inst1_rom.v,verilog,xil_defaultlib,../../../../lab2.srcs/sources_1/ip/cpu_inst1_rom/sim/cpu_inst1_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
