#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Sep 13 21:29:50 2017
# Process ID: 5365
# Current directory: /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1
# Command line: vivado -log top_module.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_module.tcl -notrace
# Log file: /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/top_module.vdi
# Journal file: /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1370.695 ; gain = 285.750 ; free physical = 1381 ; free virtual = 5718
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1414.711 ; gain = 44.016 ; free physical = 1367 ; free virtual = 5704
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 135c1ec19

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 998 ; free virtual = 5332
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 135c1ec19

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 998 ; free virtual = 5332
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 135c1ec19

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 998 ; free virtual = 5332
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 135c1ec19

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 998 ; free virtual = 5332
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 135c1ec19

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 998 ; free virtual = 5332
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 998 ; free virtual = 5332
Ending Logic Optimization Task | Checksum: 135c1ec19

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 998 ; free virtual = 5332

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 135c1ec19

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1873.141 ; gain = 0.000 ; free physical = 996 ; free virtual = 5330
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1873.141 ; gain = 502.445 ; free physical = 996 ; free virtual = 5330
INFO: [Common 17-1381] The checkpoint '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/top_module_opt.dcp' has been generated.
Command: report_drc -file top_module_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/top_module_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.156 ; gain = 0.000 ; free physical = 983 ; free virtual = 5318
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7fbf4bf0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1905.156 ; gain = 0.000 ; free physical = 983 ; free virtual = 5318
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.156 ; gain = 0.000 ; free physical = 983 ; free virtual = 5318

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 144f76b9a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1905.156 ; gain = 0.000 ; free physical = 977 ; free virtual = 5316

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1cc56c9f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1905.156 ; gain = 0.000 ; free physical = 977 ; free virtual = 5317

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1cc56c9f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1905.156 ; gain = 0.000 ; free physical = 977 ; free virtual = 5317
Phase 1 Placer Initialization | Checksum: 1cc56c9f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1905.156 ; gain = 0.000 ; free physical = 977 ; free virtual = 5317

Phase 2 Global Placement
WARNING: [Place 46-30] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 20d6609d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 972 ; free virtual = 5312

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20d6609d9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 972 ; free virtual = 5312

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2240d9e34

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 972 ; free virtual = 5312

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1806efc17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 972 ; free virtual = 5312

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1806efc17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 972 ; free virtual = 5312

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f776ed7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f776ed7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f776ed7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310
Phase 3 Detail Placement | Checksum: f776ed7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: f776ed7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f776ed7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f776ed7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2086e590

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2086e590

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 970 ; free virtual = 5310
Ending Placer Task | Checksum: 1146094e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1929.168 ; gain = 24.012 ; free physical = 976 ; free virtual = 5316
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1929.168 ; gain = 0.000 ; free physical = 975 ; free virtual = 5317
INFO: [Common 17-1381] The checkpoint '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/top_module_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1929.168 ; gain = 0.000 ; free physical = 969 ; free virtual = 5310
report_utilization: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1929.168 ; gain = 0.000 ; free physical = 973 ; free virtual = 5313
report_control_sets: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1929.168 ; gain = 0.000 ; free physical = 973 ; free virtual = 5313
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t-cpg236'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e404975 ConstDB: 0 ShapeSum: 305bfd9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c5e34200

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1980.832 ; gain = 51.664 ; free physical = 852 ; free virtual = 5193

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c5e34200

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1995.832 ; gain = 66.664 ; free physical = 839 ; free virtual = 5180

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c5e34200

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1995.832 ; gain = 66.664 ; free physical = 839 ; free virtual = 5180
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1447ddbc5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5173

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bd131788

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5174

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 5dcaab52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5173
Phase 4 Rip-up And Reroute | Checksum: 5dcaab52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5173

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 5dcaab52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5173

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 5dcaab52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5173
Phase 6 Post Hold Fix | Checksum: 5dcaab52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5173

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0138723 %
  Global Horizontal Routing Utilization  = 0.0123634 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 10.2941%, No Congested Regions.
Phase 7 Route finalize | Checksum: 5dcaab52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2003.832 ; gain = 74.664 ; free physical = 832 ; free virtual = 5173

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 5dcaab52

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.832 ; gain = 76.664 ; free physical = 831 ; free virtual = 5172

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 88e261a7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.832 ; gain = 76.664 ; free physical = 831 ; free virtual = 5172
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2005.832 ; gain = 76.664 ; free physical = 848 ; free virtual = 5189

Routing Is Done.
42 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 2007.973 ; gain = 78.805 ; free physical = 848 ; free virtual = 5189
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2007.973 ; gain = 0.000 ; free physical = 848 ; free virtual = 5190
INFO: [Common 17-1381] The checkpoint '/home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/top_module_routed.dcp' has been generated.
Command: report_drc -file top_module_drc_routed.rpt -pb top_module_drc_routed.pb -rpx top_module_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/top_module_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file top_module_methodology_drc_routed.rpt -rpx top_module_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lucas/Documents/UnB/Disciplinas/ED2/VHDL-CODES/Teste_5_RAM/Teste_5_RAM.runs/impl_1/top_module_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
49 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 21:31:04 2017...
