

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Mon Aug  5 20:26:13 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       mp_2_fp2_ap_d1_r5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     7.206|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  861|  861|  861|  861|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop        |  860|  860|       172|          -|          -|     5|    no    |
        | + Col_Loop       |  170|  170|        34|          -|          -|     5|    no    |
        |  ++ Filter_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    220|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      91|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      91|    307|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_271_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln14_2_fu_300_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln14_3_fu_310_p2  |     +    |      0|  0|  15|           9|           9|
    |add_ln14_fu_258_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln15_1_fu_333_p2  |     +    |      0|  0|  15|           9|           1|
    |add_ln15_fu_230_p2    |     +    |      0|  0|  15|           5|           9|
    |c_fu_224_p2           |     +    |      0|  0|  12|           3|           1|
    |f_fu_290_p2           |     +    |      0|  0|  15|           5|           1|
    |i_fu_182_p2           |     +    |      0|  0|  15|           9|           7|
    |r_fu_176_p2           |     +    |      0|  0|  12|           3|           1|
    |sub_ln14_fu_200_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln12_fu_284_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_170_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_218_p2    |   icmp   |      0|  0|   9|           3|           3|
    |flat_array_d0         |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 220|          79|          97|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |c_0_reg_137  |   9|          2|    3|          6|
    |f_0_reg_159  |   9|          2|    5|         10|
    |i_0_reg_114  |   9|          2|    9|         18|
    |i_1_reg_126  |   9|          2|    9|         18|
    |i_2_reg_148  |   9|          2|    9|         18|
    |r_0_reg_103  |   9|          2|    3|          6|
    +-------------+----+-----------+-----+-----------+
    |Total        |  87|         18|   39|         82|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+---+----+-----+-----------+
    |         Name        | FF| LUT| Bits| Const Bits|
    +---------------------+---+----+-----+-----------+
    |add_ln15_reg_370     |  9|   0|    9|          0|
    |ap_CS_fsm            |  5|   0|    5|          0|
    |c_0_reg_137          |  3|   0|    3|          0|
    |c_reg_365            |  3|   0|    3|          0|
    |f_0_reg_159          |  5|   0|    5|          0|
    |f_reg_393            |  5|   0|    5|          0|
    |i_0_reg_114          |  9|   0|    9|          0|
    |i_1_reg_126          |  9|   0|    9|          0|
    |i_2_reg_148          |  9|   0|    9|          0|
    |i_reg_347            |  9|   0|    9|          0|
    |r_0_reg_103          |  3|   0|    3|          0|
    |r_reg_342            |  3|   0|    3|          0|
    |sub_ln14_reg_352     |  5|   0|    5|          0|
    |tmp_79_cast_reg_380  |  5|   0|    9|          4|
    |tmp_81_cast_reg_385  |  5|   0|    9|          4|
    |trunc_ln14_reg_375   |  1|   0|    1|          0|
    |zext_ln9_reg_357     |  3|   0|    5|          2|
    +---------------------+---+----+-----+-----------+
    |Total                | 91|   0|  101|         10|
    +---------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |       flat       | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |       flat       | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |       flat       | return value |
|ap_done                    | out |    1| ap_ctrl_hs |       flat       | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |       flat       | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |       flat       | return value |
|flat_array_address0        | out |    9|  ap_memory |    flat_array    |     array    |
|flat_array_ce0             | out |    1|  ap_memory |    flat_array    |     array    |
|flat_array_we0             | out |    1|  ap_memory |    flat_array    |     array    |
|flat_array_d0              | out |   32|  ap_memory |    flat_array    |     array    |
|max_pool_2_out_1_address0  | out |    8|  ap_memory | max_pool_2_out_1 |     array    |
|max_pool_2_out_1_ce0       | out |    1|  ap_memory | max_pool_2_out_1 |     array    |
|max_pool_2_out_1_q0        |  in |   32|  ap_memory | max_pool_2_out_1 |     array    |
|max_pool_2_out_0_address0  | out |    8|  ap_memory | max_pool_2_out_0 |     array    |
|max_pool_2_out_0_ce0       | out |    1|  ap_memory | max_pool_2_out_0 |     array    |
|max_pool_2_out_0_q0        |  in |   32|  ap_memory | max_pool_2_out_0 |     array    |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [cnn/flat.cpp:6]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 7 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %i, %Row_Loop_end ]"   --->   Operation 8 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.13ns)   --->   "%icmp_ln6 = icmp eq i3 %r_0, -3" [cnn/flat.cpp:6]   --->   Operation 9 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.65ns)   --->   "%r = add i3 %r_0, 1" [cnn/flat.cpp:6]   --->   Operation 11 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %4, label %Row_Loop_begin" [cnn/flat.cpp:6]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str36) nounwind" [cnn/flat.cpp:7]   --->   Operation 13 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str36)" [cnn/flat.cpp:7]   --->   Operation 14 'specregionbegin' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 80" [cnn/flat.cpp:15]   --->   Operation 15 'add' 'i' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %r_0 to i5" [cnn/flat.cpp:14]   --->   Operation 16 'zext' 'zext_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0, i2 0)" [cnn/flat.cpp:14]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%sub_ln14 = sub i5 %tmp_s, %zext_ln14" [cnn/flat.cpp:14]   --->   Operation 18 'sub' 'sub_ln14' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_67 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %r_0, i1 false)" [cnn/flat.cpp:14]   --->   Operation 19 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %tmp_67 to i5" [cnn/flat.cpp:9]   --->   Operation 20 'zext' 'zext_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.76ns)   --->   "br label %2" [cnn/flat.cpp:9]   --->   Operation 21 'br' <Predicate = (!icmp_ln6)> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [cnn/flat.cpp:19]   --->   Operation 22 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ %i_0, %Row_Loop_begin ], [ %add_ln15, %Col_Loop_end ]" [cnn/flat.cpp:15]   --->   Operation 23 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 24 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.13ns)   --->   "%icmp_ln9 = icmp eq i3 %c_0, -3" [cnn/flat.cpp:9]   --->   Operation 25 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 26 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.65ns)   --->   "%c = add i3 %c_0, 1" [cnn/flat.cpp:9]   --->   Operation 27 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %Row_Loop_end, label %Col_Loop_begin" [cnn/flat.cpp:9]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str137) nounwind" [cnn/flat.cpp:10]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str137)" [cnn/flat.cpp:10]   --->   Operation 30 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 16, %i_1" [cnn/flat.cpp:15]   --->   Operation 31 'add' 'add_ln15' <Predicate = (!icmp_ln9)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln14 = trunc i3 %c_0 to i1" [cnn/flat.cpp:14]   --->   Operation 32 'trunc' 'trunc_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_63 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %c_0, i32 1, i32 2)" [cnn/flat.cpp:14]   --->   Operation 33 'partselect' 'tmp_63' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i2 %tmp_63 to i5" [cnn/flat.cpp:14]   --->   Operation 34 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i2 %tmp_63 to i5" [cnn/flat.cpp:14]   --->   Operation 35 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.78ns)   --->   "%add_ln14 = add i5 %sub_ln14, %zext_ln14_5" [cnn/flat.cpp:14]   --->   Operation 36 'add' 'add_ln14' <Predicate = (!icmp_ln9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_79_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln14, i4 0)" [cnn/flat.cpp:14]   --->   Operation 37 'bitconcatenate' 'tmp_79_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln14_1 = add i5 %zext_ln9, %zext_ln14_4" [cnn/flat.cpp:14]   --->   Operation 38 'add' 'add_ln14_1' <Predicate = (!icmp_ln9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_81_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %add_ln14_1, i4 0)" [cnn/flat.cpp:12]   --->   Operation 39 'bitconcatenate' 'tmp_81_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [cnn/flat.cpp:12]   --->   Operation 40 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str36, i32 %tmp)" [cnn/flat.cpp:18]   --->   Operation 41 'specregionend' 'empty_24' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [cnn/flat.cpp:6]   --->   Operation 42 'br' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i_2 = phi i9 [ %i_1, %Col_Loop_begin ], [ %add_ln15_1, %_ifconv ]" [cnn/flat.cpp:15]   --->   Operation 43 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %_ifconv ]"   --->   Operation 44 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0, -16" [cnn/flat.cpp:12]   --->   Operation 45 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 46 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn/flat.cpp:12]   --->   Operation 47 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %Col_Loop_end, label %_ifconv" [cnn/flat.cpp:12]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i5 %f_0 to i9" [cnn/flat.cpp:14]   --->   Operation 49 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.82ns)   --->   "%add_ln14_2 = add i9 %tmp_79_cast, %zext_ln14_6" [cnn/flat.cpp:14]   --->   Operation 50 'add' 'add_ln14_2' <Predicate = (!icmp_ln12 & !trunc_ln14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i9 %add_ln14_2 to i64" [cnn/flat.cpp:14]   --->   Operation 51 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln12 & !trunc_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%max_pool_2_out_0_add = getelementptr [240 x float]* @max_pool_2_out_0, i64 0, i64 %zext_ln14_7" [cnn/flat.cpp:14]   --->   Operation 52 'getelementptr' 'max_pool_2_out_0_add' <Predicate = (!icmp_ln12 & !trunc_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.82ns)   --->   "%add_ln14_3 = add i9 %tmp_81_cast, %zext_ln14_6" [cnn/flat.cpp:14]   --->   Operation 53 'add' 'add_ln14_3' <Predicate = (!icmp_ln12 & trunc_ln14)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %add_ln14_3 to i64" [cnn/flat.cpp:14]   --->   Operation 54 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln12 & trunc_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%max_pool_2_out_1_add = getelementptr [160 x float]* @max_pool_2_out_1, i64 0, i64 %zext_ln14_8" [cnn/flat.cpp:14]   --->   Operation 55 'getelementptr' 'max_pool_2_out_1_add' <Predicate = (!icmp_ln12 & trunc_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%max_pool_2_out_1_loa = load float* %max_pool_2_out_1_add, align 4" [cnn/flat.cpp:14]   --->   Operation 56 'load' 'max_pool_2_out_1_loa' <Predicate = (!icmp_ln12 & trunc_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 57 [2/2] (3.25ns)   --->   "%max_pool_2_out_0_loa = load float* %max_pool_2_out_0_add, align 4" [cnn/flat.cpp:14]   --->   Operation 57 'load' 'max_pool_2_out_0_loa' <Predicate = (!icmp_ln12 & !trunc_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str137, i32 %tmp_6)" [cnn/flat.cpp:17]   --->   Operation 58 'specregionend' 'empty_23' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %2" [cnn/flat.cpp:9]   --->   Operation 59 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.20>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str238) nounwind" [cnn/flat.cpp:13]   --->   Operation 60 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (3.25ns)   --->   "%max_pool_2_out_1_loa = load float* %max_pool_2_out_1_add, align 4" [cnn/flat.cpp:14]   --->   Operation 61 'load' 'max_pool_2_out_1_loa' <Predicate = (trunc_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%max_pool_2_out_0_loa = load float* %max_pool_2_out_0_add, align 4" [cnn/flat.cpp:14]   --->   Operation 62 'load' 'max_pool_2_out_0_loa' <Predicate = (!trunc_ln14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln14 = select i1 %trunc_ln14, float %max_pool_2_out_1_loa, float %max_pool_2_out_0_loa" [cnn/flat.cpp:14]   --->   Operation 63 'select' 'select_ln14' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i9 %i_2 to i64" [cnn/flat.cpp:14]   --->   Operation 64 'zext' 'zext_ln14_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_3" [cnn/flat.cpp:14]   --->   Operation 65 'getelementptr' 'flat_array_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (3.25ns)   --->   "store float %select_ln14, float* %flat_array_addr, align 4" [cnn/flat.cpp:14]   --->   Operation 66 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 67 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 %i_2, 1" [cnn/flat.cpp:15]   --->   Operation 67 'add' 'add_ln15_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [cnn/flat.cpp:12]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_pool_2_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln6               (br               ) [ 011111]
r_0                  (phi              ) [ 001000]
i_0                  (phi              ) [ 001111]
icmp_ln6             (icmp             ) [ 001111]
empty                (speclooptripcount) [ 000000]
r                    (add              ) [ 011111]
br_ln6               (br               ) [ 000000]
specloopname_ln7     (specloopname     ) [ 000000]
tmp                  (specregionbegin  ) [ 000111]
i                    (add              ) [ 011111]
zext_ln14            (zext             ) [ 000000]
tmp_s                (bitconcatenate   ) [ 000000]
sub_ln14             (sub              ) [ 000111]
tmp_67               (bitconcatenate   ) [ 000000]
zext_ln9             (zext             ) [ 000111]
br_ln9               (br               ) [ 001111]
ret_ln19             (ret              ) [ 000000]
i_1                  (phi              ) [ 000111]
c_0                  (phi              ) [ 000100]
icmp_ln9             (icmp             ) [ 001111]
empty_21             (speclooptripcount) [ 000000]
c                    (add              ) [ 001111]
br_ln9               (br               ) [ 000000]
specloopname_ln10    (specloopname     ) [ 000000]
tmp_6                (specregionbegin  ) [ 000011]
add_ln15             (add              ) [ 001111]
trunc_ln14           (trunc            ) [ 000011]
tmp_63               (partselect       ) [ 000000]
zext_ln14_4          (zext             ) [ 000000]
zext_ln14_5          (zext             ) [ 000000]
add_ln14             (add              ) [ 000000]
tmp_79_cast          (bitconcatenate   ) [ 000011]
add_ln14_1           (add              ) [ 000000]
tmp_81_cast          (bitconcatenate   ) [ 000011]
br_ln12              (br               ) [ 001111]
empty_24             (specregionend    ) [ 000000]
br_ln6               (br               ) [ 011111]
i_2                  (phi              ) [ 000011]
f_0                  (phi              ) [ 000010]
icmp_ln12            (icmp             ) [ 001111]
empty_22             (speclooptripcount) [ 000000]
f                    (add              ) [ 001111]
br_ln12              (br               ) [ 000000]
zext_ln14_6          (zext             ) [ 000000]
add_ln14_2           (add              ) [ 000000]
zext_ln14_7          (zext             ) [ 000000]
max_pool_2_out_0_add (getelementptr    ) [ 000001]
add_ln14_3           (add              ) [ 000000]
zext_ln14_8          (zext             ) [ 000000]
max_pool_2_out_1_add (getelementptr    ) [ 000001]
empty_23             (specregionend    ) [ 000000]
br_ln9               (br               ) [ 001111]
specloopname_ln13    (specloopname     ) [ 000000]
max_pool_2_out_1_loa (load             ) [ 000000]
max_pool_2_out_0_loa (load             ) [ 000000]
select_ln14          (select           ) [ 000000]
zext_ln14_3          (zext             ) [ 000000]
flat_array_addr      (getelementptr    ) [ 000000]
store_ln14           (store            ) [ 000000]
add_ln15_1           (add              ) [ 001111]
br_ln12              (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_pool_2_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_2_out_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_2_out_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str137"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str238"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="max_pool_2_out_0_add_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_0_add/4 "/>
</bind>
</comp>

<comp id="71" class="1004" name="max_pool_2_out_1_add_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="9" slack="0"/>
<pin id="75" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_2_out_1_add/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="8" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_2_out_1_loa/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_2_out_0_loa/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="flat_array_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln14_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/5 "/>
</bind>
</comp>

<comp id="103" class="1005" name="r_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="r_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="3" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_0_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="1"/>
<pin id="116" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_0_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="9" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_1_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="1"/>
<pin id="128" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_1_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="137" class="1005" name="c_0_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="3" slack="1"/>
<pin id="139" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="c_0_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="1"/>
<pin id="150" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_2_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="1"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="9" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="159" class="1005" name="f_0_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="1"/>
<pin id="161" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="f_0_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln6_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="r_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="0"/>
<pin id="184" dir="0" index="1" bw="8" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln14_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="3" slack="0"/>
<pin id="190" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="5" slack="0"/>
<pin id="194" dir="0" index="1" bw="3" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln14_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="3" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln14/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_67_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln9_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln9_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="3" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="c_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln15_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="9" slack="0"/>
<pin id="233" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln14_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln14/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_63_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="0" index="3" bw="3" slack="0"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_63/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln14_4_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="0"/>
<pin id="252" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln14_5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln14_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="1"/>
<pin id="260" dir="0" index="1" bw="2" slack="0"/>
<pin id="261" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_79_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="9" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="0" index="2" bw="1" slack="0"/>
<pin id="267" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_79_cast/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln14_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="1"/>
<pin id="273" dir="0" index="1" bw="2" slack="0"/>
<pin id="274" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_81_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="5" slack="0"/>
<pin id="279" dir="0" index="2" bw="1" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_81_cast/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln12_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="5" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="f_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln14_6_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="5" slack="0"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln14_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln14_7_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="9" slack="0"/>
<pin id="307" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln14_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="1"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="zext_ln14_8_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="0"/>
<pin id="317" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln14_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="32" slack="0"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln14_3_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="1"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln15_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="1"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/5 "/>
</bind>
</comp>

<comp id="342" class="1005" name="r_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="347" class="1005" name="i_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="9" slack="0"/>
<pin id="349" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="352" class="1005" name="sub_ln14_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln14 "/>
</bind>
</comp>

<comp id="357" class="1005" name="zext_ln9_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="1"/>
<pin id="359" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln9 "/>
</bind>
</comp>

<comp id="365" class="1005" name="c_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="3" slack="0"/>
<pin id="367" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="370" class="1005" name="add_ln15_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="0"/>
<pin id="372" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln14_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_79_cast_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="1"/>
<pin id="382" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_79_cast "/>
</bind>
</comp>

<comp id="385" class="1005" name="tmp_81_cast_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="9" slack="1"/>
<pin id="387" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81_cast "/>
</bind>
</comp>

<comp id="393" class="1005" name="f_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="398" class="1005" name="max_pool_2_out_0_add_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="8" slack="1"/>
<pin id="400" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_0_add "/>
</bind>
</comp>

<comp id="403" class="1005" name="max_pool_2_out_1_add_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="1"/>
<pin id="405" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_2_out_1_add "/>
</bind>
</comp>

<comp id="408" class="1005" name="add_ln15_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="1"/>
<pin id="410" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="58" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="58" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="64" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="58" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="135"><net_src comp="114" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="157"><net_src comp="126" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="151" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="107" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="107" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="118" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="24" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="107" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="107" pin="4"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="188" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="107" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="141" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="141" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="16" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="129" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="141" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="141" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="240" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="262"><net_src comp="254" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="44" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="258" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="250" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="271" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="288"><net_src comp="163" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="163" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="56" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="163" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="314"><net_src comp="296" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="310" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="325"><net_src comp="78" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="84" pin="3"/><net_sink comp="320" pin=2"/></net>

<net id="327"><net_src comp="320" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="331"><net_src comp="148" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="337"><net_src comp="148" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="345"><net_src comp="176" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="350"><net_src comp="182" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="355"><net_src comp="200" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="360"><net_src comp="214" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="368"><net_src comp="224" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="373"><net_src comp="230" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="378"><net_src comp="236" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="383"><net_src comp="263" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="388"><net_src comp="276" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="396"><net_src comp="290" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="401"><net_src comp="64" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="406"><net_src comp="71" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="411"><net_src comp="333" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="151" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array | {5 }
	Port: max_pool_2_out_1 | {}
	Port: max_pool_2_out_0 | {}
 - Input state : 
	Port: flat : flat_array | {}
	Port: flat : max_pool_2_out_1 | {4 5 }
	Port: flat : max_pool_2_out_0 | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		r : 1
		br_ln6 : 2
		i : 1
		zext_ln14 : 1
		tmp_s : 1
		sub_ln14 : 2
		tmp_67 : 1
		zext_ln9 : 2
	State 3
		icmp_ln9 : 1
		c : 1
		br_ln9 : 2
		add_ln15 : 1
		trunc_ln14 : 1
		tmp_63 : 1
		zext_ln14_4 : 2
		zext_ln14_5 : 2
		add_ln14 : 3
		tmp_79_cast : 4
		add_ln14_1 : 3
		tmp_81_cast : 4
	State 4
		icmp_ln12 : 1
		f : 1
		br_ln12 : 2
		zext_ln14_6 : 1
		add_ln14_2 : 2
		zext_ln14_7 : 3
		max_pool_2_out_0_add : 4
		add_ln14_3 : 2
		zext_ln14_8 : 3
		max_pool_2_out_1_add : 4
		max_pool_2_out_1_loa : 5
		max_pool_2_out_0_loa : 5
	State 5
		select_ln14 : 1
		flat_array_addr : 1
		store_ln14 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |      r_fu_176      |    0    |    12   |
|          |      i_fu_182      |    0    |    15   |
|          |      c_fu_224      |    0    |    12   |
|          |   add_ln15_fu_230  |    0    |    15   |
|    add   |   add_ln14_fu_258  |    0    |    15   |
|          |  add_ln14_1_fu_271 |    0    |    13   |
|          |      f_fu_290      |    0    |    15   |
|          |  add_ln14_2_fu_300 |    0    |    15   |
|          |  add_ln14_3_fu_310 |    0    |    15   |
|          |  add_ln15_1_fu_333 |    0    |    15   |
|----------|--------------------|---------|---------|
|  select  | select_ln14_fu_320 |    0    |    32   |
|----------|--------------------|---------|---------|
|          |   icmp_ln6_fu_170  |    0    |    9    |
|   icmp   |   icmp_ln9_fu_218  |    0    |    9    |
|          |  icmp_ln12_fu_284  |    0    |    11   |
|----------|--------------------|---------|---------|
|    sub   |   sub_ln14_fu_200  |    0    |    15   |
|----------|--------------------|---------|---------|
|          |  zext_ln14_fu_188  |    0    |    0    |
|          |   zext_ln9_fu_214  |    0    |    0    |
|          | zext_ln14_4_fu_250 |    0    |    0    |
|   zext   | zext_ln14_5_fu_254 |    0    |    0    |
|          | zext_ln14_6_fu_296 |    0    |    0    |
|          | zext_ln14_7_fu_305 |    0    |    0    |
|          | zext_ln14_8_fu_315 |    0    |    0    |
|          | zext_ln14_3_fu_328 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |    tmp_s_fu_192    |    0    |    0    |
|bitconcatenate|    tmp_67_fu_206   |    0    |    0    |
|          | tmp_79_cast_fu_263 |    0    |    0    |
|          | tmp_81_cast_fu_276 |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln14_fu_236 |    0    |    0    |
|----------|--------------------|---------|---------|
|partselect|    tmp_63_fu_240   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   218   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln15_1_reg_408     |    9   |
|      add_ln15_reg_370      |    9   |
|         c_0_reg_137        |    3   |
|          c_reg_365         |    3   |
|         f_0_reg_159        |    5   |
|          f_reg_393         |    5   |
|         i_0_reg_114        |    9   |
|         i_1_reg_126        |    9   |
|         i_2_reg_148        |    9   |
|          i_reg_347         |    9   |
|max_pool_2_out_0_add_reg_398|    8   |
|max_pool_2_out_1_add_reg_403|    8   |
|         r_0_reg_103        |    3   |
|          r_reg_342         |    3   |
|      sub_ln14_reg_352      |    5   |
|     tmp_79_cast_reg_380    |    9   |
|     tmp_81_cast_reg_385    |    9   |
|     trunc_ln14_reg_375     |    1   |
|      zext_ln9_reg_357      |    5   |
+----------------------------+--------+
|            Total           |   121  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_78 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_84 |  p0  |   2  |   8  |   16   ||    9    |
|    i_0_reg_114   |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   218  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   121  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   121  |   245  |
+-----------+--------+--------+--------+
