Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Apr  7 11:27:22 2019
| Host         : ubeluga running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -file ps_emio_eth_1g_wrapper_utilization_placed.rpt -pb ps_emio_eth_1g_wrapper_utilization_placed.pb
| Design       : ps_emio_eth_1g_wrapper
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 10387 |     0 |    274080 |  3.79 |
|   LUT as Logic             |  9078 |     0 |    274080 |  3.31 |
|   LUT as Memory            |  1309 |     0 |    144000 |  0.91 |
|     LUT as Distributed RAM |   884 |     0 |           |       |
|     LUT as Shift Register  |   425 |     0 |           |       |
| CLB Registers              | 15631 |     0 |    548160 |  2.85 |
|   Register as Flip Flop    | 15631 |     0 |    548160 |  2.85 |
|   Register as Latch        |     0 |     0 |    548160 |  0.00 |
| CARRY8                     |   132 |     0 |     34260 |  0.39 |
| F7 Muxes                   |    48 |     0 |    137040 |  0.04 |
| F8 Muxes                   |     0 |     0 |     68520 |  0.00 |
| F9 Muxes                   |     0 |     0 |     34260 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 110   |          Yes |           - |          Set |
| 234   |          Yes |           - |        Reset |
| 806   |          Yes |         Set |            - |
| 14481 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 2438 |     0 |     34260 |  7.12 |
|   CLBL                                    | 1110 |     0 |           |       |
|   CLBM                                    | 1328 |     0 |           |       |
| LUT as Logic                              | 9078 |     0 |    274080 |  3.31 |
|   using O5 output only                    |  464 |       |           |       |
|   using O6 output only                    | 6415 |       |           |       |
|   using O5 and O6                         | 2199 |       |           |       |
| LUT as Memory                             | 1309 |     0 |    144000 |  0.91 |
|   LUT as Distributed RAM                  |  884 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    4 |       |           |       |
|     using O5 and O6                       |  880 |       |           |       |
|   LUT as Shift Register                   |  425 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  249 |       |           |       |
|     using O5 and O6                       |  176 |       |           |       |
| LUT Flip Flop Pairs                       | 6045 |     0 |    274080 |  2.21 |
|   fully used LUT-FF pairs                 | 1948 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 3894 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 3243 |       |           |       |
| Unique Control Sets                       |  793 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 23.5 |     0 |       912 |  2.58 |
|   RAMB36/FIFO*    |   19 |     0 |       912 |  2.08 |
|     RAMB36E2 only |   19 |       |           |       |
|   RAMB18          |    9 |     0 |      1824 |  0.49 |
|     RAMB18E2 only |    9 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      2520 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   10 |    10 |       328 |  3.05 |
| HPIOB_M          |    0 |     0 |        96 |  0.00 |
| HPIOB_S          |    0 |     0 |        96 |  0.00 |
| HDIOB_M          |    4 |     4 |        60 |  6.67 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |    6 |     6 |        60 | 10.00 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    5 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    0 |     0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    1 |     1 |        60 |  1.67 |
|   DIFFINBUF      |    1 |     1 |           |       |
| BITSLICE_CONTROL |    0 |     0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       208 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |        16 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    7 |     0 |       404 |  1.73 |
|   BUFGCE             |    3 |     0 |       116 |  2.59 |
|   BUFGCE_DIV         |    0 |     0 |        16 |  0.00 |
|   BUFG_GT            |    3 |     0 |       168 |  1.79 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        32 |  0.00 |
| PLL                  |    0 |     0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |         4 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    1 |     1 |        24 |   4.17 |
| GTHE4_COMMON    |    0 |     0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 14481 |            Register |
| LUT6          |  2975 |                 CLB |
| LUT3          |  2895 |                 CLB |
| LUT4          |  1882 |                 CLB |
| LUT5          |  1792 |                 CLB |
| RAMD32        |  1544 |                 CLB |
| LUT2          |  1356 |                 CLB |
| FDSE          |   806 |            Register |
| SRL16E        |   391 |                 CLB |
| LUT1          |   377 |                 CLB |
| FDCE          |   234 |            Register |
| RAMS32        |   220 |                 CLB |
| SRLC32E       |   208 |                 CLB |
| CARRY8        |   132 |                 CLB |
| FDPE          |   110 |            Register |
| MUXF7         |    48 |                 CLB |
| RAMB36E2      |    19 |           Block Ram |
| RAMB18E2      |     9 |           Block Ram |
| OBUF          |     8 |                 I/O |
| BUFG_GT       |     3 |               Clock |
| BUFGCE        |     3 |               Clock |
| SRLC16E       |     2 |                 CLB |
| PS8           |     1 |            Advanced |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTHE4_CHANNEL |     1 |            Advanced |
| DIFFINBUF     |     1 |                 I/O |
| BUFG_PS       |     1 |               Clock |
| BUFG_GT_SYNC  |     1 |               Clock |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------------+------+
|                 Ref Name                | Used |
+-----------------------------------------+------+
| ps_emio_eth_1g_zynq_ultra_ps_e_0_0      |    1 |
| ps_emio_eth_1g_xlslice_2_0              |    1 |
| ps_emio_eth_1g_xlslice_1_0              |    1 |
| ps_emio_eth_1g_xlslice_0_1              |    1 |
| ps_emio_eth_1g_xlslice_0_0              |    1 |
| ps_emio_eth_1g_xlconstant_5_0           |    1 |
| ps_emio_eth_1g_xlconstant_4_0           |    1 |
| ps_emio_eth_1g_xlconcat_0_0             |    1 |
| ps_emio_eth_1g_util_ds_buf_1_0          |    1 |
| ps_emio_eth_1g_util_ds_buf_0_0          |    1 |
| ps_emio_eth_1g_rst_ps8_0_49M_0          |    1 |
| ps_emio_eth_1g_ila_0_0                  |    1 |
| ps_emio_eth_1g_gig_ethernet_pcs_pma_0_0 |    1 |
| ps_emio_eth_1g_c_counter_binary_0_1     |    1 |
| ps_emio_eth_1g_c_counter_binary_0_0     |    1 |
| ps_emio_eth_1g_axi_smc_0                |    1 |
| ps_emio_eth_1g_axi_dma_0_0              |    1 |
| ps_emio_eth_1g_auto_pc_0                |    1 |
| ps_emio_eth_1g_AXIS_LMAC_0_1            |    1 |
| dbg_hub                                 |    1 |
+-----------------------------------------+------+


