{% include "op/common/def_special_regs.cim" %}
{% include "op/common/simd.cim" %}

def test_vvadd(
    lhs< <4>, index, __LOCAL__>,
    rhs< <4>, index, __LOCAL__>,
    out< <4>, index, __LOCAL__>
){
    SIMD(VVADD, lhs, rhs, out);
    Print(Load(out, [0])); // 4
    Print(Load(out, [1])); // 6
    Print(Load(out, [2])); // 8
    Print(Load(out, [3])); // 10
}

def main(null<int8>){
    SpecialRegSet(SPECIAL_REG_SIMD_INPUT_1_BIT_WIDTH, 32);
    SpecialRegSet(SPECIAL_REG_SIMD_INPUT_2_BIT_WIDTH, 32);
    SpecialRegSet(SPECIAL_REG_SIMD_OUTPUT_BIT_WIDTH, 32);

    buf1 = Buffer(<4>, index, __LOCAL__);
    Save(buf1, [0], 0);
    Save(buf1, [1], 1);
    Save(buf1, [2], 2);
    Save(buf1, [3], 3);

    buf2 = Buffer(<4>, index, __LOCAL__);
    Save(buf2, [0], 4);
    Save(buf2, [1], 5);
    Save(buf2, [2], 6);
    Save(buf2, [3], 7);

    buf3 = Buffer(<4>, index, __LOCAL__);

    test_vvadd(buf1, buf2, buf3);
}