// Seed: 1439814914
module module_0;
  assign id_1 = ~1;
  reg id_3;
  always #1 id_3 <= 1'b0 - id_3;
  wire id_4;
  assign id_2 = id_1 & 1;
  wand id_5;
  assign module_1.type_2 = 0;
  reg id_6;
  initial id_6 <= id_2;
  assign id_5 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input wire id_8,
    input tri id_9,
    output supply0 id_10,
    input wor id_11
);
  module_0 modCall_1 ();
endmodule
