// Seed: 4227101578
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1  = 1;
  assign id_14 = id_11;
  wire id_16;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri  id_1,
    input  wand id_2,
    output wire id_3,
    output tri1 id_4,
    input  tri0 id_5,
    input  wire id_6,
    output tri  id_7,
    input  wire id_8
    , id_10
);
  always @(negedge 1) begin : LABEL_0
    id_10 = 1;
  end
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
