#!/bin/bash
#=============================================================================
# RISC-V Phase 1 Compilation Test Script
# 
# Tests compilation of core RTL components to validate Phase 1 implementation
# Created: 2025-01-27
# Author: DesignAI Implementation Team
#=============================================================================

set -e  # Exit on any error

PROJECT_ROOT="$(cd "$(dirname "${BASH_SOURCE[0]}")/.." && pwd)"
RESULTS_DIR="${PROJECT_ROOT}/phase1_results"
TIMESTAMP=$(date +"%Y%m%d_%H%M%S")

# Create results directory
mkdir -p "${RESULTS_DIR}"

echo "==================================================================="
echo "RISC-V PHASE 1 COMPILATION TEST"
echo "==================================================================="
echo "Project Root: ${PROJECT_ROOT}"
echo "Results Dir:  ${RESULTS_DIR}"
echo "Timestamp:    ${TIMESTAMP}"
echo ""

# Test counters
TOTAL_TESTS=0
PASSED_TESTS=0
FAILED_TESTS=0

# Function to test file compilation
test_file_compilation() {
    local file_path="$1"
    local test_name="$2"
    
    TOTAL_TESTS=$((TOTAL_TESTS + 1))
    
    echo -n "Testing ${test_name}: "
    
    if [ ! -f "${PROJECT_ROOT}/${file_path}" ]; then
        echo "âŒ FAIL - File not found"
        FAILED_TESTS=$((FAILED_TESTS + 1))
        return 1
    fi
    
    # Try compilation with basic SystemVerilog check
    local temp_file="${RESULTS_DIR}/temp_compile_${TOTAL_TESTS}.sv"
    
    cat > "${temp_file}" << EOF
\`timescale 1ns/1ps
\`default_nettype none

// Include the file being tested
\`include "${PROJECT_ROOT}/${file_path}"

// Simple wrapper module for compilation test
module compile_test_${TOTAL_TESTS}();
    // Empty module just to test includes and syntax
endmodule

\`default_nettype wire
EOF
    
    # Test with basic vlog if available
    if command -v vlog &> /dev/null; then
        if vlog -quiet -sv "${temp_file}" &> "${RESULTS_DIR}/compile_${TOTAL_TESTS}.log"; then
            echo "âœ… PASS"
            PASSED_TESTS=$((PASSED_TESTS + 1))
            rm -f "${temp_file}"
            return 0
        else
            echo "âŒ FAIL - Compilation error"
            echo "  Log: ${RESULTS_DIR}/compile_${TOTAL_TESTS}.log"
            FAILED_TESTS=$((FAILED_TESTS + 1))
            rm -f "${temp_file}"
            return 1
        fi
    else
        # If no simulator, just check file syntax manually
        if grep -q "module\|interface\|package" "${PROJECT_ROOT}/${file_path}"; then
            echo "âœ… PASS (syntax check)"
            PASSED_TESTS=$((PASSED_TESTS + 1))
            rm -f "${temp_file}"
            return 0
        else
            echo "âŒ FAIL - No module/interface/package found"
            FAILED_TESTS=$((FAILED_TESTS + 1))
            rm -f "${temp_file}"
            return 1
        fi
    fi
}

# Test core packages first (dependencies)
echo "1. TESTING CORE PACKAGES"
echo "========================="
test_file_compilation "rtl/core/riscv_config_pkg.sv" "Config Package"
test_file_compilation "rtl/core/riscv_exception_pkg.sv" "Exception Package"
test_file_compilation "rtl/core/riscv_types_pkg.sv" "Types Package"
test_file_compilation "rtl/core/riscv_core_pkg.sv" "Core Package"
test_file_compilation "rtl/core/riscv_mem_types_pkg.sv" "Memory Types Package"
test_file_compilation "rtl/core/riscv_ooo_types_pkg.sv" "OoO Types Package"
test_file_compilation "rtl/core/riscv_protocol_types_pkg.sv" "Protocol Types Package"
test_file_compilation "rtl/core/riscv_cache_types_pkg.sv" "Cache Types Package"
test_file_compilation "rtl/core/riscv_bp_types_pkg.sv" "Branch Predictor Types Package"
test_file_compilation "rtl/core/riscv_qos_pkg.sv" "QoS Package"

echo ""
echo "2. TESTING FUNCTIONAL UNITS"
echo "============================"
test_file_compilation "rtl/units/alu.sv" "ALU"
test_file_compilation "rtl/units/reg_file.sv" "Register File"
test_file_compilation "rtl/units/mult_unit.sv" "Multiplier Unit"
test_file_compilation "rtl/units/div_unit.sv" "Divider Unit"
test_file_compilation "rtl/units/csr_regfile.sv" "CSR Register File"
test_file_compilation "rtl/units/exception_handler.sv" "Exception Handler"

echo ""
echo "3. TESTING MEMORY INTERFACES"
echo "============================="
test_file_compilation "rtl/memory/memory_req_rsp_if.sv" "Memory Request/Response Interface"
test_file_compilation "rtl/interfaces/axi4_if.sv" "AXI4 Interface"
test_file_compilation "rtl/interfaces/chi_if.sv" "CHI Interface"
test_file_compilation "rtl/interfaces/tilelink_if.sv" "TileLink Interface"

echo ""
echo "4. TESTING PIPELINE STAGES"
echo "==========================="
test_file_compilation "rtl/core/fetch_stage.sv" "Fetch Stage"
test_file_compilation "rtl/core/decode_stage.sv" "Decode Stage"
test_file_compilation "rtl/core/execute_stage.sv" "Execute Stage"
test_file_compilation "rtl/core/mem_stage.sv" "Memory Stage"
test_file_compilation "rtl/core/writeback_stage.sv" "Writeback Stage"

echo ""
echo "5. TESTING CORE INTEGRATION"
echo "============================"
test_file_compilation "rtl/core/core_subsystem.sv" "Core Subsystem"
test_file_compilation "rtl/core/riscv_core.sv" "RISC-V Core"
test_file_compilation "rtl/core/multi_core_system.sv" "Multi-Core System"

echo ""
echo "6. TESTING OUT-OF-ORDER COMPONENTS"
echo "==================================="
test_file_compilation "rtl/execution/reorder_buffer.sv" "Reorder Buffer"
test_file_compilation "rtl/execution/reservation_station.sv" "Reservation Station"
test_file_compilation "rtl/execution/register_renaming.sv" "Register Renaming"
test_file_compilation "rtl/execution/multiple_execution_units.sv" "Multiple Execution Units"

echo ""
echo "7. TESTING MEMORY HIERARCHY"
echo "============================"
test_file_compilation "rtl/memory/icache.sv" "Instruction Cache"
test_file_compilation "rtl/memory/l2_cache.sv" "L2 Cache"
test_file_compilation "rtl/memory/l3_cache.sv" "L3 Cache"
test_file_compilation "rtl/memory/cache_coherency_controller.sv" "Cache Coherency Controller"

# Generate final report
echo ""
echo "==================================================================="
echo "PHASE 1 COMPILATION TEST RESULTS"
echo "==================================================================="
echo "Total Tests:  ${TOTAL_TESTS}"
echo "Passed:       ${PASSED_TESTS}"
echo "Failed:       ${FAILED_TESTS}"

if [ ${TOTAL_TESTS} -gt 0 ]; then
    SUCCESS_RATE=$(( (PASSED_TESTS * 100) / TOTAL_TESTS ))
    echo "Success Rate: ${SUCCESS_RATE}%"
    
    if [ ${SUCCESS_RATE} -ge 90 ]; then
        echo "ðŸŸ¢ EXCELLENT - Phase 1 RTL ready for testing"
        EXIT_CODE=0
    elif [ ${SUCCESS_RATE} -ge 75 ]; then
        echo "ðŸŸ¡ GOOD - Minor issues to resolve"
        EXIT_CODE=1
    elif [ ${SUCCESS_RATE} -ge 50 ]; then
        echo "ðŸŸ  FAIR - Significant work needed"
        EXIT_CODE=2
    else
        echo "ðŸ”´ POOR - Major fixes required"
        EXIT_CODE=3
    fi
else
    echo "âŒ No tests run"
    EXIT_CODE=4
fi

# Save results to file
RESULTS_FILE="${RESULTS_DIR}/phase1_compile_results_${TIMESTAMP}.txt"
cat > "${RESULTS_FILE}" << EOF
RISC-V Phase 1 Compilation Test Results
=======================================
Timestamp: ${TIMESTAMP}
Project Root: ${PROJECT_ROOT}

Summary:
--------
Total Tests: ${TOTAL_TESTS}
Passed: ${PASSED_TESTS}
Failed: ${FAILED_TESTS}
Success Rate: ${SUCCESS_RATE}%

Status: $([ ${SUCCESS_RATE} -ge 90 ] && echo "EXCELLENT" || [ ${SUCCESS_RATE} -ge 75 ] && echo "GOOD" || [ ${SUCCESS_RATE} -ge 50 ] && echo "FAIR" || echo "POOR")
EOF

echo ""
echo "ðŸ“ Results saved to: ${RESULTS_FILE}"

# Clean up temporary files
find "${RESULTS_DIR}" -name "temp_compile_*.sv" -delete 2>/dev/null || true

exit ${EXIT_CODE} 