Classic Timing Analyzer report for MSS
Mon Jun 13 14:10:14 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK_IN'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                      ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                 ; To                                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.191 ns                         ; SinEnable                                                                            ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[6] ; --         ; CLK_IN   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.361 ns                         ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_6_                    ; PDAC_B_DATA_CHIP[6]                                                                  ; CLK_IN     ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.715 ns                        ; SinEnable                                                                            ; SqrTable:inst8|Q[4]                                                                  ; --         ; CLK_IN   ; 0            ;
; Clock Setup: 'CLK_IN'        ; N/A   ; None          ; 243.84 MHz ( period = 4.101 ns ) ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3] ; SqrTable:inst8|Q[2]                                                                  ; CLK_IN     ; CLK_IN   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                      ;                                                                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK_IN          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_IN'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                              ; To                                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 243.84 MHz ( period = 4.101 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]                                                              ; SqrTable:inst8|Q[2]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.869 ns                ;
; N/A                                     ; 249.75 MHz ( period = 4.004 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[2]                                                              ; SqrTable:inst8|Q[2]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.772 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[0]                                                              ; SqrTable:inst8|Q[2]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.758 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[2]                                                              ; SqrTable:inst8|Q[3]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[1]                                                              ; SqrTable:inst8|Q[3]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.761 ns                ;
; N/A                                     ; 253.55 MHz ( period = 3.944 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[2]                                                              ; SqrTable:inst8|Q[0]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.732 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[5]                                                              ; SqrTable:inst8|Q[2]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.688 ns                ;
; N/A                                     ; 255.17 MHz ( period = 3.919 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[4]                                                              ; SqrTable:inst8|Q[0]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.707 ns                ;
; N/A                                     ; 256.02 MHz ( period = 3.906 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[5]                                                              ; SqrTable:inst8|Q[0]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.694 ns                ;
; N/A                                     ; 257.07 MHz ( period = 3.890 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[6]                                                              ; SqrTable:inst8|Q[2]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.658 ns                ;
; N/A                                     ; 259.74 MHz ( period = 3.850 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[6]                                                              ; SqrTable:inst8|Q[0]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.638 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[4]                                                              ; SqrTable:inst8|Q[3]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.632 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|DATA_TO_P2S_0_                                                                                    ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|DATA_TO_P2S_2_                                                                                    ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|DATA_TO_P2S_7_                                                                                    ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z5                                                                                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z4                                                                                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z3                                                                                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z2                                                                                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 260.69 MHz ( period = 3.836 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z1                                                                                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 261.71 MHz ( period = 3.821 ns )                    ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|ADDRESS_TO_P2S_0_                                                                                 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.612 ns                ;
; N/A                                     ; 262.05 MHz ( period = 3.816 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[0]                                                              ; SqrTable:inst8|Q[3]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.602 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]                                                              ; SqrTable:inst8|Q[1]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.486 ns                ;
; N/A                                     ; 273.75 MHz ( period = 3.653 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[6]                                                              ; SqrTable:inst8|Q[1]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.448 ns                ;
; N/A                                     ; 275.10 MHz ( period = 3.635 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[1]                                                              ; SqrTable:inst8|Q[0]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; 276.78 MHz ( period = 3.613 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[1]                                                              ; SqrTable:inst8|Q[1]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.408 ns                ;
; N/A                                     ; 278.86 MHz ( period = 3.586 ns )                    ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[0]                                                              ; SqrTable:inst8|Q[1]                                                                                                                               ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.381 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; SqrTable:inst8|Q[3]                                                                                                                               ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.152 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; SqrTable:inst8|Q[1]                                                                                                                               ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; SqrTable:inst8|Q[4]                                                                                                                               ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.865 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; SqrTable:inst8|Q[5]                                                                                                                               ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; SqrTable:inst8|Q[0]                                                                                                                               ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.611 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_PART_INT_ENABLE                                                                                                ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.571 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; SqrTable:inst8|Q[2]                                                                                                                               ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; SqrTable:inst8|Q[6]                                                                                                                               ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U2_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[0]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[1]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[2]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[3]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[4]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[5]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[6]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|q_a[7]                          ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|RECREATED_ENABLE_TP_dup0                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.721 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z3                                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg4 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.250 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z1                                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg6 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.247 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z2                                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg5 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.121 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z5                                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg1 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.115 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|nx2546z4                                                                                          ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg3 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 1.113 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|DATA_TO_P2S_0_                                                                                    ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg0 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 0.962 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|DATA_TO_P2S_7_                                                                                    ; MSS_XTRCT:inst|MSS_Core:inst|S_DAC_Interface:U4|altsyncram:U2_altsyncram_component|altsyncram_jp81:auto_generated|ram_block1a0~porta_address_reg7 ; CLK_IN     ; CLK_IN   ; None                        ; None                      ; 0.720 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                   ;                                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                             ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                   ; To Clock ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3] ; CLK_IN   ;
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[4] ; CLK_IN   ;
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[5] ; CLK_IN   ;
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[7] ; CLK_IN   ;
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[0] ; CLK_IN   ;
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[2] ; CLK_IN   ;
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[1] ; CLK_IN   ;
; N/A   ; None         ; 5.191 ns   ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[6] ; CLK_IN   ;
; N/A   ; None         ; 4.719 ns   ; RESETn    ; Clk_Divider:inst9|clk_out_sig                                                        ; CLK_IN   ;
; N/A   ; None         ; 4.281 ns   ; SinEnable ; SqrTable:inst8|Q[2]                                                                  ; CLK_IN   ;
; N/A   ; None         ; 4.213 ns   ; SinEnable ; SqrTable:inst8|Q[3]                                                                  ; CLK_IN   ;
; N/A   ; None         ; 4.187 ns   ; SinEnable ; SqrTable:inst8|Q[1]                                                                  ; CLK_IN   ;
; N/A   ; None         ; 3.982 ns   ; SinEnable ; SqrTable:inst8|Q[5]                                                                  ; CLK_IN   ;
; N/A   ; None         ; 3.956 ns   ; SinEnable ; SqrTable:inst8|Q[6]                                                                  ; CLK_IN   ;
; N/A   ; None         ; 3.948 ns   ; SinEnable ; SqrTable:inst8|Q[0]                                                                  ; CLK_IN   ;
; N/A   ; None         ; 3.945 ns   ; SinEnable ; SqrTable:inst8|Q[4]                                                                  ; CLK_IN   ;
+-------+--------------+------------+-----------+--------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                      ;
+-------+--------------+------------+-------------------------------------------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                              ; To                  ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------+---------------------+------------+
; N/A   ; None         ; 8.361 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_6_ ; PDAC_B_DATA_CHIP[6] ; CLK_IN     ;
; N/A   ; None         ; 7.816 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_4_ ; PDAC_B_DATA_CHIP[4] ; CLK_IN     ;
; N/A   ; None         ; 7.764 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_5_ ; PDAC_B_DATA_CHIP[5] ; CLK_IN     ;
; N/A   ; None         ; 7.755 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_3_ ; PDAC_B_DATA_CHIP[3] ; CLK_IN     ;
; N/A   ; None         ; 7.734 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_4_ ; PDAC_A_DATA_CHIP[4] ; CLK_IN     ;
; N/A   ; None         ; 7.488 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_2_ ; PDAC_B_DATA_CHIP[2] ; CLK_IN     ;
; N/A   ; None         ; 7.449 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ ; PDAC_A_DATA_CHIP[1] ; CLK_IN     ;
; N/A   ; None         ; 7.436 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_0_ ; PDAC_B_DATA_CHIP[0] ; CLK_IN     ;
; N/A   ; None         ; 7.408 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_6_ ; PDAC_A_DATA_CHIP[6] ; CLK_IN     ;
; N/A   ; None         ; 7.385 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_2_ ; PDAC_A_DATA_CHIP[2] ; CLK_IN     ;
; N/A   ; None         ; 7.370 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_0_ ; PDAC_A_DATA_CHIP[0] ; CLK_IN     ;
; N/A   ; None         ; 7.059 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_5_ ; PDAC_A_DATA_CHIP[5] ; CLK_IN     ;
; N/A   ; None         ; 7.049 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_1_ ; PDAC_B_DATA_CHIP[1] ; CLK_IN     ;
; N/A   ; None         ; 6.942 ns   ; MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_3_ ; PDAC_A_DATA_CHIP[3] ; CLK_IN     ;
; N/A   ; None         ; 5.019 ns   ; MSS_XTRCT:inst|MSS_Core:inst|PDAC_B_DATA_CHIP_obuf_7_~data_in_reg ; PDAC_B_DATA_CHIP[7] ; CLK_IN     ;
; N/A   ; None         ; 5.017 ns   ; MSS_XTRCT:inst|MSS_Core:inst|CLK_ADC_CHIP_obuf~data_in_reg        ; CLK_ADC_CHIP        ; CLK_IN     ;
; N/A   ; None         ; 5.013 ns   ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_SLATCH_CHIP_obuf~data_in_reg   ; SDACs_SLATCH_CHIP   ; CLK_IN     ;
; N/A   ; None         ; 5.008 ns   ; MSS_XTRCT:inst|MSS_Core:inst|PDAC_A_DATA_CHIP_obuf_7_~data_in_reg ; PDAC_A_DATA_CHIP[7] ; CLK_IN     ;
; N/A   ; None         ; 5.000 ns   ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_SDATA_CHIP_obuf~data_in_reg    ; SDACs_SDATA_CHIP    ; CLK_IN     ;
; N/A   ; None         ; 5.000 ns   ; MSS_XTRCT:inst|MSS_Core:inst|CLK_PDACs_CHIP_obuf~data_in_reg      ; CLK_PDACs_CHIP      ; CLK_IN     ;
; N/A   ; None         ; 4.993 ns   ; MSS_XTRCT:inst|MSS_Core:inst|SDACs_SCLK_CHIP_obuf~data_in_reg     ; SDACs_SCLK_CHIP     ; CLK_IN     ;
+-------+--------------+------------+-------------------------------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                    ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                                                                                   ; To Clock ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.715 ns ; SinEnable ; SqrTable:inst8|Q[4]                                                                  ; CLK_IN   ;
; N/A           ; None        ; -3.718 ns ; SinEnable ; SqrTable:inst8|Q[0]                                                                  ; CLK_IN   ;
; N/A           ; None        ; -3.726 ns ; SinEnable ; SqrTable:inst8|Q[6]                                                                  ; CLK_IN   ;
; N/A           ; None        ; -3.752 ns ; SinEnable ; SqrTable:inst8|Q[5]                                                                  ; CLK_IN   ;
; N/A           ; None        ; -3.957 ns ; SinEnable ; SqrTable:inst8|Q[1]                                                                  ; CLK_IN   ;
; N/A           ; None        ; -3.983 ns ; SinEnable ; SqrTable:inst8|Q[3]                                                                  ; CLK_IN   ;
; N/A           ; None        ; -4.051 ns ; SinEnable ; SqrTable:inst8|Q[2]                                                                  ; CLK_IN   ;
; N/A           ; None        ; -4.489 ns ; RESETn    ; Clk_Divider:inst9|clk_out_sig                                                        ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3] ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[4] ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[5] ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[7] ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[0] ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[2] ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[1] ; CLK_IN   ;
; N/A           ; None        ; -4.961 ns ; SinEnable ; counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[6] ; CLK_IN   ;
+---------------+-------------+-----------+-----------+--------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Jun 13 14:10:13 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MSS -c MSS --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK_IN" is an undefined clock
Info: Clock "CLK_IN" has Internal fmax of 243.84 MHz between source register "counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]" and destination register "SqrTable:inst8|Q[2]" (period= 4.101 ns)
    Info: + Longest register to register delay is 3.869 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y29_N7; Fanout = 50; REG Node = 'counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]'
        Info: 2: + IC(0.898 ns) + CELL(0.438 ns) = 1.336 ns; Loc. = LCCOMB_X47_Y29_N8; Fanout = 1; COMB Node = 'SqrTable:inst8|Mux4~21'
        Info: 3: + IC(0.971 ns) + CELL(0.275 ns) = 2.582 ns; Loc. = LCCOMB_X51_Y27_N4; Fanout = 1; COMB Node = 'SqrTable:inst8|Mux4~22'
        Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 3.114 ns; Loc. = LCCOMB_X51_Y27_N22; Fanout = 1; COMB Node = 'SqrTable:inst8|Mux4~24'
        Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 3.785 ns; Loc. = LCCOMB_X51_Y27_N24; Fanout = 1; COMB Node = 'SqrTable:inst8|Mux4~25'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.869 ns; Loc. = LCFF_X51_Y27_N25; Fanout = 2; REG Node = 'SqrTable:inst8|Q[2]'
        Info: Total cell delay = 1.492 ns ( 38.56 % )
        Info: Total interconnect delay = 2.377 ns ( 61.44 % )
    Info: - Smallest clock skew is -0.018 ns
        Info: + Shortest clock path from clock "CLK_IN" to destination register is 2.635 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 198; COMB Node = 'CLK_IN~clkctrl'
            Info: 3: + IC(0.981 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X51_Y27_N25; Fanout = 2; REG Node = 'SqrTable:inst8|Q[2]'
            Info: Total cell delay = 1.536 ns ( 58.29 % )
            Info: Total interconnect delay = 1.099 ns ( 41.71 % )
        Info: - Longest clock path from clock "CLK_IN" to source register is 2.653 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 198; COMB Node = 'CLK_IN~clkctrl'
            Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X51_Y29_N7; Fanout = 50; REG Node = 'counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]'
            Info: Total cell delay = 1.536 ns ( 57.90 % )
            Info: Total interconnect delay = 1.117 ns ( 42.10 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]" (data pin = "SinEnable", clock pin = "CLK_IN") is 5.191 ns
    Info: + Longest pin to register delay is 7.880 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J17; Fanout = 8; PIN Node = 'SinEnable'
        Info: 2: + IC(5.182 ns) + CELL(0.271 ns) = 6.283 ns; Loc. = LCCOMB_X47_Y28_N20; Fanout = 8; COMB Node = 'counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|counter_reg_bit1a[7]~0'
        Info: 3: + IC(0.937 ns) + CELL(0.660 ns) = 7.880 ns; Loc. = LCFF_X51_Y29_N7; Fanout = 50; REG Node = 'counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.761 ns ( 22.35 % )
        Info: Total interconnect delay = 6.119 ns ( 77.65 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK_IN" to destination register is 2.653 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 198; COMB Node = 'CLK_IN~clkctrl'
        Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.653 ns; Loc. = LCFF_X51_Y29_N7; Fanout = 50; REG Node = 'counter256:inst7|lpm_counter:lpm_counter_component|cntr_1cj:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.536 ns ( 57.90 % )
        Info: Total interconnect delay = 1.117 ns ( 42.10 % )
Info: tco from clock "CLK_IN" to destination pin "PDAC_B_DATA_CHIP[6]" through register "MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_6_" is 8.361 ns
    Info: + Longest clock path from clock "CLK_IN" to source register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 198; COMB Node = 'CLK_IN~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X42_Y22_N7; Fanout = 1; REG Node = 'MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_6_'
        Info: Total cell delay = 1.536 ns ( 57.40 % )
        Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.435 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y22_N7; Fanout = 1; REG Node = 'MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_B_6_'
        Info: 2: + IC(2.823 ns) + CELL(2.612 ns) = 5.435 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'PDAC_B_DATA_CHIP[6]'
        Info: Total cell delay = 2.612 ns ( 48.06 % )
        Info: Total interconnect delay = 2.823 ns ( 51.94 % )
Info: th for register "SqrTable:inst8|Q[4]" (data pin = "SinEnable", clock pin = "CLK_IN") is -3.715 ns
    Info: + Longest clock path from clock "CLK_IN" to destination register is 2.663 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 198; COMB Node = 'CLK_IN~clkctrl'
        Info: 3: + IC(1.009 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X49_Y29_N17; Fanout = 2; REG Node = 'SqrTable:inst8|Q[4]'
        Info: Total cell delay = 1.536 ns ( 57.68 % )
        Info: Total interconnect delay = 1.127 ns ( 42.32 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.644 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_J17; Fanout = 8; PIN Node = 'SinEnable'
        Info: 2: + IC(5.154 ns) + CELL(0.660 ns) = 6.644 ns; Loc. = LCFF_X49_Y29_N17; Fanout = 2; REG Node = 'SqrTable:inst8|Q[4]'
        Info: Total cell delay = 1.490 ns ( 22.43 % )
        Info: Total interconnect delay = 5.154 ns ( 77.57 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Mon Jun 13 14:10:14 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


