static void F_1 ( T_1 V_1 )\r\n{\r\nunsigned long V_2 ;\r\nF_2 ( & V_3 , V_2 ) ;\r\nswitch ( V_1 ) {\r\ncase V_4 :\r\nV_5 = V_6 | V_7 ;\r\n#ifndef F_3\r\nV_5 |= V_8 ;\r\n#endif\r\nV_9 |= V_10 ;\r\nbreak;\r\ncase V_11 :\r\nV_9 &= ~ V_10 ;\r\nbreak;\r\ncase V_12 :\r\nV_9 |= V_13 ;\r\nV_5 = V_6 | V_7 | V_8 ;\r\nbreak;\r\ncase V_14 :\r\nV_9 &= ~ V_13 ;\r\nV_5 = V_6 | V_7 | V_8 ;\r\nbreak;\r\n#ifdef F_4\r\ncase V_15 :\r\nif ( ! ( V_9 & V_13 ) )\r\nV_5 ^= V_7 ;\r\nbreak;\r\n#endif\r\n#ifdef F_3\r\ncase V_16 :\r\nif ( ! ( V_9 & V_13 ) )\r\nV_5 |= V_8 ;\r\nbreak;\r\ncase V_17 :\r\nif ( ! ( V_9 & V_13 ) )\r\nV_5 &= ~ V_8 ;\r\nbreak;\r\n#endif\r\ncase V_18 :\r\nif ( ! ( V_9 & V_13 ) )\r\nV_5 &= ~ V_6 ;\r\nbreak;\r\ncase V_19 :\r\nif ( V_9 & V_13 )\r\nV_5 &= ~ V_7 ;\r\nbreak;\r\ncase V_20 :\r\nif ( V_9 & V_13 )\r\nV_5 |= V_7 ;\r\nbreak;\r\ncase V_21 :\r\nif ( V_9 & V_13 )\r\nV_5 &= ~ V_8 ;\r\nbreak;\r\ncase V_22 :\r\nif ( V_9 & V_13 )\r\nV_5 |= V_8 ;\r\nbreak;\r\ncase V_23 :\r\nif ( V_9 & V_13 )\r\nV_5 &= ~ V_6 ;\r\nbreak;\r\ncase V_24 :\r\nif ( V_9 & V_13 )\r\nV_5 |= V_6 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_9 & V_10 )\r\n* V_25 = V_5 ;\r\nF_5 ( & V_3 , V_2 ) ;\r\n}\r\nstatic int T_2 F_6 ( void )\r\n{\r\nif ( F_7 () )\r\nV_26 = F_1 ;\r\nV_26 ( V_4 ) ;\r\nreturn 0 ;\r\n}
