{"vcs1":{"timestamp_begin":1681480213.773382183, "rt":0.83, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681480214.640869128, "rt":0.94, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681480215.607638214, "rt":0.67, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681480213.479907297}
{"VCS_COMP_START_TIME": 1681480213.479907297}
{"VCS_COMP_END_TIME": 1681480216.895539440}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338292}}
{"stitch_vcselab": {"peak_mem": 238988}}
