/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Mon Sep 12 17:24:02 2016
 *                 Full Compile MD5 Checksum  f31a67a064bf0565c4b0f17ec64cdebb
 *                     (minus title and desc)
 *                 MD5 Checksum               1c8fde31cf36a48d76aa95575dbfd726
 *
 * lock_release:   r15414
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_SCPU_HDMI_CTRL_H__
#define BCHP_SCPU_HDMI_CTRL_H__

/***************************************************************************
 *SCPU_HDMI_CTRL - SCPU Top Control Registers
 ***************************************************************************/
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT        0x00312080 /* [RW][32] SCPU to HDMI singal register */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO       0x00312084 /* [RO][32] HDMI to SCPU general purpose status Registers */

/***************************************************************************
 *SCPU_HDMI_INT - SCPU to HDMI singal register
 ***************************************************************************/
/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: reserved0 [31:04] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_reserved0_MASK           0xfffffff0
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_reserved0_SHIFT          4

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_RX1_INT [03:03] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX1_INT_MASK   0x00000008
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX1_INT_SHIFT  3
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX1_INT_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_RX0_INT [02:02] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX0_INT_MASK   0x00000004
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX0_INT_SHIFT  2
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_RX0_INT_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_TX1_INT [01:01] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX1_INT_MASK   0x00000002
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX1_INT_SHIFT  1
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX1_INT_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: SCPU_HDMI_INT :: SCPU_HDCP_TX0_INT [00:00] */
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX0_INT_MASK   0x00000001
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX0_INT_SHIFT  0
#define BCHP_SCPU_HDMI_CTRL_SCPU_HDMI_INT_SCPU_HDCP_TX0_INT_DEFAULT 0x00000000

/***************************************************************************
 *HDMI_SCPU_INFO - HDMI to SCPU general purpose status Registers
 ***************************************************************************/
/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: reserved0 [31:04] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_reserved0_MASK          0xfffffff0
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_reserved0_SHIFT         4

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_RX1 [03:03] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX1_MASK 0x00000008
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX1_SHIFT 3
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX1_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_RX0 [02:02] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX0_MASK 0x00000004
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX0_SHIFT 2
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_RX0_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_TX1 [01:01] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX1_MASK 0x00000002
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX1_SHIFT 1
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX1_DEFAULT 0x00000000

/* SCPU_HDMI_CTRL :: HDMI_SCPU_INFO :: HDMI_SCPU_HDCP_TX0 [00:00] */
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX0_MASK 0x00000001
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX0_SHIFT 0
#define BCHP_SCPU_HDMI_CTRL_HDMI_SCPU_INFO_HDMI_SCPU_HDCP_TX0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_SCPU_HDMI_CTRL_H__ */

/* End of File */
