<stg><name>window_fn_top</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="15">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="4">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="4" to="5">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="5" to="6">
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="6" to="7">
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="7" to="8">
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="8" to="9">
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="9" to="2">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %outdata) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %indata) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i6 [ 0, %0 ], [ %i, %2 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %exitcond_i = icmp eq i6 %i_i, -32

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i = add i6 %i_i, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %apply.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="64" op_0_bw="6">
<![CDATA[
:1  %tmp_i = zext i6 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %coeff_tab1_addr = getelementptr inbounds [32 x float]* @coeff_tab1, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="coeff_tab1_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="5">
<![CDATA[
:3  %coeff_tab1_load = load float* %coeff_tab1_addr, align 4

]]></node>
<StgValue><ssdm name="coeff_tab1_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %indata_addr = getelementptr [32 x float]* %indata, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="indata_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="5">
<![CDATA[
:5  %indata_load = load float* %indata_addr, align 4

]]></node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="0">
<![CDATA[
apply.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="5">
<![CDATA[
:3  %coeff_tab1_load = load float* %coeff_tab1_addr, align 4

]]></node>
<StgValue><ssdm name="coeff_tab1_load"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="5">
<![CDATA[
:5  %indata_load = load float* %indata_addr, align 4

]]></node>
<StgValue><ssdm name="indata_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="5" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="4" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="29" st_id="6" stage="3" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="30" st_id="7" stage="2" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="31" st_id="8" stage="1" lat="5">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_1_i = fmul float %coeff_tab1_load, %indata_load

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="32" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %outdata_addr = getelementptr [32 x float]* %outdata, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="outdata_addr"/></StgValue>
</operation>

<operation id="34" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:8  store float %tmp_1_i, float* %outdata_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="outdata" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="47" name="indata" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="coeff_tab1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="coeff_tab1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="_ssdm_op_SpecBitsMap" to="stg_10" fromId="49" toId="10">
</dataflow>
<dataflow id="51" from="outdata" to="stg_10" fromId="46" toId="10">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="stg_11" fromId="49" toId="11">
</dataflow>
<dataflow id="53" from="indata" to="stg_11" fromId="47" toId="11">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecTopModule" to="stg_12" fromId="54" toId="12">
</dataflow>
<dataflow id="57" from="window_fn_top_str" to="stg_12" fromId="56" toId="12">
</dataflow>
<dataflow id="59" from="stg_58" to="i_i" fromId="58" toId="14">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="60" from="stg_13" to="i_i" fromId="13" toId="14">
</dataflow>
<dataflow id="61" from="i" to="i_i" fromId="17" toId="14">
<BackEdge/>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="62" from="stg_35" to="i_i" fromId="35" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="63" from="i_i" to="exitcond_i" fromId="14" toId="15">
</dataflow>
<dataflow id="65" from="stg_64" to="exitcond_i" fromId="64" toId="15">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="66" toId="16">
</dataflow>
<dataflow id="69" from="stg_68" to="empty" fromId="68" toId="16">
</dataflow>
<dataflow id="70" from="stg_68" to="empty" fromId="68" toId="16">
</dataflow>
<dataflow id="71" from="stg_68" to="empty" fromId="68" toId="16">
</dataflow>
<dataflow id="72" from="i_i" to="i" fromId="14" toId="17">
</dataflow>
<dataflow id="74" from="stg_73" to="i" fromId="73" toId="17">
</dataflow>
<dataflow id="75" from="exitcond_i" to="stg_18" fromId="15" toId="18">
</dataflow>
<dataflow id="76" from="i_i" to="tmp_i" fromId="14" toId="19">
</dataflow>
<dataflow id="77" from="coeff_tab1" to="coeff_tab1_addr" fromId="48" toId="20">
</dataflow>
<dataflow id="79" from="stg_78" to="coeff_tab1_addr" fromId="78" toId="20">
</dataflow>
<dataflow id="80" from="tmp_i" to="coeff_tab1_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="coeff_tab1_addr" to="coeff_tab1_load" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="indata" to="indata_addr" fromId="47" toId="22">
</dataflow>
<dataflow id="83" from="stg_78" to="indata_addr" fromId="78" toId="22">
</dataflow>
<dataflow id="84" from="tmp_i" to="indata_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="85" from="indata_addr" to="indata_load" fromId="22" toId="23">
</dataflow>
<dataflow id="86" from="coeff_tab1_addr" to="coeff_tab1_load" fromId="20" toId="25">
</dataflow>
<dataflow id="87" from="indata_addr" to="indata_load" fromId="22" toId="26">
</dataflow>
<dataflow id="88" from="coeff_tab1_load" to="tmp_1_i" fromId="25" toId="27">
</dataflow>
<dataflow id="89" from="indata_load" to="tmp_1_i" fromId="26" toId="27">
</dataflow>
<dataflow id="90" from="coeff_tab1_load" to="tmp_1_i" fromId="25" toId="28">
</dataflow>
<dataflow id="91" from="indata_load" to="tmp_1_i" fromId="26" toId="28">
</dataflow>
<dataflow id="92" from="coeff_tab1_load" to="tmp_1_i" fromId="25" toId="29">
</dataflow>
<dataflow id="93" from="indata_load" to="tmp_1_i" fromId="26" toId="29">
</dataflow>
<dataflow id="94" from="coeff_tab1_load" to="tmp_1_i" fromId="25" toId="30">
</dataflow>
<dataflow id="95" from="indata_load" to="tmp_1_i" fromId="26" toId="30">
</dataflow>
<dataflow id="96" from="coeff_tab1_load" to="tmp_1_i" fromId="25" toId="31">
</dataflow>
<dataflow id="97" from="indata_load" to="tmp_1_i" fromId="26" toId="31">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopName" to="stg_32" fromId="98" toId="32">
</dataflow>
<dataflow id="101" from="p_str" to="stg_32" fromId="100" toId="32">
</dataflow>
<dataflow id="102" from="outdata" to="outdata_addr" fromId="46" toId="33">
</dataflow>
<dataflow id="103" from="stg_78" to="outdata_addr" fromId="78" toId="33">
</dataflow>
<dataflow id="104" from="tmp_i" to="outdata_addr" fromId="19" toId="33">
</dataflow>
<dataflow id="105" from="tmp_1_i" to="stg_34" fromId="31" toId="34">
</dataflow>
<dataflow id="106" from="outdata_addr" to="stg_34" fromId="33" toId="34">
</dataflow>
<dataflow id="107" from="exitcond_i" to="stg_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
