 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Wed Oct  1 23:25:59 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: A1/alu_out_reg[7]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[7]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[7]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[7]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U63/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[7]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[7]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A1/alu_out_reg[6]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[6]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[6]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[6]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U59/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[6]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[6]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A1/alu_out_reg[5]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[5]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[5]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[5]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U55/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[5]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[5]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A1/alu_out_reg[4]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[4]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[4]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[4]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U51/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[4]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[4]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A1/alu_out_reg[3]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[3]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[3]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U47/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[3]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A1/alu_out_reg[2]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[2]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[2]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U43/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[2]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A1/alu_out_reg[1]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[1]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[1]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U39/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[1]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A1/alu_out_reg[0]
              (rising edge-triggered flip-flop clocked by Gated_Clock)
  Endpoint: A1/alu_out_reg[0]
            (rising edge-triggered flip-flop clocked by Gated_Clock)
  Path Group: Gated_Clock
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A1/alu_out_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  A1/alu_out_reg[0]/Q (DFFRQX2M)           0.36       0.36 r
  A1/U35/Y (AO21XLM)                       0.16       0.52 r
  A1/alu_out_reg[0]/D (DFFRQX2M)           0.00       0.52 r
  data arrival time                                   0.52

  clock Gated_Clock (rise edge)            0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A1/alu_out_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: A3/Regfile_reg[5][7]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][7]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][7]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][7]/QN (DFFRX1M)        0.35       0.35 r
  A3/U79/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][7]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][7]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[5][6]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][6]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][6]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][6]/QN (DFFRX1M)        0.35       0.35 r
  A3/U78/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][6]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][6]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[5][5]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][5]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][5]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][5]/QN (DFFRX1M)        0.35       0.35 r
  A3/U77/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][5]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][5]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[5][4]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][4]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][4]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][4]/QN (DFFRX1M)        0.35       0.35 r
  A3/U76/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][4]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][4]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[5][3]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][3]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][3]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][3]/QN (DFFRX1M)        0.35       0.35 r
  A3/U75/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][3]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][3]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[5][2]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][2]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][2]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][2]/QN (DFFRX1M)        0.35       0.35 r
  A3/U74/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][2]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[5][1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][1]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][1]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][1]/QN (DFFRX1M)        0.35       0.35 r
  A3/U73/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][1]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[5][0]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[5][0]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[5][0]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[5][0]/QN (DFFRX1M)        0.35       0.35 r
  A3/U72/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[5][0]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[5][0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][7]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][7]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][7]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][7]/QN (DFFRX1M)        0.35       0.35 r
  A3/U71/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][7]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][7]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][6]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][6]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][6]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][6]/QN (DFFRX1M)        0.35       0.35 r
  A3/U70/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][6]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][6]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][5]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][5]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][5]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][5]/QN (DFFRX1M)        0.35       0.35 r
  A3/U69/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][5]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][5]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][4]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][4]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][4]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][4]/QN (DFFRX1M)        0.35       0.35 r
  A3/U68/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][4]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][4]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][3]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][3]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][3]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][3]/QN (DFFRX1M)        0.35       0.35 r
  A3/U67/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][3]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][3]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][2]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][2]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][2]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][2]/QN (DFFRX1M)        0.35       0.35 r
  A3/U66/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][2]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][1]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][1]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][1]/QN (DFFRX1M)        0.35       0.35 r
  A3/U65/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][1]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[4][0]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[4][0]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[4][0]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[4][0]/QN (DFFRX1M)        0.35       0.35 r
  A3/U64/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[4][0]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[4][0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[6][3]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[6][3]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[6][3]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[6][3]/QN (DFFRX1M)        0.35       0.35 r
  A3/U83/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[6][3]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[6][3]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[6][2]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[6][2]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[6][2]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[6][2]/QN (DFFRX1M)        0.35       0.35 r
  A3/U82/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[6][2]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[6][2]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[6][1]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[6][1]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[6][1]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[6][1]/QN (DFFRX1M)        0.35       0.35 r
  A3/U81/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[6][1]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[6][1]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A3/Regfile_reg[6][0]
              (rising edge-triggered flip-flop clocked by ref_clk)
  Endpoint: A3/Regfile_reg[6][0]
            (rising edge-triggered flip-flop clocked by ref_clk)
  Path Group: ref_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A3/Regfile_reg[6][0]/CK (DFFRX1M)        0.00       0.00 r
  A3/Regfile_reg[6][0]/QN (DFFRX1M)        0.35       0.35 r
  A3/U80/Y (OAI22X1M)                      0.09       0.44 f
  A3/Regfile_reg[6][0]/D (DFFRX1M)         0.00       0.44 f
  data arrival time                                   0.44

  clock ref_clk (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A3/Regfile_reg[6][0]/CK (DFFRX1M)        0.00       0.10 r
  library hold time                       -0.01       0.09
  data required time                                  0.09
  -----------------------------------------------------------
  data required time                                  0.09
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.35


  Startpoint: A12/a0/busy_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A8/process_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a0/busy_reg/CK (DFFRQX2M)            0.00       0.00 r
  A12/a0/busy_reg/Q (DFFRQX2M)             0.45       0.45 f
  A12/a0/busy (fsm_uart)                   0.00       0.45 f
  A12/busy (uart_tr)                       0.00       0.45 f
  A8/busy (pluse_gen)                      0.00       0.45 f
  A8/process_reg[0]/D (DFFRQX2M)           0.00       0.45 f
  data arrival time                                   0.45

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A8/process_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: A6/A4/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A4/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[3][0]/CK (DFFRQX2M)                  0.00       0.00 r
  A6/A4/sync_reg_reg[3][0]/Q (DFFRQX2M)                   0.45       0.45 f
  A6/A4/sync_reg_reg[3][1]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[3][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: A6/A4/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A4/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[2][0]/CK (DFFRQX2M)                  0.00       0.00 r
  A6/A4/sync_reg_reg[2][0]/Q (DFFRQX2M)                   0.45       0.45 f
  A6/A4/sync_reg_reg[2][1]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[2][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: A6/A4/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A4/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[1][0]/CK (DFFRQX2M)                  0.00       0.00 r
  A6/A4/sync_reg_reg[1][0]/Q (DFFRQX2M)                   0.45       0.45 f
  A6/A4/sync_reg_reg[1][1]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[1][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: A6/A4/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A4/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A4/sync_reg_reg[0][0]/CK (DFFRQX2M)                  0.00       0.00 r
  A6/A4/sync_reg_reg[0][0]/Q (DFFRQX2M)                   0.45       0.45 f
  A6/A4/sync_reg_reg[0][1]/D (DFFRQX2M)                   0.00       0.45 f
  data arrival time                                                  0.45

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A4/sync_reg_reg[0][1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: A12/a0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A12/a0/current_state_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  A12/a0/current_state_reg[2]/Q (DFFRQX2M)                0.40       0.40 r
  A12/a0/U14/Y (NOR3X2M)                                  0.06       0.46 f
  A12/a0/current_state_reg[0]/D (DFFRQX2M)                0.00       0.46 f
  data arrival time                                                  0.46

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A12/a0/current_state_reg[0]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: A6/A2/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A2/rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[3]/CK (DFFRQX2M)        0.00       0.00 r
  A6/A2/rd_ptr_reg[3]/Q (DFFRQX2M)         0.41       0.41 r
  A6/A2/U13/Y (XNOR2X2M)                   0.06       0.47 f
  A6/A2/rd_ptr_reg[3]/D (DFFRQX2M)         0.00       0.47 f
  data arrival time                                   0.47

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A6/A2/rd_ptr_reg[3]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.39


  Startpoint: A8/process_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A8/process_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A8/process_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  A8/process_reg[0]/Q (DFFRQX2M)           0.46       0.46 f
  A8/process_reg[1]/D (DFFRQX2M)           0.00       0.46 f
  data arrival time                                   0.46

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A8/process_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.40


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A2/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)                        0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/QN (DFFRX1M)                        0.39       0.39 r
  A6/A2/U5/Y (XNOR2X2M)                                   0.08       0.48 f
  A6/A2/gray_rd_ptr_reg[0]/D (DFFRQX2M)                   0.00       0.48 f
  data arrival time                                                  0.48

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A2/gray_rd_ptr_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: A12/a0/mux_sel_reg[1]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a1/tx_out_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a0/mux_sel_reg[1]/CK (DFFRQX2M)      0.00       0.00 r
  A12/a0/mux_sel_reg[1]/Q (DFFRQX2M)       0.37       0.37 r
  A12/a0/mux_sel[1] (fsm_uart)             0.00       0.37 r
  A12/a1/mux_sel[1] (mux4_1)               0.00       0.37 r
  A12/a1/U3/Y (OAI2B2X1M)                  0.08       0.45 f
  A12/a1/tx_out_reg/D (DFFQX2M)            0.00       0.45 f
  data arrival time                                   0.45

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A12/a1/tx_out_reg/CK (DFFQX2M)           0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.43


  Startpoint: A6/A2/rd_ptr_reg[3]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A2/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A6/A2/rd_ptr_reg[3]/CK (DFFRQX2M)                       0.00       0.00 r
  A6/A2/rd_ptr_reg[3]/Q (DFFRQX2M)                        0.50       0.50 f
  A6/A2/gray_rd_ptr_reg[3]/D (DFFRQX2M)                   0.00       0.50 f
  data arrival time                                                  0.50

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A6/A2/gray_rd_ptr_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A2/rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/QN (DFFRX1M)         0.37       0.37 f
  A6/A2/U19/Y (CLKXOR2X2M)                 0.18       0.55 f
  A6/A2/rd_ptr_reg[0]/D (DFFRX1M)          0.00       0.55 f
  data arrival time                                   0.55

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.55
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: A12/a3/counter_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/counter_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a3/counter_reg[2]/CK (DFFRQX2M)      0.00       0.00 r
  A12/a3/counter_reg[2]/Q (DFFRQX2M)       0.41       0.41 r
  A12/a3/U25/Y (INVX2M)                    0.06       0.48 f
  A12/a3/U4/Y (XNOR2X2M)                   0.11       0.58 f
  A12/a3/counter_reg[2]/D (DFFRQX2M)       0.00       0.58 f
  data arrival time                                   0.58

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A12/a3/counter_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: A12/a3/ser_done_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/ser_done_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a3/ser_done_reg/CK (DFFRQX2M)        0.00       0.00 r
  A12/a3/ser_done_reg/Q (DFFRQX2M)         0.48       0.48 f
  A12/a3/U22/Y (INVX2M)                    0.06       0.54 r
  A12/a3/U21/Y (OAI31X1M)                  0.04       0.59 f
  A12/a3/ser_done_reg/D (DFFRQX2M)         0.00       0.59 f
  data arrival time                                   0.59

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A12/a3/ser_done_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: A12/a0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A12/a0/current_state_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  A12/a0/current_state_reg[2]/Q (DFFRQX2M)                0.40       0.40 r
  A12/a0/U17/Y (INVX2M)                                   0.06       0.46 f
  A12/a0/U16/Y (NAND3X2M)                                 0.10       0.56 r
  A12/a0/U7/Y (INVX2M)                                    0.04       0.60 f
  A12/a0/current_state_reg[2]/D (DFFRQX2M)                0.00       0.60 f
  data arrival time                                                  0.60

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A12/a0/current_state_reg[2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: A12/a0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/mux_sel_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A12/a0/current_state_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  A12/a0/current_state_reg[2]/Q (DFFRQX2M)                0.40       0.40 r
  A12/a0/U17/Y (INVX2M)                                   0.06       0.46 f
  A12/a0/U11/Y (NAND2X2M)                                 0.09       0.55 r
  A12/a0/U6/Y (INVX2M)                                    0.06       0.61 f
  A12/a0/mux_sel_reg[1]/D (DFFRQX2M)                      0.00       0.61 f
  data arrival time                                                  0.61

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A12/a0/mux_sel_reg[1]/CK (DFFRQX2M)                     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: A12/a0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A12/a0/current_state_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  A12/a0/current_state_reg[2]/Q (DFFRQX2M)                0.40       0.40 r
  A12/a0/U17/Y (INVX2M)                                   0.06       0.46 f
  A12/a0/U11/Y (NAND2X2M)                                 0.09       0.55 r
  A12/a0/U6/Y (INVX2M)                                    0.06       0.61 f
  A12/a0/current_state_reg[1]/D (DFFRQX2M)                0.00       0.61 f
  data arrival time                                                  0.61

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A12/a0/current_state_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: A12/a0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a0/busy_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A12/a0/current_state_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  A12/a0/current_state_reg[2]/Q (DFFRQX2M)                0.40       0.40 r
  A12/a0/U17/Y (INVX2M)                                   0.06       0.46 f
  A12/a0/U11/Y (NAND2X2M)                                 0.09       0.55 r
  A12/a0/U4/Y (NAND3X2M)                                  0.07       0.62 f
  A12/a0/busy_reg/D (DFFRQX2M)                            0.00       0.62 f
  data arrival time                                                  0.62

  clock rx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A12/a0/busy_reg/CK (DFFRQX2M)                           0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: A6/A2/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A6/A2/rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A6/A2/rd_ptr_reg[0]/CK (DFFRX1M)         0.00       0.00 r
  A6/A2/rd_ptr_reg[0]/QN (DFFRX1M)         0.39       0.39 r
  A6/A2/U6/Y (NOR2X2M)                     0.08       0.47 f
  A6/A2/U12/Y (NAND2X2M)                   0.07       0.54 r
  A6/A2/U17/Y (XNOR2X2M)                   0.09       0.63 f
  A6/A2/rd_ptr_reg[2]/D (DFFRQX2M)         0.00       0.63 f
  data arrival time                                   0.63

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A6/A2/rd_ptr_reg[2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.03       0.07
  data required time                                  0.07
  -----------------------------------------------------------
  data required time                                  0.07
  data arrival time                                  -0.63
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: A12/a3/ser_data_reg
              (rising edge-triggered flip-flop clocked by rx_clk)
  Endpoint: A12/a3/ser_data_reg
            (rising edge-triggered flip-flop clocked by rx_clk)
  Path Group: rx_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A12/a3/ser_data_reg/CK (DFFRQX2M)        0.00       0.00 r
  A12/a3/ser_data_reg/Q (DFFRQX2M)         0.37       0.37 r
  A12/a3/U9/Y (AO2B2X2M)                   0.13       0.50 r
  A12/a3/ser_data_reg/D (DFFRQX2M)         0.00       0.50 r
  data arrival time                                   0.50

  clock rx_clk (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A12/a3/ser_data_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: A9/U0_edge_bit_counter/bit_count_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  A9/U0_edge_bit_counter/bit_count_reg[3]/QN (DFFRX1M)
                                                          0.35       0.35 r
  A9/U0_edge_bit_counter/U14/Y (OAI32X1M)                 0.07       0.42 f
  A9/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)     0.00       0.42 f
  data arrival time                                                  0.42

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: A9/U0_data_sampling/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)       0.00       0.00 r
  A9/U0_data_sampling/sampled_bit_reg/Q (DFFRQX2M)        0.40       0.40 r
  A9/U0_data_sampling/sampled_bit (data_sampling)         0.00       0.40 r
  A9/U0_stp_chk/sampled_bit (stp_chk)                     0.00       0.40 r
  A9/U0_stp_chk/U2/Y (OAI2BB2X1M)                         0.09       0.48 f
  A9/U0_stp_chk/stp_err_reg/D (DFFRQX2M)                  0.00       0.48 f
  data arrival time                                                  0.48

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: A9/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_uart_fsm/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  A9/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)        0.40       0.40 r
  A9/U0_uart_fsm/U29/Y (OAI21X1M)                         0.08       0.49 f
  A9/U0_uart_fsm/current_state_reg[1]/D (DFFRQX2M)        0.00       0.49 f
  data arrival time                                                  0.49

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_uart_fsm/current_state_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: A9/U0_edge_bit_counter/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  A9/U0_edge_bit_counter/bit_count_reg[2]/Q (DFFRQX2M)
                                                          0.42       0.42 r
  A9/U0_edge_bit_counter/U12/Y (OAI32X1M)                 0.10       0.52 f
  A9/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.52 f
  data arrival time                                                  0.52

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: A9/U0_edge_bit_counter/bit_count_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  A9/U0_edge_bit_counter/bit_count_reg[1]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  A9/U0_edge_bit_counter/U19/Y (OAI22X1M)                 0.10       0.54 f
  A9/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.54 f
  data arrival time                                                  0.54

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: A9/U0_edge_bit_counter/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  A9/U0_edge_bit_counter/bit_count_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  A9/U0_edge_bit_counter/U11/Y (OAI32X1M)                 0.11       0.57 f
  A9/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: A9/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  A9/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.51       0.51 r
  A9/U0_edge_bit_counter/U22/Y (NOR2X2M)                  0.06       0.57 f
  A9/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: A9/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U17/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U3/Y (OAI22X1M)                      0.06       0.60 f
  A9/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)           0.00       0.60 f
  data arrival time                                                  0.60

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: A9/U0_deserializer/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[5]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U19/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U7/Y (OAI22X1M)                      0.06       0.60 f
  A9/U0_deserializer/P_DATA_reg[5]/D (DFFRQX2M)           0.00       0.60 f
  data arrival time                                                  0.60

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[5]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: A9/U0_data_sampling/Samples_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)        0.00       0.00 r
  A9/U0_data_sampling/Samples_reg[2]/Q (DFFRQX2M)         0.47       0.47 f
  A9/U0_data_sampling/U34/Y (CLKNAND2X2M)                 0.06       0.52 r
  A9/U0_data_sampling/U26/Y (MXI2X1M)                     0.08       0.60 f
  A9/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)         0.00       0.60 f
  data arrival time                                                  0.60

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: A9/U0_deserializer/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[4]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U18/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U6/Y (OAI22X1M)                      0.06       0.61 f
  A9/U0_deserializer/P_DATA_reg[4]/D (DFFRQX2M)           0.00       0.61 f
  data arrival time                                                  0.61

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[4]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: A9/U0_deserializer/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[3]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U16/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U5/Y (OAI22X1M)                      0.06       0.61 f
  A9/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)           0.00       0.61 f
  data arrival time                                                  0.61

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: A9/U0_deserializer/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[6]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U14/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U8/Y (OAI22X1M)                      0.06       0.61 f
  A9/U0_deserializer/P_DATA_reg[6]/D (DFFRQX2M)           0.00       0.61 f
  data arrival time                                                  0.61

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[6]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A9/U0_deserializer/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[2]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U13/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U4/Y (OAI22X1M)                      0.06       0.61 f
  A9/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)           0.00       0.61 f
  data arrival time                                                  0.61

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A9/U0_data_sampling/Samples_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)        0.00       0.00 r
  A9/U0_data_sampling/Samples_reg[1]/Q (DFFRQX2M)         0.48       0.48 f
  A9/U0_data_sampling/U44/Y (CLKNAND2X2M)                 0.06       0.54 r
  A9/U0_data_sampling/U35/Y (MXI2X1M)                     0.07       0.61 f
  A9/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)         0.00       0.61 f
  data arrival time                                                  0.61

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A9/U0_data_sampling/Samples_reg[0]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  A9/U0_data_sampling/Samples_reg[0]/Q (DFFRQX2M)         0.48       0.48 f
  A9/U0_data_sampling/U53/Y (CLKNAND2X2M)                 0.06       0.54 r
  A9/U0_data_sampling/U45/Y (MXI2X1M)                     0.07       0.61 f
  A9/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)         0.00       0.61 f
  data arrival time                                                  0.61

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A9/U0_uart_fsm/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_par_chk/par_err_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_uart_fsm/current_state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  A9/U0_uart_fsm/current_state_reg[2]/Q (DFFRQX2M)        0.40       0.40 r
  A9/U0_uart_fsm/U23/Y (NOR2X1M)                          0.07       0.47 f
  A9/U0_uart_fsm/par_chk_en (uart_rx_fsm_DATA_WIDTH8)     0.00       0.47 f
  A9/U0_par_chk/Enable (par_chk_DATA_WIDTH8)              0.00       0.47 f
  A9/U0_par_chk/U3/Y (INVX2M)                             0.06       0.53 r
  A9/U0_par_chk/U2/Y (OAI2BB2X1M)                         0.09       0.62 f
  A9/U0_par_chk/par_err_reg/D (DFFRQX2M)                  0.00       0.62 f
  data arrival time                                                  0.62

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_par_chk/par_err_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: A9/U0_deserializer/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[1]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U17/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U11/Y (OAI2BB2X1M)                   0.09       0.64 f
  A9/U0_deserializer/P_DATA_reg[0]/D (DFFRQX2M)           0.00       0.64 f
  data arrival time                                                  0.64

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[0]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: A9/U0_deserializer/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)          0.00       0.00 r
  A9/U0_deserializer/P_DATA_reg[7]/Q (DFFRQX2M)           0.48       0.48 f
  A9/U0_deserializer/U15/Y (INVX2M)                       0.07       0.55 r
  A9/U0_deserializer/U12/Y (OAI2BB2X1M)                   0.09       0.64 f
  A9/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)           0.00       0.64 f
  data arrival time                                                  0.64

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: A9/U0_strt_chk/strt_glitch_reg
              (rising edge-triggered flip-flop clocked by tx_clk)
  Endpoint: A9/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by tx_clk)
  Path Group: tx_clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A9/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)            0.00       0.00 r
  A9/U0_strt_chk/strt_glitch_reg/Q (DFFRQX2M)             0.38       0.38 r
  A9/U0_strt_chk/U2/Y (AO2B2X2M)                          0.13       0.51 r
  A9/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)             0.00       0.51 r
  data arrival time                                                  0.51

  clock tx_clk (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  A9/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: A7/stages_reg[0]/CK
              (internal path startpoint clocked by uart_clk)
  Endpoint: A7/stages_reg[1]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  A7/stages_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  A7/stages_reg[0]/Q (DFFRQX2M)            0.46       0.46 f
  A7/stages_reg[1]/D (DFFRQX2M)            0.00       0.46 f
  data arrival time                                   0.46

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A7/stages_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: A10/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/odd_edge_tog_reg/CK (DFFSQX2M)       0.00       0.00 r
  A10/odd_edge_tog_reg/Q (DFFSQX2M)        0.44       0.44 r
  A10/U30/Y (XNOR2X1M)                     0.05       0.49 f
  A10/odd_edge_tog_reg/D (DFFSQX2M)        0.00       0.49 f
  data arrival time                                   0.49

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/odd_edge_tog_reg/CK (DFFSQX2M)       0.00       0.10 r
  library hold time                       -0.09       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: A11/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/odd_edge_tog_reg/CK (DFFSQX2M)       0.00       0.00 r
  A11/odd_edge_tog_reg/Q (DFFSQX2M)        0.44       0.44 r
  A11/U30/Y (XNOR2X1M)                     0.05       0.49 f
  A11/odd_edge_tog_reg/D (DFFSQX2M)        0.00       0.49 f
  data arrival time                                   0.49

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/odd_edge_tog_reg/CK (DFFSQX2M)       0.00       0.10 r
  library hold time                       -0.09       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.49
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: A10/div_clk_reg
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/div_clk_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/div_clk_reg/CK (DFFRQX2M)            0.00       0.00 r
  A10/div_clk_reg/Q (DFFRQX2M)             0.39       0.39 r
  A10/U27/Y (CLKXOR2X2M)                   0.20       0.59 f
  A10/div_clk_reg/D (DFFRQX2M)             0.00       0.59 f
  data arrival time                                   0.59

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/div_clk_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: A11/div_clk_reg
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/div_clk_reg
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/div_clk_reg/CK (DFFRQX2M)            0.00       0.00 r
  A11/div_clk_reg/Q (DFFRQX2M)             0.39       0.39 r
  A11/U27/Y (CLKXOR2X2M)                   0.20       0.59 f
  A11/div_clk_reg/D (DFFRQX2M)             0.00       0.59 f
  data arrival time                                   0.59

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/div_clk_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: A10/count_reg[6]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[6]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[6]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[6]/Q (DFFRQX2M)            0.41       0.41 r
  A10/U24/Y (AO22X1M)                      0.15       0.56 r
  A10/count_reg[6]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/count_reg[6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: A11/count_reg[6]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[6]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[6]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[6]/Q (DFFRQX2M)            0.41       0.41 r
  A11/U24/Y (AO22X1M)                      0.15       0.56 r
  A11/count_reg[6]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/count_reg[6]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: A10/count_reg[5]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[5]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[5]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[5]/Q (DFFRQX2M)            0.41       0.41 r
  A10/U23/Y (AO22X1M)                      0.15       0.56 r
  A10/count_reg[5]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/count_reg[5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A10/count_reg[4]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[4]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[4]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[4]/Q (DFFRQX2M)            0.41       0.41 r
  A10/U22/Y (AO22X1M)                      0.15       0.56 r
  A10/count_reg[4]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/count_reg[4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A10/count_reg[3]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[3]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[3]/Q (DFFRQX2M)            0.41       0.41 r
  A10/U21/Y (AO22X1M)                      0.15       0.56 r
  A10/count_reg[3]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/count_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A11/count_reg[5]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[5]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[5]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[5]/Q (DFFRQX2M)            0.41       0.41 r
  A11/U23/Y (AO22X1M)                      0.15       0.56 r
  A11/count_reg[5]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/count_reg[5]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A11/count_reg[4]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[4]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[4]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[4]/Q (DFFRQX2M)            0.41       0.41 r
  A11/U22/Y (AO22X1M)                      0.15       0.56 r
  A11/count_reg[4]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/count_reg[4]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A11/count_reg[3]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[3]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[3]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[3]/Q (DFFRQX2M)            0.41       0.41 r
  A11/U21/Y (AO22X1M)                      0.15       0.56 r
  A11/count_reg[3]/D (DFFRQX2M)            0.00       0.56 r
  data arrival time                                   0.56

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/count_reg[3]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A10/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[2]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[2]/Q (DFFRQX2M)            0.42       0.42 r
  A10/U20/Y (AO22X1M)                      0.15       0.57 r
  A10/count_reg[2]/D (DFFRQX2M)            0.00       0.57 r
  data arrival time                                   0.57

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/count_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A10/count_reg[1]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[1]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[1]/Q (DFFRQX2M)            0.42       0.42 r
  A10/U19/Y (AO22X1M)                      0.15       0.57 r
  A10/count_reg[1]/D (DFFRQX2M)            0.00       0.57 r
  data arrival time                                   0.57

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/count_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A11/count_reg[2]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[2]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[2]/Q (DFFRQX2M)            0.42       0.42 r
  A11/U20/Y (AO22X1M)                      0.15       0.57 r
  A11/count_reg[2]/D (DFFRQX2M)            0.00       0.57 r
  data arrival time                                   0.57

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/count_reg[2]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A11/count_reg[1]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[1]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[1]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[1]/Q (DFFRQX2M)            0.42       0.42 r
  A11/U19/Y (AO22X1M)                      0.15       0.57 r
  A11/count_reg[1]/D (DFFRQX2M)            0.00       0.57 r
  data arrival time                                   0.57

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/count_reg[1]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: A10/count_reg[0]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A10/count_reg[0]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A10/count_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  A10/count_reg[0]/Q (DFFRQX2M)            0.43       0.43 r
  A10/U18/Y (AO22X1M)                      0.15       0.59 r
  A10/count_reg[0]/D (DFFRQX2M)            0.00       0.59 r
  data arrival time                                   0.59

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A10/count_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


  Startpoint: A11/count_reg[0]
              (rising edge-triggered flip-flop clocked by uart_clk)
  Endpoint: A11/count_reg[0]
            (rising edge-triggered flip-flop clocked by uart_clk)
  Path Group: uart_clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  A11/count_reg[0]/CK (DFFRQX2M)           0.00       0.00 r
  A11/count_reg[0]/Q (DFFRQX2M)            0.43       0.43 r
  A11/U18/Y (AO22X1M)                      0.15       0.59 r
  A11/count_reg[0]/D (DFFRQX2M)            0.00       0.59 r
  data arrival time                                   0.59

  clock uart_clk (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  A11/count_reg[0]/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                       -0.17      -0.07
  data required time                                 -0.07
  -----------------------------------------------------------
  data required time                                 -0.07
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.65


1
