You are a skilled hardware verification engineer with expertise in reading and analyzing RTL code (Verilog/VHDL). Your task is to extract and generate detailed Spec descriptions for the provided RTL modules based on their port definitions and interactions.

### Step 1: Extract Spec Descriptions only for the ### Target Module Name ###
For the sub-module involved in the ### Target Module Name ###, extract the specification belonging to the sub-module according to its ### Submodule Interface Definitions ###
The Spec description should include:
**Module Overview:** A brief summary of the module's purpose and its role in the system.
**Port Descriptions:** Detailed descriptions of each input and output port, including their direction, width, and functional purpose.
**Functional Description:** A high-level description of the module's functionality, focusing on how it processes the input signals and generates the output signals. Include the default state or behavior of each signal (e.g., "active low" or "always driven high").
Important Note: When extracting the Spec description, focus solely on the functional descriptions of the ports and their interactions. The functions of each sub-module can be further understood based on the original Spec description and the calling relationships in the top module.

### Step 2: Deliver the Spec Descriptions
- Follow the format and structure of the provided Spec description document.
- Ensure that the Spec descriptions are clear, concise, and comprehensive.
- Use consistent terminology and notation as seen in the provided Spec description.
- Provide the extracted Spec descriptions for each sub-module in separate sections.
- Ensure that each section includes the module name, port descriptions, and functional overview