Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 28 12:17:47 2015
| Host         : ahtanum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    23 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              12 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              29 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------+-----------------------------+------------------+----------------+
|      Clock Signal      |     Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------+-----------------------+-----------------------------+------------------+----------------+
|  clk_div/inst/clk_out1 |                       |                             |                5 |              8 |
|  clk_BUFG              | v1/vscount/E[0]       | v1/vscount/SR[0]            |                4 |              9 |
|  clk_BUFG              | v1/hscount/E[0]       | v1/colcount/Q[9]_i_1__0_n_0 |                6 |             10 |
|  clk_BUFG              | v1/hscount/Q_reg[0]_0 | v1/vscount/Q[9]_i_1_n_0     |                4 |             10 |
|  clk_BUFG              |                       | v1/hscount/Q[0]_i_1_n_0     |                3 |             12 |
+------------------------+-----------------------+-----------------------------+------------------+----------------+


