###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 20:17:43 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_inputs] -to [all_outputs] -max_paths 16 -path_type summary  > allpaths.rpt
###############################################################
No constrained timing paths with given description found.
Paths may be unconstrained (try '-unconstrained' option) or  may not exist.

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 20:17:43 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_inputs] -to [all_registers] -max_paths 16 -path_type summary  >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          Hlt v                                      fir_filter_din_r_reg[5]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[5]/CK 
                                                                                                                                                  1.924      0.082                  2.006      Clk(D)(P) *            Clk(C)(P) *
      2          Hlt v                                      fir_filter_din_r_reg[7]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[7]/CK 
                                                                                                                                                  1.925      0.082                  2.007      Clk(D)(P) *            Clk(C)(P) *
      3          Hlt v                                      fir_filter_din_r_reg[11]/RN ^              MET Recovery Check with Pin fir_filter_din_r_reg[11]/CK 
                                                                                                                                                  1.925      0.082                  2.007      Clk(D)(P) *            Clk(C)(P) *
      4          Hlt v                                      fir_filter_din_r_reg[1]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[1]/CK 
                                                                                                                                                  1.929      0.082                  2.011      Clk(D)(P) *            Clk(C)(P) *
      5          Hlt v                                      fir_filter_din_r_reg[3]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[3]/CK 
                                                                                                                                                  1.929      0.082                  2.011      Clk(D)(P) *            Clk(C)(P) *
      6          Hlt v                                      fir_filter_din_r_reg[8]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[8]/CK 
                                                                                                                                                  1.930      0.082                  2.012      Clk(D)(P) *            Clk(C)(P) *
      7          Hlt v                                      fir_filter_din_r_reg[9]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[9]/CK 
                                                                                                                                                  1.930      0.082                  2.012      Clk(D)(P) *            Clk(C)(P) *
      8          Hlt v                                      fir_filter_din_r_reg[10]/RN ^              MET Recovery Check with Pin fir_filter_din_r_reg[10]/CK 
                                                                                                                                                  1.930      0.082                  2.012      Clk(D)(P) *            Clk(C)(P) *
      9          Hlt v                                      fir_filter_din_r_reg[4]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[4]/CK 
                                                                                                                                                  1.931      0.082                  2.012      Clk(D)(P) *            Clk(C)(P) *
      10         Hlt v                                      fir_filter_din_r_reg[6]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[6]/CK 
                                                                                                                                                  1.931      0.082                  2.012      Clk(D)(P) *            Clk(C)(P) *
      11         Hlt v                                      fir_filter_din_r_reg[0]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[0]/CK 
                                                                                                                                                  1.931      0.082                  2.013      Clk(D)(P) *            Clk(C)(P) *
      12         Hlt v                                      fir_filter_din_r_reg[2]/RN ^               MET Recovery Check with Pin fir_filter_din_r_reg[2]/CK 
                                                                                                                                                  1.931      0.082                  2.013      Clk(D)(P) *            Clk(C)(P) *
      13         Din[0] ^                                   fir_filter_din_r_reg[0]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[0]/CK 
                                                                                                                                                  1.973      0.041                  2.014      Clk(D)(P) *            Clk(C)(P) *
      14         Din[2] ^                                   fir_filter_din_r_reg[2]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[2]/CK 
                                                                                                                                                  1.976      0.040                  2.016      Clk(D)(P) *            Clk(C)(P) *
      15         Din[7] ^                                   fir_filter_din_r_reg[7]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[7]/CK 
                                                                                                                                                  1.977      0.039                  2.015      Clk(D)(P) *            Clk(C)(P) *
      16         Din[4] ^                                   fir_filter_din_r_reg[4]/D ^                MET Setup Check with Pin fir_filter_din_r_reg[4]/CK 
                                                                                                                                                  1.977      0.039                  2.016      Clk(D)(P) *            Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 20:17:43 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_registers] -to [all_registers] -max_paths 16 -path_type summary >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[29][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[29][22]/CK 
                                                                                                                                                  0.185      1.840                  2.025      Clk(D)(P)              Clk(C)(P) *
      2          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[31][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[31][22]/CK 
                                                                                                                                                  0.186      1.840                  2.026      Clk(D)(P)              Clk(C)(P) *
      3          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[30][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[30][22]/CK 
                                                                                                                                                  0.191      1.835                  2.025      Clk(D)(P)              Clk(C)(P) *
      4          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[23][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[23][22]/CK 
                                                                                                                                                  0.194      1.832                  2.025      Clk(D)(P)              Clk(C)(P) *
      5          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[25][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[25][22]/CK 
                                                                                                                                                  0.199      1.828                  2.026      Clk(D)(P)              Clk(C)(P) *
      6          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[26][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[26][22]/CK 
                                                                                                                                                  0.199      1.826                  2.026      Clk(D)(P)              Clk(C)(P) *
      7          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[24][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[24][22]/CK 
                                                                                                                                                  0.203      1.823                  2.026      Clk(D)(P)              Clk(C)(P) *
      8          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[22][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[22][22]/CK 
                                                                                                                                                  0.208      1.814                  2.023      Clk(D)(P)              Clk(C)(P) *
      9          fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[27][22]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[27][22]/CK 
                                                                                                                                                  0.210      1.814                  2.024      Clk(D)(P)              Clk(C)(P) *
      10         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[31][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[31][21]/CK 
                                                                                                                                                  0.223      1.803                  2.026      Clk(D)(P)              Clk(C)(P) *
      11         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[29][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[29][21]/CK 
                                                                                                                                                  0.224      1.801                  2.025      Clk(D)(P)              Clk(C)(P) *
      12         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[30][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[30][21]/CK 
                                                                                                                                                  0.228      1.798                  2.025      Clk(D)(P)              Clk(C)(P) *
      13         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[23][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[23][21]/CK 
                                                                                                                                                  0.230      1.795                  2.025      Clk(D)(P)              Clk(C)(P) *
      14         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[25][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[25][21]/CK 
                                                                                                                                                  0.231      1.794                  2.026      Clk(D)(P)              Clk(C)(P) *
      15         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[26][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[26][21]/CK 
                                                                                                                                                  0.234      1.791                  2.025      Clk(D)(P)              Clk(C)(P) *
      16         fir_filter_din_r_reg[1]/QN v               fir_filter_sum_r_reg[24][21]/D ^           MET Setup Check with Pin fir_filter_sum_r_reg[24][21]/CK 
                                                                                                                                                  0.239      1.787                  2.026      Clk(D)(P)              Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 20:17:44 2023
#  Design:            filter_top
#  Command:           report_timing  -from [all_registers] -to [all_outputs] -max_paths 16 -path_type summary >> allpaths.rpt
###############################################################
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
       Path No.   Begin Point                                End Point                                  Cause                                      Slack      Arrival                Required   Phase                  Other Phase            
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------  
      1          fir_filter_sum_r_reg[31][18]/Q v           Dout[7] v                                  MET Late External Delay Assertion          1.915      0.085                  2.000      Clk(D)(P)              Clk(C)(P) *
      2          fir_filter_sum_r_reg[31][17]/Q v           Dout[6] v                                  MET Late External Delay Assertion          1.916      0.084                  2.000      Clk(D)(P)              Clk(C)(P) *
      3          fir_filter_sum_r_reg[31][20]/Q v           Dout[9] v                                  MET Late External Delay Assertion          1.917      0.083                  2.000      Clk(D)(P)              Clk(C)(P) *
      4          fir_filter_sum_r_reg[31][12]/Q v           Dout[1] v                                  MET Late External Delay Assertion          1.918      0.082                  2.000      Clk(D)(P)              Clk(C)(P) *
      5          fir_filter_sum_r_reg[31][11]/Q v           Dout[0] v                                  MET Late External Delay Assertion          1.919      0.081                  2.000      Clk(D)(P)              Clk(C)(P) *
      6          fir_filter_sum_r_reg[31][16]/Q v           Dout[5] v                                  MET Late External Delay Assertion          1.919      0.081                  2.000      Clk(D)(P)              Clk(C)(P) *
      7          fir_filter_sum_r_reg[31][19]/Q v           Dout[8] v                                  MET Late External Delay Assertion          1.919      0.081                  2.000      Clk(D)(P)              Clk(C)(P) *
      8          fir_filter_sum_r_reg[31][21]/Q v           Dout[10] v                                 MET Late External Delay Assertion          1.919      0.081                  2.000      Clk(D)(P)              Clk(C)(P) *
      9          fir_filter_sum_r_reg[31][15]/Q v           Dout[4] v                                  MET Late External Delay Assertion          1.919      0.081                  2.000      Clk(D)(P)              Clk(C)(P) *
      10         fir_filter_sum_r_reg[31][14]/Q v           Dout[3] v                                  MET Late External Delay Assertion          1.920      0.080                  2.000      Clk(D)(P)              Clk(C)(P) *
      11         fir_filter_sum_r_reg[31][22]/Q v           Dout[11] v                                 MET Late External Delay Assertion          1.920      0.080                  2.000      Clk(D)(P)              Clk(C)(P) *
      12         fir_filter_sum_r_reg[31][13]/Q v           Dout[2] v                                  MET Late External Delay Assertion          1.921      0.079                  2.000      Clk(D)(P)              Clk(C)(P) *
      --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

