{"vcs1":{"timestamp_begin":1732101016.519107922, "rt":1.82, "ut":0.43, "st":0.25}}
{"vcselab":{"timestamp_begin":1732101018.425574153, "rt":1.31, "ut":0.30, "st":0.18}}
{"link":{"timestamp_begin":1732101019.813670124, "rt":0.47, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732101015.850785554}
{"VCS_COMP_START_TIME": 1732101015.850785554}
{"VCS_COMP_END_TIME": 1732101022.038813365}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333892}}
{"stitch_vcselab": {"peak_mem": 223436}}
