{"vcs1":{"timestamp_begin":1747289269.724349407, "rt":9.42, "ut":9.48, "st":0.63}}
{"vcselab":{"timestamp_begin":1747289279.224123785, "rt":0.38, "ut":0.26, "st":0.12}}
{"link":{"timestamp_begin":1747289279.668057134, "rt":0.42, "ut":0.17, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747289269.098297628}
{"VCS_COMP_START_TIME": 1747289269.098297628}
{"VCS_COMP_END_TIME": 1747289280.239315425}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486240}}
{"vcselab": {"peak_mem": 183880}}
