/*
 * Copyright (c) 2026, Realtek Semiconductor Corporation
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef RTL_TIM_DEF_H
#define RTL_TIM_DEF_H

#include "utils/rtl_utils.h"
#include "address_map.h"

#ifdef  __cplusplus
extern "C" {
#endif /* __cplusplus */

/*============================================================================*
 *                          TIM Defines
 *============================================================================*/
/** \defgroup TIM         TIM
  * \brief
  * \{
  */

/** \defgroup TIM_Exported_Constants TIM Exported Constants
  * \brief
  * \{
  */

/**
 * \defgroup TIM_Defines TIM Defines
 * \brief The following macro represents whether TIM supports this feature.
 * \{
 * \ingroup  TIM_Exported_Constants
 */

#define CHIP_PWM_DEAD_ZONE_NUM         (2) //!< The chip supports 2 PWM deadzone.
#define TIM_SUPPORT_CLOCK_DEPEND       (0) //!< The function is not supported.
#define TIM_SUPPORT_EVENT_DURATION     (0) //!< The function is not supported.
#define TIM_SUPPORT_SOURCECONFIG_API   (0) //!< The function is not supported.

/** End of TIM_Defines
  * \}
  */

/** End of TIM_Exported_Constants
  * \}
  */

/** End of TIM
  * \}
  */

/*============================================================================*
 *                         TIMER Registers Memory Map
 *============================================================================*/
typedef struct
{
    __IO uint32_t TIMER_LOADCOUNT;        /*!< 0x00 */
    __I  uint32_t TIMER_CURRENTVALUE;     /*!< 0x04 */
    __IO uint32_t TIMER_CONTROLREG;       /*!< 0x08 */
    __I  uint32_t TIMER_EOI;              /*!< 0x0C */
    __I  uint32_t TIMER_INTSTATUS;        /*!< 0x10 */
} TIM_TypeDef;

typedef struct
{
    __IO uint32_t TIMER_PWM_WRAP_CFG;    /*!< 0x33C */
} PWM_TypeDef;

/*============================================================================*
 *                         TIMER Declaration
 *============================================================================*/

#define TIMER_0_REG_BASE          (TIMER_REG_BASE + 0x0000)
#define TIMER_1_REG_BASE          (TIMER_REG_BASE + 0x0014)
#define TIMER_2_REG_BASE          (TIMER_REG_BASE + 0x0028)
#define TIMER_3_REG_BASE          (TIMER_REG_BASE + 0x003c)
#define TIMER_4_REG_BASE          (TIMER_REG_BASE + 0x0050)
#define TIMER_5_REG_BASE          (TIMER_REG_BASE + 0x0064)
#define TIMER_6_REG_BASE          (TIMER_REG_BASE + 0x0078)
#define TIMER_7_REG_BASE          (TIMER_REG_BASE + 0x008c)

/** \defgroup TIM         TIM
  * \brief
  * \{
  */

/** \defgroup TIM_Exported_Constants TIM Exported Constants
  * \brief
  * \{
  */

/** \defgroup TIM_Declaration TIM Declaration
  * \{
  * \ingroup  TIM_Exported_Constants
  */
#define TIM0        ((TIM_TypeDef *) TIMER_0_REG_BASE)   //!< TIM0 base address.
#define TIM1        ((TIM_TypeDef *) TIMER_1_REG_BASE)   //!< TIM1 base address.
#define TIM2        ((TIM_TypeDef *) TIMER_2_REG_BASE)   //!< TIM2 base address.
#define TIM3        ((TIM_TypeDef *) TIMER_3_REG_BASE)   //!< TIM3 base address.
#define TIM4        ((TIM_TypeDef *) TIMER_4_REG_BASE)   //!< TIM4 base address.
#define TIM5        ((TIM_TypeDef *) TIMER_5_REG_BASE)   //!< TIM5 base address.
#define TIM6        ((TIM_TypeDef *) TIMER_6_REG_BASE)   //!< TIM6 base address.
#define TIM7        ((TIM_TypeDef *) TIMER_7_REG_BASE)   //!< TIM7 base address.

#define IS_TIM_PERIPH(PERIPH)     (((PERIPH) == TIM0) || \
                                   ((PERIPH) == TIM1) || \
                                   ((PERIPH) == TIM2) || \
                                   ((PERIPH) == TIM3) || \
                                   ((PERIPH) == TIM4) || \
                                   ((PERIPH) == TIM5) || \
                                   ((PERIPH) == TIM6) || \
                                   ((PERIPH) == TIM7))    //!< Check if the input parameter is valid.
#define IS_TIM_ALL_PERIPH(PERIPH) (IS_TIM_PERIPH(PERIPH)) //!< Check if the input parameter is valid.

/** End of TIM_Declaration
  * \}
  */

/* Reasons for the definition of PWMx
   PWM2 and PWM3 share the same register(TIMER_PWM_WRAP_CFG: 0x4000233CUL). When the
   register is 32 bits, PWM2 and PWM3 cannot be distinguished in the function. When
   the register is 16 bits, the function of PWM2 and PWM3 can be opened separately,
   but cannot be opened simultaneously. So the definition of PWM2 and PWM3 is just to
   make a distinction.
*/

/** \defgroup PWM_Declaration PWM Declaration
  * \{
  * \ingroup  TIM_Exported_Constants
  */

#define PWM2                      ((PWM_TypeDef *) 1)   //!< PWM2 base address.
#define PWM3                      ((PWM_TypeDef *) 0)   //!< PWM3 base address.

#define IS_PWM_ALL_PERIPH(PERIPH) (((PERIPH) == PWM2)  || \
                                   ((PERIPH) == PWM3)) //!< Check if the input parameter is valid.

/** End of PWM_Declaration
  * \}
  */

/** End of TIM_Exported_Constants
  * \}
  */

/** End of TIM
  * \}
  */

/*============================================================================*
 *                         TIMER Private Defines
 *============================================================================*/
#define TIMER0_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xB0))
#define TIMER1_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xB4))
#define TIMER2_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xB8))
#define TIMER3_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xBC))
#define TIMER4_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xC0))
#define TIMER5_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xC4))
#define TIMER6_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xC8))
#define TIMER7_LOAD_COUNT2       *((volatile uint32_t *)(TIMER_REG_BASE+0xCC))

#define TIMER_CLK_SOURCE_REG_328 *((volatile uint32_t *)0x40002328UL)

#define TIMER_PWM_CLK_CR         *((volatile uint32_t *)0x4000232CUL)
#define TIMER_PWM_CR             *((volatile uint32_t *)0x4000233CUL)
#define TIM_GetCurrentControl(TIMx)      (((TIM_TypeDef *)(TIMx))->TIMER_CONTROLREG)
#define TIM_GetCurrentLoadCnt(TIMx)      (((TIM_TypeDef *)(TIMx))->TIMER_LOADCOUNT)


/*============================================================================*
 *                         TIM Private Types
 *============================================================================*/
typedef struct
{
    uint32_t tim_reg[29];
} TIMStoreReg_Typedef;

/*============================================================================*
 *                         TIMER Registers and Field Descriptions
 *============================================================================*/
/* 0x00
   31:0    R/W    TimerNLoadCount                     0x0
*/
typedef union
{
    uint32_t d32;
    uint8_t d8[4];
    struct
    {
        uint32_t TimerNLoadCount: 32;
    } b;
} TIMER_LOADCOUNT_TypeDef;



/* 0x04
   31:0    R      TimerNCurrentValue                  0x0
*/
typedef union
{
    uint32_t d32;
    uint8_t d8[4];
    struct
    {
        const uint32_t TimerNCurrentValue: 32;
    } b;
} TIMER_CURRENTVALUE_TypeDef;



/* 0x08
   0       R/W    TimerEnable                         0x0
   1       R/W    TimerMode                           0x0
   2       R/W    TimerInterruptMask                  0x0
   3       R/W    TIMER_PWM                           0x0
   31:4    R      Reserved                            0x0
*/
typedef union
{
    uint32_t d32;
    uint8_t d8[4];
    struct
    {
        uint32_t TimerEnable: 1;
        uint32_t TimerMode: 1;
        uint32_t TimerInterruptMask: 1;
        uint32_t TIMER_PWM: 1;
        const uint32_t reserved_0: 28;
    } b;
} TIMER_CONTROLREG_TypeDef;



/* 0x0C
   0       R      TimerNEndofInterrupt                0x0
   31:1    R      Reserved                            0x0
*/
typedef union
{
    uint32_t d32;
    uint8_t d8[4];
    struct
    {
        const uint32_t TimerNEndofInterrupt: 1;
        const uint32_t reserved_0: 31;
    } b;
} TIMER_EOI_TypeDef;



/* 0x10
   0       R      TimerNInterruptStatus               0x0
   31:1    R      Reserved                            0x0
*/
typedef union
{
    uint32_t d32;
    uint8_t d8[4];
    struct
    {
        const uint32_t TimerNInterruptStatus: 1;
        const uint32_t reserved_0: 31;
    } b;
} TIMER_INTSTATUS_TypeDef;



/* 0x33C
   7:0     R/W    timer_pwm_2_dead_zone_size        8'h0
   8       R/W    timer_pwm_2_emg_stop              1'h0
   9       R/W    timer_pwm_2_stop_state[0]         1'h0
   10      R/W    timer_pwm_2_stop_state[1]         1'h0
   11      R/W    timer_pwm_2_dummy_b11             1'h0
   12      R/W    timer_pwm_2_dead_zone_en          1'h0
   13      R/W    timer_pwm_2_pwm_pn_invserse_sel   1'h0
   14      R/W    timer_pwm_2_dummy_b14             1'h0
   15      R/W    timer_pwm_2_dummy_b15             1'h0
   23:16   R/W    timer_pwm_3_dead_zone_size        8'h0
   24      R/W    timer_pwm_3_emg_stop              1'h0
   25      R/W    timer_pwm_3_stop_state[0]         1'h0
   26      R/W    timer_pwm_3_stop_state[1]         1'h0
   27      R/W    timer_pwm_3_dummy_b11             1'h0
   28      R/W    timer_pwm_3_dead_zone_en          1'h0
   29      R/W    timer_pwm_3_pwm_pn_invserse_sel   1'h0
   30      R/W    timer_pwm_3_dummy_b14             1'h0
   31      R/W    timer_pwm_3_dummy_b15             1'h0
*/
typedef union
{
    uint32_t d32;
    uint8_t d8[4];
    struct
    {
        uint32_t timer_pwm_2_dead_zone_size: 8;
        uint32_t timer_pwm_2_emg_stop: 1;
        uint32_t timer_pwm_2_stop_state_0: 1;
        uint32_t timer_pwm_2_stop_state_1: 1;
        uint32_t timer_pwm_2_dummy_b11: 1;
        uint32_t timer_pwm_2_dead_zone_en: 1;
        uint32_t timer_pwm_2_pwm_pn_invserse_sel: 1;
        uint32_t timer_pwm_2_dummy_b14: 1;
        uint32_t timer_pwm_2_dummy_b15: 1;
        uint32_t timer_pwm_3_dead_zone_size: 8;
        uint32_t timer_pwm_3_emg_stop: 1;
        uint32_t timer_pwm_3_stop_state_0: 1;
        uint32_t timer_pwm_3_stop_state_1: 1;
        uint32_t timer_pwm_3_dummy_b11: 1;
        uint32_t timer_pwm_3_dead_zone_en: 1;
        uint32_t timer_pwm_3_pwm_pn_invserse_sel: 1;
        uint32_t timer_pwm_3_dummy_b14: 1;
        uint32_t timer_pwm_3_dummy_b15: 1;
    } b;
} TIMER_PWM_WRAP_CFG_TypeDef;

/* ================================================================================ */
/* ================                   TIMER  Constants             ================ */
/* ================================================================================ */
/** \defgroup TIM         TIM
  * \brief
  * \{
  */

/** \defgroup TIM_Exported_Constants TIM Exported Constants
  * \brief
  * \{
  */

/**
 * \defgroup    TIM_Clock_Source TIM Clock Source
 * \{
 * \ingroup     TIM_Exported_Constants
 */
typedef enum
{
    TIM_CLOCK_SRC_40M = 0x0,    //!< The TIM clock source is 40MHz.
    TIM_CLOCK_SRC_32K = 0x1,    //!< The TIM clock source is 32KHz.
    TIM_CLOCK_SRC_PLL1 = 0x2,   //!< The TIM clock source is PLL1.
    TIM_CLOCK_SRC_PLL2 = 0x3,   //!< The TIM clock source is PLL2.
} TIMClockSrc_TypeDef;

#define IS_TIM_CLK_SOURCE(PERIPH)     (((PERIPH) == TIM_CLOCK_SRC_40M ) || \
                                       ((PERIPH) == TIM_CLOCK_SRC_32K ) || \
                                       ((PERIPH) == TIM_CLOCK_SRC_PLL1) || \
                                       ((PERIPH) == TIM_CLOCK_SRC_PLL2)) //!< Check if the input parameter is valid.

/** End of TIM_Clock_Source
  * \}
  */

/**
 * \defgroup    TIM_Clock_Divider TIM Clock Divider
 * \{
 * \ingroup     TIM_Exported_Constants
 */
typedef enum
{
    TIM_CLOCK_DIVIDER_1 = 0x0,     //!< The clock divider is 1.
    TIM_CLOCK_DIVIDER_2 = 0x1,     //!< The clock divider is 2.
    TIM_CLOCK_DIVIDER_4 = 0x2,     //!< The clock divider is 4.
    TIM_CLOCK_DIVIDER_8 = 0x3,     //!< The clock divider is 8.
    TIM_CLOCK_DIVIDER_16 = 0x4,    //!< The clock divider is 16.
    TIM_CLOCK_DIVIDER_32 = 0x5,    //!< The clock divider is 32.
    TIM_CLOCK_DIVIDER_40 = 0x6,    //!< The clock divider is 40.
    TIM_CLOCK_DIVIDER_64 = 0x7,    //!< The clock divider is 64.
} TIMClockDiv_TypeDef;

#define IS_TIM_CLK_DIV(DIV) (((DIV) == TIM_CLOCK_DIVIDER_1) || \
                             ((DIV) == TIM_CLOCK_DIVIDER_2) || \
                             ((DIV) == TIM_CLOCK_DIVIDER_4) || \
                             ((DIV) == TIM_CLOCK_DIVIDER_8) || \
                             ((DIV) == TIM_CLOCK_DIVIDER_16) || \
                             ((DIV) == TIM_CLOCK_DIVIDER_32) || \
                             ((DIV) == TIM_CLOCK_DIVIDER_40) || \
                             ((DIV) == TIM_CLOCK_DIVIDER_64)) //!< Check if the input parameter is valid.

/** End of TIM_Clock_Divider
  * \}
  */

/** End of TIM_Exported_Constants
  * \}
  */

/** End of TIM
  * \}
  */

/*============================================================================*
 *                          TIM TYPE/API Wrappers
 *============================================================================*/
/** \defgroup TIM         TIM
  * \brief
  * \{
  */

/** \defgroup TIM_Exported_Constants TIM Exported Constants
  * \brief
  * \{
  */

/**
* \defgroup    TIM_Struct_Wrapper TIM Struct Wrapper
* \{
* \ingroup     TIM_Exported_Constants
*/

#define TIM_ClockSrcDiv      TIM_SOURCE_DIV     //!< The macro is a wrapper for TIM_SOURCE_DIV.
#define TIM_ClockSrcDiv_En   TIM_SOURCE_DIV_En  //!< The macro is a wrapper for TIM_SOURCE_DIV_En.

#define CK_40M_TIMER         TIM_CLOCK_SRC_40M  //!< The macro is a wrapper for TIM_CLOCK_SRC_40M.
#define CK_32K_TIMER         TIM_CLOCK_SRC_32K  //!< The macro is a wrapper for TIM_CLOCK_SRC_32K.
#define CK_PLL2_TIMER        TIM_CLOCK_SRC_PLL1 //!< The macro is a wrapper for TIM_CLOCK_SRC_PLL1.
#define CK_PLL1_TIMER        TIM_CLOCK_SRC_PLL2 //!< The macro is a wrapper for TIM_CLOCK_SRC_PLL2.

/** End of TIM_Struct_Wrapper
  * \}
  */

/**
 * \defgroup    TIM_API_Wrapper TIM API Wrapper
 * \{
 * \ingroup     TIM_Exported_Constants
 */
#define TIM_GetStatus      TIM_GetOperationStatus //!< The macro is a wrapper for TIM_GetOperationStatus.

/** End of TIM_API_Wrapper
  * \}
  */

/** End of TIM_Exported_Constants
  * \}
  */

/** End of TIM
  * \}
  */

#ifdef  __cplusplus
}
#endif /* __cplusplus */

#endif /* RTL_TIM_DEF_H */
