// ==============================================================
// File generated on Thu Oct 24 13:28:50 PDT 2019
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __polyphase_filter_h_H__
#define __polyphase_filter_h_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct polyphase_filter_h_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 256;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(polyphase_filter_h_ram) {
        ram[0] = "0b10110111000000011001001010100010";
        ram[1] = "0b10110111111011110011101110101000";
        ram[2] = "0b10111000011100011011100011101100";
        ram[3] = "0b10111000101110100110010101001101";
        ram[4] = "0b10111000111100010000011110100110";
        ram[5] = "0b10111001000001011101010001101011";
        ram[6] = "0b10111000111110000100000100101011";
        ram[7] = "0b10111000101001001100000010100010";
        ram[8] = "0b00100001000010101011001001100001";
        ram[9] = "0b00111001000000101010010000011011";
        ram[10] = "0b00111001100111011110001011111111";
        ram[11] = "0b00111010000010111110111111111101";
        ram[12] = "0b00111010010110000010100011100101";
        ram[13] = "0b00111010100110011011101110101000";
        ram[14] = "0b00111010110011100111110011111011";
        ram[15] = "0b00111011000001001100000111000110";
        ram[16] = "0b00111011001001001100100110100011";
        ram[17] = "0b00111011010001101000001110110010";
        ram[18] = "0b00111011011010001110101111100111";
        ram[19] = "0b00111011100001010110100000001001";
        ram[20] = "0b00111011100101010110101010100000";
        ram[21] = "0b00111011101000111011111111100011";
        ram[22] = "0b00111011101011111001110110111101";
        ram[23] = "0b00111011101110000011010000001110";
        ram[24] = "0b00111011101111001011000111100010";
        ram[25] = "0b00111011101111000100110010001100";
        ram[26] = "0b00111011101101100100011010111001";
        ram[27] = "0b00111011101010011111011100011111";
        ram[28] = "0b00111011100101101101000001100111";
        ram[29] = "0b00111011011110001100111011011110";
        ram[30] = "0b00111011001101001111010101101011";
        ram[31] = "0b00111010110000111101111001100111";
        ram[32] = "0b10100010110111011001101110101101";
        ram[33] = "0b10111010111000000100011011111101";
        ram[34] = "0b10111011011011010100111101111001";
        ram[35] = "0b10111011101110101110111100010100";
        ram[36] = "0b10111100000000011110101111110011";
        ram[37] = "0b10111100001010000000101101001100";
        ram[38] = "0b10111100010011110001001111001111";
        ram[39] = "0b10111100011101100010100101010010";
        ram[40] = "0b10111100100011100010110100011111";
        ram[41] = "0b10111100101000000101000100001110";
        ram[42] = "0b10111100101100001111011110111010";
        ram[43] = "0b10111100101111111001010001101011";
        ram[44] = "0b10111100110010111001100101011100";
        ram[45] = "0b10111100110101000111101110111000";
        ram[46] = "0b10111100110110011011011011110110";
        ram[47] = "0b10111100110110101100111111111010";
        ram[48] = "0b10111100110101110101100110000011";
        ram[49] = "0b10111100110011101111011010101000";
        ram[50] = "0b10111100110000010110000001010010";
        ram[51] = "0b10111100101011100110011001111011";
        ram[52] = "0b10111100100101011111001111110011";
        ram[53] = "0b10111100011100000010001100010011";
        ram[54] = "0b10111100001010011100111000110000";
        ram[55] = "0b10111011101100101111011010111000";
        ram[56] = "0b00100011100101000001001011101000";
        ram[57] = "0b00111011110000110001010000111100";
        ram[58] = "0b00111100010010011100011000011101";
        ram[59] = "0b00111100100110111000101101110111";
        ram[60] = "0b00111100110100111101000111011001";
        ram[61] = "0b00111101000001100101011011111100";
        ram[62] = "0b00111101001000101000000000101000";
        ram[63] = "0b00111101001111011100101100111101";
        ram[64] = "0b00111101010101111001011110010111";
        ram[65] = "0b00111101011011110100000001111010";
        ram[66] = "0b00111101100000100000111111110101";
        ram[67] = "0b00111101100010101100100100011100";
        ram[68] = "0b00111101100100010111110010010101";
        ram[69] = "0b00111101100101011101111111000011";
        ram[70] = "0b00111101100101111010111010001101";
        ram[71] = "0b00111101100101101010110011111000";
        ram[72] = "0b00111101100100101010100011111111";
        ram[73] = "0b00111101100010110111101111111111";
        ram[74] = "0b00111101100000010000110010011000";
        ram[75] = "0b00111101011001101001111101010110";
        ram[76] = "0b00111101010001001001001101111000";
        ram[77] = "0b00111101000111000001111110111100";
        ram[78] = "0b00111100110110110010000010000010";
        ram[79] = "0b00111100011001010101001011010110";
        ram[80] = "0b10100011111110110101100101010000";
        ram[81] = "0b10111100011101101110000010011101";
        ram[82] = "0b10111100111111011111100000011110";
        ram[83] = "0b10111101010000101101001111010101";
        ram[84] = "0b10111101100001000001010100010000";
        ram[85] = "0b10111101101001101110011101000101";
        ram[86] = "0b10111101110010010011110011001101";
        ram[87] = "0b10111101111010100110100001101110";
        ram[88] = "0b10111110000001001101101100010110";
        ram[89] = "0b10111110000100110011011001011001";
        ram[90] = "0b10111110000111111110100011101110";
        ram[91] = "0b10111110001010101001010110000101";
        ram[92] = "0b10111110001100101110001000110011";
        ram[93] = "0b10111110001110000111011100100101";
        ram[94] = "0b10111110001110110000001010010011";
        ram[95] = "0b10111110001110100011100011111100";
        ram[96] = "0b10111110001101011101011101000101";
        ram[97] = "0b10111110001011011010001100111100";
        ram[98] = "0b10111110001000010110110110110001";
        ram[99] = "0b10111110000100010001001110000011";
        ram[100] = "0b10111101111110001111110001010000";
        ram[101] = "0b10111101110001110100100011100100";
        ram[102] = "0b10111101100011010001100010000010";
        ram[103] = "0b10111101000101010010011011011001";
        ram[104] = "0b00100100001001010101011100001011";
        ram[105] = "0b00111101001001000111101100001010";
        ram[106] = "0b00111101101010111010001101111010";
        ram[107] = "0b00111110000001011100100111100110";
        ram[108] = "0b00111110001110001010101010000110";
        ram[109] = "0b00111110011011100000101010000101";
        ram[110] = "0b00111110100100101011101010011101";
        ram[111] = "0b00111110101011110011010111100011";
        ram[112] = "0b00111110110011000011001101010001";
        ram[113] = "0b00111110111010010110101110011000";
        ram[114] = "0b00111111000000110100101010001000";
        ram[115] = "0b00111111000100011011001000011100";
        ram[116] = "0b00111111000111111100011001110110";
        ram[117] = "0b00111111001011010110000110100010";
        ram[118] = "0b00111111001110100101111010011010";
        ram[119] = "0b00111111010001101001100101010010";
        ram[120] = "0b00111111010100011110111110010101";
        ram[121] = "0b00111111010111000100000100110101";
        ram[122] = "0b00111111011001010111000011010110";
        ram[123] = "0b00111111011011010110001111111110";
        ram[124] = "0b00111111011101000000001111001101";
        ram[125] = "0b00111111011110010011110011101111";
        ram[126] = "0b00111111011111010000000000101110";
        ram[127] = "0b00111111011111110100001010001001";
        ram[128] = "0b00111111011111111111110110010011";
        ram[129] = "0b00111111011111110010111100000001";
        ram[130] = "0b00111111011111001101100101110011";
        ram[131] = "0b00111111011110010000001110111000";
        ram[132] = "0b00111111011100111011100100010111";
        ram[133] = "0b00111111011011010000100100101001";
        ram[134] = "0b00111111011001010000011101100100";
        ram[135] = "0b00111111010110111100101100011101";
        ram[136] = "0b00111111010100010110111011001110";
        ram[137] = "0b00111111010001100001000000111000";
        ram[138] = "0b00111111001110011100111110001001";
        ram[139] = "0b00111111001011001100111100011000";
        ram[140] = "0b00111111000111110011001011110000";
        ram[141] = "0b00111111000100010010000000111010";
        ram[142] = "0b00111111000000101011110011011000";
        ram[143] = "0b00111110111010000101110101010011";
        ram[144] = "0b00111110110010110011011010111101";
        ram[145] = "0b00111110101011100100111100110011";
        ram[146] = "0b00111110100100011110110111000000";
        ram[147] = "0b00111110011011001010101100111111";
        ram[148] = "0b00111110001101111000101011110100";
        ram[149] = "0b00111110000001001110111010111111";
        ram[150] = "0b00111101101010100111110001101000";
        ram[151] = "0b00111101001000110101001011010001";
        ram[152] = "0b00100100001001000001111110011010";
        ram[153] = "0b10111101000101000000000101110100";
        ram[154] = "0b10111101100010111111011100100111";
        ram[155] = "0b10111101110001011001111101100001";
        ram[156] = "0b10111101111101101101001100110001";
        ram[157] = "0b10111110000011111100010100000101";
        ram[158] = "0b10111110000111111110101110001110";
        ram[159] = "0b10111110001010111111010010001000";
        ram[160] = "0b10111110001101000000010001100100";
        ram[161] = "0b10111110001110000100101001010001";
        ram[162] = "0b10111110001110010000000011000101";
        ram[163] = "0b10111110001101100110101110100101";
        ram[164] = "0b10111110001100001101010111101001";
        ram[165] = "0b10111110001010001001000111100010";
        ram[166] = "0b10111110000111011111011001010101";
        ram[167] = "0b10111110000100010101110101110000";
        ram[168] = "0b10111110000000110010001101111001";
        ram[169] = "0b10111101111001110100100111110001";
        ram[170] = "0b10111101110001100111101110000111";
        ram[171] = "0b10111101101001001000110110011001";
        ram[172] = "0b10111101100000100010101101111100";
        ram[173] = "0b10111101001111111110110110100110";
        ram[174] = "0b10111100111110100001011000010001";
        ram[175] = "0b10111100011100110000000000111101";
        ram[176] = "0b10100101011111110001101000110010";
        ram[177] = "0b00111100011000011000011101101111";
        ram[178] = "0b00111100110101110110011111000110";
        ram[179] = "0b00111101000110010110011100101010";
        ram[180] = "0b00111101010000010000111111100101";
        ram[181] = "0b00111101011000100110010011100101";
        ram[182] = "0b00111101011111010011111100001011";
        ram[183] = "0b00111101100010001100101111000100";
        ram[184] = "0b00111101100011111100001100101111";
        ram[185] = "0b00111101100100111001111111010101";
        ram[186] = "0b00111101100101001000100010101011";
        ram[187] = "0b00111101100100101010111111010000";
        ram[188] = "0b00111101100011100101000011111100";
        ram[189] = "0b00111101100001111010111111101010";
        ram[190] = "0b00111101011111100010110011000001";
        ram[191] = "0b00111101011010011010010100110000";
        ram[192] = "0b00111101010100100110101010011011";
        ram[193] = "0b00111101001110010010000001001000";
        ram[194] = "0b00111101000111100110100000011011";
        ram[195] = "0b00111101000000101101111101000011";
        ram[196] = "0b00111100110011100011011111010001";
        ram[197] = "0b00111100100101110101010010110000";
        ram[198] = "0b00111100010001000010110000010100";
        ram[199] = "0b00111011101111011000011110100000";
        ram[200] = "0b00100100110100011011010011101101";
        ram[201] = "0b10111011101011011001111000001000";
        ram[202] = "0b10111100001001001001101101010101";
        ram[203] = "0b10111100011010001001100101000111";
        ram[204] = "0b10111100100100010010000001001110";
        ram[205] = "0b10111100101010001010010010011010";
        ram[206] = "0b10111100101110101101010001000111";
        ram[207] = "0b10111100110001111100011010011110";
        ram[208] = "0b10111100110011111010110010110001";
        ram[209] = "0b10111100110100101100111100010000";
        ram[210] = "0b10111100110100011000101000000001";
        ram[211] = "0b10111100110011000100100111110000";
        ram[212] = "0b10111100110000111000100010000000";
        ram[213] = "0b10111100101101111100011110111000";
        ram[214] = "0b10111100101010011000111111100111";
        ram[215] = "0b10111100100110010110101100001011";
        ram[216] = "0b10111100100001111110000110101100";
        ram[217] = "0b10111100011010101111000111100110";
        ram[218] = "0b10111100010001010101110000101011";
        ram[219] = "0b10111100000111111110101111000011";
        ram[220] = "0b10111011111101101110010101001111";
        ram[221] = "0b10111011101100010101001110110101";
        ram[222] = "0b10111011011000001011100100111110";
        ram[223] = "0b10111010110100111111110111101111";
        ram[224] = "0b10100011111100011100101111010110";
        ram[225] = "0b00111010101110000110011010111001";
        ram[226] = "0b00111011001010011111111000010110";
        ram[227] = "0b00111011011010010011000000000101";
        ram[228] = "0b00111011100011001111111011010111";
        ram[229] = "0b00111011100111100111101001111111";
        ram[230] = "0b00111011101010010111100101100001";
        ram[231] = "0b00111011101011101000100111101100";
        ram[232] = "0b00111011101011100101010000100110";
        ram[233] = "0b00111011101010011001001001001011";
        ram[234] = "0b00111011101000010000101000100110";
        ram[235] = "0b00111011100101011000010111001110";
        ram[236] = "0b00111011100001111100110110101010";
        ram[237] = "0b00111011011100010100010011010001";
        ram[238] = "0b00111011010100010110111110011111";
        ram[239] = "0b00111011001100010110000100110110";
        ram[240] = "0b00111011000100100011011001001110";
        ram[241] = "0b00111010111010011011100101000010";
        ram[242] = "0b00111010101101000010001010000111";
        ram[243] = "0b00111010100001001011101111100111";
        ram[244] = "0b00111010001110000110100111010000";
        ram[245] = "0b00111001111010110111000101001010";
        ram[246] = "0b00111001100000101001111100100100";
        ram[247] = "0b00111000110100111101011011110001";
        ram[248] = "0b00100010001110101000001100011000";
        ram[249] = "0b10111000011111000111011101010000";
        ram[250] = "0b10111000101101101000001001011111";
        ram[251] = "0b10111000101110011111101000001001";
        ram[252] = "0b10111000100110100101010000101011";
        ram[253] = "0b10111000010100011100010010011111";
        ram[254] = "0b10110111110101101110101011110110";
        ram[255] = "0b10110110111011110100010011011001";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(polyphase_filter_h) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 256;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


polyphase_filter_h_ram* meminst;


SC_CTOR(polyphase_filter_h) {
meminst = new polyphase_filter_h_ram("polyphase_filter_h_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~polyphase_filter_h() {
    delete meminst;
}


};//endmodule
#endif
