TimeQuest Timing Analyzer report for E2
Thu Mar 24 20:46:38 2022
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk'
 23. Slow 1200mV 0C Model Hold: 'clk'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk'
 31. Fast 1200mV 0C Model Hold: 'clk'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; E2                                                  ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.03        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; DP_MOD.sdc    ; OK     ; Thu Mar 24 20:46:36 2022 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 8.000  ; 125.0 MHz ; 0.000 ; 4.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 126.9 MHz ; 126.9 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.120 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.340 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 3.497 ; 0.000                             ;
+-------+-------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.120 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.289     ; 7.367      ;
; 0.300 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.289     ; 7.187      ;
; 0.377 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.289     ; 7.110      ;
; 0.399 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.289     ; 7.088      ;
; 0.451 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.289     ; 7.036      ;
; 0.484 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.282     ; 7.010      ;
; 0.579 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.925      ;
; 0.586 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.295     ; 6.895      ;
; 0.595 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.906      ;
; 0.605 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.899      ;
; 0.612 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.295     ; 6.869      ;
; 0.654 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.282     ; 6.840      ;
; 0.662 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.278     ; 6.836      ;
; 0.678 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.826      ;
; 0.684 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.803      ;
; 0.685 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.295     ; 6.796      ;
; 0.689 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a14~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.815      ;
; 0.698 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.819      ;
; 0.722 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.765      ;
; 0.732 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.785      ;
; 0.741 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.282     ; 6.753      ;
; 0.753 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.282     ; 6.741      ;
; 0.755 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.732      ;
; 0.758 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.251     ; 6.767      ;
; 0.765 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.736      ;
; 0.780 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.289     ; 6.707      ;
; 0.792 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.289     ; 6.695      ;
; 0.797 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.720      ;
; 0.810 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.251     ; 6.715      ;
; 0.815 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.282     ; 6.679      ;
; 0.820 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.289     ; 6.667      ;
; 0.839 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.678      ;
; 0.843 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.278     ; 6.655      ;
; 0.852 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.649      ;
; 0.857 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.251     ; 6.668      ;
; 0.862 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.642      ;
; 0.864 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.637      ;
; 0.865 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.266     ; 6.645      ;
; 0.869 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.295     ; 6.612      ;
; 0.872 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[7]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.615      ;
; 0.874 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[3]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.613      ;
; 0.875 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.626      ;
; 0.891 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.289     ; 6.596      ;
; 0.903 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.598      ;
; 0.919 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.278     ; 6.579      ;
; 0.926 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.575      ;
; 0.936 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.568      ;
; 0.939 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.301     ; 6.536      ;
; 0.942 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.278     ; 6.556      ;
; 0.943 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.295     ; 6.538      ;
; 0.963 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.272     ; 6.541      ;
; 0.967 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.301     ; 6.508      ;
; 0.970 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.295     ; 6.511      ;
; 0.974 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.527      ;
; 0.989 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.528      ;
; 0.993 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.278     ; 6.505      ;
; 1.011 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.506      ;
; 1.022 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[6]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.465      ;
; 1.038 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.282     ; 6.456      ;
; 1.047 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.266     ; 6.463      ;
; 1.058 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.459      ;
; 1.062 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.442      ;
; 1.064 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.268     ; 6.444      ;
; 1.069 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.295     ; 6.412      ;
; 1.075 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.251     ; 6.450      ;
; 1.082 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.259     ; 6.435      ;
; 1.086 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.282     ; 6.408      ;
; 1.118 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.251     ; 6.407      ;
; 1.119 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.282     ; 6.375      ;
; 1.122 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.266     ; 6.388      ;
; 1.137 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.282     ; 6.357      ;
; 1.142 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[4]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.345      ;
; 1.146 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.266     ; 6.364      ;
; 1.149 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.275     ; 6.352      ;
; 1.151 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.289     ; 6.336      ;
; 1.160 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.341      ;
; 1.170 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.347      ;
; 1.181 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.336      ;
; 1.196 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.266     ; 6.314      ;
; 1.197 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.275     ; 6.304      ;
; 1.207 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.272     ; 6.297      ;
; 1.214 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.295     ; 6.267      ;
; 1.227 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.278     ; 6.271      ;
; 1.230 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.275     ; 6.271      ;
; 1.234 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.267      ;
; 1.236 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[7]  ; clk          ; clk         ; 8.000        ; -0.282     ; 6.258      ;
; 1.238 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[3]  ; clk          ; clk         ; 8.000        ; -0.282     ; 6.256      ;
; 1.240 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.272     ; 6.264      ;
; 1.241 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.251     ; 6.284      ;
; 1.247 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.295     ; 6.234      ;
; 1.248 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.275     ; 6.253      ;
; 1.254 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.268     ; 6.254      ;
; 1.259 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.275     ; 6.242      ;
; 1.263 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[1]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.224      ;
; 1.264 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.278     ; 6.234      ;
; 1.285 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[2]  ; clk          ; clk         ; 8.000        ; -0.289     ; 6.202      ;
; 1.299 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a14~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.272     ; 6.205      ;
; 1.305 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[6]  ; clk          ; clk         ; 8.000        ; -0.272     ; 6.199      ;
; 1.312 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[6]  ; clk          ; clk         ; 8.000        ; -0.295     ; 6.169      ;
; 1.321 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.268     ; 6.187      ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; DP_MOD:D1|DDS:D1|wire_b[3]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.004      ;
; 0.344 ; DP_MOD:D1|DDS:D1|wire_b[6]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.008      ;
; 0.347 ; DP_MOD:D1|DDS:D1|wire_b[4]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.011      ;
; 0.347 ; DP_MOD:D1|DDS:D1|wire_b[5]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.011      ;
; 0.356 ; DP_MOD:D1|DDS:D1|wire_b[8]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.020      ;
; 0.361 ; DP_MOD:D1|DDS:D1|wire_b[11]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.025      ;
; 0.399 ; DP_MOD:D1|DDS:D1|wire_b[0]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.063      ;
; 0.399 ; DP_MOD:D1|DDS:D1|wire_b[1]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.063      ;
; 0.405 ; DP_MOD:D1|DDS:D1|wire_b[2]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.069      ;
; 0.428 ; DP_MOD:D1|register:r13|Q[0]  ; DP_MOD:D1|register:r14|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; i_data_reg[15]               ; DP_MOD:D1|register:r4|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; DP_MOD:D1|register:r18|Q[0]  ; DP_MOD:D1|register:r19|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r17|Q[0]  ; DP_MOD:D1|register:r18|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r15|Q[0]  ; DP_MOD:D1|register:r16|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r14|Q[0]  ; DP_MOD:D1|register:r15|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[0]                ; DP_MOD:D1|register:r4|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r4|Q[1]   ; DP_MOD:D1|register:r5|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[1]                ; DP_MOD:D1|register:r4|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r4|Q[2]   ; DP_MOD:D1|register:r5|Q[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r4|Q[3]   ; DP_MOD:D1|register:r5|Q[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DP_MOD:D1|register:r4|Q[5]   ; DP_MOD:D1|register:r5|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[5]                ; DP_MOD:D1|register:r4|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r4|Q[9]   ; DP_MOD:D1|register:r5|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[9]                ; DP_MOD:D1|register:r4|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[10]               ; DP_MOD:D1|register:r4|Q[10]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; DP_MOD:D1|register:r4|Q[11]  ; DP_MOD:D1|register:r5|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[11]               ; DP_MOD:D1|register:r4|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[12]               ; DP_MOD:D1|register:r4|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; DP_MOD:D1|register:r4|Q[13]  ; DP_MOD:D1|register:r5|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; i_data_reg[13]               ; DP_MOD:D1|register:r4|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; frec_por_reg[22]             ; DP_MOD:D1|register:r3|Q[22]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; frec_por_reg[15]             ; DP_MOD:D1|register:r3|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; frec_por_reg[6]              ; DP_MOD:D1|register:r3|Q[6]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; frec_por_reg[2]              ; DP_MOD:D1|register:r3|Q[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; frec_por_reg[1]              ; DP_MOD:D1|register:r3|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; DP_MOD:D1|register:r4|Q[0]   ; DP_MOD:D1|register:r5|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; i_data_reg[4]                ; DP_MOD:D1|register:r4|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; DP_MOD:D1|register:r4|Q[6]   ; DP_MOD:D1|register:r5|Q[6]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; DP_MOD:D1|register:r4|Q[12]  ; DP_MOD:D1|register:r5|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; i_data_reg[14]               ; DP_MOD:D1|register:r4|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; frec_por_reg[21]             ; DP_MOD:D1|register:r3|Q[21]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; frec_por_reg[20]             ; DP_MOD:D1|register:r3|Q[20]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; rst_reg                      ; DP_MOD:D1|register:r9|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; val_in_reg                   ; DP_MOD:D1|register:r13|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.698      ;
; 0.431 ; frec_por_reg[14]             ; DP_MOD:D1|register:r3|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.697      ;
; 0.432 ; frec_por_reg[23]             ; DP_MOD:D1|register:r3|Q[23]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; frec_por_reg[12]             ; DP_MOD:D1|register:r3|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; DP_MOD:D1|register:r9|Q[0]   ; DP_MOD:D1|register:r10|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.698      ;
; 0.597 ; frec_por_reg[16]             ; DP_MOD:D1|register:r3|Q[16]                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.862      ;
; 0.598 ; frec_por_reg[9]              ; DP_MOD:D1|register:r3|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.863      ;
; 0.599 ; DP_MOD:D1|register:r19|Q[0]  ; val_out~reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; DP_MOD:D1|register:r16|Q[0]  ; DP_MOD:D1|register:r17|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; frec_por_reg[19]             ; DP_MOD:D1|register:r3|Q[19]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; frec_por_reg[17]             ; DP_MOD:D1|register:r3|Q[17]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; DP_MOD:D1|register:r4|Q[8]   ; DP_MOD:D1|register:r5|Q[8]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; DP_MOD:D1|register:r4|Q[15]  ; DP_MOD:D1|register:r5|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; frec_por_reg[13]             ; DP_MOD:D1|register:r3|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; DP_MOD:D1|register:r4|Q[10]  ; DP_MOD:D1|register:r5|Q[10]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; DP_MOD:D1|register:r4|Q[14]  ; DP_MOD:D1|register:r5|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.868      ;
; 0.617 ; DP_MOD:D1|register:r4|Q[4]   ; DP_MOD:D1|register:r5|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.884      ;
; 0.618 ; DP_MOD:D1|DDS:D1|wire_b[7]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.442      ; 1.282      ;
; 0.620 ; DP_MOD:D1|register:r4|Q[7]   ; DP_MOD:D1|register:r5|Q[7]                                                                                       ; clk          ; clk         ; 0.000        ; 0.080      ; 0.886      ;
; 0.622 ; frec_por_reg[18]             ; DP_MOD:D1|register:r3|Q[18]                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.887      ;
; 0.622 ; frec_por_reg[11]             ; DP_MOD:D1|register:r3|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.887      ;
; 0.622 ; frec_por_reg[4]              ; DP_MOD:D1|register:r3|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.887      ;
; 0.623 ; frec_por_reg[7]              ; DP_MOD:D1|register:r3|Q[7]                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.888      ;
; 0.634 ; DP_MOD:D1|DDS:D1|acc_out[2]  ; DP_MOD:D1|DDS:D1|acc_out[2]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.900      ;
; 0.636 ; DP_MOD:D1|DDS:D1|acc_out[8]  ; DP_MOD:D1|DDS:D1|acc_out[8]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; DP_MOD:D1|DDS:D1|acc_out[7]  ; DP_MOD:D1|DDS:D1|acc_out[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; DP_MOD:D1|DDS:D1|acc_out[6]  ; DP_MOD:D1|DDS:D1|acc_out[6]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.902      ;
; 0.636 ; DP_MOD:D1|DDS:D1|acc_out[1]  ; DP_MOD:D1|DDS:D1|acc_out[1]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.902      ;
; 0.637 ; DP_MOD:D1|DDS:D1|acc_out[4]  ; DP_MOD:D1|DDS:D1|acc_out[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.903      ;
; 0.639 ; DP_MOD:D1|DDS:D1|acc_out[5]  ; DP_MOD:D1|DDS:D1|acc_out[5]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.905      ;
; 0.639 ; DP_MOD:D1|register:r3|Q[3]   ; DP_MOD:D1|DDS:D1|acc_out[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.905      ;
; 0.640 ; DP_MOD:D1|register:r3|Q[10]  ; DP_MOD:D1|DDS:D1|acc_out[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; DP_MOD:D1|register:r3|Q[7]   ; DP_MOD:D1|DDS:D1|acc_out[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.907      ;
; 0.652 ; DP_MOD:D1|register:r3|Q[0]   ; DP_MOD:D1|DDS:D1|acc_out[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.918      ;
; 0.653 ; DP_MOD:D1|DDS:D1|acc_out[0]  ; DP_MOD:D1|DDS:D1|acc_out[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.919      ;
; 0.657 ; DP_MOD:D1|DDS:D1|acc_out[18] ; DP_MOD:D1|DDS:D1|acc_out[18]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; DP_MOD:D1|DDS:D1|acc_out[12] ; DP_MOD:D1|DDS:D1|acc_out[12]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; DP_MOD:D1|DDS:D1|acc_out[11] ; DP_MOD:D1|DDS:D1|acc_out[11]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; DP_MOD:D1|DDS:D1|acc_out[9]  ; DP_MOD:D1|DDS:D1|acc_out[9]                                                                                      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.923      ;
; 0.658 ; DP_MOD:D1|DDS:D1|acc_out[15] ; DP_MOD:D1|DDS:D1|acc_out[15]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.924      ;
; 0.658 ; DP_MOD:D1|DDS:D1|acc_out[14] ; DP_MOD:D1|DDS:D1|acc_out[14]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.924      ;
; 0.659 ; DP_MOD:D1|DDS:D1|acc_out[17] ; DP_MOD:D1|DDS:D1|acc_out[17]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; DP_MOD:D1|DDS:D1|acc_out[16] ; DP_MOD:D1|DDS:D1|acc_out[16]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.925      ;
; 0.660 ; DP_MOD:D1|DDS:D1|acc_out[22] ; DP_MOD:D1|DDS:D1|acc_out[22]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; DP_MOD:D1|DDS:D1|acc_out[20] ; DP_MOD:D1|DDS:D1|acc_out[20]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.926      ;
; 0.660 ; DP_MOD:D1|DDS:D1|acc_out[13] ; DP_MOD:D1|DDS:D1|acc_out[13]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.926      ;
; 0.661 ; DP_MOD:D1|DDS:D1|acc_out[23] ; DP_MOD:D1|DDS:D1|acc_out[23]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.927      ;
; 0.663 ; DP_MOD:D1|DDS:D1|acc_out[21] ; DP_MOD:D1|DDS:D1|acc_out[21]                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.929      ;
; 0.665 ; DP_MOD:D1|DDS:D1|wire_b[5]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.317      ;
; 0.693 ; DP_MOD:D1|DDS:D1|wire_b[10]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.345      ;
; 0.704 ; DP_MOD:D1|DDS:D1|wire_b[4]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.416      ; 1.342      ;
; 0.705 ; DP_MOD:D1|DDS:D1|wire_b[0]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.357      ;
; 0.706 ; DP_MOD:D1|DDS:D1|wire_b[2]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.358      ;
; 0.709 ; DP_MOD:D1|DDS:D1|wire_b[8]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.361      ;
; 0.714 ; DP_MOD:D1|DDS:D1|wire_b[11]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.366      ;
; 0.735 ; DP_MOD:D1|DDS:D1|wire_b[7]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.430      ; 1.387      ;
; 0.748 ; DP_MOD:D1|DDS:D1|wire_b[8]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.416      ; 1.386      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.141 ns




+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 138.62 MHz ; 138.62 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.786 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.342 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 3.533 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.786 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.734      ;
; 0.967 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.553      ;
; 1.012 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.508      ;
; 1.052 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.468      ;
; 1.096 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.424      ;
; 1.127 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.264     ; 6.400      ;
; 1.216 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.277     ; 6.298      ;
; 1.223 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.256     ; 6.312      ;
; 1.229 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.253     ; 6.309      ;
; 1.237 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.277     ; 6.277      ;
; 1.250 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.253     ; 6.288      ;
; 1.274 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.264     ; 6.253      ;
; 1.301 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.277     ; 6.213      ;
; 1.305 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.271     ; 6.215      ;
; 1.308 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.224      ;
; 1.314 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.253     ; 6.224      ;
; 1.335 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.271     ; 6.185      ;
; 1.342 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.238     ; 6.211      ;
; 1.343 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.271     ; 6.177      ;
; 1.353 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.264     ; 6.174      ;
; 1.359 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.264     ; 6.168      ;
; 1.363 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.238     ; 6.190      ;
; 1.370 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.256     ; 6.165      ;
; 1.373 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.147      ;
; 1.376 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a14~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.253     ; 6.162      ;
; 1.394 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.126      ;
; 1.411 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.109      ;
; 1.416 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.232     ; 6.143      ;
; 1.427 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.238     ; 6.126      ;
; 1.437 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.232     ; 6.122      ;
; 1.437 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.264     ; 6.090      ;
; 1.446 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[3]  ; clk          ; clk         ; 8.000        ; -0.271     ; 6.074      ;
; 1.446 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.238     ; 6.107      ;
; 1.449 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.256     ; 6.086      ;
; 1.455 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.259     ; 6.077      ;
; 1.455 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.256     ; 6.080      ;
; 1.458 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.271     ; 6.062      ;
; 1.463 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.277     ; 6.051      ;
; 1.468 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[7]  ; clk          ; clk         ; 8.000        ; -0.271     ; 6.052      ;
; 1.470 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.256     ; 6.065      ;
; 1.476 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.253     ; 6.062      ;
; 1.491 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.256     ; 6.044      ;
; 1.492 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.246     ; 6.053      ;
; 1.501 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.232     ; 6.058      ;
; 1.503 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.282     ; 6.006      ;
; 1.524 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.282     ; 5.985      ;
; 1.533 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.256     ; 6.002      ;
; 1.534 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.259     ; 5.998      ;
; 1.540 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.259     ; 5.992      ;
; 1.547 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.277     ; 5.967      ;
; 1.554 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.277     ; 5.960      ;
; 1.555 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.256     ; 5.980      ;
; 1.560 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.253     ; 5.978      ;
; 1.567 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.253     ; 5.971      ;
; 1.589 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.238     ; 5.964      ;
; 1.593 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.238     ; 5.960      ;
; 1.612 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.264     ; 5.915      ;
; 1.618 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.259     ; 5.914      ;
; 1.622 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[6]  ; clk          ; clk         ; 8.000        ; -0.271     ; 5.898      ;
; 1.639 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.246     ; 5.906      ;
; 1.654 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.250     ; 5.887      ;
; 1.662 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.277     ; 5.852      ;
; 1.663 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.232     ; 5.896      ;
; 1.673 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.238     ; 5.880      ;
; 1.675 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.253     ; 5.863      ;
; 1.676 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.264     ; 5.851      ;
; 1.680 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.238     ; 5.873      ;
; 1.684 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.264     ; 5.843      ;
; 1.704 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.271     ; 5.816      ;
; 1.708 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.256     ; 5.827      ;
; 1.717 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.256     ; 5.818      ;
; 1.718 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.246     ; 5.827      ;
; 1.720 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.264     ; 5.807      ;
; 1.724 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.246     ; 5.821      ;
; 1.727 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[4]  ; clk          ; clk         ; 8.000        ; -0.271     ; 5.793      ;
; 1.747 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.232     ; 5.812      ;
; 1.756 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.238     ; 5.797      ;
; 1.772 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.256     ; 5.763      ;
; 1.780 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.256     ; 5.755      ;
; 1.786 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.277     ; 5.728      ;
; 1.787 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[3]  ; clk          ; clk         ; 8.000        ; -0.264     ; 5.740      ;
; 1.788 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.238     ; 5.765      ;
; 1.793 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.259     ; 5.739      ;
; 1.794 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.277     ; 5.720      ;
; 1.799 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.253     ; 5.739      ;
; 1.801 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.250     ; 5.740      ;
; 1.801 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.256     ; 5.734      ;
; 1.802 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.246     ; 5.743      ;
; 1.807 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.253     ; 5.731      ;
; 1.808 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.256     ; 5.727      ;
; 1.809 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[7]  ; clk          ; clk         ; 8.000        ; -0.264     ; 5.718      ;
; 1.811 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[1]  ; clk          ; clk         ; 8.000        ; -0.271     ; 5.709      ;
; 1.816 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.256     ; 5.719      ;
; 1.853 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[2]  ; clk          ; clk         ; 8.000        ; -0.271     ; 5.667      ;
; 1.857 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.259     ; 5.675      ;
; 1.862 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.232     ; 5.697      ;
; 1.873 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[6]  ; clk          ; clk         ; 8.000        ; -0.277     ; 5.641      ;
; 1.880 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.250     ; 5.661      ;
; 1.886 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.250     ; 5.655      ;
; 1.886 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[6]  ; clk          ; clk         ; 8.000        ; -0.253     ; 5.652      ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                              ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; DP_MOD:D1|DDS:D1|wire_b[3]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.937      ;
; 0.346 ; DP_MOD:D1|DDS:D1|wire_b[6]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.941      ;
; 0.349 ; DP_MOD:D1|DDS:D1|wire_b[4]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.944      ;
; 0.349 ; DP_MOD:D1|DDS:D1|wire_b[5]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.944      ;
; 0.356 ; DP_MOD:D1|DDS:D1|wire_b[8]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.951      ;
; 0.358 ; DP_MOD:D1|DDS:D1|wire_b[11]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.953      ;
; 0.395 ; DP_MOD:D1|register:r18|Q[0]  ; DP_MOD:D1|register:r19|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; DP_MOD:D1|register:r17|Q[0]  ; DP_MOD:D1|register:r18|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; DP_MOD:D1|register:r15|Q[0]  ; DP_MOD:D1|register:r16|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; DP_MOD:D1|register:r14|Q[0]  ; DP_MOD:D1|register:r15|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; DP_MOD:D1|register:r13|Q[0]  ; DP_MOD:D1|register:r14|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; DP_MOD:D1|register:r4|Q[3]   ; DP_MOD:D1|register:r5|Q[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; i_data_reg[4]                ; DP_MOD:D1|register:r4|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; i_data_reg[10]               ; DP_MOD:D1|register:r4|Q[10]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; DP_MOD:D1|register:r4|Q[11]  ; DP_MOD:D1|register:r5|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; frec_por_reg[15]             ; DP_MOD:D1|register:r3|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; DP_MOD:D1|register:r4|Q[1]   ; DP_MOD:D1|register:r5|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DP_MOD:D1|register:r4|Q[2]   ; DP_MOD:D1|register:r5|Q[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; DP_MOD:D1|register:r4|Q[9]   ; DP_MOD:D1|register:r5|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i_data_reg[11]               ; DP_MOD:D1|register:r4|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; DP_MOD:D1|register:r4|Q[12]  ; DP_MOD:D1|register:r5|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i_data_reg[12]               ; DP_MOD:D1|register:r4|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; i_data_reg[15]               ; DP_MOD:D1|register:r4|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; frec_por_reg[22]             ; DP_MOD:D1|register:r3|Q[22]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; frec_por_reg[6]              ; DP_MOD:D1|register:r3|Q[6]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; frec_por_reg[1]              ; DP_MOD:D1|register:r3|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; rst_reg                      ; DP_MOD:D1|register:r9|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; i_data_reg[0]                ; DP_MOD:D1|register:r4|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i_data_reg[1]                ; DP_MOD:D1|register:r4|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_MOD:D1|register:r4|Q[5]   ; DP_MOD:D1|register:r5|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i_data_reg[5]                ; DP_MOD:D1|register:r4|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_MOD:D1|register:r4|Q[6]   ; DP_MOD:D1|register:r5|Q[6]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i_data_reg[9]                ; DP_MOD:D1|register:r4|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; DP_MOD:D1|register:r4|Q[13]  ; DP_MOD:D1|register:r5|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i_data_reg[13]               ; DP_MOD:D1|register:r4|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; i_data_reg[14]               ; DP_MOD:D1|register:r4|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; frec_por_reg[20]             ; DP_MOD:D1|register:r3|Q[20]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; frec_por_reg[14]             ; DP_MOD:D1|register:r3|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; frec_por_reg[2]              ; DP_MOD:D1|register:r3|Q[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; val_in_reg                   ; DP_MOD:D1|register:r13|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.642      ;
; 0.398 ; DP_MOD:D1|register:r4|Q[0]   ; DP_MOD:D1|register:r5|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DP_MOD:D1|DDS:D1|wire_b[0]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.993      ;
; 0.398 ; DP_MOD:D1|DDS:D1|wire_b[1]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.993      ;
; 0.398 ; frec_por_reg[21]             ; DP_MOD:D1|register:r3|Q[21]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; DP_MOD:D1|register:r9|Q[0]   ; DP_MOD:D1|register:r10|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; frec_por_reg[23]             ; DP_MOD:D1|register:r3|Q[23]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; frec_por_reg[12]             ; DP_MOD:D1|register:r3|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.642      ;
; 0.403 ; DP_MOD:D1|DDS:D1|wire_b[2]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 0.998      ;
; 0.547 ; DP_MOD:D1|register:r19|Q[0]  ; val_out~reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; DP_MOD:D1|register:r16|Q[0]  ; DP_MOD:D1|register:r17|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; frec_por_reg[17]             ; DP_MOD:D1|register:r3|Q[17]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; frec_por_reg[19]             ; DP_MOD:D1|register:r3|Q[19]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; frec_por_reg[13]             ; DP_MOD:D1|register:r3|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; DP_MOD:D1|register:r4|Q[8]   ; DP_MOD:D1|register:r5|Q[8]                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.793      ;
; 0.550 ; DP_MOD:D1|register:r4|Q[10]  ; DP_MOD:D1|register:r5|Q[10]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.794      ;
; 0.550 ; DP_MOD:D1|register:r4|Q[15]  ; DP_MOD:D1|register:r5|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; DP_MOD:D1|register:r4|Q[14]  ; DP_MOD:D1|register:r5|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; frec_por_reg[16]             ; DP_MOD:D1|register:r3|Q[16]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.793      ;
; 0.552 ; frec_por_reg[9]              ; DP_MOD:D1|register:r3|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.794      ;
; 0.565 ; DP_MOD:D1|register:r4|Q[4]   ; DP_MOD:D1|register:r5|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.810      ;
; 0.571 ; frec_por_reg[4]              ; DP_MOD:D1|register:r3|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.813      ;
; 0.572 ; DP_MOD:D1|register:r4|Q[7]   ; DP_MOD:D1|register:r5|Q[7]                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.814      ;
; 0.573 ; frec_por_reg[18]             ; DP_MOD:D1|register:r3|Q[18]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.815      ;
; 0.573 ; frec_por_reg[11]             ; DP_MOD:D1|register:r3|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.815      ;
; 0.575 ; frec_por_reg[7]              ; DP_MOD:D1|register:r3|Q[7]                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.817      ;
; 0.579 ; DP_MOD:D1|DDS:D1|wire_b[7]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.394      ; 1.174      ;
; 0.580 ; DP_MOD:D1|DDS:D1|acc_out[2]  ; DP_MOD:D1|DDS:D1|acc_out[2]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.822      ;
; 0.581 ; DP_MOD:D1|DDS:D1|acc_out[7]  ; DP_MOD:D1|DDS:D1|acc_out[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; DP_MOD:D1|DDS:D1|acc_out[1]  ; DP_MOD:D1|DDS:D1|acc_out[1]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.823      ;
; 0.583 ; DP_MOD:D1|DDS:D1|acc_out[8]  ; DP_MOD:D1|DDS:D1|acc_out[8]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.825      ;
; 0.584 ; DP_MOD:D1|DDS:D1|acc_out[6]  ; DP_MOD:D1|DDS:D1|acc_out[6]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.826      ;
; 0.584 ; DP_MOD:D1|DDS:D1|acc_out[4]  ; DP_MOD:D1|DDS:D1|acc_out[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.826      ;
; 0.585 ; DP_MOD:D1|register:r3|Q[3]   ; DP_MOD:D1|DDS:D1|acc_out[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.827      ;
; 0.586 ; DP_MOD:D1|DDS:D1|acc_out[5]  ; DP_MOD:D1|DDS:D1|acc_out[5]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; DP_MOD:D1|register:r3|Q[10]  ; DP_MOD:D1|DDS:D1|acc_out[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.829      ;
; 0.587 ; DP_MOD:D1|register:r3|Q[7]   ; DP_MOD:D1|DDS:D1|acc_out[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.829      ;
; 0.600 ; DP_MOD:D1|DDS:D1|acc_out[18] ; DP_MOD:D1|DDS:D1|acc_out[18]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; DP_MOD:D1|DDS:D1|acc_out[15] ; DP_MOD:D1|DDS:D1|acc_out[15]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; DP_MOD:D1|DDS:D1|acc_out[11] ; DP_MOD:D1|DDS:D1|acc_out[11]                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; DP_MOD:D1|DDS:D1|acc_out[9]  ; DP_MOD:D1|DDS:D1|acc_out[9]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; DP_MOD:D1|register:r3|Q[0]   ; DP_MOD:D1|DDS:D1|acc_out[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.842      ;
; 0.600 ; DP_MOD:D1|DDS:D1|acc_out[0]  ; DP_MOD:D1|DDS:D1|acc_out[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.842      ;
; 0.601 ; DP_MOD:D1|DDS:D1|acc_out[17] ; DP_MOD:D1|DDS:D1|acc_out[17]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; DP_MOD:D1|DDS:D1|acc_out[12] ; DP_MOD:D1|DDS:D1|acc_out[12]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; DP_MOD:D1|DDS:D1|acc_out[14] ; DP_MOD:D1|DDS:D1|acc_out[14]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; DP_MOD:D1|DDS:D1|acc_out[23] ; DP_MOD:D1|DDS:D1|acc_out[23]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; DP_MOD:D1|DDS:D1|acc_out[16] ; DP_MOD:D1|DDS:D1|acc_out[16]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; DP_MOD:D1|DDS:D1|acc_out[22] ; DP_MOD:D1|DDS:D1|acc_out[22]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; DP_MOD:D1|DDS:D1|acc_out[20] ; DP_MOD:D1|DDS:D1|acc_out[20]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; DP_MOD:D1|DDS:D1|acc_out[13] ; DP_MOD:D1|DDS:D1|acc_out[13]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.847      ;
; 0.606 ; DP_MOD:D1|DDS:D1|acc_out[21] ; DP_MOD:D1|DDS:D1|acc_out[21]                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.849      ;
; 0.645 ; DP_MOD:D1|DDS:D1|wire_b[5]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.229      ;
; 0.668 ; DP_MOD:D1|DDS:D1|wire_b[10]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.252      ;
; 0.673 ; DP_MOD:D1|DDS:D1|wire_b[0]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.257      ;
; 0.674 ; DP_MOD:D1|DDS:D1|wire_b[2]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.258      ;
; 0.681 ; DP_MOD:D1|DDS:D1|wire_b[4]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.368      ; 1.250      ;
; 0.683 ; DP_MOD:D1|DDS:D1|wire_b[8]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.267      ;
; 0.690 ; DP_MOD:D1|DDS:D1|wire_b[11]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.274      ;
; 0.709 ; DP_MOD:D1|DDS:D1|wire_b[7]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.383      ; 1.293      ;
; 0.714 ; frec_por_reg[5]              ; DP_MOD:D1|register:r3|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.956      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 11.601 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 4.407 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.141 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 3.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 4.407 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.324      ;
; 4.466 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.265      ;
; 4.507 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.134     ; 3.231      ;
; 4.515 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.216      ;
; 4.548 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.183      ;
; 4.548 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.147     ; 3.177      ;
; 4.554 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.122     ; 3.196      ;
; 4.555 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.147     ; 3.170      ;
; 4.561 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.122     ; 3.189      ;
; 4.572 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.127     ; 3.173      ;
; 4.574 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.134     ; 3.164      ;
; 4.575 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.156      ;
; 4.579 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.128     ; 3.165      ;
; 4.591 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a14~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.122     ; 3.159      ;
; 4.600 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.109     ; 3.163      ;
; 4.604 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.147     ; 3.121      ;
; 4.607 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.109     ; 3.156      ;
; 4.610 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.122     ; 3.140      ;
; 4.623 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.134     ; 3.115      ;
; 4.628 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.101     ; 3.143      ;
; 4.635 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.101     ; 3.136      ;
; 4.639 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.092      ;
; 4.639 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.127     ; 3.106      ;
; 4.646 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.085      ;
; 4.646 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.128     ; 3.098      ;
; 4.648 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.134     ; 3.090      ;
; 4.656 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.109     ; 3.107      ;
; 4.663 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.141     ; 3.068      ;
; 4.675 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.134     ; 3.063      ;
; 4.681 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.109     ; 3.082      ;
; 4.684 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.101     ; 3.087      ;
; 4.688 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.127     ; 3.057      ;
; 4.689 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.147     ; 3.036      ;
; 4.695 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.036      ;
; 4.695 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.128     ; 3.049      ;
; 4.695 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.122     ; 3.055      ;
; 4.696 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.115     ; 3.061      ;
; 4.696 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.127     ; 3.049      ;
; 4.703 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.127     ; 3.042      ;
; 4.704 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.153     ; 3.015      ;
; 4.711 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.153     ; 3.008      ;
; 4.713 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.141     ; 3.018      ;
; 4.713 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.127     ; 3.032      ;
; 4.716 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.141     ; 3.015      ;
; 4.716 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.147     ; 3.009      ;
; 4.720 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.128     ; 3.024      ;
; 4.722 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.122     ; 3.028      ;
; 4.733 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.141     ; 2.998      ;
; 4.740 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.127     ; 3.005      ;
; 4.741 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.109     ; 3.022      ;
; 4.747 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.128     ; 2.997      ;
; 4.748 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.109     ; 3.015      ;
; 4.752 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.127     ; 2.993      ;
; 4.752 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.147     ; 2.973      ;
; 4.758 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.122     ; 2.992      ;
; 4.763 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.115     ; 2.994      ;
; 4.768 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.109     ; 2.995      ;
; 4.769 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.101     ; 3.002      ;
; 4.771 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.134     ; 2.967      ;
; 4.792 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[7]  ; clk          ; clk         ; 8.000        ; -0.141     ; 2.939      ;
; 4.796 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.101     ; 2.975      ;
; 4.802 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.147     ; 2.923      ;
; 4.804 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[3]  ; clk          ; clk         ; 8.000        ; -0.141     ; 2.927      ;
; 4.804 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[15] ; clk          ; clk         ; 8.000        ; -0.120     ; 2.948      ;
; 4.804 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.109     ; 2.959      ;
; 4.807 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.141     ; 2.924      ;
; 4.808 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.122     ; 2.942      ;
; 4.812 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[12] ; clk          ; clk         ; 8.000        ; -0.115     ; 2.945      ;
; 4.816 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.134     ; 2.922      ;
; 4.821 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.134     ; 2.917      ;
; 4.833 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.134     ; 2.905      ;
; 4.836 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.127     ; 2.909      ;
; 4.837 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.115     ; 2.920      ;
; 4.837 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[11] ; clk          ; clk         ; 8.000        ; -0.127     ; 2.908      ;
; 4.838 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[6]  ; clk          ; clk         ; 8.000        ; -0.141     ; 2.893      ;
; 4.843 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.128     ; 2.901      ;
; 4.849 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a12~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.109     ; 2.914      ;
; 4.854 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a5~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.109     ; 2.909      ;
; 4.855 ; DP_MOD:D1|register:r7|Q[4]                                                                                       ; DP_MOD:D1|register:r8|Q[4]    ; clk          ; clk         ; 8.000        ; -0.068     ; 3.064      ;
; 4.857 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.147     ; 2.868      ;
; 4.862 ; DP_MOD:D1|register:r7|Q[6]                                                                                       ; DP_MOD:D1|register:r8|Q[6]    ; clk          ; clk         ; 8.000        ; -0.068     ; 3.057      ;
; 4.863 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.122     ; 2.887      ;
; 4.864 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a8~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.115     ; 2.893      ;
; 4.864 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[13] ; clk          ; clk         ; 8.000        ; -0.127     ; 2.881      ;
; 4.871 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a10~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.120     ; 2.881      ;
; 4.874 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a3~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.147     ; 2.851      ;
; 4.877 ; DP_MOD:D1|register:r7|Q[2]                                                                                       ; DP_MOD:D1|register:r8|Q[2]    ; clk          ; clk         ; 8.000        ; -0.068     ; 3.042      ;
; 4.880 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a1~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.122     ; 2.870      ;
; 4.881 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.127     ; 2.864      ;
; 4.882 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a9~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.101     ; 2.889      ;
; 4.886 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.127     ; 2.859      ;
; 4.888 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[9]  ; clk          ; clk         ; 8.000        ; -0.128     ; 2.856      ;
; 4.892 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[7]  ; clk          ; clk         ; 8.000        ; -0.134     ; 2.846      ;
; 4.893 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a14~porta_address_reg0 ; DP_MOD:D1|DDS:D1|sin_wave[14] ; clk          ; clk         ; 8.000        ; -0.122     ; 2.857      ;
; 4.893 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a6~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[10] ; clk          ; clk         ; 8.000        ; -0.128     ; 2.851      ;
; 4.898 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a4~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[5]  ; clk          ; clk         ; 8.000        ; -0.127     ; 2.847      ;
; 4.900 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[8]  ; clk          ; clk         ; 8.000        ; -0.127     ; 2.845      ;
; 4.901 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a0~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[4]  ; clk          ; clk         ; 8.000        ; -0.141     ; 2.830      ;
; 4.904 ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a2~porta_address_reg0  ; DP_MOD:D1|DDS:D1|sin_wave[3]  ; clk          ; clk         ; 8.000        ; -0.134     ; 2.834      ;
; 4.906 ; DP_MOD:D1|register:r7|Q[3]                                                                                       ; DP_MOD:D1|register:r8|Q[3]    ; clk          ; clk         ; 8.000        ; -0.068     ; 3.013      ;
+-------+------------------------------------------------------------------------------------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                              ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.141 ; DP_MOD:D1|DDS:D1|wire_b[3]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.472      ;
; 0.143 ; DP_MOD:D1|DDS:D1|wire_b[4]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.474      ;
; 0.144 ; DP_MOD:D1|DDS:D1|wire_b[6]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; DP_MOD:D1|DDS:D1|wire_b[5]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.476      ;
; 0.152 ; DP_MOD:D1|DDS:D1|wire_b[8]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.483      ;
; 0.153 ; DP_MOD:D1|DDS:D1|wire_b[11]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.484      ;
; 0.165 ; DP_MOD:D1|DDS:D1|wire_b[0]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.496      ;
; 0.165 ; DP_MOD:D1|DDS:D1|wire_b[1]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.496      ;
; 0.168 ; DP_MOD:D1|DDS:D1|wire_b[2]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.499      ;
; 0.188 ; DP_MOD:D1|register:r18|Q[0]  ; DP_MOD:D1|register:r19|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r17|Q[0]  ; DP_MOD:D1|register:r18|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r15|Q[0]  ; DP_MOD:D1|register:r16|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r14|Q[0]  ; DP_MOD:D1|register:r15|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r13|Q[0]  ; DP_MOD:D1|register:r14|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i_data_reg[0]                ; DP_MOD:D1|register:r4|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r4|Q[1]   ; DP_MOD:D1|register:r5|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i_data_reg[1]                ; DP_MOD:D1|register:r4|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r4|Q[2]   ; DP_MOD:D1|register:r5|Q[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r4|Q[3]   ; DP_MOD:D1|register:r5|Q[3]                                                                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; i_data_reg[4]                ; DP_MOD:D1|register:r4|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r4|Q[5]   ; DP_MOD:D1|register:r5|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_MOD:D1|register:r4|Q[9]   ; DP_MOD:D1|register:r5|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i_data_reg[9]                ; DP_MOD:D1|register:r4|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i_data_reg[13]               ; DP_MOD:D1|register:r4|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; i_data_reg[15]               ; DP_MOD:D1|register:r4|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; frec_por_reg[15]             ; DP_MOD:D1|register:r3|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; frec_por_reg[6]              ; DP_MOD:D1|register:r3|Q[6]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; frec_por_reg[2]              ; DP_MOD:D1|register:r3|Q[2]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; frec_por_reg[1]              ; DP_MOD:D1|register:r3|Q[1]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; rst_reg                      ; DP_MOD:D1|register:r9|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; i_data_reg[5]                ; DP_MOD:D1|register:r4|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_MOD:D1|register:r4|Q[6]   ; DP_MOD:D1|register:r5|Q[6]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; i_data_reg[10]               ; DP_MOD:D1|register:r4|Q[10]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_MOD:D1|register:r4|Q[11]  ; DP_MOD:D1|register:r5|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i_data_reg[11]               ; DP_MOD:D1|register:r4|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_MOD:D1|register:r4|Q[12]  ; DP_MOD:D1|register:r5|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; i_data_reg[12]               ; DP_MOD:D1|register:r4|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_MOD:D1|register:r4|Q[13]  ; DP_MOD:D1|register:r5|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; frec_por_reg[22]             ; DP_MOD:D1|register:r3|Q[22]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; frec_por_reg[20]             ; DP_MOD:D1|register:r3|Q[20]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DP_MOD:D1|register:r4|Q[0]   ; DP_MOD:D1|register:r5|Q[0]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; i_data_reg[14]               ; DP_MOD:D1|register:r4|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; frec_por_reg[21]             ; DP_MOD:D1|register:r3|Q[21]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; frec_por_reg[14]             ; DP_MOD:D1|register:r3|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DP_MOD:D1|register:r9|Q[0]   ; DP_MOD:D1|register:r10|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; val_in_reg                   ; DP_MOD:D1|register:r13|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; frec_por_reg[23]             ; DP_MOD:D1|register:r3|Q[23]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; frec_por_reg[12]             ; DP_MOD:D1|register:r3|Q[12]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.317      ;
; 0.258 ; frec_por_reg[16]             ; DP_MOD:D1|register:r3|Q[16]                                                                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; frec_por_reg[9]              ; DP_MOD:D1|register:r3|Q[9]                                                                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.383      ;
; 0.261 ; DP_MOD:D1|register:r19|Q[0]  ; val_out~reg0                                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; DP_MOD:D1|register:r16|Q[0]  ; DP_MOD:D1|register:r17|Q[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; frec_por_reg[19]             ; DP_MOD:D1|register:r3|Q[19]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; frec_por_reg[17]             ; DP_MOD:D1|register:r3|Q[17]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; DP_MOD:D1|register:r4|Q[8]   ; DP_MOD:D1|register:r5|Q[8]                                                                                       ; clk          ; clk         ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; DP_MOD:D1|register:r4|Q[15]  ; DP_MOD:D1|register:r5|Q[15]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; frec_por_reg[13]             ; DP_MOD:D1|register:r3|Q[13]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; DP_MOD:D1|register:r4|Q[4]   ; DP_MOD:D1|register:r5|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.043      ; 0.391      ;
; 0.264 ; DP_MOD:D1|DDS:D1|wire_b[7]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a13~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.227      ; 0.595      ;
; 0.265 ; DP_MOD:D1|register:r4|Q[10]  ; DP_MOD:D1|register:r5|Q[10]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; DP_MOD:D1|register:r4|Q[14]  ; DP_MOD:D1|register:r5|Q[14]                                                                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; frec_por_reg[4]              ; DP_MOD:D1|register:r3|Q[4]                                                                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; DP_MOD:D1|register:r4|Q[7]   ; DP_MOD:D1|register:r5|Q[7]                                                                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; frec_por_reg[11]             ; DP_MOD:D1|register:r3|Q[11]                                                                                      ; clk          ; clk         ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; frec_por_reg[18]             ; DP_MOD:D1|register:r3|Q[18]                                                                                      ; clk          ; clk         ; 0.000        ; 0.040      ; 0.392      ;
; 0.270 ; frec_por_reg[7]              ; DP_MOD:D1|register:r3|Q[7]                                                                                       ; clk          ; clk         ; 0.000        ; 0.040      ; 0.394      ;
; 0.287 ; DP_MOD:D1|DDS:D1|acc_out[2]  ; DP_MOD:D1|DDS:D1|acc_out[2]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.413      ;
; 0.288 ; DP_MOD:D1|DDS:D1|acc_out[7]  ; DP_MOD:D1|DDS:D1|acc_out[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; DP_MOD:D1|DDS:D1|acc_out[4]  ; DP_MOD:D1|DDS:D1|acc_out[4]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.414      ;
; 0.288 ; DP_MOD:D1|DDS:D1|acc_out[1]  ; DP_MOD:D1|DDS:D1|acc_out[1]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.414      ;
; 0.289 ; DP_MOD:D1|DDS:D1|acc_out[8]  ; DP_MOD:D1|DDS:D1|acc_out[8]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; DP_MOD:D1|DDS:D1|acc_out[6]  ; DP_MOD:D1|DDS:D1|acc_out[6]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; DP_MOD:D1|DDS:D1|acc_out[5]  ; DP_MOD:D1|DDS:D1|acc_out[5]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.416      ;
; 0.290 ; DP_MOD:D1|register:r3|Q[3]   ; DP_MOD:D1|DDS:D1|acc_out[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.416      ;
; 0.292 ; DP_MOD:D1|register:r3|Q[10]  ; DP_MOD:D1|DDS:D1|acc_out[10]                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; DP_MOD:D1|register:r3|Q[7]   ; DP_MOD:D1|DDS:D1|acc_out[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.418      ;
; 0.294 ; DP_MOD:D1|register:r3|Q[0]   ; DP_MOD:D1|DDS:D1|acc_out[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; DP_MOD:D1|DDS:D1|acc_out[0]  ; DP_MOD:D1|DDS:D1|acc_out[0]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.420      ;
; 0.299 ; DP_MOD:D1|DDS:D1|acc_out[11] ; DP_MOD:D1|DDS:D1|acc_out[11]                                                                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; DP_MOD:D1|DDS:D1|acc_out[9]  ; DP_MOD:D1|DDS:D1|acc_out[9]                                                                                      ; clk          ; clk         ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; DP_MOD:D1|DDS:D1|acc_out[18] ; DP_MOD:D1|DDS:D1|acc_out[18]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; DP_MOD:D1|DDS:D1|acc_out[12] ; DP_MOD:D1|DDS:D1|acc_out[12]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.425      ;
; 0.301 ; DP_MOD:D1|DDS:D1|acc_out[23] ; DP_MOD:D1|DDS:D1|acc_out[23]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; DP_MOD:D1|DDS:D1|acc_out[20] ; DP_MOD:D1|DDS:D1|acc_out[20]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; DP_MOD:D1|DDS:D1|acc_out[17] ; DP_MOD:D1|DDS:D1|acc_out[17]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; DP_MOD:D1|DDS:D1|acc_out[16] ; DP_MOD:D1|DDS:D1|acc_out[16]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; DP_MOD:D1|DDS:D1|acc_out[15] ; DP_MOD:D1|DDS:D1|acc_out[15]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; DP_MOD:D1|DDS:D1|acc_out[14] ; DP_MOD:D1|DDS:D1|acc_out[14]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; DP_MOD:D1|DDS:D1|acc_out[13] ; DP_MOD:D1|DDS:D1|acc_out[13]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.426      ;
; 0.302 ; DP_MOD:D1|DDS:D1|acc_out[22] ; DP_MOD:D1|DDS:D1|acc_out[22]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; DP_MOD:D1|DDS:D1|acc_out[21] ; DP_MOD:D1|DDS:D1|acc_out[21]                                                                                     ; clk          ; clk         ; 0.000        ; 0.041      ; 0.428      ;
; 0.311 ; DP_MOD:D1|DDS:D1|wire_b[5]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.630      ;
; 0.321 ; DP_MOD:D1|DDS:D1|wire_b[0]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.640      ;
; 0.322 ; DP_MOD:D1|DDS:D1|wire_b[10]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.641      ;
; 0.326 ; DP_MOD:D1|DDS:D1|wire_b[2]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.645      ;
; 0.330 ; DP_MOD:D1|DDS:D1|wire_b[8]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.649      ;
; 0.330 ; DP_MOD:D1|DDS:D1|wire_b[11]  ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.649      ;
; 0.331 ; frec_por_reg[5]              ; DP_MOD:D1|register:r3|Q[5]                                                                                       ; clk          ; clk         ; 0.000        ; 0.041      ; 0.456      ;
; 0.335 ; DP_MOD:D1|DDS:D1|wire_b[4]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a7~porta_address_reg0  ; clk          ; clk         ; 0.000        ; 0.201      ; 0.640      ;
; 0.339 ; DP_MOD:D1|DDS:D1|wire_b[7]   ; DP_MOD:D1|DDS:D1|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_tg61:auto_generated|ram_block1a11~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.215      ; 0.658      ;
+-------+------------------------------+------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 42
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 13.512 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.120 ; 0.141 ; N/A      ; N/A     ; 3.374               ;
;  clk             ; 0.120 ; 0.141 ; N/A      ; N/A     ; 3.374               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_data[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_data[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; val_out       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; im_fm[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_fm[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; c_fm_am                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; val_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frec_por[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[9]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[10]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[11]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[12]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[13]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[14]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; im_am[15]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[14]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[15]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; o_data[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; o_data[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; val_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; o_data[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; o_data[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; val_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_data[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; o_data[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_data[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; val_out       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2284     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 2284     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 59    ; 59   ;
; Unconstrained Input Port Paths  ; 59    ; 59   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 17    ; 17   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; c_fm_am      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; val_in       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; val_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; c_fm_am      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frec_por[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[11]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[12]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[13]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[14]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_data[15]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; im_am[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; val_in       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_data[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_data[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; val_out     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Mar 24 20:46:35 2022
Info: Command: quartus_sta E2 -c E2
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'DP_MOD.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.120
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.120               0.000 clk 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.497
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.497               0.000 clk 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.141 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.786               0.000 clk 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.533
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.533               0.000 clk 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 11.601 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 4.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.407               0.000 clk 
Info (332146): Worst-case hold slack is 0.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.141               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.374               0.000 clk 
Info (332114): Report Metastability: Found 42 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 42
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 13.512 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Thu Mar 24 20:46:38 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


