// Seed: 454228339
module module_0 (
    input  wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    output wor   id_4,
    output tri   id_5,
    input  uwire id_6,
    output tri0  id_7,
    input  tri   id_8,
    input  wand  id_9,
    input  wire  id_10,
    input  tri1  id_11,
    input  tri0  id_12,
    output wire  id_13,
    output tri   id_14,
    output tri0  id_15,
    output tri   id_16,
    output wor   id_17,
    output tri1  id_18
);
  logic id_20, id_21;
  assign id_21 = id_1 ? id_12 : "";
endmodule
module module_1 #(
    parameter id_4 = 32'd24
) (
    output tri1  id_0,
    output wire  id_1,
    output tri   id_2,
    input  tri1  id_3,
    input  uwire _id_4,
    output logic id_5,
    input  tri0  id_6
    , id_8
);
  assign id_5 = -1;
  assign id_8[id_4] = id_4;
  wire id_9;
  parameter id_10 = -1;
  initial id_5 <= -1'b0;
  parameter id_11 = 1;
  assign id_0 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_1,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_6,
      id_3,
      id_6,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2
  );
  wire id_13;
endmodule
