// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/20/2020 20:15:04"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module relogio (
	CLOCK_50,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	PCOut,
	LEDR);
input 	CLOCK_50;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] PCOut;
output 	[9:0] LEDR;

// Design Ports Information
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// PCOut[0]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[2]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[4]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[5]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[6]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PCOut[7]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \Processador|ROM|memROM~1_combout ;
wire \Processador|somaUm|Add0~1_sumout ;
wire \Processador|MuxPC|saida_MUX[0]~0_combout ;
wire \Processador|ROM|memROM~2_combout ;
wire \Processador|somaUm|Add0~2 ;
wire \Processador|somaUm|Add0~5_sumout ;
wire \Processador|MuxPC|saida_MUX[1]~1_combout ;
wire \Processador|somaUm|Add0~6 ;
wire \Processador|somaUm|Add0~9_sumout ;
wire \Processador|somaUm|Add0~10 ;
wire \Processador|somaUm|Add0~13_sumout ;
wire \Processador|somaUm|Add0~14 ;
wire \Processador|somaUm|Add0~17_sumout ;
wire \Processador|somaUm|Add0~18 ;
wire \Processador|somaUm|Add0~21_sumout ;
wire \Processador|somaUm|Add0~22 ;
wire \Processador|somaUm|Add0~25_sumout ;
wire \Processador|somaUm|Add0~26 ;
wire \Processador|somaUm|Add0~29_sumout ;
wire \Processador|ROM|memROM~0_combout ;
wire \Processador|ROM|memROM~4_combout ;
wire \Processador|ROM|memROM~3_combout ;
wire \Processador|ROM|memROM~5_combout ;
wire \Processador|BancoRegistradores|registrador~13feeder_combout ;
wire \KEY[0]~input_o ;
wire \Processador|muxRAM_Imediato|saida_MUX[0]~0_combout ;
wire \Processador|UNIDCONTROLE|operacoes~0_combout ;
wire \Processador|BancoRegistradores|registrador~34_combout ;
wire \Processador|BancoRegistradores|registrador~13_q ;
wire \Processador|ULA|Add0~16_combout ;
wire \Processador|ROM|memROM~7_combout ;
wire \Processador|ULA|Add0~19_cout ;
wire \Processador|ULA|Add0~1_sumout ;
wire \Processador|BancoRegistradores|registrador~33_combout ;
wire \Processador|BancoRegistradores|registrador~21_q ;
wire \Processador|BancoRegistradores|registrador~29_combout ;
wire \REG_MINUTE_TEN|process_0~0_combout ;
wire \KEY[3]~input_o ;
wire \Processador|muxRAM_Imediato|saida_MUX[3]~1_combout ;
wire \Processador|BancoRegistradores|registrador~16_q ;
wire \Processador|ULA|Add0~21_combout ;
wire \KEY[2]~input_o ;
wire \Processador|muxRAM_Imediato|saida_MUX[2]~2_combout ;
wire \Processador|ROM|memROM~6_combout ;
wire \KEY[1]~input_o ;
wire \dataInProc[1]~0_combout ;
wire \Processador|ULA|Add0~2 ;
wire \Processador|ULA|Add0~13_sumout ;
wire \Processador|BancoRegistradores|registrador~22feeder_combout ;
wire \Processador|muxRAM_Imediato|saida_MUX[1]~3_combout ;
wire \Processador|BancoRegistradores|registrador~22_q ;
wire \Processador|BancoRegistradores|registrador~14feeder_combout ;
wire \Processador|BancoRegistradores|registrador~14_q ;
wire \Processador|ULA|Add0~22_combout ;
wire \Processador|ULA|Add0~14 ;
wire \Processador|ULA|Add0~9_sumout ;
wire \Processador|BancoRegistradores|registrador~15feeder_combout ;
wire \Processador|BancoRegistradores|registrador~15_q ;
wire \Processador|BancoRegistradores|registrador~23_q ;
wire \Processador|BancoRegistradores|registrador~31_combout ;
wire \Processador|ULA|Add0~10 ;
wire \Processador|ULA|Add0~5_sumout ;
wire \Processador|BancoRegistradores|registrador~24feeder_combout ;
wire \Processador|BancoRegistradores|registrador~24_q ;
wire \Processador|BancoRegistradores|registrador~30_combout ;
wire \Processador|BancoRegistradores|registrador~32_combout ;
wire \DISPLAY3|rascSaida7seg[0]~0_combout ;
wire \DISPLAY3|rascSaida7seg[1]~1_combout ;
wire \DISPLAY3|rascSaida7seg[2]~2_combout ;
wire \DISPLAY3|rascSaida7seg[3]~3_combout ;
wire \DISPLAY3|rascSaida7seg[4]~4_combout ;
wire \DISPLAY3|rascSaida7seg[5]~5_combout ;
wire \DISPLAY3|rascSaida7seg[6]~6_combout ;
wire \Processador|PC|DOUT[3]~DUPLICATE_q ;
wire \Processador|PC|DOUT[4]~DUPLICATE_q ;
wire \Processador|PC|DOUT[5]~DUPLICATE_q ;
wire \Processador|PC|DOUT[7]~DUPLICATE_q ;
wire \CLOCK|Add0~49_sumout ;
wire \CLOCK|Add0~46 ;
wire \CLOCK|Add0~77_sumout ;
wire \CLOCK|Equal0~3_combout ;
wire \CLOCK|Equal0~2_combout ;
wire \CLOCK|Add0~78 ;
wire \CLOCK|Add0~9_sumout ;
wire \CLOCK|Add0~10 ;
wire \CLOCK|Add0~5_sumout ;
wire \CLOCK|prescaler[22]~DUPLICATE_q ;
wire \CLOCK|Equal0~0_combout ;
wire \CLOCK|Equal0~4_combout ;
wire \CLOCK|Add0~50 ;
wire \CLOCK|Add0~21_sumout ;
wire \CLOCK|prescaler[1]~DUPLICATE_q ;
wire \CLOCK|Add0~22 ;
wire \CLOCK|Add0~17_sumout ;
wire \CLOCK|Add0~18 ;
wire \CLOCK|Add0~13_sumout ;
wire \CLOCK|Add0~14 ;
wire \CLOCK|Add0~25_sumout ;
wire \CLOCK|prescaler[4]~DUPLICATE_q ;
wire \CLOCK|Add0~26 ;
wire \CLOCK|Add0~57_sumout ;
wire \CLOCK|Add0~58 ;
wire \CLOCK|Add0~61_sumout ;
wire \CLOCK|Add0~62 ;
wire \CLOCK|Add0~65_sumout ;
wire \CLOCK|prescaler[7]~DUPLICATE_q ;
wire \CLOCK|Add0~66 ;
wire \CLOCK|Add0~69_sumout ;
wire \CLOCK|Add0~70 ;
wire \CLOCK|Add0~73_sumout ;
wire \CLOCK|Add0~74 ;
wire \CLOCK|Add0~53_sumout ;
wire \CLOCK|prescaler[10]~DUPLICATE_q ;
wire \CLOCK|Add0~54 ;
wire \CLOCK|Add0~81_sumout ;
wire \CLOCK|Add0~82 ;
wire \CLOCK|Add0~85_sumout ;
wire \CLOCK|Add0~86 ;
wire \CLOCK|Add0~89_sumout ;
wire \CLOCK|Add0~90 ;
wire \CLOCK|Add0~93_sumout ;
wire \CLOCK|Add0~94 ;
wire \CLOCK|Add0~1_sumout ;
wire \CLOCK|Add0~2 ;
wire \CLOCK|Add0~29_sumout ;
wire \CLOCK|Add0~30 ;
wire \CLOCK|Add0~33_sumout ;
wire \CLOCK|Add0~34 ;
wire \CLOCK|Add0~37_sumout ;
wire \CLOCK|Add0~38 ;
wire \CLOCK|Add0~41_sumout ;
wire \CLOCK|Add0~42 ;
wire \CLOCK|Add0~45_sumout ;
wire \CLOCK|prescaler[0]~DUPLICATE_q ;
wire \CLOCK|prescaler[16]~DUPLICATE_q ;
wire \CLOCK|Equal0~1_combout ;
wire \CLOCK|clk_2Hz_i~0_combout ;
wire \CLOCK|clk_2Hz_i~q ;
wire [7:0] \Processador|PC|DOUT ;
wire [3:0] \REG_MINUTE_TEN|DOUT ;
wire [23:0] \CLOCK|prescaler ;


// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\DISPLAY3|rascSaida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\DISPLAY3|rascSaida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\DISPLAY3|rascSaida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\DISPLAY3|rascSaida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\DISPLAY3|rascSaida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\DISPLAY3|rascSaida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\DISPLAY3|rascSaida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N53
cyclonev_io_obuf \PCOut[0]~output (
	.i(\Processador|PC|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[0]),
	.obar());
// synopsys translate_off
defparam \PCOut[0]~output .bus_hold = "false";
defparam \PCOut[0]~output .open_drain_output = "false";
defparam \PCOut[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N19
cyclonev_io_obuf \PCOut[1]~output (
	.i(\Processador|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[1]),
	.obar());
// synopsys translate_off
defparam \PCOut[1]~output .bus_hold = "false";
defparam \PCOut[1]~output .open_drain_output = "false";
defparam \PCOut[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclonev_io_obuf \PCOut[2]~output (
	.i(\Processador|PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[2]),
	.obar());
// synopsys translate_off
defparam \PCOut[2]~output .bus_hold = "false";
defparam \PCOut[2]~output .open_drain_output = "false";
defparam \PCOut[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \PCOut[3]~output (
	.i(\Processador|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[3]),
	.obar());
// synopsys translate_off
defparam \PCOut[3]~output .bus_hold = "false";
defparam \PCOut[3]~output .open_drain_output = "false";
defparam \PCOut[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N2
cyclonev_io_obuf \PCOut[4]~output (
	.i(\Processador|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[4]),
	.obar());
// synopsys translate_off
defparam \PCOut[4]~output .bus_hold = "false";
defparam \PCOut[4]~output .open_drain_output = "false";
defparam \PCOut[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \PCOut[5]~output (
	.i(\Processador|PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[5]),
	.obar());
// synopsys translate_off
defparam \PCOut[5]~output .bus_hold = "false";
defparam \PCOut[5]~output .open_drain_output = "false";
defparam \PCOut[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \PCOut[6]~output (
	.i(\Processador|PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[6]),
	.obar());
// synopsys translate_off
defparam \PCOut[6]~output .bus_hold = "false";
defparam \PCOut[6]~output .open_drain_output = "false";
defparam \PCOut[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \PCOut[7]~output (
	.i(\Processador|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PCOut[7]),
	.obar());
// synopsys translate_off
defparam \PCOut[7]~output .bus_hold = "false";
defparam \PCOut[7]~output .open_drain_output = "false";
defparam \PCOut[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Processador|PC|DOUT [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Processador|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Processador|PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Processador|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Processador|PC|DOUT[4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Processador|PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Processador|PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Processador|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\CLOCK|clk_2Hz_i~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N27
cyclonev_lcell_comb \Processador|ROM|memROM~1 (
// Equation(s):
// \Processador|ROM|memROM~1_combout  = (!\Processador|PC|DOUT [3] & !\Processador|PC|DOUT [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|PC|DOUT [3]),
	.datad(!\Processador|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~1 .extended_lut = "off";
defparam \Processador|ROM|memROM~1 .lut_mask = 64'hF000F000F000F000;
defparam \Processador|ROM|memROM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N30
cyclonev_lcell_comb \Processador|somaUm|Add0~1 (
// Equation(s):
// \Processador|somaUm|Add0~1_sumout  = SUM(( \Processador|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \Processador|somaUm|Add0~2  = CARRY(( \Processador|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|PC|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~1_sumout ),
	.cout(\Processador|somaUm|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~1 .extended_lut = "off";
defparam \Processador|somaUm|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Processador|somaUm|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N18
cyclonev_lcell_comb \Processador|MuxPC|saida_MUX[0]~0 (
// Equation(s):
// \Processador|MuxPC|saida_MUX[0]~0_combout  = ( \Processador|PC|DOUT [0] & ( \Processador|somaUm|Add0~1_sumout  ) ) # ( !\Processador|PC|DOUT [0] & ( \Processador|somaUm|Add0~1_sumout  & ( (!\Processador|ROM|memROM~1_combout ) # ((!\Processador|PC|DOUT 
// [1]) # ((!\Processador|ROM|memROM~2_combout ) # (!\Processador|ROM|memROM~0_combout ))) ) ) )

	.dataa(!\Processador|ROM|memROM~1_combout ),
	.datab(!\Processador|PC|DOUT [1]),
	.datac(!\Processador|ROM|memROM~2_combout ),
	.datad(!\Processador|ROM|memROM~0_combout ),
	.datae(!\Processador|PC|DOUT [0]),
	.dataf(!\Processador|somaUm|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|MuxPC|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|MuxPC|saida_MUX[0]~0 .extended_lut = "off";
defparam \Processador|MuxPC|saida_MUX[0]~0 .lut_mask = 64'h00000000FFFEFFFF;
defparam \Processador|MuxPC|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N20
dffeas \Processador|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|MuxPC|saida_MUX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[0] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N15
cyclonev_lcell_comb \Processador|ROM|memROM~2 (
// Equation(s):
// \Processador|ROM|memROM~2_combout  = ( \Processador|PC|DOUT [0] & ( (!\Processador|PC|DOUT [1] & (!\Processador|PC|DOUT [3] & !\Processador|PC|DOUT [2])) ) ) # ( !\Processador|PC|DOUT [0] & ( (\Processador|PC|DOUT [1] & (!\Processador|PC|DOUT [3] & 
// !\Processador|PC|DOUT [2])) ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\Processador|PC|DOUT [3]),
	.datad(!\Processador|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\Processador|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~2 .extended_lut = "off";
defparam \Processador|ROM|memROM~2 .lut_mask = 64'h50005000A000A000;
defparam \Processador|ROM|memROM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N33
cyclonev_lcell_comb \Processador|somaUm|Add0~5 (
// Equation(s):
// \Processador|somaUm|Add0~5_sumout  = SUM(( \Processador|PC|DOUT [1] ) + ( GND ) + ( \Processador|somaUm|Add0~2  ))
// \Processador|somaUm|Add0~6  = CARRY(( \Processador|PC|DOUT [1] ) + ( GND ) + ( \Processador|somaUm|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|PC|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|somaUm|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~5_sumout ),
	.cout(\Processador|somaUm|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~5 .extended_lut = "off";
defparam \Processador|somaUm|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Processador|somaUm|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N21
cyclonev_lcell_comb \Processador|MuxPC|saida_MUX[1]~1 (
// Equation(s):
// \Processador|MuxPC|saida_MUX[1]~1_combout  = ( \Processador|PC|DOUT [0] & ( \Processador|somaUm|Add0~5_sumout  ) ) # ( !\Processador|PC|DOUT [0] & ( \Processador|somaUm|Add0~5_sumout  & ( (!\Processador|ROM|memROM~1_combout ) # ((!\Processador|PC|DOUT 
// [1]) # ((!\Processador|ROM|memROM~0_combout ) # (!\Processador|ROM|memROM~2_combout ))) ) ) )

	.dataa(!\Processador|ROM|memROM~1_combout ),
	.datab(!\Processador|PC|DOUT [1]),
	.datac(!\Processador|ROM|memROM~0_combout ),
	.datad(!\Processador|ROM|memROM~2_combout ),
	.datae(!\Processador|PC|DOUT [0]),
	.dataf(!\Processador|somaUm|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|MuxPC|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|MuxPC|saida_MUX[1]~1 .extended_lut = "off";
defparam \Processador|MuxPC|saida_MUX[1]~1 .lut_mask = 64'h00000000FFFEFFFF;
defparam \Processador|MuxPC|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N29
dffeas \Processador|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|MuxPC|saida_MUX[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[1] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N36
cyclonev_lcell_comb \Processador|somaUm|Add0~9 (
// Equation(s):
// \Processador|somaUm|Add0~9_sumout  = SUM(( \Processador|PC|DOUT [2] ) + ( GND ) + ( \Processador|somaUm|Add0~6  ))
// \Processador|somaUm|Add0~10  = CARRY(( \Processador|PC|DOUT [2] ) + ( GND ) + ( \Processador|somaUm|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|somaUm|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~9_sumout ),
	.cout(\Processador|somaUm|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~9 .extended_lut = "off";
defparam \Processador|somaUm|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|somaUm|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N38
dffeas \Processador|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[2] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N39
cyclonev_lcell_comb \Processador|somaUm|Add0~13 (
// Equation(s):
// \Processador|somaUm|Add0~13_sumout  = SUM(( \Processador|PC|DOUT [3] ) + ( GND ) + ( \Processador|somaUm|Add0~10  ))
// \Processador|somaUm|Add0~14  = CARRY(( \Processador|PC|DOUT [3] ) + ( GND ) + ( \Processador|somaUm|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|somaUm|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~13_sumout ),
	.cout(\Processador|somaUm|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~13 .extended_lut = "off";
defparam \Processador|somaUm|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|somaUm|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N41
dffeas \Processador|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[3] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N42
cyclonev_lcell_comb \Processador|somaUm|Add0~17 (
// Equation(s):
// \Processador|somaUm|Add0~17_sumout  = SUM(( \Processador|PC|DOUT [4] ) + ( GND ) + ( \Processador|somaUm|Add0~14  ))
// \Processador|somaUm|Add0~18  = CARRY(( \Processador|PC|DOUT [4] ) + ( GND ) + ( \Processador|somaUm|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|somaUm|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~17_sumout ),
	.cout(\Processador|somaUm|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~17 .extended_lut = "off";
defparam \Processador|somaUm|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|somaUm|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N44
dffeas \Processador|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[4] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N45
cyclonev_lcell_comb \Processador|somaUm|Add0~21 (
// Equation(s):
// \Processador|somaUm|Add0~21_sumout  = SUM(( \Processador|PC|DOUT [5] ) + ( GND ) + ( \Processador|somaUm|Add0~18  ))
// \Processador|somaUm|Add0~22  = CARRY(( \Processador|PC|DOUT [5] ) + ( GND ) + ( \Processador|somaUm|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|somaUm|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~21_sumout ),
	.cout(\Processador|somaUm|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~21 .extended_lut = "off";
defparam \Processador|somaUm|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|somaUm|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N47
dffeas \Processador|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[5] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N48
cyclonev_lcell_comb \Processador|somaUm|Add0~25 (
// Equation(s):
// \Processador|somaUm|Add0~25_sumout  = SUM(( \Processador|PC|DOUT [6] ) + ( GND ) + ( \Processador|somaUm|Add0~22  ))
// \Processador|somaUm|Add0~26  = CARRY(( \Processador|PC|DOUT [6] ) + ( GND ) + ( \Processador|somaUm|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|somaUm|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~25_sumout ),
	.cout(\Processador|somaUm|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~25 .extended_lut = "off";
defparam \Processador|somaUm|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|somaUm|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N50
dffeas \Processador|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[6] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N51
cyclonev_lcell_comb \Processador|somaUm|Add0~29 (
// Equation(s):
// \Processador|somaUm|Add0~29_sumout  = SUM(( \Processador|PC|DOUT [7] ) + ( GND ) + ( \Processador|somaUm|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|somaUm|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|somaUm|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|somaUm|Add0~29 .extended_lut = "off";
defparam \Processador|somaUm|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|somaUm|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N53
dffeas \Processador|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[7] .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N12
cyclonev_lcell_comb \Processador|ROM|memROM~0 (
// Equation(s):
// \Processador|ROM|memROM~0_combout  = ( !\Processador|PC|DOUT [7] & ( (!\Processador|PC|DOUT [4] & (!\Processador|PC|DOUT [6] & !\Processador|PC|DOUT [5])) ) )

	.dataa(gnd),
	.datab(!\Processador|PC|DOUT [4]),
	.datac(!\Processador|PC|DOUT [6]),
	.datad(!\Processador|PC|DOUT [5]),
	.datae(gnd),
	.dataf(!\Processador|PC|DOUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~0 .extended_lut = "off";
defparam \Processador|ROM|memROM~0 .lut_mask = 64'hC000C00000000000;
defparam \Processador|ROM|memROM~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N6
cyclonev_lcell_comb \Processador|ROM|memROM~4 (
// Equation(s):
// \Processador|ROM|memROM~4_combout  = ( \Processador|ROM|memROM~2_combout  & ( \Processador|ROM|memROM~0_combout  ) )

	.dataa(gnd),
	.datab(!\Processador|ROM|memROM~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~4 .extended_lut = "off";
defparam \Processador|ROM|memROM~4 .lut_mask = 64'h0000000033333333;
defparam \Processador|ROM|memROM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N57
cyclonev_lcell_comb \Processador|ROM|memROM~3 (
// Equation(s):
// \Processador|ROM|memROM~3_combout  = ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|PC|DOUT [1] & (!\Processador|PC|DOUT [0] & \Processador|ROM|memROM~1_combout )) ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\Processador|PC|DOUT [0]),
	.datad(!\Processador|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~3 .extended_lut = "off";
defparam \Processador|ROM|memROM~3 .lut_mask = 64'h0000000000A000A0;
defparam \Processador|ROM|memROM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N24
cyclonev_lcell_comb \Processador|ROM|memROM~5 (
// Equation(s):
// \Processador|ROM|memROM~5_combout  = ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|PC|DOUT [1] & \Processador|ROM|memROM~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|PC|DOUT [1]),
	.datad(!\Processador|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~5 .extended_lut = "off";
defparam \Processador|ROM|memROM~5 .lut_mask = 64'h0000000000F000F0;
defparam \Processador|ROM|memROM~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N21
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~13feeder (
// Equation(s):
// \Processador|BancoRegistradores|registrador~13feeder_combout  = ( \Processador|ULA|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~13feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~13feeder .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~13feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|BancoRegistradores|registrador~13feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X18_Y2_N0
cyclonev_lcell_comb \Processador|muxRAM_Imediato|saida_MUX[0]~0 (
// Equation(s):
// \Processador|muxRAM_Imediato|saida_MUX[0]~0_combout  = ( \Processador|ROM|memROM~2_combout  & ( \Processador|ROM|memROM~1_combout  & ( (!\KEY[0]~input_o  & \Processador|ROM|memROM~0_combout ) ) ) ) # ( !\Processador|ROM|memROM~2_combout  & ( 
// \Processador|ROM|memROM~1_combout  & ( (!\Processador|PC|DOUT [1] & (\Processador|ROM|memROM~0_combout  & ((!\KEY[0]~input_o ) # (\Processador|PC|DOUT [0])))) ) ) ) # ( \Processador|ROM|memROM~2_combout  & ( !\Processador|ROM|memROM~1_combout  & ( 
// (!\KEY[0]~input_o  & \Processador|ROM|memROM~0_combout ) ) ) )

	.dataa(!\Processador|PC|DOUT [0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\Processador|PC|DOUT [1]),
	.datad(!\Processador|ROM|memROM~0_combout ),
	.datae(!\Processador|ROM|memROM~2_combout ),
	.dataf(!\Processador|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|muxRAM_Imediato|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|muxRAM_Imediato|saida_MUX[0]~0 .extended_lut = "off";
defparam \Processador|muxRAM_Imediato|saida_MUX[0]~0 .lut_mask = 64'h000000CC00D000CC;
defparam \Processador|muxRAM_Imediato|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N57
cyclonev_lcell_comb \Processador|UNIDCONTROLE|operacoes~0 (
// Equation(s):
// \Processador|UNIDCONTROLE|operacoes~0_combout  = ( \Processador|ROM|memROM~2_combout  & ( \Processador|ROM|memROM~0_combout  ) ) # ( !\Processador|ROM|memROM~2_combout  & ( (!\Processador|PC|DOUT [0] & (\Processador|PC|DOUT [1] & 
// (\Processador|ROM|memROM~0_combout  & \Processador|ROM|memROM~1_combout ))) ) )

	.dataa(!\Processador|PC|DOUT [0]),
	.datab(!\Processador|PC|DOUT [1]),
	.datac(!\Processador|ROM|memROM~0_combout ),
	.datad(!\Processador|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UNIDCONTROLE|operacoes~0 .extended_lut = "off";
defparam \Processador|UNIDCONTROLE|operacoes~0 .lut_mask = 64'h000200020F0F0F0F;
defparam \Processador|UNIDCONTROLE|operacoes~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N27
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~34 (
// Equation(s):
// \Processador|BancoRegistradores|registrador~34_combout  = ( \Processador|ROM|memROM~2_combout  & ( !\Processador|ROM|memROM~0_combout  ) ) # ( !\Processador|ROM|memROM~2_combout  & ( (!\Processador|ROM|memROM~1_combout ) # 
// ((!\Processador|ROM|memROM~0_combout ) # (\Processador|PC|DOUT [1])) ) )

	.dataa(!\Processador|ROM|memROM~1_combout ),
	.datab(gnd),
	.datac(!\Processador|ROM|memROM~0_combout ),
	.datad(!\Processador|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~34 .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~34 .lut_mask = 64'hFAFFFAFFF0F0F0F0;
defparam \Processador|BancoRegistradores|registrador~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N23
dffeas \Processador|BancoRegistradores|registrador~13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~13feeder_combout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~13 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N54
cyclonev_lcell_comb \Processador|ULA|Add0~16 (
// Equation(s):
// \Processador|ULA|Add0~16_combout  = ( \Processador|ROM|memROM~5_combout  & ( !\Processador|BancoRegistradores|registrador~21_q  $ (\Processador|UNIDCONTROLE|operacoes~0_combout ) ) ) # ( !\Processador|ROM|memROM~5_combout  & ( 
// !\Processador|BancoRegistradores|registrador~13_q  $ (\Processador|UNIDCONTROLE|operacoes~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|BancoRegistradores|registrador~21_q ),
	.datac(!\Processador|BancoRegistradores|registrador~13_q ),
	.datad(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ULA|Add0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~16 .extended_lut = "off";
defparam \Processador|ULA|Add0~16 .lut_mask = 64'hF00FF00FCC33CC33;
defparam \Processador|ULA|Add0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N54
cyclonev_lcell_comb \Processador|ROM|memROM~7 (
// Equation(s):
// \Processador|ROM|memROM~7_combout  = ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|PC|DOUT [0] & \Processador|ROM|memROM~1_combout ) ) )

	.dataa(!\Processador|PC|DOUT [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~7 .extended_lut = "off";
defparam \Processador|ROM|memROM~7 .lut_mask = 64'h0000000000AA00AA;
defparam \Processador|ROM|memROM~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N30
cyclonev_lcell_comb \Processador|ULA|Add0~19 (
// Equation(s):
// \Processador|ULA|Add0~19_cout  = CARRY(( (!\Processador|ROM|memROM~4_combout  & (!\Processador|ROM|memROM~3_combout  $ (\Processador|ROM|memROM~7_combout ))) ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Processador|ROM|memROM~3_combout ),
	.datac(!\Processador|ROM|memROM~4_combout ),
	.datad(!\Processador|ROM|memROM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Processador|ULA|Add0~19_cout ),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~19 .extended_lut = "off";
defparam \Processador|ULA|Add0~19 .lut_mask = 64'h000000000000C030;
defparam \Processador|ULA|Add0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N33
cyclonev_lcell_comb \Processador|ULA|Add0~1 (
// Equation(s):
// \Processador|ULA|Add0~1_sumout  = SUM(( \Processador|ULA|Add0~16_combout  ) + ( (!\Processador|ROM|memROM~4_combout  & ((!\Processador|ROM|memROM~3_combout  & (\Processador|ROM|memROM~5_combout )) # (\Processador|ROM|memROM~3_combout  & ((!\KEY[0]~input_o 
// ))))) # (\Processador|ROM|memROM~4_combout  & (((!\KEY[0]~input_o )))) ) + ( \Processador|ULA|Add0~19_cout  ))
// \Processador|ULA|Add0~2  = CARRY(( \Processador|ULA|Add0~16_combout  ) + ( (!\Processador|ROM|memROM~4_combout  & ((!\Processador|ROM|memROM~3_combout  & (\Processador|ROM|memROM~5_combout )) # (\Processador|ROM|memROM~3_combout  & ((!\KEY[0]~input_o 
// ))))) # (\Processador|ROM|memROM~4_combout  & (((!\KEY[0]~input_o )))) ) + ( \Processador|ULA|Add0~19_cout  ))

	.dataa(!\Processador|ROM|memROM~4_combout ),
	.datab(!\Processador|ROM|memROM~3_combout ),
	.datac(!\Processador|ROM|memROM~5_combout ),
	.datad(!\Processador|ULA|Add0~16_combout ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(\Processador|ULA|Add0~19_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|ULA|Add0~1_sumout ),
	.cout(\Processador|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~1 .extended_lut = "off";
defparam \Processador|ULA|Add0~1 .lut_mask = 64'h000080F7000000FF;
defparam \Processador|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y2_N18
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~33 (
// Equation(s):
// \Processador|BancoRegistradores|registrador~33_combout  = ( !\Processador|ROM|memROM~2_combout  & ( \Processador|ROM|memROM~1_combout  & ( (!\Processador|PC|DOUT [1] & \Processador|ROM|memROM~0_combout ) ) ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\Processador|ROM|memROM~0_combout ),
	.datad(gnd),
	.datae(!\Processador|ROM|memROM~2_combout ),
	.dataf(!\Processador|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~33 .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~33 .lut_mask = 64'h000000000A0A0000;
defparam \Processador|BancoRegistradores|registrador~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N35
dffeas \Processador|BancoRegistradores|registrador~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|ULA|Add0~1_sumout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~21 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N48
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~29 (
// Equation(s):
// \Processador|BancoRegistradores|registrador~29_combout  = ( \Processador|ROM|memROM~1_combout  & ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|PC|DOUT [1] & (\Processador|BancoRegistradores|registrador~21_q )) # (\Processador|PC|DOUT [1] & 
// ((\Processador|BancoRegistradores|registrador~13_q ))) ) ) ) # ( !\Processador|ROM|memROM~1_combout  & ( \Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~13_q  ) ) ) # ( \Processador|ROM|memROM~1_combout  & ( 
// !\Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~13_q  ) ) ) # ( !\Processador|ROM|memROM~1_combout  & ( !\Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~13_q  ) ) )

	.dataa(gnd),
	.datab(!\Processador|BancoRegistradores|registrador~21_q ),
	.datac(!\Processador|PC|DOUT [1]),
	.datad(!\Processador|BancoRegistradores|registrador~13_q ),
	.datae(!\Processador|ROM|memROM~1_combout ),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~29 .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~29 .lut_mask = 64'h00FF00FF00FF303F;
defparam \Processador|BancoRegistradores|registrador~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N24
cyclonev_lcell_comb \REG_MINUTE_TEN|process_0~0 (
// Equation(s):
// \REG_MINUTE_TEN|process_0~0_combout  = ( \Processador|ROM|memROM~0_combout  & ( (\Processador|PC|DOUT [0] & (\Processador|ROM|memROM~1_combout  & (\Processador|ROM|memROM~2_combout  & !\Processador|PC|DOUT [1]))) ) )

	.dataa(!\Processador|PC|DOUT [0]),
	.datab(!\Processador|ROM|memROM~1_combout ),
	.datac(!\Processador|ROM|memROM~2_combout ),
	.datad(!\Processador|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\REG_MINUTE_TEN|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \REG_MINUTE_TEN|process_0~0 .extended_lut = "off";
defparam \REG_MINUTE_TEN|process_0~0 .lut_mask = 64'h0000000001000100;
defparam \REG_MINUTE_TEN|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N50
dffeas \REG_MINUTE_TEN|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MINUTE_TEN|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MINUTE_TEN|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MINUTE_TEN|DOUT[0] .is_wysiwyg = "true";
defparam \REG_MINUTE_TEN|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N3
cyclonev_lcell_comb \Processador|muxRAM_Imediato|saida_MUX[3]~1 (
// Equation(s):
// \Processador|muxRAM_Imediato|saida_MUX[3]~1_combout  = ( !\KEY[3]~input_o  & ( !\Processador|ROM|memROM~2_combout  & ( (!\Processador|PC|DOUT [1] & (!\Processador|PC|DOUT [0] & (\Processador|ROM|memROM~0_combout  & \Processador|ROM|memROM~1_combout ))) ) 
// ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(!\Processador|PC|DOUT [0]),
	.datac(!\Processador|ROM|memROM~0_combout ),
	.datad(!\Processador|ROM|memROM~1_combout ),
	.datae(!\KEY[3]~input_o ),
	.dataf(!\Processador|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|muxRAM_Imediato|saida_MUX[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|muxRAM_Imediato|saida_MUX[3]~1 .extended_lut = "off";
defparam \Processador|muxRAM_Imediato|saida_MUX[3]~1 .lut_mask = 64'h0008000000000000;
defparam \Processador|muxRAM_Imediato|saida_MUX[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N44
dffeas \Processador|BancoRegistradores|registrador~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|ULA|Add0~5_sumout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~16 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N48
cyclonev_lcell_comb \Processador|ULA|Add0~21 (
// Equation(s):
// \Processador|ULA|Add0~21_combout  = ( \Processador|ROM|memROM~5_combout  & ( !\Processador|BancoRegistradores|registrador~24_q  $ (\Processador|UNIDCONTROLE|operacoes~0_combout ) ) ) # ( !\Processador|ROM|memROM~5_combout  & ( 
// !\Processador|BancoRegistradores|registrador~16_q  $ (\Processador|UNIDCONTROLE|operacoes~0_combout ) ) )

	.dataa(!\Processador|BancoRegistradores|registrador~16_q ),
	.datab(!\Processador|BancoRegistradores|registrador~24_q ),
	.datac(gnd),
	.datad(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ULA|Add0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~21 .extended_lut = "off";
defparam \Processador|ULA|Add0~21 .lut_mask = 64'hAA55AA55CC33CC33;
defparam \Processador|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N0
cyclonev_lcell_comb \Processador|muxRAM_Imediato|saida_MUX[2]~2 (
// Equation(s):
// \Processador|muxRAM_Imediato|saida_MUX[2]~2_combout  = ( \Processador|ROM|memROM~1_combout  & ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|PC|DOUT [1] & (!\KEY[2]~input_o  & (!\Processador|PC|DOUT [0] & !\Processador|ROM|memROM~2_combout ))) ) 
// ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(!\KEY[2]~input_o ),
	.datac(!\Processador|PC|DOUT [0]),
	.datad(!\Processador|ROM|memROM~2_combout ),
	.datae(!\Processador|ROM|memROM~1_combout ),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|muxRAM_Imediato|saida_MUX[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|muxRAM_Imediato|saida_MUX[2]~2 .extended_lut = "off";
defparam \Processador|muxRAM_Imediato|saida_MUX[2]~2 .lut_mask = 64'h0000000000008000;
defparam \Processador|muxRAM_Imediato|saida_MUX[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y2_N9
cyclonev_lcell_comb \Processador|ROM|memROM~6 (
// Equation(s):
// \Processador|ROM|memROM~6_combout  = ( !\Processador|PC|DOUT [1] & ( (\Processador|PC|DOUT [0] & (\Processador|ROM|memROM~0_combout  & \Processador|ROM|memROM~1_combout )) ) )

	.dataa(!\Processador|PC|DOUT [0]),
	.datab(!\Processador|ROM|memROM~0_combout ),
	.datac(gnd),
	.datad(!\Processador|ROM|memROM~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ROM|memROM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ROM|memROM~6 .extended_lut = "off";
defparam \Processador|ROM|memROM~6 .lut_mask = 64'h0011001100000000;
defparam \Processador|ROM|memROM~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N0
cyclonev_lcell_comb \dataInProc[1]~0 (
// Equation(s):
// \dataInProc[1]~0_combout  = ( !\KEY[1]~input_o  & ( !\Processador|ROM|memROM~2_combout  & ( (!\Processador|PC|DOUT [1] & (!\Processador|PC|DOUT [0] & (\Processador|ROM|memROM~1_combout  & \Processador|ROM|memROM~0_combout ))) ) ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(!\Processador|PC|DOUT [0]),
	.datac(!\Processador|ROM|memROM~1_combout ),
	.datad(!\Processador|ROM|memROM~0_combout ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\Processador|ROM|memROM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataInProc[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataInProc[1]~0 .extended_lut = "off";
defparam \dataInProc[1]~0 .lut_mask = 64'h0008000000000000;
defparam \dataInProc[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N36
cyclonev_lcell_comb \Processador|ULA|Add0~13 (
// Equation(s):
// \Processador|ULA|Add0~13_sumout  = SUM(( \Processador|ULA|Add0~22_combout  ) + ( (!\Processador|ROM|memROM~4_combout  & ((!\Processador|ROM|memROM~3_combout  & (\Processador|ROM|memROM~6_combout )) # (\Processador|ROM|memROM~3_combout  & 
// ((\dataInProc[1]~0_combout ))))) # (\Processador|ROM|memROM~4_combout  & (((\dataInProc[1]~0_combout )))) ) + ( \Processador|ULA|Add0~2  ))
// \Processador|ULA|Add0~14  = CARRY(( \Processador|ULA|Add0~22_combout  ) + ( (!\Processador|ROM|memROM~4_combout  & ((!\Processador|ROM|memROM~3_combout  & (\Processador|ROM|memROM~6_combout )) # (\Processador|ROM|memROM~3_combout  & 
// ((\dataInProc[1]~0_combout ))))) # (\Processador|ROM|memROM~4_combout  & (((\dataInProc[1]~0_combout )))) ) + ( \Processador|ULA|Add0~2  ))

	.dataa(!\Processador|ROM|memROM~4_combout ),
	.datab(!\Processador|ROM|memROM~3_combout ),
	.datac(!\Processador|ROM|memROM~6_combout ),
	.datad(!\Processador|ULA|Add0~22_combout ),
	.datae(gnd),
	.dataf(!\dataInProc[1]~0_combout ),
	.datag(gnd),
	.cin(\Processador|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|ULA|Add0~13_sumout ),
	.cout(\Processador|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~13 .extended_lut = "off";
defparam \Processador|ULA|Add0~13 .lut_mask = 64'h0000F780000000FF;
defparam \Processador|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N51
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~22feeder (
// Equation(s):
// \Processador|BancoRegistradores|registrador~22feeder_combout  = ( \Processador|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~22feeder .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~22feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|BancoRegistradores|registrador~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y2_N12
cyclonev_lcell_comb \Processador|muxRAM_Imediato|saida_MUX[1]~3 (
// Equation(s):
// \Processador|muxRAM_Imediato|saida_MUX[1]~3_combout  = ( !\Processador|ROM|memROM~2_combout  & ( \Processador|ROM|memROM~1_combout  & ( (!\Processador|PC|DOUT [1] & (\Processador|ROM|memROM~0_combout  & ((!\KEY[1]~input_o ) # (\Processador|PC|DOUT [0])))) 
// ) ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(!\KEY[1]~input_o ),
	.datac(!\Processador|PC|DOUT [0]),
	.datad(!\Processador|ROM|memROM~0_combout ),
	.datae(!\Processador|ROM|memROM~2_combout ),
	.dataf(!\Processador|ROM|memROM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|muxRAM_Imediato|saida_MUX[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|muxRAM_Imediato|saida_MUX[1]~3 .extended_lut = "off";
defparam \Processador|muxRAM_Imediato|saida_MUX[1]~3 .lut_mask = 64'h00000000008A0000;
defparam \Processador|muxRAM_Imediato|saida_MUX[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N53
dffeas \Processador|BancoRegistradores|registrador~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~22feeder_combout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~22 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N15
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~14feeder (
// Equation(s):
// \Processador|BancoRegistradores|registrador~14feeder_combout  = ( \Processador|ULA|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~14feeder .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|BancoRegistradores|registrador~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N17
dffeas \Processador|BancoRegistradores|registrador~14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~14feeder_combout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[1]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~14 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N18
cyclonev_lcell_comb \Processador|ULA|Add0~22 (
// Equation(s):
// \Processador|ULA|Add0~22_combout  = ( \Processador|UNIDCONTROLE|operacoes~0_combout  & ( (!\Processador|ROM|memROM~5_combout  & ((\Processador|BancoRegistradores|registrador~14_q ))) # (\Processador|ROM|memROM~5_combout  & 
// (\Processador|BancoRegistradores|registrador~22_q )) ) ) # ( !\Processador|UNIDCONTROLE|operacoes~0_combout  & ( (!\Processador|ROM|memROM~5_combout  & ((!\Processador|BancoRegistradores|registrador~14_q ))) # (\Processador|ROM|memROM~5_combout  & 
// (!\Processador|BancoRegistradores|registrador~22_q )) ) )

	.dataa(!\Processador|BancoRegistradores|registrador~22_q ),
	.datab(!\Processador|BancoRegistradores|registrador~14_q ),
	.datac(!\Processador|ROM|memROM~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|ULA|Add0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~22 .extended_lut = "off";
defparam \Processador|ULA|Add0~22 .lut_mask = 64'hCACACACA35353535;
defparam \Processador|ULA|Add0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N39
cyclonev_lcell_comb \Processador|ULA|Add0~9 (
// Equation(s):
// \Processador|ULA|Add0~9_sumout  = SUM(( (\Processador|muxRAM_Imediato|saida_MUX[2]~2_combout  & ((\Processador|ROM|memROM~3_combout ) # (\Processador|ROM|memROM~4_combout ))) ) + ( !\Processador|UNIDCONTROLE|operacoes~0_combout  $ 
// (\Processador|BancoRegistradores|registrador~31_combout ) ) + ( \Processador|ULA|Add0~14  ))
// \Processador|ULA|Add0~10  = CARRY(( (\Processador|muxRAM_Imediato|saida_MUX[2]~2_combout  & ((\Processador|ROM|memROM~3_combout ) # (\Processador|ROM|memROM~4_combout ))) ) + ( !\Processador|UNIDCONTROLE|operacoes~0_combout  $ 
// (\Processador|BancoRegistradores|registrador~31_combout ) ) + ( \Processador|ULA|Add0~14  ))

	.dataa(!\Processador|ROM|memROM~4_combout ),
	.datab(!\Processador|ROM|memROM~3_combout ),
	.datac(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.datad(!\Processador|muxRAM_Imediato|saida_MUX[2]~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|BancoRegistradores|registrador~31_combout ),
	.datag(gnd),
	.cin(\Processador|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|ULA|Add0~9_sumout ),
	.cout(\Processador|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~9 .extended_lut = "off";
defparam \Processador|ULA|Add0~9 .lut_mask = 64'h00000FF000000077;
defparam \Processador|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N12
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~15feeder (
// Equation(s):
// \Processador|BancoRegistradores|registrador~15feeder_combout  = ( \Processador|ULA|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~15feeder .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|BancoRegistradores|registrador~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N14
dffeas \Processador|BancoRegistradores|registrador~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~15feeder_combout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~15 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y2_N40
dffeas \Processador|BancoRegistradores|registrador~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|ULA|Add0~9_sumout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~23 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N9
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~31 (
// Equation(s):
// \Processador|BancoRegistradores|registrador~31_combout  = ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|ROM|memROM~1_combout  & (\Processador|BancoRegistradores|registrador~15_q )) # (\Processador|ROM|memROM~1_combout  & ((!\Processador|PC|DOUT 
// [1] & ((\Processador|BancoRegistradores|registrador~23_q ))) # (\Processador|PC|DOUT [1] & (\Processador|BancoRegistradores|registrador~15_q )))) ) ) # ( !\Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~15_q  ) )

	.dataa(!\Processador|ROM|memROM~1_combout ),
	.datab(!\Processador|BancoRegistradores|registrador~15_q ),
	.datac(!\Processador|BancoRegistradores|registrador~23_q ),
	.datad(!\Processador|PC|DOUT [1]),
	.datae(gnd),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~31 .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~31 .lut_mask = 64'h3333333327332733;
defparam \Processador|BancoRegistradores|registrador~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N42
cyclonev_lcell_comb \Processador|ULA|Add0~5 (
// Equation(s):
// \Processador|ULA|Add0~5_sumout  = SUM(( (\Processador|muxRAM_Imediato|saida_MUX[3]~1_combout  & ((\Processador|ROM|memROM~3_combout ) # (\Processador|ROM|memROM~4_combout ))) ) + ( \Processador|ULA|Add0~21_combout  ) + ( \Processador|ULA|Add0~10  ))

	.dataa(!\Processador|ROM|memROM~4_combout ),
	.datab(!\Processador|ROM|memROM~3_combout ),
	.datac(!\Processador|ULA|Add0~21_combout ),
	.datad(!\Processador|muxRAM_Imediato|saida_MUX[3]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|ULA|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|ULA|Add0~5 .extended_lut = "off";
defparam \Processador|ULA|Add0~5 .lut_mask = 64'h0000F0F000000077;
defparam \Processador|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y2_N6
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~24feeder (
// Equation(s):
// \Processador|BancoRegistradores|registrador~24feeder_combout  = ( \Processador|ULA|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|ULA|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~24feeder .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|BancoRegistradores|registrador~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y2_N8
dffeas \Processador|BancoRegistradores|registrador~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~24feeder_combout ),
	.asdata(\Processador|muxRAM_Imediato|saida_MUX[3]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Processador|UNIDCONTROLE|operacoes~0_combout ),
	.ena(\Processador|BancoRegistradores|registrador~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|BancoRegistradores|registrador~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~24 .is_wysiwyg = "true";
defparam \Processador|BancoRegistradores|registrador~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N42
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~30 (
// Equation(s):
// \Processador|BancoRegistradores|registrador~30_combout  = ( \Processador|ROM|memROM~1_combout  & ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|PC|DOUT [1] & (\Processador|BancoRegistradores|registrador~24_q )) # (\Processador|PC|DOUT [1] & 
// ((\Processador|BancoRegistradores|registrador~16_q ))) ) ) ) # ( !\Processador|ROM|memROM~1_combout  & ( \Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~16_q  ) ) ) # ( \Processador|ROM|memROM~1_combout  & ( 
// !\Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~16_q  ) ) ) # ( !\Processador|ROM|memROM~1_combout  & ( !\Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~16_q  ) ) )

	.dataa(!\Processador|BancoRegistradores|registrador~24_q ),
	.datab(!\Processador|BancoRegistradores|registrador~16_q ),
	.datac(!\Processador|PC|DOUT [1]),
	.datad(gnd),
	.datae(!\Processador|ROM|memROM~1_combout ),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~30 .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~30 .lut_mask = 64'h3333333333335353;
defparam \Processador|BancoRegistradores|registrador~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N44
dffeas \REG_MINUTE_TEN|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MINUTE_TEN|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MINUTE_TEN|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MINUTE_TEN|DOUT[3] .is_wysiwyg = "true";
defparam \REG_MINUTE_TEN|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N0
cyclonev_lcell_comb \Processador|BancoRegistradores|registrador~32 (
// Equation(s):
// \Processador|BancoRegistradores|registrador~32_combout  = ( \Processador|ROM|memROM~1_combout  & ( \Processador|ROM|memROM~0_combout  & ( (!\Processador|PC|DOUT [1] & ((\Processador|BancoRegistradores|registrador~22_q ))) # (\Processador|PC|DOUT [1] & 
// (\Processador|BancoRegistradores|registrador~14_q )) ) ) ) # ( !\Processador|ROM|memROM~1_combout  & ( \Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~14_q  ) ) ) # ( \Processador|ROM|memROM~1_combout  & ( 
// !\Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~14_q  ) ) ) # ( !\Processador|ROM|memROM~1_combout  & ( !\Processador|ROM|memROM~0_combout  & ( \Processador|BancoRegistradores|registrador~14_q  ) ) )

	.dataa(!\Processador|PC|DOUT [1]),
	.datab(!\Processador|BancoRegistradores|registrador~14_q ),
	.datac(!\Processador|BancoRegistradores|registrador~22_q ),
	.datad(gnd),
	.datae(!\Processador|ROM|memROM~1_combout ),
	.dataf(!\Processador|ROM|memROM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|BancoRegistradores|registrador~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|BancoRegistradores|registrador~32 .extended_lut = "off";
defparam \Processador|BancoRegistradores|registrador~32 .lut_mask = 64'h3333333333331B1B;
defparam \Processador|BancoRegistradores|registrador~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y2_N2
dffeas \REG_MINUTE_TEN|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|BancoRegistradores|registrador~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\REG_MINUTE_TEN|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MINUTE_TEN|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MINUTE_TEN|DOUT[1] .is_wysiwyg = "true";
defparam \REG_MINUTE_TEN|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y2_N26
dffeas \REG_MINUTE_TEN|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|BancoRegistradores|registrador~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\REG_MINUTE_TEN|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\REG_MINUTE_TEN|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \REG_MINUTE_TEN|DOUT[2] .is_wysiwyg = "true";
defparam \REG_MINUTE_TEN|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N57
cyclonev_lcell_comb \DISPLAY3|rascSaida7seg[0]~0 (
// Equation(s):
// \DISPLAY3|rascSaida7seg[0]~0_combout  = ( !\REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( !\REG_MINUTE_TEN|DOUT [0] $ (\REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( \REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [0] & 
// \REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [0] & !\REG_MINUTE_TEN|DOUT [3]) ) ) )

	.dataa(!\REG_MINUTE_TEN|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_MINUTE_TEN|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_MINUTE_TEN|DOUT [1]),
	.dataf(!\REG_MINUTE_TEN|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DISPLAY3|rascSaida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DISPLAY3|rascSaida7seg[0]~0 .extended_lut = "off";
defparam \DISPLAY3|rascSaida7seg[0]~0 .lut_mask = 64'h50500505A5A50000;
defparam \DISPLAY3|rascSaida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N12
cyclonev_lcell_comb \DISPLAY3|rascSaida7seg[1]~1 (
// Equation(s):
// \DISPLAY3|rascSaida7seg[1]~1_combout  = ( \REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (!\REG_MINUTE_TEN|DOUT [0]) # (\REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( !\REG_MINUTE_TEN|DOUT [3] $ 
// (!\REG_MINUTE_TEN|DOUT [0]) ) ) ) # ( \REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [3] & \REG_MINUTE_TEN|DOUT [0]) ) ) )

	.dataa(gnd),
	.datab(!\REG_MINUTE_TEN|DOUT [3]),
	.datac(!\REG_MINUTE_TEN|DOUT [0]),
	.datad(gnd),
	.datae(!\REG_MINUTE_TEN|DOUT [1]),
	.dataf(!\REG_MINUTE_TEN|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DISPLAY3|rascSaida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DISPLAY3|rascSaida7seg[1]~1 .extended_lut = "off";
defparam \DISPLAY3|rascSaida7seg[1]~1 .lut_mask = 64'h000003033C3CF3F3;
defparam \DISPLAY3|rascSaida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N30
cyclonev_lcell_comb \DISPLAY3|rascSaida7seg[2]~2 (
// Equation(s):
// \DISPLAY3|rascSaida7seg[2]~2_combout  = ( \REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( \REG_MINUTE_TEN|DOUT [3] ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [3] & !\REG_MINUTE_TEN|DOUT [0]) ) ) ) 
// # ( \REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (!\REG_MINUTE_TEN|DOUT [3] & !\REG_MINUTE_TEN|DOUT [0]) ) ) )

	.dataa(gnd),
	.datab(!\REG_MINUTE_TEN|DOUT [3]),
	.datac(!\REG_MINUTE_TEN|DOUT [0]),
	.datad(gnd),
	.datae(!\REG_MINUTE_TEN|DOUT [1]),
	.dataf(!\REG_MINUTE_TEN|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DISPLAY3|rascSaida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DISPLAY3|rascSaida7seg[2]~2 .extended_lut = "off";
defparam \DISPLAY3|rascSaida7seg[2]~2 .lut_mask = 64'h0000C0C030303333;
defparam \DISPLAY3|rascSaida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N39
cyclonev_lcell_comb \DISPLAY3|rascSaida7seg[3]~3 (
// Equation(s):
// \DISPLAY3|rascSaida7seg[3]~3_combout  = ( \REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( \REG_MINUTE_TEN|DOUT [0] ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (!\REG_MINUTE_TEN|DOUT [0] & !\REG_MINUTE_TEN|DOUT [3]) ) ) ) 
// # ( \REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (!\REG_MINUTE_TEN|DOUT [0] & \REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [0] & !\REG_MINUTE_TEN|DOUT [3]) ) ) )

	.dataa(!\REG_MINUTE_TEN|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_MINUTE_TEN|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_MINUTE_TEN|DOUT [1]),
	.dataf(!\REG_MINUTE_TEN|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DISPLAY3|rascSaida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DISPLAY3|rascSaida7seg[3]~3 .extended_lut = "off";
defparam \DISPLAY3|rascSaida7seg[3]~3 .lut_mask = 64'h50500A0AA0A05555;
defparam \DISPLAY3|rascSaida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N9
cyclonev_lcell_comb \DISPLAY3|rascSaida7seg[4]~4 (
// Equation(s):
// \DISPLAY3|rascSaida7seg[4]~4_combout  = ( \REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [0] & !\REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( !\REG_MINUTE_TEN|DOUT [3] ) ) ) 
// # ( \REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [0] & !\REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( \REG_MINUTE_TEN|DOUT [0] ) ) )

	.dataa(!\REG_MINUTE_TEN|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_MINUTE_TEN|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_MINUTE_TEN|DOUT [1]),
	.dataf(!\REG_MINUTE_TEN|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DISPLAY3|rascSaida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DISPLAY3|rascSaida7seg[4]~4 .extended_lut = "off";
defparam \DISPLAY3|rascSaida7seg[4]~4 .lut_mask = 64'h55555050F0F05050;
defparam \DISPLAY3|rascSaida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N24
cyclonev_lcell_comb \DISPLAY3|rascSaida7seg[5]~5 (
// Equation(s):
// \DISPLAY3|rascSaida7seg[5]~5_combout  = ( \REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (!\REG_MINUTE_TEN|DOUT [3] & \REG_MINUTE_TEN|DOUT [0]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [3] & 
// \REG_MINUTE_TEN|DOUT [0]) ) ) ) # ( \REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( !\REG_MINUTE_TEN|DOUT [3] ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( (!\REG_MINUTE_TEN|DOUT [3] & \REG_MINUTE_TEN|DOUT [0]) ) ) )

	.dataa(gnd),
	.datab(!\REG_MINUTE_TEN|DOUT [3]),
	.datac(!\REG_MINUTE_TEN|DOUT [0]),
	.datad(gnd),
	.datae(!\REG_MINUTE_TEN|DOUT [1]),
	.dataf(!\REG_MINUTE_TEN|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DISPLAY3|rascSaida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DISPLAY3|rascSaida7seg[5]~5 .extended_lut = "off";
defparam \DISPLAY3|rascSaida7seg[5]~5 .lut_mask = 64'h0C0CCCCC03030C0C;
defparam \DISPLAY3|rascSaida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y2_N21
cyclonev_lcell_comb \DISPLAY3|rascSaida7seg[6]~6 (
// Equation(s):
// \DISPLAY3|rascSaida7seg[6]~6_combout  = ( \REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (\REG_MINUTE_TEN|DOUT [0] & !\REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( \REG_MINUTE_TEN|DOUT [2] & ( (!\REG_MINUTE_TEN|DOUT [0] & 
// \REG_MINUTE_TEN|DOUT [3]) ) ) ) # ( !\REG_MINUTE_TEN|DOUT [1] & ( !\REG_MINUTE_TEN|DOUT [2] & ( !\REG_MINUTE_TEN|DOUT [3] ) ) )

	.dataa(!\REG_MINUTE_TEN|DOUT [0]),
	.datab(gnd),
	.datac(!\REG_MINUTE_TEN|DOUT [3]),
	.datad(gnd),
	.datae(!\REG_MINUTE_TEN|DOUT [1]),
	.dataf(!\REG_MINUTE_TEN|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DISPLAY3|rascSaida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DISPLAY3|rascSaida7seg[6]~6 .extended_lut = "off";
defparam \DISPLAY3|rascSaida7seg[6]~6 .lut_mask = 64'hF0F000000A0A5050;
defparam \DISPLAY3|rascSaida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y2_N40
dffeas \Processador|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y2_N43
dffeas \Processador|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y2_N46
dffeas \Processador|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y2_N52
dffeas \Processador|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|somaUm|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N30
cyclonev_lcell_comb \CLOCK|Add0~49 (
// Equation(s):
// \CLOCK|Add0~49_sumout  = SUM(( \CLOCK|prescaler [0] ) + ( VCC ) + ( !VCC ))
// \CLOCK|Add0~50  = CARRY(( \CLOCK|prescaler [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~49_sumout ),
	.cout(\CLOCK|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~49 .extended_lut = "off";
defparam \CLOCK|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \CLOCK|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N30
cyclonev_lcell_comb \CLOCK|Add0~45 (
// Equation(s):
// \CLOCK|Add0~45_sumout  = SUM(( \CLOCK|prescaler [20] ) + ( GND ) + ( \CLOCK|Add0~42  ))
// \CLOCK|Add0~46  = CARRY(( \CLOCK|prescaler [20] ) + ( GND ) + ( \CLOCK|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~45_sumout ),
	.cout(\CLOCK|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~45 .extended_lut = "off";
defparam \CLOCK|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N33
cyclonev_lcell_comb \CLOCK|Add0~77 (
// Equation(s):
// \CLOCK|Add0~77_sumout  = SUM(( \CLOCK|prescaler [21] ) + ( GND ) + ( \CLOCK|Add0~46  ))
// \CLOCK|Add0~78  = CARRY(( \CLOCK|prescaler [21] ) + ( GND ) + ( \CLOCK|Add0~46  ))

	.dataa(!\CLOCK|prescaler [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~77_sumout ),
	.cout(\CLOCK|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~77 .extended_lut = "off";
defparam \CLOCK|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \CLOCK|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N35
dffeas \CLOCK|prescaler[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[21] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N54
cyclonev_lcell_comb \CLOCK|Equal0~3 (
// Equation(s):
// \CLOCK|Equal0~3_combout  = ( \CLOCK|prescaler [11] & ( \CLOCK|prescaler [21] & ( (!\CLOCK|prescaler [14] & (\CLOCK|prescaler [12] & \CLOCK|prescaler [13])) ) ) )

	.dataa(gnd),
	.datab(!\CLOCK|prescaler [14]),
	.datac(!\CLOCK|prescaler [12]),
	.datad(!\CLOCK|prescaler [13]),
	.datae(!\CLOCK|prescaler [11]),
	.dataf(!\CLOCK|prescaler [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Equal0~3 .extended_lut = "off";
defparam \CLOCK|Equal0~3 .lut_mask = 64'h000000000000000C;
defparam \CLOCK|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N53
dffeas \CLOCK|prescaler[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[7] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y20_N5
dffeas \CLOCK|prescaler[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CLOCK|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[10] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N6
cyclonev_lcell_comb \CLOCK|Equal0~2 (
// Equation(s):
// \CLOCK|Equal0~2_combout  = ( !\CLOCK|prescaler [8] & ( !\CLOCK|prescaler [6] & ( (!\CLOCK|prescaler [7] & (\CLOCK|prescaler [5] & (\CLOCK|prescaler [10] & !\CLOCK|prescaler [9]))) ) ) )

	.dataa(!\CLOCK|prescaler [7]),
	.datab(!\CLOCK|prescaler [5]),
	.datac(!\CLOCK|prescaler [10]),
	.datad(!\CLOCK|prescaler [9]),
	.datae(!\CLOCK|prescaler [8]),
	.dataf(!\CLOCK|prescaler [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Equal0~2 .extended_lut = "off";
defparam \CLOCK|Equal0~2 .lut_mask = 64'h0200000000000000;
defparam \CLOCK|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N35
dffeas \CLOCK|prescaler[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[1] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y20_N44
dffeas \CLOCK|prescaler[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[4] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N36
cyclonev_lcell_comb \CLOCK|Add0~9 (
// Equation(s):
// \CLOCK|Add0~9_sumout  = SUM(( \CLOCK|prescaler [22] ) + ( GND ) + ( \CLOCK|Add0~78  ))
// \CLOCK|Add0~10  = CARRY(( \CLOCK|prescaler [22] ) + ( GND ) + ( \CLOCK|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~9_sumout ),
	.cout(\CLOCK|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~9 .extended_lut = "off";
defparam \CLOCK|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N38
dffeas \CLOCK|prescaler[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[22] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N39
cyclonev_lcell_comb \CLOCK|Add0~5 (
// Equation(s):
// \CLOCK|Add0~5_sumout  = SUM(( \CLOCK|prescaler [23] ) + ( GND ) + ( \CLOCK|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~5 .extended_lut = "off";
defparam \CLOCK|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N40
dffeas \CLOCK|prescaler[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[23] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y19_N37
dffeas \CLOCK|prescaler[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[22]~DUPLICATE .is_wysiwyg = "true";
defparam \CLOCK|prescaler[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N21
cyclonev_lcell_comb \CLOCK|Equal0~0 (
// Equation(s):
// \CLOCK|Equal0~0_combout  = ( !\CLOCK|prescaler [2] & ( !\CLOCK|prescaler[22]~DUPLICATE_q  & ( (!\CLOCK|prescaler [1] & (!\CLOCK|prescaler [4] & (!\CLOCK|prescaler [3] & \CLOCK|prescaler [23]))) ) ) )

	.dataa(!\CLOCK|prescaler [1]),
	.datab(!\CLOCK|prescaler [4]),
	.datac(!\CLOCK|prescaler [3]),
	.datad(!\CLOCK|prescaler [23]),
	.datae(!\CLOCK|prescaler [2]),
	.dataf(!\CLOCK|prescaler[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Equal0~0 .extended_lut = "off";
defparam \CLOCK|Equal0~0 .lut_mask = 64'h0080000000000000;
defparam \CLOCK|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N12
cyclonev_lcell_comb \CLOCK|Equal0~4 (
// Equation(s):
// \CLOCK|Equal0~4_combout  = ( \CLOCK|Equal0~0_combout  & ( \CLOCK|Equal0~1_combout  & ( (\CLOCK|prescaler [15] & (\CLOCK|Equal0~3_combout  & \CLOCK|Equal0~2_combout )) ) ) )

	.dataa(!\CLOCK|prescaler [15]),
	.datab(gnd),
	.datac(!\CLOCK|Equal0~3_combout ),
	.datad(!\CLOCK|Equal0~2_combout ),
	.datae(!\CLOCK|Equal0~0_combout ),
	.dataf(!\CLOCK|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Equal0~4 .extended_lut = "off";
defparam \CLOCK|Equal0~4 .lut_mask = 64'h0000000000000005;
defparam \CLOCK|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N31
dffeas \CLOCK|prescaler[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[0] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N33
cyclonev_lcell_comb \CLOCK|Add0~21 (
// Equation(s):
// \CLOCK|Add0~21_sumout  = SUM(( \CLOCK|prescaler[1]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~50  ))
// \CLOCK|Add0~22  = CARRY(( \CLOCK|prescaler[1]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~21_sumout ),
	.cout(\CLOCK|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~21 .extended_lut = "off";
defparam \CLOCK|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N34
dffeas \CLOCK|prescaler[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CLOCK|prescaler[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N36
cyclonev_lcell_comb \CLOCK|Add0~17 (
// Equation(s):
// \CLOCK|Add0~17_sumout  = SUM(( \CLOCK|prescaler [2] ) + ( GND ) + ( \CLOCK|Add0~22  ))
// \CLOCK|Add0~18  = CARRY(( \CLOCK|prescaler [2] ) + ( GND ) + ( \CLOCK|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~17_sumout ),
	.cout(\CLOCK|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~17 .extended_lut = "off";
defparam \CLOCK|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N38
dffeas \CLOCK|prescaler[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[2] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N39
cyclonev_lcell_comb \CLOCK|Add0~13 (
// Equation(s):
// \CLOCK|Add0~13_sumout  = SUM(( \CLOCK|prescaler [3] ) + ( GND ) + ( \CLOCK|Add0~18  ))
// \CLOCK|Add0~14  = CARRY(( \CLOCK|prescaler [3] ) + ( GND ) + ( \CLOCK|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~13_sumout ),
	.cout(\CLOCK|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~13 .extended_lut = "off";
defparam \CLOCK|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N41
dffeas \CLOCK|prescaler[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[3] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N42
cyclonev_lcell_comb \CLOCK|Add0~25 (
// Equation(s):
// \CLOCK|Add0~25_sumout  = SUM(( \CLOCK|prescaler[4]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~14  ))
// \CLOCK|Add0~26  = CARRY(( \CLOCK|prescaler[4]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~25_sumout ),
	.cout(\CLOCK|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~25 .extended_lut = "off";
defparam \CLOCK|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N43
dffeas \CLOCK|prescaler[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CLOCK|prescaler[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N45
cyclonev_lcell_comb \CLOCK|Add0~57 (
// Equation(s):
// \CLOCK|Add0~57_sumout  = SUM(( \CLOCK|prescaler [5] ) + ( GND ) + ( \CLOCK|Add0~26  ))
// \CLOCK|Add0~58  = CARRY(( \CLOCK|prescaler [5] ) + ( GND ) + ( \CLOCK|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~57_sumout ),
	.cout(\CLOCK|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~57 .extended_lut = "off";
defparam \CLOCK|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N47
dffeas \CLOCK|prescaler[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[5] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N48
cyclonev_lcell_comb \CLOCK|Add0~61 (
// Equation(s):
// \CLOCK|Add0~61_sumout  = SUM(( \CLOCK|prescaler [6] ) + ( GND ) + ( \CLOCK|Add0~58  ))
// \CLOCK|Add0~62  = CARRY(( \CLOCK|prescaler [6] ) + ( GND ) + ( \CLOCK|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~61_sumout ),
	.cout(\CLOCK|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~61 .extended_lut = "off";
defparam \CLOCK|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N50
dffeas \CLOCK|prescaler[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[6] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N51
cyclonev_lcell_comb \CLOCK|Add0~65 (
// Equation(s):
// \CLOCK|Add0~65_sumout  = SUM(( \CLOCK|prescaler[7]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~62  ))
// \CLOCK|Add0~66  = CARRY(( \CLOCK|prescaler[7]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~65_sumout ),
	.cout(\CLOCK|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~65 .extended_lut = "off";
defparam \CLOCK|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N52
dffeas \CLOCK|prescaler[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[7]~DUPLICATE .is_wysiwyg = "true";
defparam \CLOCK|prescaler[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N54
cyclonev_lcell_comb \CLOCK|Add0~69 (
// Equation(s):
// \CLOCK|Add0~69_sumout  = SUM(( \CLOCK|prescaler [8] ) + ( GND ) + ( \CLOCK|Add0~66  ))
// \CLOCK|Add0~70  = CARRY(( \CLOCK|prescaler [8] ) + ( GND ) + ( \CLOCK|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~69_sumout ),
	.cout(\CLOCK|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~69 .extended_lut = "off";
defparam \CLOCK|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N56
dffeas \CLOCK|prescaler[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[8] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N57
cyclonev_lcell_comb \CLOCK|Add0~73 (
// Equation(s):
// \CLOCK|Add0~73_sumout  = SUM(( \CLOCK|prescaler [9] ) + ( GND ) + ( \CLOCK|Add0~70  ))
// \CLOCK|Add0~74  = CARRY(( \CLOCK|prescaler [9] ) + ( GND ) + ( \CLOCK|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~73_sumout ),
	.cout(\CLOCK|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~73 .extended_lut = "off";
defparam \CLOCK|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N59
dffeas \CLOCK|prescaler[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[9] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N0
cyclonev_lcell_comb \CLOCK|Add0~53 (
// Equation(s):
// \CLOCK|Add0~53_sumout  = SUM(( \CLOCK|prescaler[10]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~74  ))
// \CLOCK|Add0~54  = CARRY(( \CLOCK|prescaler[10]~DUPLICATE_q  ) + ( GND ) + ( \CLOCK|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~53_sumout ),
	.cout(\CLOCK|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~53 .extended_lut = "off";
defparam \CLOCK|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N4
dffeas \CLOCK|prescaler[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CLOCK|Add0~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[10]~DUPLICATE .is_wysiwyg = "true";
defparam \CLOCK|prescaler[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N3
cyclonev_lcell_comb \CLOCK|Add0~81 (
// Equation(s):
// \CLOCK|Add0~81_sumout  = SUM(( \CLOCK|prescaler [11] ) + ( GND ) + ( \CLOCK|Add0~54  ))
// \CLOCK|Add0~82  = CARRY(( \CLOCK|prescaler [11] ) + ( GND ) + ( \CLOCK|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~81_sumout ),
	.cout(\CLOCK|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~81 .extended_lut = "off";
defparam \CLOCK|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N5
dffeas \CLOCK|prescaler[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[11] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N6
cyclonev_lcell_comb \CLOCK|Add0~85 (
// Equation(s):
// \CLOCK|Add0~85_sumout  = SUM(( \CLOCK|prescaler [12] ) + ( GND ) + ( \CLOCK|Add0~82  ))
// \CLOCK|Add0~86  = CARRY(( \CLOCK|prescaler [12] ) + ( GND ) + ( \CLOCK|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CLOCK|prescaler [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~85_sumout ),
	.cout(\CLOCK|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~85 .extended_lut = "off";
defparam \CLOCK|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \CLOCK|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N7
dffeas \CLOCK|prescaler[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[12] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N9
cyclonev_lcell_comb \CLOCK|Add0~89 (
// Equation(s):
// \CLOCK|Add0~89_sumout  = SUM(( \CLOCK|prescaler [13] ) + ( GND ) + ( \CLOCK|Add0~86  ))
// \CLOCK|Add0~90  = CARRY(( \CLOCK|prescaler [13] ) + ( GND ) + ( \CLOCK|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~89_sumout ),
	.cout(\CLOCK|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~89 .extended_lut = "off";
defparam \CLOCK|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N11
dffeas \CLOCK|prescaler[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[13] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N12
cyclonev_lcell_comb \CLOCK|Add0~93 (
// Equation(s):
// \CLOCK|Add0~93_sumout  = SUM(( \CLOCK|prescaler [14] ) + ( GND ) + ( \CLOCK|Add0~90  ))
// \CLOCK|Add0~94  = CARRY(( \CLOCK|prescaler [14] ) + ( GND ) + ( \CLOCK|Add0~90  ))

	.dataa(gnd),
	.datab(!\CLOCK|prescaler [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~93_sumout ),
	.cout(\CLOCK|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~93 .extended_lut = "off";
defparam \CLOCK|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \CLOCK|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N14
dffeas \CLOCK|prescaler[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[14] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N15
cyclonev_lcell_comb \CLOCK|Add0~1 (
// Equation(s):
// \CLOCK|Add0~1_sumout  = SUM(( \CLOCK|prescaler [15] ) + ( GND ) + ( \CLOCK|Add0~94  ))
// \CLOCK|Add0~2  = CARRY(( \CLOCK|prescaler [15] ) + ( GND ) + ( \CLOCK|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~1_sumout ),
	.cout(\CLOCK|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~1 .extended_lut = "off";
defparam \CLOCK|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N16
dffeas \CLOCK|prescaler[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[15] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N18
cyclonev_lcell_comb \CLOCK|Add0~29 (
// Equation(s):
// \CLOCK|Add0~29_sumout  = SUM(( \CLOCK|prescaler [16] ) + ( GND ) + ( \CLOCK|Add0~2  ))
// \CLOCK|Add0~30  = CARRY(( \CLOCK|prescaler [16] ) + ( GND ) + ( \CLOCK|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~29_sumout ),
	.cout(\CLOCK|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~29 .extended_lut = "off";
defparam \CLOCK|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N20
dffeas \CLOCK|prescaler[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[16] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N21
cyclonev_lcell_comb \CLOCK|Add0~33 (
// Equation(s):
// \CLOCK|Add0~33_sumout  = SUM(( \CLOCK|prescaler [17] ) + ( GND ) + ( \CLOCK|Add0~30  ))
// \CLOCK|Add0~34  = CARRY(( \CLOCK|prescaler [17] ) + ( GND ) + ( \CLOCK|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~33_sumout ),
	.cout(\CLOCK|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~33 .extended_lut = "off";
defparam \CLOCK|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N22
dffeas \CLOCK|prescaler[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[17] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N24
cyclonev_lcell_comb \CLOCK|Add0~37 (
// Equation(s):
// \CLOCK|Add0~37_sumout  = SUM(( \CLOCK|prescaler [18] ) + ( GND ) + ( \CLOCK|Add0~34  ))
// \CLOCK|Add0~38  = CARRY(( \CLOCK|prescaler [18] ) + ( GND ) + ( \CLOCK|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~37_sumout ),
	.cout(\CLOCK|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~37 .extended_lut = "off";
defparam \CLOCK|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N26
dffeas \CLOCK|prescaler[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[18] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y19_N27
cyclonev_lcell_comb \CLOCK|Add0~41 (
// Equation(s):
// \CLOCK|Add0~41_sumout  = SUM(( \CLOCK|prescaler [19] ) + ( GND ) + ( \CLOCK|Add0~38  ))
// \CLOCK|Add0~42  = CARRY(( \CLOCK|prescaler [19] ) + ( GND ) + ( \CLOCK|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CLOCK|prescaler [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CLOCK|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CLOCK|Add0~41_sumout ),
	.cout(\CLOCK|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Add0~41 .extended_lut = "off";
defparam \CLOCK|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \CLOCK|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y19_N28
dffeas \CLOCK|prescaler[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[19] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y19_N31
dffeas \CLOCK|prescaler[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[20] .is_wysiwyg = "true";
defparam \CLOCK|prescaler[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y20_N32
dffeas \CLOCK|prescaler[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CLOCK|prescaler[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y19_N19
dffeas \CLOCK|prescaler[16]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\CLOCK|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|prescaler[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|prescaler[16]~DUPLICATE .is_wysiwyg = "true";
defparam \CLOCK|prescaler[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N24
cyclonev_lcell_comb \CLOCK|Equal0~1 (
// Equation(s):
// \CLOCK|Equal0~1_combout  = ( \CLOCK|prescaler [17] & ( !\CLOCK|prescaler[16]~DUPLICATE_q  & ( (\CLOCK|prescaler [20] & (!\CLOCK|prescaler[0]~DUPLICATE_q  & (\CLOCK|prescaler [18] & \CLOCK|prescaler [19]))) ) ) )

	.dataa(!\CLOCK|prescaler [20]),
	.datab(!\CLOCK|prescaler[0]~DUPLICATE_q ),
	.datac(!\CLOCK|prescaler [18]),
	.datad(!\CLOCK|prescaler [19]),
	.datae(!\CLOCK|prescaler [17]),
	.dataf(!\CLOCK|prescaler[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK|Equal0~1 .extended_lut = "off";
defparam \CLOCK|Equal0~1 .lut_mask = 64'h0000000400000000;
defparam \CLOCK|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y20_N0
cyclonev_lcell_comb \CLOCK|clk_2Hz_i~0 (
// Equation(s):
// \CLOCK|clk_2Hz_i~0_combout  = ( \CLOCK|clk_2Hz_i~q  & ( \CLOCK|Equal0~0_combout  & ( (!\CLOCK|Equal0~1_combout ) # ((!\CLOCK|Equal0~3_combout ) # ((!\CLOCK|prescaler [15]) # (!\CLOCK|Equal0~2_combout ))) ) ) ) # ( !\CLOCK|clk_2Hz_i~q  & ( 
// \CLOCK|Equal0~0_combout  & ( (\CLOCK|Equal0~1_combout  & (\CLOCK|Equal0~3_combout  & (\CLOCK|prescaler [15] & \CLOCK|Equal0~2_combout ))) ) ) ) # ( \CLOCK|clk_2Hz_i~q  & ( !\CLOCK|Equal0~0_combout  ) )

	.dataa(!\CLOCK|Equal0~1_combout ),
	.datab(!\CLOCK|Equal0~3_combout ),
	.datac(!\CLOCK|prescaler [15]),
	.datad(!\CLOCK|Equal0~2_combout ),
	.datae(!\CLOCK|clk_2Hz_i~q ),
	.dataf(!\CLOCK|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CLOCK|clk_2Hz_i~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CLOCK|clk_2Hz_i~0 .extended_lut = "off";
defparam \CLOCK|clk_2Hz_i~0 .lut_mask = 64'h0000FFFF0001FFFE;
defparam \CLOCK|clk_2Hz_i~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y20_N1
dffeas \CLOCK|clk_2Hz_i (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CLOCK|clk_2Hz_i~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CLOCK|clk_2Hz_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \CLOCK|clk_2Hz_i .is_wysiwyg = "true";
defparam \CLOCK|clk_2Hz_i .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y40_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
