
STM32 - Projet_Complet.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b78c  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  0800b98c  0800b98c  0001b98c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800baf8  0800baf8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800baf8  0800baf8  0001baf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb00  0800bb00  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb00  0800bb00  0001bb00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb04  0800bb04  0001bb04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800bb08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00052c9c  20000070  0800bb78  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00001004  20052d0c  0800bb78  00022d0c  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fc98  00000000  00000000  0002009e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f96  00000000  00000000  0003fd36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  00044cd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001640  00000000  00000000  00046580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00035025  00000000  00000000  00047bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000258f7  00000000  00000000  0007cbe5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0012831a  00000000  00000000  000a24dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001ca7f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006640  00000000  00000000  001ca848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000070 	.word	0x20000070
 800021c:	00000000 	.word	0x00000000
 8000220:	0800b974 	.word	0x0800b974

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000074 	.word	0x20000074
 800023c:	0800b974 	.word	0x0800b974

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005ea:	463b      	mov	r3, r7
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005f6:	4b21      	ldr	r3, [pc, #132]	; (800067c <MX_ADC1_Init+0x98>)
 80005f8:	4a21      	ldr	r2, [pc, #132]	; (8000680 <MX_ADC1_Init+0x9c>)
 80005fa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005fc:	4b1f      	ldr	r3, [pc, #124]	; (800067c <MX_ADC1_Init+0x98>)
 80005fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000602:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000604:	4b1d      	ldr	r3, [pc, #116]	; (800067c <MX_ADC1_Init+0x98>)
 8000606:	2200      	movs	r2, #0
 8000608:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800060a:	4b1c      	ldr	r3, [pc, #112]	; (800067c <MX_ADC1_Init+0x98>)
 800060c:	2200      	movs	r2, #0
 800060e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000610:	4b1a      	ldr	r3, [pc, #104]	; (800067c <MX_ADC1_Init+0x98>)
 8000612:	2200      	movs	r2, #0
 8000614:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000616:	4b19      	ldr	r3, [pc, #100]	; (800067c <MX_ADC1_Init+0x98>)
 8000618:	2200      	movs	r2, #0
 800061a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800061e:	4b17      	ldr	r3, [pc, #92]	; (800067c <MX_ADC1_Init+0x98>)
 8000620:	2200      	movs	r2, #0
 8000622:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000624:	4b15      	ldr	r3, [pc, #84]	; (800067c <MX_ADC1_Init+0x98>)
 8000626:	4a17      	ldr	r2, [pc, #92]	; (8000684 <MX_ADC1_Init+0xa0>)
 8000628:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062a:	4b14      	ldr	r3, [pc, #80]	; (800067c <MX_ADC1_Init+0x98>)
 800062c:	2200      	movs	r2, #0
 800062e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <MX_ADC1_Init+0x98>)
 8000632:	2201      	movs	r2, #1
 8000634:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000636:	4b11      	ldr	r3, [pc, #68]	; (800067c <MX_ADC1_Init+0x98>)
 8000638:	2200      	movs	r2, #0
 800063a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800063e:	4b0f      	ldr	r3, [pc, #60]	; (800067c <MX_ADC1_Init+0x98>)
 8000640:	2201      	movs	r2, #1
 8000642:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000644:	480d      	ldr	r0, [pc, #52]	; (800067c <MX_ADC1_Init+0x98>)
 8000646:	f001 fa8b 	bl	8001b60 <HAL_ADC_Init>
 800064a:	4603      	mov	r3, r0
 800064c:	2b00      	cmp	r3, #0
 800064e:	d001      	beq.n	8000654 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000650:	f000 fd78 	bl	8001144 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000654:	4b0c      	ldr	r3, [pc, #48]	; (8000688 <MX_ADC1_Init+0xa4>)
 8000656:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000658:	2301      	movs	r3, #1
 800065a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000660:	463b      	mov	r3, r7
 8000662:	4619      	mov	r1, r3
 8000664:	4805      	ldr	r0, [pc, #20]	; (800067c <MX_ADC1_Init+0x98>)
 8000666:	f001 fabf 	bl	8001be8 <HAL_ADC_ConfigChannel>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000670:	f000 fd68 	bl	8001144 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	3710      	adds	r7, #16
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	2000008c 	.word	0x2000008c
 8000680:	40012000 	.word	0x40012000
 8000684:	0f000001 	.word	0x0f000001
 8000688:	10000012 	.word	0x10000012

0800068c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC1)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a0a      	ldr	r2, [pc, #40]	; (80006c4 <HAL_ADC_MspInit+0x38>)
 800069a:	4293      	cmp	r3, r2
 800069c:	d10b      	bne.n	80006b6 <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800069e:	4b0a      	ldr	r3, [pc, #40]	; (80006c8 <HAL_ADC_MspInit+0x3c>)
 80006a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006a2:	4a09      	ldr	r2, [pc, #36]	; (80006c8 <HAL_ADC_MspInit+0x3c>)
 80006a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006a8:	6453      	str	r3, [r2, #68]	; 0x44
 80006aa:	4b07      	ldr	r3, [pc, #28]	; (80006c8 <HAL_ADC_MspInit+0x3c>)
 80006ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80006ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006b6:	bf00      	nop
 80006b8:	3714      	adds	r7, #20
 80006ba:	46bd      	mov	sp, r7
 80006bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c0:	4770      	bx	lr
 80006c2:	bf00      	nop
 80006c4:	40012000 	.word	0x40012000
 80006c8:	40023800 	.word	0x40023800

080006cc <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80006d0:	4b0d      	ldr	r3, [pc, #52]	; (8000708 <MX_CRC_Init+0x3c>)
 80006d2:	4a0e      	ldr	r2, [pc, #56]	; (800070c <MX_CRC_Init+0x40>)
 80006d4:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80006d6:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <MX_CRC_Init+0x3c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80006dc:	4b0a      	ldr	r3, [pc, #40]	; (8000708 <MX_CRC_Init+0x3c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80006e2:	4b09      	ldr	r3, [pc, #36]	; (8000708 <MX_CRC_Init+0x3c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80006e8:	4b07      	ldr	r3, [pc, #28]	; (8000708 <MX_CRC_Init+0x3c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80006ee:	4b06      	ldr	r3, [pc, #24]	; (8000708 <MX_CRC_Init+0x3c>)
 80006f0:	2201      	movs	r2, #1
 80006f2:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80006f4:	4804      	ldr	r0, [pc, #16]	; (8000708 <MX_CRC_Init+0x3c>)
 80006f6:	f001 fdd9 	bl	80022ac <HAL_CRC_Init>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000700:	f000 fd20 	bl	8001144 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}
 8000708:	200000d4 	.word	0x200000d4
 800070c:	40023000 	.word	0x40023000

08000710 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a0a      	ldr	r2, [pc, #40]	; (8000748 <HAL_CRC_MspInit+0x38>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d10b      	bne.n	800073a <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000722:	4b0a      	ldr	r3, [pc, #40]	; (800074c <HAL_CRC_MspInit+0x3c>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a09      	ldr	r2, [pc, #36]	; (800074c <HAL_CRC_MspInit+0x3c>)
 8000728:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b07      	ldr	r3, [pc, #28]	; (800074c <HAL_CRC_MspInit+0x3c>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000736:	60fb      	str	r3, [r7, #12]
 8000738:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 800073a:	bf00      	nop
 800073c:	3714      	adds	r7, #20
 800073e:	46bd      	mov	sp, r7
 8000740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	40023000 	.word	0x40023000
 800074c:	40023800 	.word	0x40023800

08000750 <MX_DFSDM1_Init>:
DMA_HandleTypeDef hdma_dfsdm1_flt0;
DMA_HandleTypeDef hdma_dfsdm1_flt1;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000754:	4b63      	ldr	r3, [pc, #396]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 8000756:	4a64      	ldr	r2, [pc, #400]	; (80008e8 <MX_DFSDM1_Init+0x198>)
 8000758:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800075a:	4b62      	ldr	r3, [pc, #392]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 800075c:	2200      	movs	r2, #0
 800075e:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000760:	4b60      	ldr	r3, [pc, #384]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 8000762:	2201      	movs	r2, #1
 8000764:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000766:	4b5f      	ldr	r3, [pc, #380]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 8000768:	2201      	movs	r2, #1
 800076a:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.InjectedParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 800076c:	4b5d      	ldr	r3, [pc, #372]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 800076e:	2200      	movs	r2, #0
 8000770:	60da      	str	r2, [r3, #12]
  hdfsdm1_filter0.Init.InjectedParam.ScanMode = DISABLE;
 8000772:	4b5c      	ldr	r3, [pc, #368]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 8000774:	2200      	movs	r2, #0
 8000776:	741a      	strb	r2, [r3, #16]
  hdfsdm1_filter0.Init.InjectedParam.DmaMode = DISABLE;
 8000778:	4b5a      	ldr	r3, [pc, #360]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 800077a:	2200      	movs	r2, #0
 800077c:	745a      	strb	r2, [r3, #17]
  hdfsdm1_filter0.Init.InjectedParam.ExtTrigger = DFSDM_FILTER_EXT_TRIG_TIM1_TRGO;
 800077e:	4b59      	ldr	r3, [pc, #356]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 8000780:	2200      	movs	r2, #0
 8000782:	615a      	str	r2, [r3, #20]
  hdfsdm1_filter0.Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_RISING_EDGE;
 8000784:	4b57      	ldr	r3, [pc, #348]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 8000786:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800078a:	619a      	str	r2, [r3, #24]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 800078c:	4b55      	ldr	r3, [pc, #340]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 800078e:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000792:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 176;
 8000794:	4b53      	ldr	r3, [pc, #332]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 8000796:	22b0      	movs	r2, #176	; 0xb0
 8000798:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 800079a:	4b52      	ldr	r3, [pc, #328]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 800079c:	2201      	movs	r2, #1
 800079e:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_DFSDM_FilterInit(&hdfsdm1_filter0);
 80007a0:	4850      	ldr	r0, [pc, #320]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 80007a2:	f001 ff2d 	bl	8002600 <HAL_DFSDM_FilterInit>
  hdfsdm1_filter1.Instance = DFSDM1_Filter1;
 80007a6:	4b51      	ldr	r3, [pc, #324]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007a8:	4a51      	ldr	r2, [pc, #324]	; (80008f0 <MX_DFSDM1_Init+0x1a0>)
 80007aa:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter1.Init.RegularParam.Trigger = DFSDM_FILTER_SYNC_TRIGGER;
 80007ac:	4b4f      	ldr	r3, [pc, #316]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter1.Init.RegularParam.FastMode = ENABLE;
 80007b2:	4b4e      	ldr	r3, [pc, #312]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007b4:	2201      	movs	r2, #1
 80007b6:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter1.Init.RegularParam.DmaMode = ENABLE;
 80007b8:	4b4c      	ldr	r3, [pc, #304]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007ba:	2201      	movs	r2, #1
 80007bc:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter1.Init.InjectedParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80007be:	4b4b      	ldr	r3, [pc, #300]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	60da      	str	r2, [r3, #12]
  hdfsdm1_filter1.Init.InjectedParam.ScanMode = ENABLE;
 80007c4:	4b49      	ldr	r3, [pc, #292]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007c6:	2201      	movs	r2, #1
 80007c8:	741a      	strb	r2, [r3, #16]
  hdfsdm1_filter1.Init.InjectedParam.DmaMode = DISABLE;
 80007ca:	4b48      	ldr	r3, [pc, #288]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	745a      	strb	r2, [r3, #17]
  hdfsdm1_filter1.Init.InjectedParam.ExtTrigger = DFSDM_FILTER_EXT_TRIG_TIM1_TRGO;
 80007d0:	4b46      	ldr	r3, [pc, #280]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	615a      	str	r2, [r3, #20]
  hdfsdm1_filter1.Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_RISING_EDGE;
 80007d6:	4b45      	ldr	r3, [pc, #276]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007dc:	619a      	str	r2, [r3, #24]
  hdfsdm1_filter1.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 80007de:	4b43      	ldr	r3, [pc, #268]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007e0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80007e4:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter1.Init.FilterParam.Oversampling = 176;
 80007e6:	4b41      	ldr	r3, [pc, #260]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007e8:	22b0      	movs	r2, #176	; 0xb0
 80007ea:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter1.Init.FilterParam.IntOversampling = 1;
 80007ec:	4b3f      	ldr	r3, [pc, #252]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007ee:	2201      	movs	r2, #1
 80007f0:	625a      	str	r2, [r3, #36]	; 0x24
  HAL_DFSDM_FilterInit(&hdfsdm1_filter1);
 80007f2:	483e      	ldr	r0, [pc, #248]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80007f4:	f001 ff04 	bl	8002600 <HAL_DFSDM_FilterInit>
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 80007f8:	4b3e      	ldr	r3, [pc, #248]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 80007fa:	4a3f      	ldr	r2, [pc, #252]	; (80008f8 <MX_DFSDM1_Init+0x1a8>)
 80007fc:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = ENABLE;
 80007fe:	4b3d      	ldr	r3, [pc, #244]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000800:	2201      	movs	r2, #1
 8000802:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 8000804:	4b3b      	ldr	r3, [pc, #236]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000806:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800080a:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 4;
 800080c:	4b39      	ldr	r3, [pc, #228]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 800080e:	2204      	movs	r2, #4
 8000810:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000812:	4b38      	ldr	r3, [pc, #224]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000814:	2200      	movs	r2, #0
 8000816:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000818:	4b36      	ldr	r3, [pc, #216]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 800081a:	2200      	movs	r2, #0
 800081c:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 800081e:	4b35      	ldr	r3, [pc, #212]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000820:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000824:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000826:	4b33      	ldr	r3, [pc, #204]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000828:	2200      	movs	r2, #0
 800082a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800082c:	4b31      	ldr	r3, [pc, #196]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 800082e:	2204      	movs	r2, #4
 8000830:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000832:	4b30      	ldr	r3, [pc, #192]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000834:	2200      	movs	r2, #0
 8000836:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 8000838:	4b2e      	ldr	r3, [pc, #184]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 800083a:	2201      	movs	r2, #1
 800083c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0;
 800083e:	4b2d      	ldr	r3, [pc, #180]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000840:	2200      	movs	r2, #0
 8000842:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 0x00;
 8000844:	4b2b      	ldr	r3, [pc, #172]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 8000846:	2200      	movs	r2, #0
 8000848:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 800084a:	482a      	ldr	r0, [pc, #168]	; (80008f4 <MX_DFSDM1_Init+0x1a4>)
 800084c:	f001 fe18 	bl	8002480 <HAL_DFSDM_ChannelInit>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <MX_DFSDM1_Init+0x10a>
  {
    Error_Handler();
 8000856:	f000 fc75 	bl	8001144 <Error_Handler>
  }
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 800085a:	4b28      	ldr	r3, [pc, #160]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 800085c:	4a28      	ldr	r2, [pc, #160]	; (8000900 <MX_DFSDM1_Init+0x1b0>)
 800085e:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000860:	4b26      	ldr	r3, [pc, #152]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 8000862:	2201      	movs	r2, #1
 8000864:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_AUDIO;
 8000866:	4b25      	ldr	r3, [pc, #148]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 8000868:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800086c:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 4;
 800086e:	4b23      	ldr	r3, [pc, #140]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 8000870:	2204      	movs	r2, #4
 8000872:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000874:	4b21      	ldr	r3, [pc, #132]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 8000876:	2200      	movs	r2, #0
 8000878:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 800087a:	4b20      	ldr	r3, [pc, #128]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 800087c:	2200      	movs	r2, #0
 800087e:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000880:	4b1e      	ldr	r3, [pc, #120]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 8000882:	2200      	movs	r2, #0
 8000884:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8000886:	4b1d      	ldr	r3, [pc, #116]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 8000888:	2200      	movs	r2, #0
 800088a:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 800088c:	4b1b      	ldr	r3, [pc, #108]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 800088e:	2204      	movs	r2, #4
 8000890:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000892:	4b1a      	ldr	r3, [pc, #104]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 8000894:	2200      	movs	r2, #0
 8000896:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 10;
 8000898:	4b18      	ldr	r3, [pc, #96]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 800089a:	220a      	movs	r2, #10
 800089c:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 800089e:	4b17      	ldr	r3, [pc, #92]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x02;
 80008a4:	4b15      	ldr	r3, [pc, #84]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 80008a6:	2202      	movs	r2, #2
 80008a8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 80008aa:	4814      	ldr	r0, [pc, #80]	; (80008fc <MX_DFSDM1_Init+0x1ac>)
 80008ac:	f001 fde8 	bl	8002480 <HAL_DFSDM_ChannelInit>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_DFSDM1_Init+0x16a>
  {
    Error_Handler();
 80008b6:	f000 fc45 	bl	8001144 <Error_Handler>
  }
  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_1, DFSDM_CONTINUOUS_CONV_ON);
 80008ba:	2201      	movs	r2, #1
 80008bc:	4911      	ldr	r1, [pc, #68]	; (8000904 <MX_DFSDM1_Init+0x1b4>)
 80008be:	4809      	ldr	r0, [pc, #36]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 80008c0:	f001 ff78 	bl	80027b4 <HAL_DFSDM_FilterConfigRegChannel>
  HAL_DFSDM_FilterConfigInjChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_1);
 80008c4:	490f      	ldr	r1, [pc, #60]	; (8000904 <MX_DFSDM1_Init+0x1b4>)
 80008c6:	4807      	ldr	r0, [pc, #28]	; (80008e4 <MX_DFSDM1_Init+0x194>)
 80008c8:	f001 ffba 	bl	8002840 <HAL_DFSDM_FilterConfigInjChannel>
  HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter1, DFSDM_CHANNEL_1, DFSDM_CONTINUOUS_CONV_ON);
 80008cc:	2201      	movs	r2, #1
 80008ce:	490d      	ldr	r1, [pc, #52]	; (8000904 <MX_DFSDM1_Init+0x1b4>)
 80008d0:	4806      	ldr	r0, [pc, #24]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80008d2:	f001 ff6f 	bl	80027b4 <HAL_DFSDM_FilterConfigRegChannel>
  HAL_DFSDM_FilterConfigInjChannel(&hdfsdm1_filter1, DFSDM_CHANNEL_0);
 80008d6:	2101      	movs	r1, #1
 80008d8:	4804      	ldr	r0, [pc, #16]	; (80008ec <MX_DFSDM1_Init+0x19c>)
 80008da:	f001 ffb1 	bl	8002840 <HAL_DFSDM_FilterConfigInjChannel>
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	200000f8 	.word	0x200000f8
 80008e8:	40017500 	.word	0x40017500
 80008ec:	2000014c 	.word	0x2000014c
 80008f0:	40017580 	.word	0x40017580
 80008f4:	200001a0 	.word	0x200001a0
 80008f8:	40017400 	.word	0x40017400
 80008fc:	200001d8 	.word	0x200001d8
 8000900:	40017420 	.word	0x40017420
 8000904:	00010002 	.word	0x00010002

08000908 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b08a      	sub	sp, #40	; 0x28
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	2200      	movs	r2, #0
 8000916:	601a      	str	r2, [r3, #0]
 8000918:	605a      	str	r2, [r3, #4]
 800091a:	609a      	str	r2, [r3, #8]
 800091c:	60da      	str	r2, [r3, #12]
 800091e:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8000920:	4b63      	ldr	r3, [pc, #396]	; (8000ab0 <HAL_DFSDM_FilterMspInit+0x1a8>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	2b00      	cmp	r3, #0
 8000926:	d145      	bne.n	80009b4 <HAL_DFSDM_FilterMspInit+0xac>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000928:	4b62      	ldr	r3, [pc, #392]	; (8000ab4 <HAL_DFSDM_FilterMspInit+0x1ac>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	3301      	adds	r3, #1
 800092e:	4a61      	ldr	r2, [pc, #388]	; (8000ab4 <HAL_DFSDM_FilterMspInit+0x1ac>)
 8000930:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000932:	4b60      	ldr	r3, [pc, #384]	; (8000ab4 <HAL_DFSDM_FilterMspInit+0x1ac>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	2b01      	cmp	r3, #1
 8000938:	d10b      	bne.n	8000952 <HAL_DFSDM_FilterMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800093a:	4b5f      	ldr	r3, [pc, #380]	; (8000ab8 <HAL_DFSDM_FilterMspInit+0x1b0>)
 800093c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800093e:	4a5e      	ldr	r2, [pc, #376]	; (8000ab8 <HAL_DFSDM_FilterMspInit+0x1b0>)
 8000940:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000944:	6453      	str	r3, [r2, #68]	; 0x44
 8000946:	4b5c      	ldr	r3, [pc, #368]	; (8000ab8 <HAL_DFSDM_FilterMspInit+0x1b0>)
 8000948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000952:	4b59      	ldr	r3, [pc, #356]	; (8000ab8 <HAL_DFSDM_FilterMspInit+0x1b0>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	4a58      	ldr	r2, [pc, #352]	; (8000ab8 <HAL_DFSDM_FilterMspInit+0x1b0>)
 8000958:	f043 0308 	orr.w	r3, r3, #8
 800095c:	6313      	str	r3, [r2, #48]	; 0x30
 800095e:	4b56      	ldr	r3, [pc, #344]	; (8000ab8 <HAL_DFSDM_FilterMspInit+0x1b0>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	f003 0308 	and.w	r3, r3, #8
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PD6     ------> DFSDM1_DATIN1
    PD3     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800096a:	2340      	movs	r3, #64	; 0x40
 800096c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000972:	2302      	movs	r3, #2
 8000974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000976:	2303      	movs	r3, #3
 8000978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 800097a:	230a      	movs	r3, #10
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800097e:	f107 0314 	add.w	r3, r7, #20
 8000982:	4619      	mov	r1, r3
 8000984:	484d      	ldr	r0, [pc, #308]	; (8000abc <HAL_DFSDM_FilterMspInit+0x1b4>)
 8000986:	f002 fcad 	bl	80032e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800098a:	2308      	movs	r3, #8
 800098c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098e:	2302      	movs	r3, #2
 8000990:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000992:	2302      	movs	r3, #2
 8000994:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000996:	2303      	movs	r3, #3
 8000998:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 800099a:	2303      	movs	r3, #3
 800099c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4619      	mov	r1, r3
 80009a4:	4845      	ldr	r0, [pc, #276]	; (8000abc <HAL_DFSDM_FilterMspInit+0x1b4>)
 80009a6:	f002 fc9d 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 80009aa:	4b41      	ldr	r3, [pc, #260]	; (8000ab0 <HAL_DFSDM_FilterMspInit+0x1a8>)
 80009ac:	681b      	ldr	r3, [r3, #0]
 80009ae:	3301      	adds	r3, #1
 80009b0:	4a3f      	ldr	r2, [pc, #252]	; (8000ab0 <HAL_DFSDM_FilterMspInit+0x1a8>)
 80009b2:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a41      	ldr	r2, [pc, #260]	; (8000ac0 <HAL_DFSDM_FilterMspInit+0x1b8>)
 80009ba:	4293      	cmp	r3, r2
 80009bc:	d137      	bne.n	8000a2e <HAL_DFSDM_FilterMspInit+0x126>
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 80009be:	4b41      	ldr	r3, [pc, #260]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009c0:	4a41      	ldr	r2, [pc, #260]	; (8000ac8 <HAL_DFSDM_FilterMspInit+0x1c0>)
 80009c2:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_8;
 80009c4:	4b3f      	ldr	r3, [pc, #252]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80009ca:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80009cc:	4b3d      	ldr	r3, [pc, #244]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80009d2:	4b3c      	ldr	r3, [pc, #240]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80009d8:	4b3a      	ldr	r3, [pc, #232]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009da:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80009de:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80009e0:	4b38      	ldr	r3, [pc, #224]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009e2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009e6:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80009e8:	4b36      	ldr	r3, [pc, #216]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009ee:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80009f0:	4b34      	ldr	r3, [pc, #208]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009f2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80009f6:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 80009f8:	4b32      	ldr	r3, [pc, #200]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 80009fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80009fe:	621a      	str	r2, [r3, #32]
    hdma_dfsdm1_flt0.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a00:	4b30      	ldr	r3, [pc, #192]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000a06:	482f      	ldr	r0, [pc, #188]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 8000a08:	f002 f8c6 	bl	8002b98 <HAL_DMA_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <HAL_DFSDM_FilterMspInit+0x10e>
    {
      Error_Handler();
 8000a12:	f000 fb97 	bl	8001144 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	4a2a      	ldr	r2, [pc, #168]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 8000a1a:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a1c:	4a29      	ldr	r2, [pc, #164]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	4a27      	ldr	r2, [pc, #156]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 8000a26:	629a      	str	r2, [r3, #40]	; 0x28
 8000a28:	4a26      	ldr	r2, [pc, #152]	; (8000ac4 <HAL_DFSDM_FilterMspInit+0x1bc>)
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	6393      	str	r3, [r2, #56]	; 0x38
  }

    /* DFSDM1_FLT1 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter1){
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a26      	ldr	r2, [pc, #152]	; (8000acc <HAL_DFSDM_FilterMspInit+0x1c4>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d137      	bne.n	8000aa8 <HAL_DFSDM_FilterMspInit+0x1a0>
    hdma_dfsdm1_flt1.Instance = DMA2_Stream5;
 8000a38:	4b25      	ldr	r3, [pc, #148]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a3a:	4a26      	ldr	r2, [pc, #152]	; (8000ad4 <HAL_DFSDM_FilterMspInit+0x1cc>)
 8000a3c:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt1.Init.Channel = DMA_CHANNEL_8;
 8000a3e:	4b24      	ldr	r3, [pc, #144]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000a44:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a46:	4b22      	ldr	r3, [pc, #136]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a4c:	4b20      	ldr	r3, [pc, #128]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt1.Init.MemInc = DMA_MINC_ENABLE;
 8000a52:	4b1f      	ldr	r3, [pc, #124]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a58:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000a5a:	4b1d      	ldr	r3, [pc, #116]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000a60:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000a62:	4b1b      	ldr	r3, [pc, #108]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a68:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt1.Init.Mode = DMA_CIRCULAR;
 8000a6a:	4b19      	ldr	r3, [pc, #100]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000a70:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt1.Init.Priority = DMA_PRIORITY_HIGH;
 8000a72:	4b17      	ldr	r3, [pc, #92]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a74:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000a78:	621a      	str	r2, [r3, #32]
    hdma_dfsdm1_flt1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a7a:	4b15      	ldr	r3, [pc, #84]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt1) != HAL_OK)
 8000a80:	4813      	ldr	r0, [pc, #76]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a82:	f002 f889 	bl	8002b98 <HAL_DMA_Init>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <HAL_DFSDM_FilterMspInit+0x188>
    {
      Error_Handler();
 8000a8c:	f000 fb5a 	bl	8001144 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt1);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	4a0f      	ldr	r2, [pc, #60]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a94:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a96:	4a0e      	ldr	r2, [pc, #56]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt1);
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4a0c      	ldr	r2, [pc, #48]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000aa0:	629a      	str	r2, [r3, #40]	; 0x28
 8000aa2:	4a0b      	ldr	r2, [pc, #44]	; (8000ad0 <HAL_DFSDM_FilterMspInit+0x1c8>)
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	6393      	str	r3, [r2, #56]	; 0x38
  }

}
 8000aa8:	bf00      	nop
 8000aaa:	3728      	adds	r7, #40	; 0x28
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	200002d4 	.word	0x200002d4
 8000ab4:	200002d0 	.word	0x200002d0
 8000ab8:	40023800 	.word	0x40023800
 8000abc:	40020c00 	.word	0x40020c00
 8000ac0:	40017500 	.word	0x40017500
 8000ac4:	20000210 	.word	0x20000210
 8000ac8:	40026410 	.word	0x40026410
 8000acc:	40017580 	.word	0x40017580
 8000ad0:	20000270 	.word	0x20000270
 8000ad4:	40026488 	.word	0x40026488

08000ad8 <HAL_DFSDM_ChannelMspInit>:


void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08a      	sub	sp, #40	; 0x28
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae0:	f107 0314 	add.w	r3, r7, #20
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
 8000aea:	609a      	str	r2, [r3, #8]
 8000aec:	60da      	str	r2, [r3, #12]
 8000aee:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8000af0:	4b26      	ldr	r3, [pc, #152]	; (8000b8c <HAL_DFSDM_ChannelMspInit+0xb4>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d145      	bne.n	8000b84 <HAL_DFSDM_ChannelMspInit+0xac>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8000af8:	4b25      	ldr	r3, [pc, #148]	; (8000b90 <HAL_DFSDM_ChannelMspInit+0xb8>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	3301      	adds	r3, #1
 8000afe:	4a24      	ldr	r2, [pc, #144]	; (8000b90 <HAL_DFSDM_ChannelMspInit+0xb8>)
 8000b00:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8000b02:	4b23      	ldr	r3, [pc, #140]	; (8000b90 <HAL_DFSDM_ChannelMspInit+0xb8>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d10b      	bne.n	8000b22 <HAL_DFSDM_ChannelMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8000b0a:	4b22      	ldr	r3, [pc, #136]	; (8000b94 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0e:	4a21      	ldr	r2, [pc, #132]	; (8000b94 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000b10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8000b14:	6453      	str	r3, [r2, #68]	; 0x44
 8000b16:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b1a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b22:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	4a1b      	ldr	r2, [pc, #108]	; (8000b94 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000b28:	f043 0308 	orr.w	r3, r3, #8
 8000b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2e:	4b19      	ldr	r3, [pc, #100]	; (8000b94 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	f003 0308 	and.w	r3, r3, #8
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PD6     ------> DFSDM1_DATIN1
    PD3     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000b3a:	2340      	movs	r3, #64	; 0x40
 8000b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b42:	2302      	movs	r3, #2
 8000b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b46:	2303      	movs	r3, #3
 8000b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_DFSDM1;
 8000b4a:	230a      	movs	r3, #10
 8000b4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b4e:	f107 0314 	add.w	r3, r7, #20
 8000b52:	4619      	mov	r1, r3
 8000b54:	4810      	ldr	r0, [pc, #64]	; (8000b98 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000b56:	f002 fbc5 	bl	80032e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000b5a:	2308      	movs	r3, #8
 8000b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000b62:	2302      	movs	r3, #2
 8000b64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b66:	2303      	movs	r3, #3
 8000b68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM1;
 8000b6a:	2303      	movs	r3, #3
 8000b6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b6e:	f107 0314 	add.w	r3, r7, #20
 8000b72:	4619      	mov	r1, r3
 8000b74:	4808      	ldr	r0, [pc, #32]	; (8000b98 <HAL_DFSDM_ChannelMspInit+0xc0>)
 8000b76:	f002 fbb5 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000b7a:	4b04      	ldr	r3, [pc, #16]	; (8000b8c <HAL_DFSDM_ChannelMspInit+0xb4>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	4a02      	ldr	r2, [pc, #8]	; (8000b8c <HAL_DFSDM_ChannelMspInit+0xb4>)
 8000b82:	6013      	str	r3, [r2, #0]
  }
}
 8000b84:	bf00      	nop
 8000b86:	3728      	adds	r7, #40	; 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	200002d4 	.word	0x200002d4
 8000b90:	200002d0 	.word	0x200002d0
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40020c00 	.word	0x40020c00

08000b9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000ba2:	4b1c      	ldr	r3, [pc, #112]	; (8000c14 <MX_DMA_Init+0x78>)
 8000ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba6:	4a1b      	ldr	r2, [pc, #108]	; (8000c14 <MX_DMA_Init+0x78>)
 8000ba8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000bac:	6313      	str	r3, [r2, #48]	; 0x30
 8000bae:	4b19      	ldr	r3, [pc, #100]	; (8000c14 <MX_DMA_Init+0x78>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000bb6:	607b      	str	r3, [r7, #4]
 8000bb8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	2038      	movs	r0, #56	; 0x38
 8000bc0:	f001 fb3d 	bl	800223e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000bc4:	2038      	movs	r0, #56	; 0x38
 8000bc6:	f001 fb56 	bl	8002276 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2100      	movs	r1, #0
 8000bce:	2039      	movs	r0, #57	; 0x39
 8000bd0:	f001 fb35 	bl	800223e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000bd4:	2039      	movs	r0, #57	; 0x39
 8000bd6:	f001 fb4e 	bl	8002276 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	2100      	movs	r1, #0
 8000bde:	203b      	movs	r0, #59	; 0x3b
 8000be0:	f001 fb2d 	bl	800223e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000be4:	203b      	movs	r0, #59	; 0x3b
 8000be6:	f001 fb46 	bl	8002276 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 0, 0);
 8000bea:	2200      	movs	r2, #0
 8000bec:	2100      	movs	r1, #0
 8000bee:	2044      	movs	r0, #68	; 0x44
 8000bf0:	f001 fb25 	bl	800223e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8000bf4:	2044      	movs	r0, #68	; 0x44
 8000bf6:	f001 fb3e 	bl	8002276 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	2100      	movs	r1, #0
 8000bfe:	2045      	movs	r0, #69	; 0x45
 8000c00:	f001 fb1d 	bl	800223e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8000c04:	2045      	movs	r0, #69	; 0x45
 8000c06:	f001 fb36 	bl	8002276 <HAL_NVIC_EnableIRQ>

}
 8000c0a:	bf00      	nop
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40023800 	.word	0x40023800

08000c18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b08e      	sub	sp, #56	; 0x38
 8000c1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c1e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c22:	2200      	movs	r2, #0
 8000c24:	601a      	str	r2, [r3, #0]
 8000c26:	605a      	str	r2, [r3, #4]
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	60da      	str	r2, [r3, #12]
 8000c2c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c2e:	4b5d      	ldr	r3, [pc, #372]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	4a5c      	ldr	r2, [pc, #368]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c34:	f043 0304 	orr.w	r3, r3, #4
 8000c38:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3a:	4b5a      	ldr	r3, [pc, #360]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	f003 0304 	and.w	r3, r3, #4
 8000c42:	623b      	str	r3, [r7, #32]
 8000c44:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c46:	4b57      	ldr	r3, [pc, #348]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a56      	ldr	r2, [pc, #344]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c4c:	f043 0310 	orr.w	r3, r3, #16
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b54      	ldr	r3, [pc, #336]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f003 0310 	and.w	r3, r3, #16
 8000c5a:	61fb      	str	r3, [r7, #28]
 8000c5c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c5e:	4b51      	ldr	r3, [pc, #324]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	4a50      	ldr	r2, [pc, #320]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c64:	f043 0308 	orr.w	r3, r3, #8
 8000c68:	6313      	str	r3, [r2, #48]	; 0x30
 8000c6a:	4b4e      	ldr	r3, [pc, #312]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	f003 0308 	and.w	r3, r3, #8
 8000c72:	61bb      	str	r3, [r7, #24]
 8000c74:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c76:	4b4b      	ldr	r3, [pc, #300]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	4a4a      	ldr	r2, [pc, #296]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6313      	str	r3, [r2, #48]	; 0x30
 8000c82:	4b48      	ldr	r3, [pc, #288]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	617b      	str	r3, [r7, #20]
 8000c8c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c8e:	4b45      	ldr	r3, [pc, #276]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	4a44      	ldr	r2, [pc, #272]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c98:	6313      	str	r3, [r2, #48]	; 0x30
 8000c9a:	4b42      	ldr	r3, [pc, #264]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000ca2:	613b      	str	r3, [r7, #16]
 8000ca4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ca6:	4b3f      	ldr	r3, [pc, #252]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000caa:	4a3e      	ldr	r2, [pc, #248]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb2:	4b3c      	ldr	r3, [pc, #240]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cba:	60fb      	str	r3, [r7, #12]
 8000cbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000cbe:	4b39      	ldr	r3, [pc, #228]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc2:	4a38      	ldr	r2, [pc, #224]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cca:	4b36      	ldr	r3, [pc, #216]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000cd2:	60bb      	str	r3, [r7, #8]
 8000cd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000cd6:	4b33      	ldr	r3, [pc, #204]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cda:	4a32      	ldr	r2, [pc, #200]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cdc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ce2:	4b30      	ldr	r3, [pc, #192]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000cea:	607b      	str	r3, [r7, #4]
 8000cec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cee:	4b2d      	ldr	r3, [pc, #180]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	4a2c      	ldr	r2, [pc, #176]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cf4:	f043 0302 	orr.w	r3, r3, #2
 8000cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfa:	4b2a      	ldr	r3, [pc, #168]	; (8000da4 <MX_GPIO_Init+0x18c>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	f003 0302 	and.w	r3, r3, #2
 8000d02:	603b      	str	r3, [r7, #0]
 8000d04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000d06:	2200      	movs	r2, #0
 8000d08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d0c:	4826      	ldr	r0, [pc, #152]	; (8000da8 <MX_GPIO_Init+0x190>)
 8000d0e:	f002 fcad 	bl	800366c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOJ, LED3_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	210b      	movs	r1, #11
 8000d16:	4825      	ldr	r0, [pc, #148]	; (8000dac <MX_GPIO_Init+0x194>)
 8000d18:	f002 fca8 	bl	800366c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PUSH_BUTTON_Pin;
 8000d1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d22:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000d26:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d30:	4619      	mov	r1, r3
 8000d32:	481f      	ldr	r0, [pc, #124]	; (8000db0 <MX_GPIO_Init+0x198>)
 8000d34:	f002 fad6 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED0_Pin;
 8000d38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d42:	2300      	movs	r3, #0
 8000d44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d46:	2300      	movs	r3, #0
 8000d48:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	4815      	ldr	r0, [pc, #84]	; (8000da8 <MX_GPIO_Init+0x190>)
 8000d52:	f002 fac7 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PJPin PJPin PJPin */
  GPIO_InitStruct.Pin = LED3_Pin|LED1_Pin|LED2_Pin;
 8000d56:	230b      	movs	r3, #11
 8000d58:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	2300      	movs	r3, #0
 8000d64:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8000d66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	480f      	ldr	r0, [pc, #60]	; (8000dac <MX_GPIO_Init+0x194>)
 8000d6e:	f002 fab9 	bl	80032e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d84:	4619      	mov	r1, r3
 8000d86:	480b      	ldr	r0, [pc, #44]	; (8000db4 <MX_GPIO_Init+0x19c>)
 8000d88:	f002 faac 	bl	80032e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2028      	movs	r0, #40	; 0x28
 8000d92:	f001 fa54 	bl	800223e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d96:	2028      	movs	r0, #40	; 0x28
 8000d98:	f001 fa6d 	bl	8002276 <HAL_NVIC_EnableIRQ>

}
 8000d9c:	bf00      	nop
 8000d9e:	3738      	adds	r7, #56	; 0x38
 8000da0:	46bd      	mov	sp, r7
 8000da2:	bd80      	pop	{r7, pc}
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40022000 	.word	0x40022000
 8000dac:	40022400 	.word	0x40022400
 8000db0:	40020800 	.word	0x40020800
 8000db4:	40020400 	.word	0x40020400

08000db8 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000dbc:	f3bf 8f4f 	dsb	sy
}
 8000dc0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000dc2:	f3bf 8f6f 	isb	sy
}
 8000dc6:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000dc8:	4b0d      	ldr	r3, [pc, #52]	; (8000e00 <SCB_EnableICache+0x48>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000dd0:	f3bf 8f4f 	dsb	sy
}
 8000dd4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000dd6:	f3bf 8f6f 	isb	sy
}
 8000dda:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000ddc:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <SCB_EnableICache+0x48>)
 8000dde:	695b      	ldr	r3, [r3, #20]
 8000de0:	4a07      	ldr	r2, [pc, #28]	; (8000e00 <SCB_EnableICache+0x48>)
 8000de2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000de6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000de8:	f3bf 8f4f 	dsb	sy
}
 8000dec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000dee:	f3bf 8f6f 	isb	sy
}
 8000df2:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8000df4:	bf00      	nop
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
 8000dfe:	bf00      	nop
 8000e00:	e000ed00 	.word	0xe000ed00

08000e04 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b085      	sub	sp, #20
 8000e08:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8000e0a:	4b1f      	ldr	r3, [pc, #124]	; (8000e88 <SCB_EnableDCache+0x84>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000e12:	f3bf 8f4f 	dsb	sy
}
 8000e16:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000e18:	4b1b      	ldr	r3, [pc, #108]	; (8000e88 <SCB_EnableDCache+0x84>)
 8000e1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000e1e:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	0b5b      	lsrs	r3, r3, #13
 8000e24:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000e28:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	08db      	lsrs	r3, r3, #3
 8000e2e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000e32:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	015a      	lsls	r2, r3, #5
 8000e38:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000e3c:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000e42:	4911      	ldr	r1, [pc, #68]	; (8000e88 <SCB_EnableDCache+0x84>)
 8000e44:	4313      	orrs	r3, r2
 8000e46:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	1e5a      	subs	r2, r3, #1
 8000e4e:	60ba      	str	r2, [r7, #8]
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d1ef      	bne.n	8000e34 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	1e5a      	subs	r2, r3, #1
 8000e58:	60fa      	str	r2, [r7, #12]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d1e5      	bne.n	8000e2a <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e5e:	f3bf 8f4f 	dsb	sy
}
 8000e62:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000e64:	4b08      	ldr	r3, [pc, #32]	; (8000e88 <SCB_EnableDCache+0x84>)
 8000e66:	695b      	ldr	r3, [r3, #20]
 8000e68:	4a07      	ldr	r2, [pc, #28]	; (8000e88 <SCB_EnableDCache+0x84>)
 8000e6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e6e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e70:	f3bf 8f4f 	dsb	sy
}
 8000e74:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e76:	f3bf 8f6f 	isb	sy
}
 8000e7a:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000e7c:	bf00      	nop
 8000e7e:	3714      	adds	r7, #20
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b09c      	sub	sp, #112	; 0x70
 8000e90:	af00      	add	r7, sp, #0
	char directory_name[35];
	char file_path [35];
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000e92:	f7ff ff91 	bl	8000db8 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000e96:	f7ff ffb5 	bl	8000e04 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e9a:	f000 fde0 	bl	8001a5e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e9e:	f000 f8af 	bl	8001000 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000ea2:	f000 f91f 	bl	80010e4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ea6:	f7ff feb7 	bl	8000c18 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eaa:	f7ff fe77 	bl	8000b9c <MX_DMA_Init>
  MX_DFSDM1_Init();
 8000eae:	f7ff fc4f 	bl	8000750 <MX_DFSDM1_Init>
  MX_SAI2_Init();
 8000eb2:	f000 f9e7 	bl	8001284 <MX_SAI2_Init>
  MX_ADC1_Init();
 8000eb6:	f7ff fb95 	bl	80005e4 <MX_ADC1_Init>
  MX_UART4_Init();
 8000eba:	f000 fcf5 	bl	80018a8 <MX_UART4_Init>
  MX_CRC_Init();
 8000ebe:	f7ff fc05 	bl	80006cc <MX_CRC_Init>
  MX_RTC_Init();
 8000ec2:	f000 f945 	bl	8001150 <MX_RTC_Init>
  MX_SDMMC1_SD_Init();
 8000ec6:	f000 fae7 	bl	8001498 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8000eca:	f007 f881 	bl	8007fd0 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  /* Start DFSDM conversions */
    if(HAL_OK != HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter1, RightRecBuff, 2048))
 8000ece:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ed2:	4942      	ldr	r1, [pc, #264]	; (8000fdc <main+0x150>)
 8000ed4:	4842      	ldr	r0, [pc, #264]	; (8000fe0 <main+0x154>)
 8000ed6:	f001 fce3 	bl	80028a0 <HAL_DFSDM_FilterRegularStart_DMA>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <main+0x58>
    {
      Error_Handler();
 8000ee0:	f000 f930 	bl	8001144 <Error_Handler>
    }
    if(HAL_OK != HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, LeftRecBuff, 2048))
 8000ee4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000ee8:	493e      	ldr	r1, [pc, #248]	; (8000fe4 <main+0x158>)
 8000eea:	483f      	ldr	r0, [pc, #252]	; (8000fe8 <main+0x15c>)
 8000eec:	f001 fcd8 	bl	80028a0 <HAL_DFSDM_FilterRegularStart_DMA>
 8000ef0:	4603      	mov	r3, r0
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d001      	beq.n	8000efa <main+0x6e>
    {
      Error_Handler();
 8000ef6:	f000 f925 	bl	8001144 <Error_Handler>
    }


	SDInit();
 8000efa:	f009 fed5 	bl	800aca8 <SDInit>
	 HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, 1);
 8000efe:	2201      	movs	r2, #1
 8000f00:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f04:	4839      	ldr	r0, [pc, #228]	; (8000fec <main+0x160>)
 8000f06:	f002 fbb1 	bl	800366c <HAL_GPIO_WritePin>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  //wait for th temper button to be pressed
	  while (!recording);
 8000f0a:	bf00      	nop
 8000f0c:	4b38      	ldr	r3, [pc, #224]	; (8000ff0 <main+0x164>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d0fb      	beq.n	8000f0c <main+0x80>
	  // debouncing
	  HAL_Delay(250);
 8000f14:	20fa      	movs	r0, #250	; 0xfa
 8000f16:	f000 fdff 	bl	8001b18 <HAL_Delay>
	  recording = 1;
 8000f1a:	4b35      	ldr	r3, [pc, #212]	; (8000ff0 <main+0x164>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	601a      	str	r2, [r3, #0]
	  //reset the buffer
	  BufferCtl.fptr = 0;
 8000f20:	4b34      	ldr	r3, [pc, #208]	; (8000ff4 <main+0x168>)
 8000f22:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 8000f26:	461a      	mov	r2, r3
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
	  BufferCtl.wr_state = BUFFER_EMPTY;
 8000f2e:	4b31      	ldr	r3, [pc, #196]	; (8000ff4 <main+0x168>)
 8000f30:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 8000f34:	2200      	movs	r2, #0
 8000f36:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
	  //LED0 on = recording
	  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, 0);
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f40:	482a      	ldr	r0, [pc, #168]	; (8000fec <main+0x160>)
 8000f42:	f002 fb93 	bl	800366c <HAL_GPIO_WritePin>
	  //qaits until the button is pressed again or for the buffer to be full
	  while (recording && BufferCtl.wr_state == BUFFER_EMPTY)
 8000f46:	e001      	b.n	8000f4c <main+0xc0>
	  {
		  //sends the microphone data to the buffer
		  checkMicrophone();
 8000f48:	f009 fd9e 	bl	800aa88 <checkMicrophone>
	  while (recording && BufferCtl.wr_state == BUFFER_EMPTY)
 8000f4c:	4b28      	ldr	r3, [pc, #160]	; (8000ff0 <main+0x164>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d006      	beq.n	8000f62 <main+0xd6>
 8000f54:	4b27      	ldr	r3, [pc, #156]	; (8000ff4 <main+0x168>)
 8000f56:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 8000f5a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d0f2      	beq.n	8000f48 <main+0xbc>
	  }
	  HAL_Delay(250);
 8000f62:	20fa      	movs	r0, #250	; 0xfa
 8000f64:	f000 fdd8 	bl	8001b18 <HAL_Delay>
	  recording = 0;
 8000f68:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <main+0x164>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
	  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, 1);
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f74:	481d      	ldr	r0, [pc, #116]	; (8000fec <main+0x160>)
 8000f76:	f002 fb79 	bl	800366c <HAL_GPIO_WritePin>
	  //creates the header
	  WavProcess_EncInit(DEFAULT_AUDIO_IN_FREQ, pHeaderBuff);
 8000f7a:	491f      	ldr	r1, [pc, #124]	; (8000ff8 <main+0x16c>)
 8000f7c:	f44f 507a 	mov.w	r0, #16000	; 0x3e80
 8000f80:	f009 fefa 	bl	800ad78 <WavProcess_EncInit>
	  //read date to folder name
	  get_date((char*)directory_name);
 8000f84:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f009 fe33 	bl	800abf4 <get_date>
	  //read time and date
	  get_time_filename((char*)file_name);
 8000f8e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f92:	4618      	mov	r0, r3
 8000f94:	f009 fe50 	bl	800ac38 <get_time_filename>
	  sprintf((char*)file_path,"%s/%s",directory_name, file_name);
 8000f98:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000f9c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000fa0:	1d38      	adds	r0, r7, #4
 8000fa2:	4916      	ldr	r1, [pc, #88]	; (8000ffc <main+0x170>)
 8000fa4:	f00a f978 	bl	800b298 <siprintf>
	  //creates a file with the date
	  f_mkdir ((char*)(directory_name));
 8000fa8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000fac:	4618      	mov	r0, r3
 8000fae:	f009 fbd0 	bl	800a752 <f_mkdir>
	  //write to the sd card
	  createFile((char*)file_path);
 8000fb2:	1d3b      	adds	r3, r7, #4
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f009 fe8b 	bl	800acd0 <createFile>
	  writeToFile(pHeaderBuff, sizeof(WAVE_FormatTypeDef));
 8000fba:	212c      	movs	r1, #44	; 0x2c
 8000fbc:	480e      	ldr	r0, [pc, #56]	; (8000ff8 <main+0x16c>)
 8000fbe:	f009 fe9f 	bl	800ad00 <writeToFile>
	  writeToFile((uint8_t*)BufferCtl.pcm_buff, BufferCtl.size);
 8000fc2:	4b0c      	ldr	r3, [pc, #48]	; (8000ff4 <main+0x168>)
 8000fc4:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 8000fc8:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8000fcc:	4619      	mov	r1, r3
 8000fce:	4809      	ldr	r0, [pc, #36]	; (8000ff4 <main+0x168>)
 8000fd0:	f009 fe96 	bl	800ad00 <writeToFile>
	  SDclose();
 8000fd4:	f009 fea8 	bl	800ad28 <SDclose>
  {
 8000fd8:	e797      	b.n	8000f0a <main+0x7e>
 8000fda:	bf00      	nop
 8000fdc:	200022dc 	.word	0x200022dc
 8000fe0:	2000014c 	.word	0x2000014c
 8000fe4:	200002dc 	.word	0x200002dc
 8000fe8:	200000f8 	.word	0x200000f8
 8000fec:	40022000 	.word	0x40022000
 8000ff0:	200002d8 	.word	0x200002d8
 8000ff4:	20004abc 	.word	0x20004abc
 8000ff8:	20052cd0 	.word	0x20052cd0
 8000ffc:	0800b98c 	.word	0x0800b98c

08001000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b094      	sub	sp, #80	; 0x50
 8001004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 031c 	add.w	r3, r7, #28
 800100a:	2234      	movs	r2, #52	; 0x34
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f00a f84a 	bl	800b0a8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	f107 0308 	add.w	r3, r7, #8
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
 8001022:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001024:	4b2d      	ldr	r3, [pc, #180]	; (80010dc <SystemClock_Config+0xdc>)
 8001026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001028:	4a2c      	ldr	r2, [pc, #176]	; (80010dc <SystemClock_Config+0xdc>)
 800102a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800102e:	6413      	str	r3, [r2, #64]	; 0x40
 8001030:	4b2a      	ldr	r3, [pc, #168]	; (80010dc <SystemClock_Config+0xdc>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001038:	607b      	str	r3, [r7, #4]
 800103a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800103c:	4b28      	ldr	r3, [pc, #160]	; (80010e0 <SystemClock_Config+0xe0>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4a27      	ldr	r2, [pc, #156]	; (80010e0 <SystemClock_Config+0xe0>)
 8001042:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001046:	6013      	str	r3, [r2, #0]
 8001048:	4b25      	ldr	r3, [pc, #148]	; (80010e0 <SystemClock_Config+0xe0>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001050:	603b      	str	r3, [r7, #0]
 8001052:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001054:	2309      	movs	r3, #9
 8001056:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001058:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800105c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800105e:	2301      	movs	r3, #1
 8001060:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001062:	2302      	movs	r3, #2
 8001064:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001066:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800106a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 800106c:	2319      	movs	r3, #25
 800106e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8001070:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 8001074:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001076:	2302      	movs	r3, #2
 8001078:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 9;
 800107a:	2309      	movs	r3, #9
 800107c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800107e:	2302      	movs	r3, #2
 8001080:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001082:	f107 031c 	add.w	r3, r7, #28
 8001086:	4618      	mov	r0, r3
 8001088:	f002 fb72 	bl	8003770 <HAL_RCC_OscConfig>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001092:	f000 f857 	bl	8001144 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001096:	f002 fb1b 	bl	80036d0 <HAL_PWREx_EnableOverDrive>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80010a0:	f000 f850 	bl	8001144 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010a4:	230f      	movs	r3, #15
 80010a6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a8:	2302      	movs	r3, #2
 80010aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ac:	2300      	movs	r3, #0
 80010ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010b4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80010bc:	f107 0308 	add.w	r3, r7, #8
 80010c0:	2107      	movs	r1, #7
 80010c2:	4618      	mov	r0, r3
 80010c4:	f002 fe02 	bl	8003ccc <HAL_RCC_ClockConfig>
 80010c8:	4603      	mov	r3, r0
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d001      	beq.n	80010d2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80010ce:	f000 f839 	bl	8001144 <Error_Handler>
  }
}
 80010d2:	bf00      	nop
 80010d4:	3750      	adds	r7, #80	; 0x50
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	40023800 	.word	0x40023800
 80010e0:	40007000 	.word	0x40007000

080010e4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b0a4      	sub	sp, #144	; 0x90
 80010e8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010ea:	463b      	mov	r3, r7
 80010ec:	2290      	movs	r2, #144	; 0x90
 80010ee:	2100      	movs	r1, #0
 80010f0:	4618      	mov	r0, r3
 80010f2:	f009 ffd9 	bl	800b0a8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_DFSDM1_AUDIO
 80010f6:	4b12      	ldr	r3, [pc, #72]	; (8001140 <PeriphCommonClock_Config+0x5c>)
 80010f8:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI2|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 429;
 80010fa:	f240 13ad 	movw	r3, #429	; 0x1ad
 80010fe:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001100:	2302      	movs	r3, #2
 8001102:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 6;
 8001104:	2306      	movs	r3, #6
 8001106:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8001108:	2300      	movs	r3, #0
 800110a:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAIDivQ = 6;
 800110c:	2306      	movs	r3, #6
 800110e:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001110:	2300      	movs	r3, #0
 8001112:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 8001114:	2300      	movs	r3, #0
 8001116:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInitStruct.Dfsdm1AudioClockSelection = RCC_DFSDM1AUDIOCLKSOURCE_SAI2;
 8001118:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800111c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8001120:	2300      	movs	r3, #0
 8001122:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001126:	463b      	mov	r3, r7
 8001128:	4618      	mov	r0, r3
 800112a:	f002 ffb5 	bl	8004098 <HAL_RCCEx_PeriphCLKConfig>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <PeriphCommonClock_Config+0x54>
  {
    Error_Handler();
 8001134:	f000 f806 	bl	8001144 <Error_Handler>
  }
}
 8001138:	bf00      	nop
 800113a:	3790      	adds	r7, #144	; 0x90
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	18300000 	.word	0x18300000

08001144 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001148:	b672      	cpsid	i
}
 800114a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800114c:	e7fe      	b.n	800114c <Error_Handler+0x8>
	...

08001150 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b086      	sub	sp, #24
 8001154:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001156:	1d3b      	adds	r3, r7, #4
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
 800115c:	605a      	str	r2, [r3, #4]
 800115e:	609a      	str	r2, [r3, #8]
 8001160:	60da      	str	r2, [r3, #12]
 8001162:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001164:	2300      	movs	r3, #0
 8001166:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001168:	4b2d      	ldr	r3, [pc, #180]	; (8001220 <MX_RTC_Init+0xd0>)
 800116a:	4a2e      	ldr	r2, [pc, #184]	; (8001224 <MX_RTC_Init+0xd4>)
 800116c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800116e:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <MX_RTC_Init+0xd0>)
 8001170:	2200      	movs	r2, #0
 8001172:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001174:	4b2a      	ldr	r3, [pc, #168]	; (8001220 <MX_RTC_Init+0xd0>)
 8001176:	227f      	movs	r2, #127	; 0x7f
 8001178:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800117a:	4b29      	ldr	r3, [pc, #164]	; (8001220 <MX_RTC_Init+0xd0>)
 800117c:	22ff      	movs	r2, #255	; 0xff
 800117e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001180:	4b27      	ldr	r3, [pc, #156]	; (8001220 <MX_RTC_Init+0xd0>)
 8001182:	2200      	movs	r2, #0
 8001184:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001186:	4b26      	ldr	r3, [pc, #152]	; (8001220 <MX_RTC_Init+0xd0>)
 8001188:	2200      	movs	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800118c:	4b24      	ldr	r3, [pc, #144]	; (8001220 <MX_RTC_Init+0xd0>)
 800118e:	2200      	movs	r2, #0
 8001190:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001192:	4823      	ldr	r0, [pc, #140]	; (8001220 <MX_RTC_Init+0xd0>)
 8001194:	f003 fd1a 	bl	8004bcc <HAL_RTC_Init>
 8001198:	4603      	mov	r3, r0
 800119a:	2b00      	cmp	r3, #0
 800119c:	d001      	beq.n	80011a2 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800119e:	f7ff ffd1 	bl	8001144 <Error_Handler>

  /* USER CODE BEGIN Check_RTC_BKUP */
  //if flag... return
  if (!SET_TIME_RTC)
  {
	  if (HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) == 0x32F2)
 80011a2:	2100      	movs	r1, #0
 80011a4:	481e      	ldr	r0, [pc, #120]	; (8001220 <MX_RTC_Init+0xd0>)
 80011a6:	f004 f83b 	bl	8005220 <HAL_RTCEx_BKUPRead>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d02e      	beq.n	8001212 <MX_RTC_Init+0xc2>

			return;

	  else
		  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR0, 0x32F2);
 80011b4:	f243 22f2 	movw	r2, #13042	; 0x32f2
 80011b8:	2100      	movs	r1, #0
 80011ba:	4819      	ldr	r0, [pc, #100]	; (8001220 <MX_RTC_Init+0xd0>)
 80011bc:	f004 f816 	bl	80051ec <HAL_RTCEx_BKUPWrite>
  }
  sTime.Hours = HOUR;
 80011c0:	2314      	movs	r3, #20
 80011c2:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = MIN;
 80011c4:	2329      	movs	r3, #41	; 0x29
 80011c6:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = SEC;
 80011c8:	2300      	movs	r3, #0
 80011ca:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011cc:	2300      	movs	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80011d0:	2300      	movs	r3, #0
 80011d2:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80011d4:	1d3b      	adds	r3, r7, #4
 80011d6:	2201      	movs	r2, #1
 80011d8:	4619      	mov	r1, r3
 80011da:	4811      	ldr	r0, [pc, #68]	; (8001220 <MX_RTC_Init+0xd0>)
 80011dc:	f003 fd7a 	bl	8004cd4 <HAL_RTC_SetTime>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 80011e6:	f7ff ffad 	bl	8001144 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80011ea:	2301      	movs	r3, #1
 80011ec:	703b      	strb	r3, [r7, #0]
  sDate.Month = MONTH;
 80011ee:	2301      	movs	r3, #1
 80011f0:	707b      	strb	r3, [r7, #1]
  sDate.Date = DAY;
 80011f2:	2323      	movs	r3, #35	; 0x23
 80011f4:	70bb      	strb	r3, [r7, #2]
  sDate.Year = YEAR;
 80011f6:	2323      	movs	r3, #35	; 0x23
 80011f8:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80011fa:	463b      	mov	r3, r7
 80011fc:	2201      	movs	r2, #1
 80011fe:	4619      	mov	r1, r3
 8001200:	4807      	ldr	r0, [pc, #28]	; (8001220 <MX_RTC_Init+0xd0>)
 8001202:	f003 fe5f 	bl	8004ec4 <HAL_RTC_SetDate>
 8001206:	4603      	mov	r3, r0
 8001208:	2b00      	cmp	r3, #0
 800120a:	d004      	beq.n	8001216 <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 800120c:	f7ff ff9a 	bl	8001144 <Error_Handler>
  }
  return;
 8001210:	e001      	b.n	8001216 <MX_RTC_Init+0xc6>
			return;
 8001212:	bf00      	nop
 8001214:	e000      	b.n	8001218 <MX_RTC_Init+0xc8>
  return;
 8001216:	bf00      	nop
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001218:	3718      	adds	r7, #24
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200042ec 	.word	0x200042ec
 8001224:	40002800 	.word	0x40002800

08001228 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b0a6      	sub	sp, #152	; 0x98
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001230:	f107 0308 	add.w	r3, r7, #8
 8001234:	2290      	movs	r2, #144	; 0x90
 8001236:	2100      	movs	r1, #0
 8001238:	4618      	mov	r0, r3
 800123a:	f009 ff35 	bl	800b0a8 <memset>
  if(rtcHandle->Instance==RTC)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a0e      	ldr	r2, [pc, #56]	; (800127c <HAL_RTC_MspInit+0x54>)
 8001244:	4293      	cmp	r3, r2
 8001246:	d114      	bne.n	8001272 <HAL_RTC_MspInit+0x4a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001248:	2320      	movs	r3, #32
 800124a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800124c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001250:	63bb      	str	r3, [r7, #56]	; 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001252:	f107 0308 	add.w	r3, r7, #8
 8001256:	4618      	mov	r0, r3
 8001258:	f002 ff1e 	bl	8004098 <HAL_RCCEx_PeriphCLKConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001262:	f7ff ff6f 	bl	8001144 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001266:	4b06      	ldr	r3, [pc, #24]	; (8001280 <HAL_RTC_MspInit+0x58>)
 8001268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800126a:	4a05      	ldr	r2, [pc, #20]	; (8001280 <HAL_RTC_MspInit+0x58>)
 800126c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001270:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001272:	bf00      	nop
 8001274:	3798      	adds	r7, #152	; 0x98
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40002800 	.word	0x40002800
 8001280:	40023800 	.word	0x40023800

08001284 <MX_SAI2_Init>:
SAI_HandleTypeDef hsai_BlockB2;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockB2.Instance = SAI2_Block_B;
 8001288:	4b2a      	ldr	r3, [pc, #168]	; (8001334 <MX_SAI2_Init+0xb0>)
 800128a:	4a2b      	ldr	r2, [pc, #172]	; (8001338 <MX_SAI2_Init+0xb4>)
 800128c:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 800128e:	4b29      	ldr	r3, [pc, #164]	; (8001334 <MX_SAI2_Init+0xb0>)
 8001290:	2200      	movs	r2, #0
 8001292:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB2.Init.AudioMode = SAI_MODEMASTER_TX;
 8001294:	4b27      	ldr	r3, [pc, #156]	; (8001334 <MX_SAI2_Init+0xb0>)
 8001296:	2200      	movs	r2, #0
 8001298:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_16;
 800129a:	4b26      	ldr	r3, [pc, #152]	; (8001334 <MX_SAI2_Init+0xb0>)
 800129c:	2280      	movs	r2, #128	; 0x80
 800129e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80012a0:	4b24      	ldr	r3, [pc, #144]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 80012a6:	4b23      	ldr	r3, [pc, #140]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB2.Init.Synchro = SAI_ASYNCHRONOUS;
 80012ac:	4b21      	ldr	r3, [pc, #132]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLE;
 80012b2:	4b20      	ldr	r3, [pc, #128]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012b4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012b8:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 80012ba:	4b1e      	ldr	r3, [pc, #120]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012bc:	2200      	movs	r2, #0
 80012be:	615a      	str	r2, [r3, #20]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80012c0:	4b1c      	ldr	r3, [pc, #112]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 80012c6:	4b1b      	ldr	r3, [pc, #108]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012c8:	4a1c      	ldr	r2, [pc, #112]	; (800133c <MX_SAI2_Init+0xb8>)
 80012ca:	61da      	str	r2, [r3, #28]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 80012cc:	4b19      	ldr	r3, [pc, #100]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 80012d2:	4b18      	ldr	r3, [pc, #96]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 80012d8:	4b16      	ldr	r3, [pc, #88]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012da:	2200      	movs	r2, #0
 80012dc:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80012de:	4b15      	ldr	r3, [pc, #84]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB2.FrameInit.FrameLength = 32;
 80012e4:	4b13      	ldr	r3, [pc, #76]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012e6:	2220      	movs	r2, #32
 80012e8:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB2.FrameInit.ActiveFrameLength = 16;
 80012ea:	4b12      	ldr	r3, [pc, #72]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012ec:	2210      	movs	r2, #16
 80012ee:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80012f0:	4b10      	ldr	r3, [pc, #64]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80012f6:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80012f8:	4b0e      	ldr	r3, [pc, #56]	; (8001334 <MX_SAI2_Init+0xb0>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80012fe:	4b0d      	ldr	r3, [pc, #52]	; (8001334 <MX_SAI2_Init+0xb0>)
 8001300:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001304:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8001306:	4b0b      	ldr	r3, [pc, #44]	; (8001334 <MX_SAI2_Init+0xb0>)
 8001308:	2200      	movs	r2, #0
 800130a:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <MX_SAI2_Init+0xb0>)
 800130e:	2200      	movs	r2, #0
 8001310:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB2.SlotInit.SlotNumber = 2;
 8001312:	4b08      	ldr	r3, [pc, #32]	; (8001334 <MX_SAI2_Init+0xb0>)
 8001314:	2202      	movs	r2, #2
 8001316:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB2.SlotInit.SlotActive = 0x00000003;
 8001318:	4b06      	ldr	r3, [pc, #24]	; (8001334 <MX_SAI2_Init+0xb0>)
 800131a:	2203      	movs	r2, #3
 800131c:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 800131e:	4805      	ldr	r0, [pc, #20]	; (8001334 <MX_SAI2_Init+0xb0>)
 8001320:	f003 ff96 	bl	8005250 <HAL_SAI_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 800132a:	f7ff ff0b 	bl	8001144 <Error_Handler>

  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	2000430c 	.word	0x2000430c
 8001338:	40015c24 	.word	0x40015c24
 800133c:	0002ee00 	.word	0x0002ee00

08001340 <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_B)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a4a      	ldr	r2, [pc, #296]	; (8001478 <HAL_SAI_MspInit+0x138>)
 800134e:	4293      	cmp	r3, r2
 8001350:	f040 808e 	bne.w	8001470 <HAL_SAI_MspInit+0x130>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001354:	4b49      	ldr	r3, [pc, #292]	; (800147c <HAL_SAI_MspInit+0x13c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d10b      	bne.n	8001374 <HAL_SAI_MspInit+0x34>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 800135c:	4b48      	ldr	r3, [pc, #288]	; (8001480 <HAL_SAI_MspInit+0x140>)
 800135e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001360:	4a47      	ldr	r2, [pc, #284]	; (8001480 <HAL_SAI_MspInit+0x140>)
 8001362:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001366:	6453      	str	r3, [r2, #68]	; 0x44
 8001368:	4b45      	ldr	r3, [pc, #276]	; (8001480 <HAL_SAI_MspInit+0x140>)
 800136a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001370:	60bb      	str	r3, [r7, #8]
 8001372:	68bb      	ldr	r3, [r7, #8]
      }
    SAI2_client ++;
 8001374:	4b41      	ldr	r3, [pc, #260]	; (800147c <HAL_SAI_MspInit+0x13c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	3301      	adds	r3, #1
 800137a:	4a40      	ldr	r2, [pc, #256]	; (800147c <HAL_SAI_MspInit+0x13c>)
 800137c:	6013      	str	r3, [r2, #0]
    PE6     ------> SAI2_MCLK_B
    PG9     ------> SAI2_FS_B
    PA0/WKUP     ------> SAI2_SD_B
    PA2     ------> SAI2_SCK_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800137e:	2340      	movs	r3, #64	; 0x40
 8001380:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001382:	2302      	movs	r3, #2
 8001384:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800138a:	2303      	movs	r3, #3
 800138c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 800138e:	230a      	movs	r3, #10
 8001390:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001392:	f107 030c 	add.w	r3, r7, #12
 8001396:	4619      	mov	r1, r3
 8001398:	483a      	ldr	r0, [pc, #232]	; (8001484 <HAL_SAI_MspInit+0x144>)
 800139a:	f001 ffa3 	bl	80032e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800139e:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013a4:	2302      	movs	r3, #2
 80013a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ac:	2303      	movs	r3, #3
 80013ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80013b0:	230a      	movs	r3, #10
 80013b2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	4619      	mov	r1, r3
 80013ba:	4833      	ldr	r0, [pc, #204]	; (8001488 <HAL_SAI_MspInit+0x148>)
 80013bc:	f001 ff92 	bl	80032e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80013c0:	2301      	movs	r3, #1
 80013c2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c4:	2302      	movs	r3, #2
 80013c6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c8:	2300      	movs	r3, #0
 80013ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013cc:	2303      	movs	r3, #3
 80013ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 80013d0:	230a      	movs	r3, #10
 80013d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d4:	f107 030c 	add.w	r3, r7, #12
 80013d8:	4619      	mov	r1, r3
 80013da:	482c      	ldr	r0, [pc, #176]	; (800148c <HAL_SAI_MspInit+0x14c>)
 80013dc:	f001 ff82 	bl	80032e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013e0:	2304      	movs	r3, #4
 80013e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e4:	2302      	movs	r3, #2
 80013e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013ec:	2303      	movs	r3, #3
 80013ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF8_SAI2;
 80013f0:	2308      	movs	r3, #8
 80013f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f4:	f107 030c 	add.w	r3, r7, #12
 80013f8:	4619      	mov	r1, r3
 80013fa:	4824      	ldr	r0, [pc, #144]	; (800148c <HAL_SAI_MspInit+0x14c>)
 80013fc:	f001 ff72 	bl	80032e4 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream1;
 8001400:	4b23      	ldr	r3, [pc, #140]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001402:	4a24      	ldr	r2, [pc, #144]	; (8001494 <HAL_SAI_MspInit+0x154>)
 8001404:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_10;
 8001406:	4b22      	ldr	r3, [pc, #136]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001408:	f04f 52a0 	mov.w	r2, #335544320	; 0x14000000
 800140c:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800140e:	4b20      	ldr	r3, [pc, #128]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001410:	2240      	movs	r2, #64	; 0x40
 8001412:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8001414:	4b1e      	ldr	r3, [pc, #120]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 800141a:	4b1d      	ldr	r3, [pc, #116]	; (8001490 <HAL_SAI_MspInit+0x150>)
 800141c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001420:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001422:	4b1b      	ldr	r3, [pc, #108]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001424:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001428:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800142a:	4b19      	ldr	r3, [pc, #100]	; (8001490 <HAL_SAI_MspInit+0x150>)
 800142c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001430:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001432:	4b17      	ldr	r3, [pc, #92]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001434:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001438:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_HIGH;
 800143a:	4b15      	ldr	r3, [pc, #84]	; (8001490 <HAL_SAI_MspInit+0x150>)
 800143c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001440:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001442:	4b13      	ldr	r3, [pc, #76]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001444:	2200      	movs	r2, #0
 8001446:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001448:	4811      	ldr	r0, [pc, #68]	; (8001490 <HAL_SAI_MspInit+0x150>)
 800144a:	f001 fba5 	bl	8002b98 <HAL_DMA_Init>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <HAL_SAI_MspInit+0x118>
    {
      Error_Handler();
 8001454:	f7ff fe76 	bl	8001144 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4a0d      	ldr	r2, [pc, #52]	; (8001490 <HAL_SAI_MspInit+0x150>)
 800145c:	671a      	str	r2, [r3, #112]	; 0x70
 800145e:	4a0c      	ldr	r2, [pc, #48]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4a0a      	ldr	r2, [pc, #40]	; (8001490 <HAL_SAI_MspInit+0x150>)
 8001468:	66da      	str	r2, [r3, #108]	; 0x6c
 800146a:	4a09      	ldr	r2, [pc, #36]	; (8001490 <HAL_SAI_MspInit+0x150>)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6393      	str	r3, [r2, #56]	; 0x38
    }
}
 8001470:	bf00      	nop
 8001472:	3720      	adds	r7, #32
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40015c24 	.word	0x40015c24
 800147c:	200043f0 	.word	0x200043f0
 8001480:	40023800 	.word	0x40023800
 8001484:	40021000 	.word	0x40021000
 8001488:	40021800 	.word	0x40021800
 800148c:	40020000 	.word	0x40020000
 8001490:	20004390 	.word	0x20004390
 8001494:	40026428 	.word	0x40026428

08001498 <MX_SDMMC1_SD_Init>:
DMA_HandleTypeDef hdma_sdmmc1_tx;

/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 800149c:	4b0c      	ldr	r3, [pc, #48]	; (80014d0 <MX_SDMMC1_SD_Init+0x38>)
 800149e:	4a0d      	ldr	r2, [pc, #52]	; (80014d4 <MX_SDMMC1_SD_Init+0x3c>)
 80014a0:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80014a2:	4b0b      	ldr	r3, [pc, #44]	; (80014d0 <MX_SDMMC1_SD_Init+0x38>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 80014a8:	4b09      	ldr	r3, [pc, #36]	; (80014d0 <MX_SDMMC1_SD_Init+0x38>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80014ae:	4b08      	ldr	r3, [pc, #32]	; (80014d0 <MX_SDMMC1_SD_Init+0x38>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <MX_SDMMC1_SD_Init+0x38>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80014ba:	4b05      	ldr	r3, [pc, #20]	; (80014d0 <MX_SDMMC1_SD_Init+0x38>)
 80014bc:	2200      	movs	r2, #0
 80014be:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 80014c0:	4b03      	ldr	r3, [pc, #12]	; (80014d0 <MX_SDMMC1_SD_Init+0x38>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 80014c6:	bf00      	nop
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	200043f4 	.word	0x200043f4
 80014d4:	40012c00 	.word	0x40012c00

080014d8 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b0ae      	sub	sp, #184	; 0xb8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	609a      	str	r2, [r3, #8]
 80014ec:	60da      	str	r2, [r3, #12]
 80014ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	2290      	movs	r2, #144	; 0x90
 80014f6:	2100      	movs	r1, #0
 80014f8:	4618      	mov	r0, r3
 80014fa:	f009 fdd5 	bl	800b0a8 <memset>
  if(sdHandle->Instance==SDMMC1)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	4a74      	ldr	r2, [pc, #464]	; (80016d4 <HAL_SD_MspInit+0x1fc>)
 8001504:	4293      	cmp	r3, r2
 8001506:	f040 80e0 	bne.w	80016ca <HAL_SD_MspInit+0x1f2>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 800150a:	f44f 0320 	mov.w	r3, #10485760	; 0xa00000
 800150e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001510:	2300      	movs	r3, #0
 8001512:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8001516:	2300      	movs	r3, #0
 8001518:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800151c:	f107 0314 	add.w	r3, r7, #20
 8001520:	4618      	mov	r0, r3
 8001522:	f002 fdb9 	bl	8004098 <HAL_RCCEx_PeriphCLKConfig>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <HAL_SD_MspInit+0x58>
    {
      Error_Handler();
 800152c:	f7ff fe0a 	bl	8001144 <Error_Handler>
    }

    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001530:	4b69      	ldr	r3, [pc, #420]	; (80016d8 <HAL_SD_MspInit+0x200>)
 8001532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001534:	4a68      	ldr	r2, [pc, #416]	; (80016d8 <HAL_SD_MspInit+0x200>)
 8001536:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800153a:	6453      	str	r3, [r2, #68]	; 0x44
 800153c:	4b66      	ldr	r3, [pc, #408]	; (80016d8 <HAL_SD_MspInit+0x200>)
 800153e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001540:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001544:	613b      	str	r3, [r7, #16]
 8001546:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001548:	4b63      	ldr	r3, [pc, #396]	; (80016d8 <HAL_SD_MspInit+0x200>)
 800154a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154c:	4a62      	ldr	r2, [pc, #392]	; (80016d8 <HAL_SD_MspInit+0x200>)
 800154e:	f043 0304 	orr.w	r3, r3, #4
 8001552:	6313      	str	r3, [r2, #48]	; 0x30
 8001554:	4b60      	ldr	r3, [pc, #384]	; (80016d8 <HAL_SD_MspInit+0x200>)
 8001556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001558:	f003 0304 	and.w	r3, r3, #4
 800155c:	60fb      	str	r3, [r7, #12]
 800155e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001560:	4b5d      	ldr	r3, [pc, #372]	; (80016d8 <HAL_SD_MspInit+0x200>)
 8001562:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001564:	4a5c      	ldr	r2, [pc, #368]	; (80016d8 <HAL_SD_MspInit+0x200>)
 8001566:	f043 0308 	orr.w	r3, r3, #8
 800156a:	6313      	str	r3, [r2, #48]	; 0x30
 800156c:	4b5a      	ldr	r3, [pc, #360]	; (80016d8 <HAL_SD_MspInit+0x200>)
 800156e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001570:	f003 0308 	and.w	r3, r3, #8
 8001574:	60bb      	str	r3, [r7, #8]
 8001576:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_11|GPIO_PIN_10|GPIO_PIN_9
 8001578:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800157c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001580:	2302      	movs	r3, #2
 8001582:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800158c:	2303      	movs	r3, #3
 800158e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001592:	230c      	movs	r3, #12
 8001594:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001598:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800159c:	4619      	mov	r1, r3
 800159e:	484f      	ldr	r0, [pc, #316]	; (80016dc <HAL_SD_MspInit+0x204>)
 80015a0:	f001 fea0 	bl	80032e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015a4:	2304      	movs	r3, #4
 80015a6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015aa:	2302      	movs	r3, #2
 80015ac:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b0:	2300      	movs	r3, #0
 80015b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015b6:	2303      	movs	r3, #3
 80015b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80015bc:	230c      	movs	r3, #12
 80015be:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015c2:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015c6:	4619      	mov	r1, r3
 80015c8:	4845      	ldr	r0, [pc, #276]	; (80016e0 <HAL_SD_MspInit+0x208>)
 80015ca:	f001 fe8b 	bl	80032e4 <HAL_GPIO_Init>

    /* SDMMC1 DMA Init */
    /* SDMMC1_RX Init */
    hdma_sdmmc1_rx.Instance = DMA2_Stream6;
 80015ce:	4b45      	ldr	r3, [pc, #276]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 80015d0:	4a45      	ldr	r2, [pc, #276]	; (80016e8 <HAL_SD_MspInit+0x210>)
 80015d2:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_rx.Init.Channel = DMA_CHANNEL_4;
 80015d4:	4b43      	ldr	r3, [pc, #268]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 80015d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015da:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015dc:	4b41      	ldr	r3, [pc, #260]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015e2:	4b40      	ldr	r3, [pc, #256]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80015e8:	4b3e      	ldr	r3, [pc, #248]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 80015ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015ee:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015f0:	4b3c      	ldr	r3, [pc, #240]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 80015f2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015f6:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015f8:	4b3a      	ldr	r3, [pc, #232]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 80015fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015fe:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_rx.Init.Mode = DMA_PFCTRL;
 8001600:	4b38      	ldr	r3, [pc, #224]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 8001602:	2220      	movs	r2, #32
 8001604:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001606:	4b37      	ldr	r3, [pc, #220]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 8001608:	2200      	movs	r2, #0
 800160a:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800160c:	4b35      	ldr	r3, [pc, #212]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 800160e:	2204      	movs	r2, #4
 8001610:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001612:	4b34      	ldr	r3, [pc, #208]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 8001614:	2203      	movs	r2, #3
 8001616:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001618:	4b32      	ldr	r3, [pc, #200]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 800161a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800161e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001620:	4b30      	ldr	r3, [pc, #192]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 8001622:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001626:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_rx) != HAL_OK)
 8001628:	482e      	ldr	r0, [pc, #184]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 800162a:	f001 fab5 	bl	8002b98 <HAL_DMA_Init>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <HAL_SD_MspInit+0x160>
    {
      Error_Handler();
 8001634:	f7ff fd86 	bl	8001144 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdmmc1_rx);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	4a2a      	ldr	r2, [pc, #168]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 800163c:	641a      	str	r2, [r3, #64]	; 0x40
 800163e:	4a29      	ldr	r2, [pc, #164]	; (80016e4 <HAL_SD_MspInit+0x20c>)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1_TX Init */
    hdma_sdmmc1_tx.Instance = DMA2_Stream3;
 8001644:	4b29      	ldr	r3, [pc, #164]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001646:	4a2a      	ldr	r2, [pc, #168]	; (80016f0 <HAL_SD_MspInit+0x218>)
 8001648:	601a      	str	r2, [r3, #0]
    hdma_sdmmc1_tx.Init.Channel = DMA_CHANNEL_4;
 800164a:	4b28      	ldr	r3, [pc, #160]	; (80016ec <HAL_SD_MspInit+0x214>)
 800164c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001650:	605a      	str	r2, [r3, #4]
    hdma_sdmmc1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001652:	4b26      	ldr	r3, [pc, #152]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001654:	2240      	movs	r2, #64	; 0x40
 8001656:	609a      	str	r2, [r3, #8]
    hdma_sdmmc1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001658:	4b24      	ldr	r3, [pc, #144]	; (80016ec <HAL_SD_MspInit+0x214>)
 800165a:	2200      	movs	r2, #0
 800165c:	60da      	str	r2, [r3, #12]
    hdma_sdmmc1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800165e:	4b23      	ldr	r3, [pc, #140]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001660:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001664:	611a      	str	r2, [r3, #16]
    hdma_sdmmc1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001666:	4b21      	ldr	r3, [pc, #132]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001668:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800166c:	615a      	str	r2, [r3, #20]
    hdma_sdmmc1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800166e:	4b1f      	ldr	r3, [pc, #124]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001670:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001674:	619a      	str	r2, [r3, #24]
    hdma_sdmmc1_tx.Init.Mode = DMA_PFCTRL;
 8001676:	4b1d      	ldr	r3, [pc, #116]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001678:	2220      	movs	r2, #32
 800167a:	61da      	str	r2, [r3, #28]
    hdma_sdmmc1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800167c:	4b1b      	ldr	r3, [pc, #108]	; (80016ec <HAL_SD_MspInit+0x214>)
 800167e:	2200      	movs	r2, #0
 8001680:	621a      	str	r2, [r3, #32]
    hdma_sdmmc1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001682:	4b1a      	ldr	r3, [pc, #104]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001684:	2204      	movs	r2, #4
 8001686:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdmmc1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001688:	4b18      	ldr	r3, [pc, #96]	; (80016ec <HAL_SD_MspInit+0x214>)
 800168a:	2203      	movs	r2, #3
 800168c:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdmmc1_tx.Init.MemBurst = DMA_MBURST_INC4;
 800168e:	4b17      	ldr	r3, [pc, #92]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001690:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001694:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdmmc1_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001696:	4b15      	ldr	r3, [pc, #84]	; (80016ec <HAL_SD_MspInit+0x214>)
 8001698:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800169c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdmmc1_tx) != HAL_OK)
 800169e:	4813      	ldr	r0, [pc, #76]	; (80016ec <HAL_SD_MspInit+0x214>)
 80016a0:	f001 fa7a 	bl	8002b98 <HAL_DMA_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <HAL_SD_MspInit+0x1d6>
    {
      Error_Handler();
 80016aa:	f7ff fd4b 	bl	8001144 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdmmc1_tx);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4a0e      	ldr	r2, [pc, #56]	; (80016ec <HAL_SD_MspInit+0x214>)
 80016b2:	63da      	str	r2, [r3, #60]	; 0x3c
 80016b4:	4a0d      	ldr	r2, [pc, #52]	; (80016ec <HAL_SD_MspInit+0x214>)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDMMC1 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC1_IRQn, 0, 0);
 80016ba:	2200      	movs	r2, #0
 80016bc:	2100      	movs	r1, #0
 80016be:	2031      	movs	r0, #49	; 0x31
 80016c0:	f000 fdbd 	bl	800223e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC1_IRQn);
 80016c4:	2031      	movs	r0, #49	; 0x31
 80016c6:	f000 fdd6 	bl	8002276 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 80016ca:	bf00      	nop
 80016cc:	37b8      	adds	r7, #184	; 0xb8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40012c00 	.word	0x40012c00
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40020800 	.word	0x40020800
 80016e0:	40020c00 	.word	0x40020c00
 80016e4:	20004478 	.word	0x20004478
 80016e8:	400264a0 	.word	0x400264a0
 80016ec:	200044d8 	.word	0x200044d8
 80016f0:	40026458 	.word	0x40026458

080016f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	4b0f      	ldr	r3, [pc, #60]	; (8001738 <HAL_MspInit+0x44>)
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016fe:	4a0e      	ldr	r2, [pc, #56]	; (8001738 <HAL_MspInit+0x44>)
 8001700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001704:	6413      	str	r3, [r2, #64]	; 0x40
 8001706:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <HAL_MspInit+0x44>)
 8001708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800170a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170e:	607b      	str	r3, [r7, #4]
 8001710:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001712:	4b09      	ldr	r3, [pc, #36]	; (8001738 <HAL_MspInit+0x44>)
 8001714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001716:	4a08      	ldr	r2, [pc, #32]	; (8001738 <HAL_MspInit+0x44>)
 8001718:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800171c:	6453      	str	r3, [r2, #68]	; 0x44
 800171e:	4b06      	ldr	r3, [pc, #24]	; (8001738 <HAL_MspInit+0x44>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001722:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001726:	603b      	str	r3, [r7, #0]
 8001728:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800172a:	bf00      	nop
 800172c:	370c      	adds	r7, #12
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr
 8001736:	bf00      	nop
 8001738:	40023800 	.word	0x40023800

0800173c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001740:	e7fe      	b.n	8001740 <NMI_Handler+0x4>

08001742 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001742:	b480      	push	{r7}
 8001744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001746:	e7fe      	b.n	8001746 <HardFault_Handler+0x4>

08001748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800174c:	e7fe      	b.n	800174c <MemManage_Handler+0x4>

0800174e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800174e:	b480      	push	{r7}
 8001750:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001752:	e7fe      	b.n	8001752 <BusFault_Handler+0x4>

08001754 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001758:	e7fe      	b.n	8001758 <UsageFault_Handler+0x4>

0800175a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800175a:	b480      	push	{r7}
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	46bd      	mov	sp, r7
 8001762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001766:	4770      	bx	lr

08001768 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800176c:	bf00      	nop
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr

08001776 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001776:	b480      	push	{r7}
 8001778:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001788:	f000 f9a6 	bl	8001ad8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}

08001790 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PUSH_BUTTON_Pin);
 8001794:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001798:	f001 ff82 	bl	80036a0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}

080017a0 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 80017a4:	4802      	ldr	r0, [pc, #8]	; (80017b0 <SDMMC1_IRQHandler+0x10>)
 80017a6:	f004 f989 	bl	8005abc <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	200043f4 	.word	0x200043f4

080017b4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 80017b8:	4802      	ldr	r0, [pc, #8]	; (80017c4 <DMA2_Stream0_IRQHandler+0x10>)
 80017ba:	f001 fb1d 	bl	8002df8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	20000210 	.word	0x20000210

080017c8 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 80017cc:	4802      	ldr	r0, [pc, #8]	; (80017d8 <DMA2_Stream1_IRQHandler+0x10>)
 80017ce:	f001 fb13 	bl	8002df8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80017d2:	bf00      	nop
 80017d4:	bd80      	pop	{r7, pc}
 80017d6:	bf00      	nop
 80017d8:	20004390 	.word	0x20004390

080017dc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_tx);
 80017e0:	4802      	ldr	r0, [pc, #8]	; (80017ec <DMA2_Stream3_IRQHandler+0x10>)
 80017e2:	f001 fb09 	bl	8002df8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80017e6:	bf00      	nop
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	200044d8 	.word	0x200044d8

080017f0 <DMA2_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt1);
 80017f4:	4802      	ldr	r0, [pc, #8]	; (8001800 <DMA2_Stream5_IRQHandler+0x10>)
 80017f6:	f001 faff 	bl	8002df8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000270 	.word	0x20000270

08001804 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdmmc1_rx);
 8001808:	4802      	ldr	r0, [pc, #8]	; (8001814 <DMA2_Stream6_IRQHandler+0x10>)
 800180a:	f001 faf5 	bl	8002df8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20004478 	.word	0x20004478

08001818 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b086      	sub	sp, #24
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001820:	4a14      	ldr	r2, [pc, #80]	; (8001874 <_sbrk+0x5c>)
 8001822:	4b15      	ldr	r3, [pc, #84]	; (8001878 <_sbrk+0x60>)
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800182c:	4b13      	ldr	r3, [pc, #76]	; (800187c <_sbrk+0x64>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d102      	bne.n	800183a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001834:	4b11      	ldr	r3, [pc, #68]	; (800187c <_sbrk+0x64>)
 8001836:	4a12      	ldr	r2, [pc, #72]	; (8001880 <_sbrk+0x68>)
 8001838:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800183a:	4b10      	ldr	r3, [pc, #64]	; (800187c <_sbrk+0x64>)
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	4413      	add	r3, r2
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	429a      	cmp	r2, r3
 8001846:	d207      	bcs.n	8001858 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001848:	f009 fbf6 	bl	800b038 <__errno>
 800184c:	4603      	mov	r3, r0
 800184e:	220c      	movs	r2, #12
 8001850:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001852:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001856:	e009      	b.n	800186c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001858:	4b08      	ldr	r3, [pc, #32]	; (800187c <_sbrk+0x64>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800185e:	4b07      	ldr	r3, [pc, #28]	; (800187c <_sbrk+0x64>)
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4413      	add	r3, r2
 8001866:	4a05      	ldr	r2, [pc, #20]	; (800187c <_sbrk+0x64>)
 8001868:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800186a:	68fb      	ldr	r3, [r7, #12]
}
 800186c:	4618      	mov	r0, r3
 800186e:	3718      	adds	r7, #24
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20080000 	.word	0x20080000
 8001878:	00000800 	.word	0x00000800
 800187c:	20004538 	.word	0x20004538
 8001880:	20052d10 	.word	0x20052d10

08001884 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001884:	b480      	push	{r7}
 8001886:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <SystemInit+0x20>)
 800188a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800188e:	4a05      	ldr	r2, [pc, #20]	; (80018a4 <SystemInit+0x20>)
 8001890:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001894:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001898:	bf00      	nop
 800189a:	46bd      	mov	sp, r7
 800189c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	e000ed00 	.word	0xe000ed00

080018a8 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80018ac:	4b14      	ldr	r3, [pc, #80]	; (8001900 <MX_UART4_Init+0x58>)
 80018ae:	4a15      	ldr	r2, [pc, #84]	; (8001904 <MX_UART4_Init+0x5c>)
 80018b0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80018b2:	4b13      	ldr	r3, [pc, #76]	; (8001900 <MX_UART4_Init+0x58>)
 80018b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018b8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80018ba:	4b11      	ldr	r3, [pc, #68]	; (8001900 <MX_UART4_Init+0x58>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80018c0:	4b0f      	ldr	r3, [pc, #60]	; (8001900 <MX_UART4_Init+0x58>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80018c6:	4b0e      	ldr	r3, [pc, #56]	; (8001900 <MX_UART4_Init+0x58>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80018cc:	4b0c      	ldr	r3, [pc, #48]	; (8001900 <MX_UART4_Init+0x58>)
 80018ce:	220c      	movs	r2, #12
 80018d0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018d2:	4b0b      	ldr	r3, [pc, #44]	; (8001900 <MX_UART4_Init+0x58>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80018d8:	4b09      	ldr	r3, [pc, #36]	; (8001900 <MX_UART4_Init+0x58>)
 80018da:	2200      	movs	r2, #0
 80018dc:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80018de:	4b08      	ldr	r3, [pc, #32]	; (8001900 <MX_UART4_Init+0x58>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80018e4:	4b06      	ldr	r3, [pc, #24]	; (8001900 <MX_UART4_Init+0x58>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80018ea:	4805      	ldr	r0, [pc, #20]	; (8001900 <MX_UART4_Init+0x58>)
 80018ec:	f005 f991 	bl	8006c12 <HAL_UART_Init>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80018f6:	f7ff fc25 	bl	8001144 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80018fa:	bf00      	nop
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	2000453c 	.word	0x2000453c
 8001904:	40004c00 	.word	0x40004c00

08001908 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b0ae      	sub	sp, #184	; 0xb8
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001910:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]
 8001918:	605a      	str	r2, [r3, #4]
 800191a:	609a      	str	r2, [r3, #8]
 800191c:	60da      	str	r2, [r3, #12]
 800191e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001920:	f107 0314 	add.w	r3, r7, #20
 8001924:	2290      	movs	r2, #144	; 0x90
 8001926:	2100      	movs	r1, #0
 8001928:	4618      	mov	r0, r3
 800192a:	f009 fbbd 	bl	800b0a8 <memset>
  if(uartHandle->Instance==UART4)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	4a32      	ldr	r2, [pc, #200]	; (80019fc <HAL_UART_MspInit+0xf4>)
 8001934:	4293      	cmp	r3, r2
 8001936:	d15d      	bne.n	80019f4 <HAL_UART_MspInit+0xec>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001938:	f44f 7300 	mov.w	r3, #512	; 0x200
 800193c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 800193e:	2300      	movs	r3, #0
 8001940:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001942:	f107 0314 	add.w	r3, r7, #20
 8001946:	4618      	mov	r0, r3
 8001948:	f002 fba6 	bl	8004098 <HAL_RCCEx_PeriphCLKConfig>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001952:	f7ff fbf7 	bl	8001144 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001956:	4b2a      	ldr	r3, [pc, #168]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 8001958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195a:	4a29      	ldr	r2, [pc, #164]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 800195c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001960:	6413      	str	r3, [r2, #64]	; 0x40
 8001962:	4b27      	ldr	r3, [pc, #156]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 8001964:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001966:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800196e:	4b24      	ldr	r3, [pc, #144]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4a23      	ldr	r2, [pc, #140]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 8001974:	f043 0308 	orr.w	r3, r3, #8
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4b21      	ldr	r3, [pc, #132]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001986:	4b1e      	ldr	r3, [pc, #120]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a1d      	ldr	r2, [pc, #116]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 800198c:	f043 0301 	orr.w	r3, r3, #1
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b1b      	ldr	r3, [pc, #108]	; (8001a00 <HAL_UART_MspInit+0xf8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0301 	and.w	r3, r3, #1
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PA12     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800199e:	2301      	movs	r3, #1
 80019a0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019a4:	2302      	movs	r3, #2
 80019a6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019b0:	2303      	movs	r3, #3
 80019b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80019b6:	2308      	movs	r3, #8
 80019b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80019bc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019c0:	4619      	mov	r1, r3
 80019c2:	4810      	ldr	r0, [pc, #64]	; (8001a04 <HAL_UART_MspInit+0xfc>)
 80019c4:	f001 fc8e 	bl	80032e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80019c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019d0:	2302      	movs	r3, #2
 80019d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d6:	2300      	movs	r3, #0
 80019d8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019dc:	2303      	movs	r3, #3
 80019de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_UART4;
 80019e2:	2306      	movs	r3, #6
 80019e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80019ec:	4619      	mov	r1, r3
 80019ee:	4806      	ldr	r0, [pc, #24]	; (8001a08 <HAL_UART_MspInit+0x100>)
 80019f0:	f001 fc78 	bl	80032e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80019f4:	bf00      	nop
 80019f6:	37b8      	adds	r7, #184	; 0xb8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	40004c00 	.word	0x40004c00
 8001a00:	40023800 	.word	0x40023800
 8001a04:	40020c00 	.word	0x40020c00
 8001a08:	40020000 	.word	0x40020000

08001a0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001a0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001a44 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001a10:	480d      	ldr	r0, [pc, #52]	; (8001a48 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001a12:	490e      	ldr	r1, [pc, #56]	; (8001a4c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001a14:	4a0e      	ldr	r2, [pc, #56]	; (8001a50 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001a16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a18:	e002      	b.n	8001a20 <LoopCopyDataInit>

08001a1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a1e:	3304      	adds	r3, #4

08001a20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a24:	d3f9      	bcc.n	8001a1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a26:	4a0b      	ldr	r2, [pc, #44]	; (8001a54 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001a28:	4c0b      	ldr	r4, [pc, #44]	; (8001a58 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001a2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a2c:	e001      	b.n	8001a32 <LoopFillZerobss>

08001a2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a30:	3204      	adds	r2, #4

08001a32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a34:	d3fb      	bcc.n	8001a2e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001a36:	f7ff ff25 	bl	8001884 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a3a:	f009 fb03 	bl	800b044 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a3e:	f7ff fa25 	bl	8000e8c <main>
  bx  lr    
 8001a42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001a44:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001a48:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a4c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001a50:	0800bb08 	.word	0x0800bb08
  ldr r2, =_sbss
 8001a54:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001a58:	20052d0c 	.word	0x20052d0c

08001a5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a5c:	e7fe      	b.n	8001a5c <ADC_IRQHandler>

08001a5e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a5e:	b580      	push	{r7, lr}
 8001a60:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a62:	2003      	movs	r0, #3
 8001a64:	f000 fbe0 	bl	8002228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a68:	200f      	movs	r0, #15
 8001a6a:	f000 f805 	bl	8001a78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a6e:	f7ff fe41 	bl	80016f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a80:	4b12      	ldr	r3, [pc, #72]	; (8001acc <HAL_InitTick+0x54>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4b12      	ldr	r3, [pc, #72]	; (8001ad0 <HAL_InitTick+0x58>)
 8001a86:	781b      	ldrb	r3, [r3, #0]
 8001a88:	4619      	mov	r1, r3
 8001a8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a96:	4618      	mov	r0, r3
 8001a98:	f000 fbfb 	bl	8002292 <HAL_SYSTICK_Config>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e00e      	b.n	8001ac4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2b0f      	cmp	r3, #15
 8001aaa:	d80a      	bhi.n	8001ac2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aac:	2200      	movs	r2, #0
 8001aae:	6879      	ldr	r1, [r7, #4]
 8001ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ab4:	f000 fbc3 	bl	800223e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ab8:	4a06      	ldr	r2, [pc, #24]	; (8001ad4 <HAL_InitTick+0x5c>)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	e000      	b.n	8001ac4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ac2:	2301      	movs	r3, #1
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	3708      	adds	r7, #8
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	20000000 	.word	0x20000000
 8001ad0:	20000008 	.word	0x20000008
 8001ad4:	20000004 	.word	0x20000004

08001ad8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001adc:	4b06      	ldr	r3, [pc, #24]	; (8001af8 <HAL_IncTick+0x20>)
 8001ade:	781b      	ldrb	r3, [r3, #0]
 8001ae0:	461a      	mov	r2, r3
 8001ae2:	4b06      	ldr	r3, [pc, #24]	; (8001afc <HAL_IncTick+0x24>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	4a04      	ldr	r2, [pc, #16]	; (8001afc <HAL_IncTick+0x24>)
 8001aea:	6013      	str	r3, [r2, #0]
}
 8001aec:	bf00      	nop
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	20000008 	.word	0x20000008
 8001afc:	200045c4 	.word	0x200045c4

08001b00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  return uwTick;
 8001b04:	4b03      	ldr	r3, [pc, #12]	; (8001b14 <HAL_GetTick+0x14>)
 8001b06:	681b      	ldr	r3, [r3, #0]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	200045c4 	.word	0x200045c4

08001b18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b20:	f7ff ffee 	bl	8001b00 <HAL_GetTick>
 8001b24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b30:	d005      	beq.n	8001b3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b32:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <HAL_Delay+0x44>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	461a      	mov	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b3e:	bf00      	nop
 8001b40:	f7ff ffde 	bl	8001b00 <HAL_GetTick>
 8001b44:	4602      	mov	r2, r0
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	68fa      	ldr	r2, [r7, #12]
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d8f7      	bhi.n	8001b40 <HAL_Delay+0x28>
  {
  }
}
 8001b50:	bf00      	nop
 8001b52:	bf00      	nop
 8001b54:	3710      	adds	r7, #16
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	20000008 	.word	0x20000008

08001b60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d101      	bne.n	8001b76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e031      	b.n	8001bda <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d109      	bne.n	8001b92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f7fe fd84 	bl	800068c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2200      	movs	r2, #0
 8001b88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	f003 0310 	and.w	r3, r3, #16
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d116      	bne.n	8001bcc <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ba2:	4b10      	ldr	r3, [pc, #64]	; (8001be4 <HAL_ADC_Init+0x84>)
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	f043 0202 	orr.w	r2, r3, #2
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 f970 	bl	8001e94 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	f023 0303 	bic.w	r3, r3, #3
 8001bc2:	f043 0201 	orr.w	r2, r3, #1
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	641a      	str	r2, [r3, #64]	; 0x40
 8001bca:	e001      	b.n	8001bd0 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001bd8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	ffffeefd 	.word	0xffffeefd

08001be8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b085      	sub	sp, #20
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bfc:	2b01      	cmp	r3, #1
 8001bfe:	d101      	bne.n	8001c04 <HAL_ADC_ConfigChannel+0x1c>
 8001c00:	2302      	movs	r3, #2
 8001c02:	e136      	b.n	8001e72 <HAL_ADC_ConfigChannel+0x28a>
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	2b09      	cmp	r3, #9
 8001c12:	d93a      	bls.n	8001c8a <HAL_ADC_ConfigChannel+0xa2>
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001c1c:	d035      	beq.n	8001c8a <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	68d9      	ldr	r1, [r3, #12]
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	4413      	add	r3, r2
 8001c32:	3b1e      	subs	r3, #30
 8001c34:	2207      	movs	r2, #7
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43da      	mvns	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	400a      	ands	r2, r1
 8001c42:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a8d      	ldr	r2, [pc, #564]	; (8001e80 <HAL_ADC_ConfigChannel+0x298>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d10a      	bne.n	8001c64 <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	68d9      	ldr	r1, [r3, #12]
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	689b      	ldr	r3, [r3, #8]
 8001c58:	061a      	lsls	r2, r3, #24
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c62:	e035      	b.n	8001cd0 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	68d9      	ldr	r1, [r3, #12]
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	689a      	ldr	r2, [r3, #8]
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	b29b      	uxth	r3, r3
 8001c74:	4618      	mov	r0, r3
 8001c76:	4603      	mov	r3, r0
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4403      	add	r3, r0
 8001c7c:	3b1e      	subs	r3, #30
 8001c7e:	409a      	lsls	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	430a      	orrs	r2, r1
 8001c86:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001c88:	e022      	b.n	8001cd0 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	6919      	ldr	r1, [r3, #16]
 8001c90:	683b      	ldr	r3, [r7, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	461a      	mov	r2, r3
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	2207      	movs	r2, #7
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43da      	mvns	r2, r3
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	400a      	ands	r2, r1
 8001cac:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	6919      	ldr	r1, [r3, #16]
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	689a      	ldr	r2, [r3, #8]
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	4403      	add	r3, r0
 8001cc6:	409a      	lsls	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	2b06      	cmp	r3, #6
 8001cd6:	d824      	bhi.n	8001d22 <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685a      	ldr	r2, [r3, #4]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	009b      	lsls	r3, r3, #2
 8001ce6:	4413      	add	r3, r2
 8001ce8:	3b05      	subs	r3, #5
 8001cea:	221f      	movs	r2, #31
 8001cec:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf0:	43da      	mvns	r2, r3
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	400a      	ands	r2, r1
 8001cf8:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	b29b      	uxth	r3, r3
 8001d06:	4618      	mov	r0, r3
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	685a      	ldr	r2, [r3, #4]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	4413      	add	r3, r2
 8001d12:	3b05      	subs	r3, #5
 8001d14:	fa00 f203 	lsl.w	r2, r0, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	635a      	str	r2, [r3, #52]	; 0x34
 8001d20:	e04c      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	2b0c      	cmp	r3, #12
 8001d28:	d824      	bhi.n	8001d74 <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	685a      	ldr	r2, [r3, #4]
 8001d34:	4613      	mov	r3, r2
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	4413      	add	r3, r2
 8001d3a:	3b23      	subs	r3, #35	; 0x23
 8001d3c:	221f      	movs	r2, #31
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43da      	mvns	r2, r3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	400a      	ands	r2, r1
 8001d4a:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	4618      	mov	r0, r3
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	4613      	mov	r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	3b23      	subs	r3, #35	; 0x23
 8001d66:	fa00 f203 	lsl.w	r2, r0, r3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	430a      	orrs	r2, r1
 8001d70:	631a      	str	r2, [r3, #48]	; 0x30
 8001d72:	e023      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685a      	ldr	r2, [r3, #4]
 8001d7e:	4613      	mov	r3, r2
 8001d80:	009b      	lsls	r3, r3, #2
 8001d82:	4413      	add	r3, r2
 8001d84:	3b41      	subs	r3, #65	; 0x41
 8001d86:	221f      	movs	r2, #31
 8001d88:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8c:	43da      	mvns	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	400a      	ands	r2, r1
 8001d94:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	b29b      	uxth	r3, r3
 8001da2:	4618      	mov	r0, r3
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685a      	ldr	r2, [r3, #4]
 8001da8:	4613      	mov	r3, r2
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	3b41      	subs	r3, #65	; 0x41
 8001db0:	fa00 f203 	lsl.w	r2, r0, r3
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	430a      	orrs	r2, r1
 8001dba:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a30      	ldr	r2, [pc, #192]	; (8001e84 <HAL_ADC_ConfigChannel+0x29c>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d10a      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x1f4>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001dce:	d105      	bne.n	8001ddc <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001dd0:	4b2d      	ldr	r3, [pc, #180]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	4a2c      	ldr	r2, [pc, #176]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001dd6:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001dda:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a28      	ldr	r2, [pc, #160]	; (8001e84 <HAL_ADC_ConfigChannel+0x29c>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d10f      	bne.n	8001e06 <HAL_ADC_ConfigChannel+0x21e>
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	2b12      	cmp	r3, #18
 8001dec:	d10b      	bne.n	8001e06 <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001dee:	4b26      	ldr	r3, [pc, #152]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001df0:	685b      	ldr	r3, [r3, #4]
 8001df2:	4a25      	ldr	r2, [pc, #148]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001df4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001df8:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001dfa:	4b23      	ldr	r3, [pc, #140]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	4a22      	ldr	r2, [pc, #136]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001e00:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001e04:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4a1e      	ldr	r2, [pc, #120]	; (8001e84 <HAL_ADC_ConfigChannel+0x29c>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d12b      	bne.n	8001e68 <HAL_ADC_ConfigChannel+0x280>
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a1a      	ldr	r2, [pc, #104]	; (8001e80 <HAL_ADC_ConfigChannel+0x298>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d003      	beq.n	8001e22 <HAL_ADC_ConfigChannel+0x23a>
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	2b11      	cmp	r3, #17
 8001e20:	d122      	bne.n	8001e68 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001e22:	4b19      	ldr	r3, [pc, #100]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	4a18      	ldr	r2, [pc, #96]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001e28:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001e2c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001e2e:	4b16      	ldr	r3, [pc, #88]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	4a15      	ldr	r2, [pc, #84]	; (8001e88 <HAL_ADC_ConfigChannel+0x2a0>)
 8001e34:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e38:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4a10      	ldr	r2, [pc, #64]	; (8001e80 <HAL_ADC_ConfigChannel+0x298>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d111      	bne.n	8001e68 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001e44:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <HAL_ADC_ConfigChannel+0x2a4>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a11      	ldr	r2, [pc, #68]	; (8001e90 <HAL_ADC_ConfigChannel+0x2a8>)
 8001e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4e:	0c9a      	lsrs	r2, r3, #18
 8001e50:	4613      	mov	r3, r2
 8001e52:	009b      	lsls	r3, r3, #2
 8001e54:	4413      	add	r3, r2
 8001e56:	005b      	lsls	r3, r3, #1
 8001e58:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001e5a:	e002      	b.n	8001e62 <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	3b01      	subs	r3, #1
 8001e60:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d1f9      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	10000012 	.word	0x10000012
 8001e84:	40012000 	.word	0x40012000
 8001e88:	40012300 	.word	0x40012300
 8001e8c:	20000000 	.word	0x20000000
 8001e90:	431bde83 	.word	0x431bde83

08001e94 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b083      	sub	sp, #12
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001e9c:	4b78      	ldr	r3, [pc, #480]	; (8002080 <ADC_Init+0x1ec>)
 8001e9e:	685b      	ldr	r3, [r3, #4]
 8001ea0:	4a77      	ldr	r2, [pc, #476]	; (8002080 <ADC_Init+0x1ec>)
 8001ea2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001ea6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001ea8:	4b75      	ldr	r3, [pc, #468]	; (8002080 <ADC_Init+0x1ec>)
 8001eaa:	685a      	ldr	r2, [r3, #4]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	685b      	ldr	r3, [r3, #4]
 8001eb0:	4973      	ldr	r1, [pc, #460]	; (8002080 <ADC_Init+0x1ec>)
 8001eb2:	4313      	orrs	r3, r2
 8001eb4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	685a      	ldr	r2, [r3, #4]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001ec4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	6859      	ldr	r1, [r3, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	691b      	ldr	r3, [r3, #16]
 8001ed0:	021a      	lsls	r2, r3, #8
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	685a      	ldr	r2, [r3, #4]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001ee8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	6859      	ldr	r1, [r3, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	689a      	ldr	r2, [r3, #8]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	430a      	orrs	r2, r1
 8001efa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	689a      	ldr	r2, [r3, #8]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f0a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	6899      	ldr	r1, [r3, #8]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	430a      	orrs	r2, r1
 8001f1c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	4a58      	ldr	r2, [pc, #352]	; (8002084 <ADC_Init+0x1f0>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d022      	beq.n	8001f6e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	689a      	ldr	r2, [r3, #8]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f36:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	6899      	ldr	r1, [r3, #8]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	430a      	orrs	r2, r1
 8001f48:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689a      	ldr	r2, [r3, #8]
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f58:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6899      	ldr	r1, [r3, #8]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	430a      	orrs	r2, r1
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	e00f      	b.n	8001f8e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689a      	ldr	r2, [r3, #8]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f7c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001f8c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689a      	ldr	r2, [r3, #8]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f022 0202 	bic.w	r2, r2, #2
 8001f9c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6899      	ldr	r1, [r3, #8]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	699b      	ldr	r3, [r3, #24]
 8001fa8:	005a      	lsls	r2, r3, #1
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	685a      	ldr	r2, [r3, #4]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001fca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	685a      	ldr	r2, [r3, #4]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001fda:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	6859      	ldr	r1, [r3, #4]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	035a      	lsls	r2, r3, #13
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	e007      	b.n	8002004 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	685a      	ldr	r2, [r3, #4]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002002:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002012:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	69db      	ldr	r3, [r3, #28]
 800201e:	3b01      	subs	r3, #1
 8002020:	051a      	lsls	r2, r3, #20
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	430a      	orrs	r2, r1
 8002028:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	689a      	ldr	r2, [r3, #8]
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002038:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	6899      	ldr	r1, [r3, #8]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002046:	025a      	lsls	r2, r3, #9
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	430a      	orrs	r2, r1
 800204e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	689a      	ldr	r2, [r3, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800205e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	6899      	ldr	r1, [r3, #8]
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	695b      	ldr	r3, [r3, #20]
 800206a:	029a      	lsls	r2, r3, #10
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	430a      	orrs	r2, r1
 8002072:	609a      	str	r2, [r3, #8]
}
 8002074:	bf00      	nop
 8002076:	370c      	adds	r7, #12
 8002078:	46bd      	mov	sp, r7
 800207a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207e:	4770      	bx	lr
 8002080:	40012300 	.word	0x40012300
 8002084:	0f000001 	.word	0x0f000001

08002088 <__NVIC_SetPriorityGrouping>:
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002098:	4b0b      	ldr	r3, [pc, #44]	; (80020c8 <__NVIC_SetPriorityGrouping+0x40>)
 800209a:	68db      	ldr	r3, [r3, #12]
 800209c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020a4:	4013      	ands	r3, r2
 80020a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80020b0:	4b06      	ldr	r3, [pc, #24]	; (80020cc <__NVIC_SetPriorityGrouping+0x44>)
 80020b2:	4313      	orrs	r3, r2
 80020b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020b6:	4a04      	ldr	r2, [pc, #16]	; (80020c8 <__NVIC_SetPriorityGrouping+0x40>)
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	60d3      	str	r3, [r2, #12]
}
 80020bc:	bf00      	nop
 80020be:	3714      	adds	r7, #20
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr
 80020c8:	e000ed00 	.word	0xe000ed00
 80020cc:	05fa0000 	.word	0x05fa0000

080020d0 <__NVIC_GetPriorityGrouping>:
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020d4:	4b04      	ldr	r3, [pc, #16]	; (80020e8 <__NVIC_GetPriorityGrouping+0x18>)
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	0a1b      	lsrs	r3, r3, #8
 80020da:	f003 0307 	and.w	r3, r3, #7
}
 80020de:	4618      	mov	r0, r3
 80020e0:	46bd      	mov	sp, r7
 80020e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e6:	4770      	bx	lr
 80020e8:	e000ed00 	.word	0xe000ed00

080020ec <__NVIC_EnableIRQ>:
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	db0b      	blt.n	8002116 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020fe:	79fb      	ldrb	r3, [r7, #7]
 8002100:	f003 021f 	and.w	r2, r3, #31
 8002104:	4907      	ldr	r1, [pc, #28]	; (8002124 <__NVIC_EnableIRQ+0x38>)
 8002106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210a:	095b      	lsrs	r3, r3, #5
 800210c:	2001      	movs	r0, #1
 800210e:	fa00 f202 	lsl.w	r2, r0, r2
 8002112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002116:	bf00      	nop
 8002118:	370c      	adds	r7, #12
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	e000e100 	.word	0xe000e100

08002128 <__NVIC_SetPriority>:
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	4603      	mov	r3, r0
 8002130:	6039      	str	r1, [r7, #0]
 8002132:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002134:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002138:	2b00      	cmp	r3, #0
 800213a:	db0a      	blt.n	8002152 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	b2da      	uxtb	r2, r3
 8002140:	490c      	ldr	r1, [pc, #48]	; (8002174 <__NVIC_SetPriority+0x4c>)
 8002142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002146:	0112      	lsls	r2, r2, #4
 8002148:	b2d2      	uxtb	r2, r2
 800214a:	440b      	add	r3, r1
 800214c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002150:	e00a      	b.n	8002168 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	b2da      	uxtb	r2, r3
 8002156:	4908      	ldr	r1, [pc, #32]	; (8002178 <__NVIC_SetPriority+0x50>)
 8002158:	79fb      	ldrb	r3, [r7, #7]
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	3b04      	subs	r3, #4
 8002160:	0112      	lsls	r2, r2, #4
 8002162:	b2d2      	uxtb	r2, r2
 8002164:	440b      	add	r3, r1
 8002166:	761a      	strb	r2, [r3, #24]
}
 8002168:	bf00      	nop
 800216a:	370c      	adds	r7, #12
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	e000e100 	.word	0xe000e100
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <NVIC_EncodePriority>:
{
 800217c:	b480      	push	{r7}
 800217e:	b089      	sub	sp, #36	; 0x24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	f003 0307 	and.w	r3, r3, #7
 800218e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	f1c3 0307 	rsb	r3, r3, #7
 8002196:	2b04      	cmp	r3, #4
 8002198:	bf28      	it	cs
 800219a:	2304      	movcs	r3, #4
 800219c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	3304      	adds	r3, #4
 80021a2:	2b06      	cmp	r3, #6
 80021a4:	d902      	bls.n	80021ac <NVIC_EncodePriority+0x30>
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	3b03      	subs	r3, #3
 80021aa:	e000      	b.n	80021ae <NVIC_EncodePriority+0x32>
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ba:	43da      	mvns	r2, r3
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	401a      	ands	r2, r3
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	fa01 f303 	lsl.w	r3, r1, r3
 80021ce:	43d9      	mvns	r1, r3
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021d4:	4313      	orrs	r3, r2
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3724      	adds	r7, #36	; 0x24
 80021da:	46bd      	mov	sp, r7
 80021dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e0:	4770      	bx	lr
	...

080021e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	3b01      	subs	r3, #1
 80021f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021f4:	d301      	bcc.n	80021fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021f6:	2301      	movs	r3, #1
 80021f8:	e00f      	b.n	800221a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021fa:	4a0a      	ldr	r2, [pc, #40]	; (8002224 <SysTick_Config+0x40>)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3b01      	subs	r3, #1
 8002200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002202:	210f      	movs	r1, #15
 8002204:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002208:	f7ff ff8e 	bl	8002128 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800220c:	4b05      	ldr	r3, [pc, #20]	; (8002224 <SysTick_Config+0x40>)
 800220e:	2200      	movs	r2, #0
 8002210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002212:	4b04      	ldr	r3, [pc, #16]	; (8002224 <SysTick_Config+0x40>)
 8002214:	2207      	movs	r2, #7
 8002216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002218:	2300      	movs	r3, #0
}
 800221a:	4618      	mov	r0, r3
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	e000e010 	.word	0xe000e010

08002228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7ff ff29 	bl	8002088 <__NVIC_SetPriorityGrouping>
}
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800223e:	b580      	push	{r7, lr}
 8002240:	b086      	sub	sp, #24
 8002242:	af00      	add	r7, sp, #0
 8002244:	4603      	mov	r3, r0
 8002246:	60b9      	str	r1, [r7, #8]
 8002248:	607a      	str	r2, [r7, #4]
 800224a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002250:	f7ff ff3e 	bl	80020d0 <__NVIC_GetPriorityGrouping>
 8002254:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	68b9      	ldr	r1, [r7, #8]
 800225a:	6978      	ldr	r0, [r7, #20]
 800225c:	f7ff ff8e 	bl	800217c <NVIC_EncodePriority>
 8002260:	4602      	mov	r2, r0
 8002262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f7ff ff5d 	bl	8002128 <__NVIC_SetPriority>
}
 800226e:	bf00      	nop
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b082      	sub	sp, #8
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002284:	4618      	mov	r0, r3
 8002286:	f7ff ff31 	bl	80020ec <__NVIC_EnableIRQ>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f7ff ffa2 	bl	80021e4 <SysTick_Config>
 80022a0:	4603      	mov	r3, r0
}
 80022a2:	4618      	mov	r0, r3
 80022a4:	3708      	adds	r7, #8
 80022a6:	46bd      	mov	sp, r7
 80022a8:	bd80      	pop	{r7, pc}
	...

080022ac <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	e054      	b.n	8002368 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	7f5b      	ldrb	r3, [r3, #29]
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d105      	bne.n	80022d4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f7fe fa1e 	bl	8000710 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	791b      	ldrb	r3, [r3, #4]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d10c      	bne.n	80022fc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a22      	ldr	r2, [pc, #136]	; (8002370 <HAL_CRC_Init+0xc4>)
 80022e8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	689a      	ldr	r2, [r3, #8]
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f022 0218 	bic.w	r2, r2, #24
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	e00c      	b.n	8002316 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6899      	ldr	r1, [r3, #8]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	461a      	mov	r2, r3
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 f834 	bl	8002374 <HAL_CRCEx_Polynomial_Set>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d001      	beq.n	8002316 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e028      	b.n	8002368 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	795b      	ldrb	r3, [r3, #5]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d105      	bne.n	800232a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002326:	611a      	str	r2, [r3, #16]
 8002328:	e004      	b.n	8002334 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	6912      	ldr	r2, [r2, #16]
 8002332:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	695a      	ldr	r2, [r3, #20]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	430a      	orrs	r2, r1
 8002348:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	699a      	ldr	r2, [r3, #24]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	430a      	orrs	r2, r1
 800235e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2201      	movs	r2, #1
 8002364:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3708      	adds	r7, #8
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}
 8002370:	04c11db7 	.word	0x04c11db7

08002374 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002374:	b480      	push	{r7}
 8002376:	b087      	sub	sp, #28
 8002378:	af00      	add	r7, sp, #0
 800237a:	60f8      	str	r0, [r7, #12]
 800237c:	60b9      	str	r1, [r7, #8]
 800237e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002380:	2300      	movs	r3, #0
 8002382:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002384:	231f      	movs	r3, #31
 8002386:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002388:	bf00      	nop
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	1e5a      	subs	r2, r3, #1
 800238e:	613a      	str	r2, [r7, #16]
 8002390:	2b00      	cmp	r3, #0
 8002392:	d009      	beq.n	80023a8 <HAL_CRCEx_Polynomial_Set+0x34>
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	f003 031f 	and.w	r3, r3, #31
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	fa22 f303 	lsr.w	r3, r2, r3
 80023a0:	f003 0301 	and.w	r3, r3, #1
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0f0      	beq.n	800238a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b18      	cmp	r3, #24
 80023ac:	d846      	bhi.n	800243c <HAL_CRCEx_Polynomial_Set+0xc8>
 80023ae:	a201      	add	r2, pc, #4	; (adr r2, 80023b4 <HAL_CRCEx_Polynomial_Set+0x40>)
 80023b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b4:	08002443 	.word	0x08002443
 80023b8:	0800243d 	.word	0x0800243d
 80023bc:	0800243d 	.word	0x0800243d
 80023c0:	0800243d 	.word	0x0800243d
 80023c4:	0800243d 	.word	0x0800243d
 80023c8:	0800243d 	.word	0x0800243d
 80023cc:	0800243d 	.word	0x0800243d
 80023d0:	0800243d 	.word	0x0800243d
 80023d4:	08002431 	.word	0x08002431
 80023d8:	0800243d 	.word	0x0800243d
 80023dc:	0800243d 	.word	0x0800243d
 80023e0:	0800243d 	.word	0x0800243d
 80023e4:	0800243d 	.word	0x0800243d
 80023e8:	0800243d 	.word	0x0800243d
 80023ec:	0800243d 	.word	0x0800243d
 80023f0:	0800243d 	.word	0x0800243d
 80023f4:	08002425 	.word	0x08002425
 80023f8:	0800243d 	.word	0x0800243d
 80023fc:	0800243d 	.word	0x0800243d
 8002400:	0800243d 	.word	0x0800243d
 8002404:	0800243d 	.word	0x0800243d
 8002408:	0800243d 	.word	0x0800243d
 800240c:	0800243d 	.word	0x0800243d
 8002410:	0800243d 	.word	0x0800243d
 8002414:	08002419 	.word	0x08002419
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	2b06      	cmp	r3, #6
 800241c:	d913      	bls.n	8002446 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8002422:	e010      	b.n	8002446 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8002424:	693b      	ldr	r3, [r7, #16]
 8002426:	2b07      	cmp	r3, #7
 8002428:	d90f      	bls.n	800244a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800242e:	e00c      	b.n	800244a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b0f      	cmp	r3, #15
 8002434:	d90b      	bls.n	800244e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800243a:	e008      	b.n	800244e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	75fb      	strb	r3, [r7, #23]
      break;
 8002440:	e006      	b.n	8002450 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002442:	bf00      	nop
 8002444:	e004      	b.n	8002450 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8002446:	bf00      	nop
 8002448:	e002      	b.n	8002450 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800244a:	bf00      	nop
 800244c:	e000      	b.n	8002450 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 800244e:	bf00      	nop
  }
  if (status == HAL_OK)
 8002450:	7dfb      	ldrb	r3, [r7, #23]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d10d      	bne.n	8002472 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	68ba      	ldr	r2, [r7, #8]
 800245c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	f023 0118 	bic.w	r1, r3, #24
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	430a      	orrs	r2, r1
 8002470:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002472:	7dfb      	ldrb	r3, [r7, #23]
}
 8002474:	4618      	mov	r0, r3
 8002476:	371c      	adds	r7, #28
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d101      	bne.n	8002492 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e0ac      	b.n	80025ec <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if(a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4618      	mov	r0, r3
 8002498:	f000 fadc 	bl	8002a54 <DFSDM_GetChannelFromInstance>
 800249c:	4603      	mov	r3, r0
 800249e:	4a55      	ldr	r2, [pc, #340]	; (80025f4 <HAL_DFSDM_ChannelInit+0x174>)
 80024a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e09f      	b.n	80025ec <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f7fe fb13 	bl	8000ad8 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 80024b2:	4b51      	ldr	r3, [pc, #324]	; (80025f8 <HAL_DFSDM_ChannelInit+0x178>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	3301      	adds	r3, #1
 80024b8:	4a4f      	ldr	r2, [pc, #316]	; (80025f8 <HAL_DFSDM_ChannelInit+0x178>)
 80024ba:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(v_dfsdm1ChannelCounter == 1)
 80024bc:	4b4e      	ldr	r3, [pc, #312]	; (80025f8 <HAL_DFSDM_ChannelInit+0x178>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d125      	bne.n	8002510 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 80024c4:	4b4d      	ldr	r3, [pc, #308]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4a4c      	ldr	r2, [pc, #304]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 80024ca:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024ce:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 80024d0:	4b4a      	ldr	r3, [pc, #296]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	4948      	ldr	r1, [pc, #288]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 80024de:	4b47      	ldr	r3, [pc, #284]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a46      	ldr	r2, [pc, #280]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 80024e4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 80024e8:	6013      	str	r3, [r2, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	791b      	ldrb	r3, [r3, #4]
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d108      	bne.n	8002504 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1) <<
 80024f2:	4b42      	ldr	r3, [pc, #264]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	68db      	ldr	r3, [r3, #12]
 80024fa:	3b01      	subs	r3, #1
 80024fc:	041b      	lsls	r3, r3, #16
 80024fe:	493f      	ldr	r1, [pc, #252]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 8002500:	4313      	orrs	r3, r2
 8002502:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002504:	4b3d      	ldr	r3, [pc, #244]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a3c      	ldr	r2, [pc, #240]	; (80025fc <HAL_DFSDM_ChannelInit+0x17c>)
 800250a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800250e:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	681a      	ldr	r2, [r3, #0]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 800251e:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6819      	ldr	r1, [r3, #0]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800252e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002534:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	430a      	orrs	r2, r1
 800253c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f022 020f 	bic.w	r2, r2, #15
 800254c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6819      	ldr	r1, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 800255c:	431a      	orrs	r2, r3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002574:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6899      	ldr	r1, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002584:	3b01      	subs	r3, #1
 8002586:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	430a      	orrs	r2, r1
 8002590:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f002 0207 	and.w	r2, r2, #7
 80025a0:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	6859      	ldr	r1, [r3, #4]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ac:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80025b4:	431a      	orrs	r2, r3
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	430a      	orrs	r2, r1
 80025bc:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025cc:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f000 fa3a 	bl	8002a54 <DFSDM_GetChannelFromInstance>
 80025e0:	4602      	mov	r2, r0
 80025e2:	4904      	ldr	r1, [pc, #16]	; (80025f4 <HAL_DFSDM_ChannelInit+0x174>)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3708      	adds	r7, #8
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}
 80025f4:	200045cc 	.word	0x200045cc
 80025f8:	200045c8 	.word	0x200045c8
 80025fc:	40017400 	.word	0x40017400

08002600 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e0c6      	b.n	80027a0 <HAL_DFSDM_FilterInit+0x1a0>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	4a64      	ldr	r2, [pc, #400]	; (80027a8 <HAL_DFSDM_FilterInit+0x1a8>)
 8002618:	4293      	cmp	r3, r2
 800261a:	d109      	bne.n	8002630 <HAL_DFSDM_FilterInit+0x30>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002620:	2b01      	cmp	r3, #1
 8002622:	d003      	beq.n	800262c <HAL_DFSDM_FilterInit+0x2c>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002628:	2b01      	cmp	r3, #1
 800262a:	d101      	bne.n	8002630 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e0b7      	b.n	80027a0 <HAL_DFSDM_FilterInit+0x1a0>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2200      	movs	r2, #0
 8002634:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2201      	movs	r2, #1
 800263a:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f7fe f95d 	bl	8000908 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 800265c:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	7a1b      	ldrb	r3, [r3, #8]
 8002662:	2b01      	cmp	r3, #1
 8002664:	d108      	bne.n	8002678 <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	e007      	b.n	8002688 <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002686:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	7a5b      	ldrb	r3, [r3, #9]
 800268c:	2b01      	cmp	r3, #1
 800268e:	d108      	bne.n	80026a2 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800269e:	601a      	str	r2, [r3, #0]
 80026a0:	e007      	b.n	80026b2 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 80026b0:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6819      	ldr	r1, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681a      	ldr	r2, [r3, #0]
 80026bc:	4b3b      	ldr	r3, [pc, #236]	; (80027ac <HAL_DFSDM_FilterInit+0x1ac>)
 80026be:	400b      	ands	r3, r1
 80026c0:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d108      	bne.n	80026dc <HAL_DFSDM_FilterInit+0xdc>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6819      	ldr	r1, [r3, #0]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	695a      	ldr	r2, [r3, #20]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	430a      	orrs	r2, r1
 80026da:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	7c1b      	ldrb	r3, [r3, #16]
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d108      	bne.n	80026f6 <HAL_DFSDM_FilterInit+0xf6>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f042 0210 	orr.w	r2, r2, #16
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	e007      	b.n	8002706 <HAL_DFSDM_FilterInit+0x106>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f022 0210 	bic.w	r2, r2, #16
 8002704:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	7c5b      	ldrb	r3, [r3, #17]
 800270a:	2b01      	cmp	r3, #1
 800270c:	d108      	bne.n	8002720 <HAL_DFSDM_FilterInit+0x120>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f042 0220 	orr.w	r2, r2, #32
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	e007      	b.n	8002730 <HAL_DFSDM_FilterInit+0x130>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f022 0220 	bic.w	r2, r2, #32
 800272e:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6959      	ldr	r1, [r3, #20]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	4b1d      	ldr	r3, [pc, #116]	; (80027b0 <HAL_DFSDM_FilterInit+0x1b0>)
 800273c:	400b      	ands	r3, r1
 800273e:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6959      	ldr	r1, [r3, #20]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69da      	ldr	r2, [r3, #28]
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6a1b      	ldr	r3, [r3, #32]
 800274e:	3b01      	subs	r3, #1
 8002750:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002752:	431a      	orrs	r2, r3
                                  (hdfsdm_filter->Init.FilterParam.IntOversampling - 1));
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002758:	3b01      	subs	r3, #1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1) << DFSDM_FLTFCR_FOSR_Pos) |
 800275a:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	430a      	orrs	r2, r1
 8002762:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68da      	ldr	r2, [r3, #12]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	699a      	ldr	r2, [r3, #24]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	7c1a      	ldrb	r2, [r3, #16]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 0201 	orr.w	r2, r2, #1
 8002794:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2201      	movs	r2, #1
 800279a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40017500 	.word	0x40017500
 80027ac:	ffff80f7 	.word	0xffff80f7
 80027b0:	1c00ff00 	.word	0x1c00ff00

080027b4 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b087      	sub	sp, #28
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	60f8      	str	r0, [r7, #12]
 80027bc:	60b9      	str	r1, [r7, #8]
 80027be:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c0:	2300      	movs	r3, #0
 80027c2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d02c      	beq.n	8002828 <HAL_DFSDM_FilterConfigRegChannel+0x74>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 80027d4:	2bff      	cmp	r3, #255	; 0xff
 80027d6:	d027      	beq.n	8002828 <HAL_DFSDM_FilterConfigRegChannel+0x74>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	6819      	ldr	r1, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	4b16      	ldr	r3, [pc, #88]	; (800283c <HAL_DFSDM_FilterConfigRegChannel+0x88>)
 80027e4:	400b      	ands	r3, r1
 80027e6:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2b01      	cmp	r3, #1
 80027ec:	d10d      	bne.n	800280a <HAL_DFSDM_FilterConfigRegChannel+0x56>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	021b      	lsls	r3, r3, #8
 80027f8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80027fc:	431a      	orrs	r2, r3
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002806:	601a      	str	r2, [r3, #0]
 8002808:	e00a      	b.n	8002820 <HAL_DFSDM_FilterConfigRegChannel+0x6c>
                                                     DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6819      	ldr	r1, [r3, #0]
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	021b      	lsls	r3, r3, #8
 8002814:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	430a      	orrs	r2, r1
 800281e:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	687a      	ldr	r2, [r7, #4]
 8002824:	631a      	str	r2, [r3, #48]	; 0x30
 8002826:	e001      	b.n	800282c <HAL_DFSDM_FilterConfigRegChannel+0x78>
  }
  else
  {
    status = HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 800282c:	7dfb      	ldrb	r3, [r7, #23]
}
 800282e:	4618      	mov	r0, r3
 8002830:	371c      	adds	r7, #28
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	f8fbffff 	.word	0xf8fbffff

08002840 <HAL_DFSDM_FilterConfigInjChannel>:
  *         This parameter can be a values combination of @ref DFSDM_Channel_Selection.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigInjChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800284a:	2300      	movs	r3, #0
 800284c:	73fb      	strb	r3, [r7, #15]
  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_INJECTED_CHANNEL(Channel));

  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002854:	2b00      	cmp	r3, #0
 8002856:	d01b      	beq.n	8002890 <HAL_DFSDM_FilterConfigInjChannel+0x50>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800285e:	2bff      	cmp	r3, #255	; 0xff
 8002860:	d016      	beq.n	8002890 <HAL_DFSDM_FilterConfigInjChannel+0x50>
  {
    /* Configure channel for injected conversion */
    hdfsdm_filter->Instance->FLTJCHGR = (uint32_t) (Channel & DFSDM_LSB_MASK);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	683a      	ldr	r2, [r7, #0]
 8002868:	b292      	uxth	r2, r2
 800286a:	611a      	str	r2, [r3, #16]
    /* Store number of injected channels */
    hdfsdm_filter->InjectedChannelsNbr = DFSDM_GetInjChannelsNbr(Channel);
 800286c:	6838      	ldr	r0, [r7, #0]
 800286e:	f000 f8d2 	bl	8002a16 <DFSDM_GetInjChannelsNbr>
 8002872:	4602      	mov	r2, r0
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	645a      	str	r2, [r3, #68]	; 0x44
    /* Update number of injected channels remaining */
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                      hdfsdm_filter->InjectedChannelsNbr : 1;
 800287e:	2b01      	cmp	r3, #1
 8002880:	d102      	bne.n	8002888 <HAL_DFSDM_FilterConfigInjChannel+0x48>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002886:	e000      	b.n	800288a <HAL_DFSDM_FilterConfigInjChannel+0x4a>
 8002888:	2301      	movs	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 800288a:	687a      	ldr	r2, [r7, #4]
 800288c:	6493      	str	r3, [r2, #72]	; 0x48
 800288e:	e001      	b.n	8002894 <HAL_DFSDM_FilterConfigInjChannel+0x54>
  }
  else
  {
    status = HAL_ERROR;
 8002890:	2301      	movs	r3, #1
 8002892:	73fb      	strb	r3, [r7, #15]
  }
  /* Return function status */
  return status;
 8002894:	7bfb      	ldrb	r3, [r7, #15]
}
 8002896:	4618      	mov	r0, r3
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <HAL_DFSDM_FilterRegularStart_DMA>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterRegularStart_DMA(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   int32_t                    *pData,
                                                   uint32_t                    Length)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028ac:	2300      	movs	r3, #0
 80028ae:	75fb      	strb	r3, [r7, #23]

  /* Check parameters */
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));

  /* Check destination address and length */
  if((pData == NULL) || (Length == 0))
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <HAL_DFSDM_FilterRegularStart_DMA+0x1c>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d102      	bne.n	80028c2 <HAL_DFSDM_FilterRegularStart_DMA+0x22>
  {
    status = HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	75fb      	strb	r3, [r7, #23]
 80028c0:	e066      	b.n	8002990 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check that DMA is enabled for regular conversion */
  else if((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028cc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80028d0:	d002      	beq.n	80028d8 <HAL_DFSDM_FilterRegularStart_DMA+0x38>
  {
    status = HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	75fb      	strb	r3, [r7, #23]
 80028d6:	e05b      	b.n	8002990 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check parameters compatibility */
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d10e      	bne.n	80028fe <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d10a      	bne.n	80028fe <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ec:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d105      	bne.n	80028fe <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2b01      	cmp	r3, #1
 80028f6:	d002      	beq.n	80028fe <HAL_DFSDM_FilterRegularStart_DMA+0x5e>
          (Length != 1))
  {
    status = HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	75fb      	strb	r3, [r7, #23]
 80028fc:	e048      	b.n	8002990 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002902:	2b00      	cmp	r3, #0
 8002904:	d10c      	bne.n	8002920 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  else if((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 800290a:	2b00      	cmp	r3, #0
 800290c:	d108      	bne.n	8002920 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
          (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR))
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002912:	69db      	ldr	r3, [r3, #28]
          (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8002914:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002918:	d102      	bne.n	8002920 <HAL_DFSDM_FilterRegularStart_DMA+0x80>
  {
    status = HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	75fb      	strb	r3, [r7, #23]
 800291e:	e037      	b.n	8002990 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
  }
  /* Check DFSDM filter state */
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002926:	2b01      	cmp	r3, #1
 8002928:	d004      	beq.n	8002934 <HAL_DFSDM_FilterRegularStart_DMA+0x94>
          (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ))
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  else if((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 8002930:	2b03      	cmp	r3, #3
 8002932:	d12b      	bne.n	800298c <HAL_DFSDM_FilterRegularStart_DMA+0xec>
  {
    /* Set callbacks on DMA handler */
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002938:	4a18      	ldr	r2, [pc, #96]	; (800299c <HAL_DFSDM_FilterRegularStart_DMA+0xfc>)
 800293a:	63da      	str	r2, [r3, #60]	; 0x3c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002940:	4a17      	ldr	r2, [pc, #92]	; (80029a0 <HAL_DFSDM_FilterRegularStart_DMA+0x100>)
 8002942:	64da      	str	r2, [r3, #76]	; 0x4c
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002948:	69db      	ldr	r3, [r3, #28]
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 800294a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800294e:	d101      	bne.n	8002954 <HAL_DFSDM_FilterRegularStart_DMA+0xb4>
 8002950:	4a14      	ldr	r2, [pc, #80]	; (80029a4 <HAL_DFSDM_FilterRegularStart_DMA+0x104>)
 8002952:	e000      	b.n	8002956 <HAL_DFSDM_FilterRegularStart_DMA+0xb6>
 8002954:	2200      	movs	r2, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ?\
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800295a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Start DMA in interrupt mode */
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	331c      	adds	r3, #28
 8002966:	4619      	mov	r1, r3
 8002968:	68ba      	ldr	r2, [r7, #8]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f000 f9c2 	bl	8002cf4 <HAL_DMA_Start_IT>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d006      	beq.n	8002984 <HAL_DFSDM_FilterRegularStart_DMA+0xe4>
                        (uint32_t) pData, Length) != HAL_OK)
    {
      /* Set DFSDM filter in error state */
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	22ff      	movs	r2, #255	; 0xff
 800297a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      status = HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	75fb      	strb	r3, [r7, #23]
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 8002982:	e005      	b.n	8002990 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
    }
    else
    {
      /* Start regular conversion */
      DFSDM_RegConvStart(hdfsdm_filter);
 8002984:	68f8      	ldr	r0, [r7, #12]
 8002986:	f000 f8b1 	bl	8002aec <DFSDM_RegConvStart>
    if(HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 800298a:	e001      	b.n	8002990 <HAL_DFSDM_FilterRegularStart_DMA+0xf0>
    }
  }
  else
  {
    status = HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	75fb      	strb	r3, [r7, #23]
  }
  /* Return function status */
  return status;
 8002990:	7dfb      	ldrb	r3, [r7, #23]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3718      	adds	r7, #24
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	080029d9 	.word	0x080029d9
 80029a0:	080029f5 	.word	0x080029f5
 80029a4:	080029bd 	.word	0x080029bd

080029a8 <HAL_DFSDM_FilterErrorCallback>:
  * @brief  Error callback.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
__weak void HAL_DFSDM_FilterErrorCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b083      	sub	sp, #12
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  UNUSED(hdfsdm_filter);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DFSDM_FilterErrorCallback could be implemented in the user file.
   */
}
 80029b0:	bf00      	nop
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <DFSDM_DMARegularHalfConvCplt>:
  * @brief  DMA half transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b084      	sub	sp, #16
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029c8:	60fb      	str	r3, [r7, #12]

  /* Call regular half conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvHalfCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80029ca:	68f8      	ldr	r0, [r7, #12]
 80029cc:	f008 f824 	bl	800aa18 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
#endif
}
 80029d0:	bf00      	nop
 80029d2:	3710      	adds	r7, #16
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <DFSDM_DMARegularConvCplt>:
  * @brief  DMA transfer complete callback for regular conversion.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMARegularConvCplt(DMA_HandleTypeDef *hdma)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e4:	60fb      	str	r3, [r7, #12]

  /* Call regular conversion complete callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->RegConvCpltCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80029e6:	68f8      	ldr	r0, [r7, #12]
 80029e8:	f008 f832 	bl	800aa50 <HAL_DFSDM_FilterRegConvCpltCallback>
#endif
}
 80029ec:	bf00      	nop
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <DFSDM_DMAError>:
  * @brief  DMA error callback.
  * @param  hdma DMA handle.
  * @retval None
  */
static void DFSDM_DMAError(DMA_HandleTypeDef *hdma)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
  /* Get DFSDM filter handle */
  DFSDM_Filter_HandleTypeDef* hdfsdm_filter = (DFSDM_Filter_HandleTypeDef*) ((DMA_HandleTypeDef*)hdma)->Parent;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a00:	60fb      	str	r3, [r7, #12]

  /* Update error code */
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	2203      	movs	r2, #3
 8002a06:	651a      	str	r2, [r3, #80]	; 0x50

  /* Call error callback */
#if (USE_HAL_DFSDM_REGISTER_CALLBACKS == 1)
  hdfsdm_filter->ErrorCallback(hdfsdm_filter);
#else
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8002a08:	68f8      	ldr	r0, [r7, #12]
 8002a0a:	f7ff ffcd 	bl	80029a8 <HAL_DFSDM_FilterErrorCallback>
#endif
}
 8002a0e:	bf00      	nop
 8002a10:	3710      	adds	r7, #16
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bd80      	pop	{r7, pc}

08002a16 <DFSDM_GetInjChannelsNbr>:
  * @brief  This function allows to get the number of injected channels.
  * @param  Channels bitfield of injected channels.
  * @retval Number of injected channels.
  */
static uint32_t DFSDM_GetInjChannelsNbr(uint32_t Channels)
{
 8002a16:	b480      	push	{r7}
 8002a18:	b085      	sub	sp, #20
 8002a1a:	af00      	add	r7, sp, #0
 8002a1c:	6078      	str	r0, [r7, #4]
  uint32_t nbChannels = 0;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	60fb      	str	r3, [r7, #12]
  uint32_t tmp;

  /* Get the number of channels from bitfield */
  tmp = (uint32_t) (Channels & DFSDM_LSB_MASK);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	b29b      	uxth	r3, r3
 8002a26:	60bb      	str	r3, [r7, #8]
  while(tmp != 0)
 8002a28:	e00a      	b.n	8002a40 <DFSDM_GetInjChannelsNbr+0x2a>
  {
    if((tmp & 1) != 0)
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d002      	beq.n	8002a3a <DFSDM_GetInjChannelsNbr+0x24>
    {
      nbChannels++;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	3301      	adds	r3, #1
 8002a38:	60fb      	str	r3, [r7, #12]
    }
    tmp = (uint32_t) (tmp >> 1);
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	085b      	lsrs	r3, r3, #1
 8002a3e:	60bb      	str	r3, [r7, #8]
  while(tmp != 0)
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f1      	bne.n	8002a2a <DFSDM_GetInjChannelsNbr+0x14>
  }
  return nbChannels;
 8002a46:	68fb      	ldr	r3, [r7, #12]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	3714      	adds	r7, #20
 8002a4c:	46bd      	mov	sp, r7
 8002a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a52:	4770      	bx	lr

08002a54 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b085      	sub	sp, #20
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if(Instance == DFSDM1_Channel0)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a1c      	ldr	r2, [pc, #112]	; (8002ad0 <DFSDM_GetChannelFromInstance+0x7c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d102      	bne.n	8002a6a <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	e02b      	b.n	8002ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a19      	ldr	r2, [pc, #100]	; (8002ad4 <DFSDM_GetChannelFromInstance+0x80>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d102      	bne.n	8002a78 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8002a72:	2301      	movs	r3, #1
 8002a74:	60fb      	str	r3, [r7, #12]
 8002a76:	e024      	b.n	8002ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel2)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4a17      	ldr	r2, [pc, #92]	; (8002ad8 <DFSDM_GetChannelFromInstance+0x84>)
 8002a7c:	4293      	cmp	r3, r2
 8002a7e:	d102      	bne.n	8002a86 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8002a80:	2302      	movs	r3, #2
 8002a82:	60fb      	str	r3, [r7, #12]
 8002a84:	e01d      	b.n	8002ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel3)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a14      	ldr	r2, [pc, #80]	; (8002adc <DFSDM_GetChannelFromInstance+0x88>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d102      	bne.n	8002a94 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 3;
 8002a8e:	2303      	movs	r3, #3
 8002a90:	60fb      	str	r3, [r7, #12]
 8002a92:	e016      	b.n	8002ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel4)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a12      	ldr	r2, [pc, #72]	; (8002ae0 <DFSDM_GetChannelFromInstance+0x8c>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d102      	bne.n	8002aa2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 4;
 8002a9c:	2304      	movs	r3, #4
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	e00f      	b.n	8002ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel5)
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a0f      	ldr	r2, [pc, #60]	; (8002ae4 <DFSDM_GetChannelFromInstance+0x90>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d102      	bne.n	8002ab0 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 5;
 8002aaa:	2305      	movs	r3, #5
 8002aac:	60fb      	str	r3, [r7, #12]
 8002aae:	e008      	b.n	8002ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if(Instance == DFSDM1_Channel6)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a0d      	ldr	r2, [pc, #52]	; (8002ae8 <DFSDM_GetChannelFromInstance+0x94>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d102      	bne.n	8002abe <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 6;
 8002ab8:	2306      	movs	r3, #6
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	e001      	b.n	8002ac2 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else /* DFSDM1_Channel7 */
  {
    channel = 7;
 8002abe:	2307      	movs	r3, #7
 8002ac0:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	40017400 	.word	0x40017400
 8002ad4:	40017420 	.word	0x40017420
 8002ad8:	40017440 	.word	0x40017440
 8002adc:	40017460 	.word	0x40017460
 8002ae0:	40017480 	.word	0x40017480
 8002ae4:	400174a0 	.word	0x400174a0
 8002ae8:	400174c0 	.word	0x400174c0

08002aec <DFSDM_RegConvStart>:
  * @brief  This function allows to really start regular conversion.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Check regular trigger */
  if(hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d108      	bne.n	8002b0e <DFSDM_RegConvStart+0x22>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	681a      	ldr	r2, [r3, #0]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	e033      	b.n	8002b76 <DFSDM_RegConvStart+0x8a>
  }
  else /* synchronous trigger */
  {
    /* Disable DFSDM filter */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 0201 	bic.w	r2, r2, #1
 8002b1c:	601a      	str	r2, [r3, #0]

    /* Set RSYNC bit in DFSDM_FLTCR1 register */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8002b2c:	601a      	str	r2, [r3, #0]

    /* Enable DFSDM  filter */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f042 0201 	orr.w	r2, r2, #1
 8002b3c:	601a      	str	r2, [r3, #0]

    /* If injected conversion was in progress, restart it */
    if(hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002b44:	2b03      	cmp	r3, #3
 8002b46:	d116      	bne.n	8002b76 <DFSDM_RegConvStart+0x8a>
    {
      if(hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d107      	bne.n	8002b60 <DFSDM_RegConvStart+0x74>
      {
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f042 0202 	orr.w	r2, r2, #2
 8002b5e:	601a      	str	r2, [r3, #0]
      }
      /* Update remaining injected conversions */
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
                                         hdfsdm_filter->InjectedChannelsNbr : 1;
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d102      	bne.n	8002b70 <DFSDM_RegConvStart+0x84>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6e:	e000      	b.n	8002b72 <DFSDM_RegConvStart+0x86>
 8002b70:	2301      	movs	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6493      	str	r3, [r2, #72]	; 0x48
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
                          HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d101      	bne.n	8002b84 <DFSDM_RegConvStart+0x98>
 8002b80:	2202      	movs	r2, #2
 8002b82:	e000      	b.n	8002b86 <DFSDM_RegConvStart+0x9a>
 8002b84:	2204      	movs	r2, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
}
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr

08002b98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b086      	sub	sp, #24
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002ba4:	f7fe ffac 	bl	8001b00 <HAL_GetTick>
 8002ba8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e099      	b.n	8002ce8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2202      	movs	r2, #2
 8002bb8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681a      	ldr	r2, [r3, #0]
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f022 0201 	bic.w	r2, r2, #1
 8002bd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bd4:	e00f      	b.n	8002bf6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002bd6:	f7fe ff93 	bl	8001b00 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	d908      	bls.n	8002bf6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2220      	movs	r2, #32
 8002be8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2203      	movs	r2, #3
 8002bee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e078      	b.n	8002ce8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1e8      	bne.n	8002bd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002c0c:	697a      	ldr	r2, [r7, #20]
 8002c0e:	4b38      	ldr	r3, [pc, #224]	; (8002cf0 <HAL_DMA_Init+0x158>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	685a      	ldr	r2, [r3, #4]
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	691b      	ldr	r3, [r3, #16]
 8002c28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002c2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002c3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6a1b      	ldr	r3, [r3, #32]
 8002c40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002c42:	697a      	ldr	r2, [r7, #20]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c4c:	2b04      	cmp	r3, #4
 8002c4e:	d107      	bne.n	8002c60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	697a      	ldr	r2, [r7, #20]
 8002c66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695b      	ldr	r3, [r3, #20]
 8002c6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	f023 0307 	bic.w	r3, r3, #7
 8002c76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c7c:	697a      	ldr	r2, [r7, #20]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c86:	2b04      	cmp	r3, #4
 8002c88:	d117      	bne.n	8002cba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c8e:	697a      	ldr	r2, [r7, #20]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d00e      	beq.n	8002cba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c9c:	6878      	ldr	r0, [r7, #4]
 8002c9e:	f000 faa5 	bl	80031ec <DMA_CheckFifoParam>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d008      	beq.n	8002cba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2240      	movs	r2, #64	; 0x40
 8002cac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e016      	b.n	8002ce8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	697a      	ldr	r2, [r7, #20]
 8002cc0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 fa5c 	bl	8003180 <DMA_CalcBaseAndBitshift>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd0:	223f      	movs	r2, #63	; 0x3f
 8002cd2:	409a      	lsls	r2, r3
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2201      	movs	r2, #1
 8002ce2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002ce6:	2300      	movs	r3, #0
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	3718      	adds	r7, #24
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	e010803f 	.word	0xe010803f

08002cf4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b086      	sub	sp, #24
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	60b9      	str	r1, [r7, #8]
 8002cfe:	607a      	str	r2, [r7, #4]
 8002d00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d101      	bne.n	8002d1a <HAL_DMA_Start_IT+0x26>
 8002d16:	2302      	movs	r3, #2
 8002d18:	e048      	b.n	8002dac <HAL_DMA_Start_IT+0xb8>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d137      	bne.n	8002d9e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2202      	movs	r2, #2
 8002d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	68b9      	ldr	r1, [r7, #8]
 8002d42:	68f8      	ldr	r0, [r7, #12]
 8002d44:	f000 f9ee 	bl	8003124 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d4c:	223f      	movs	r2, #63	; 0x3f
 8002d4e:	409a      	lsls	r2, r3
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681a      	ldr	r2, [r3, #0]
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f042 0216 	orr.w	r2, r2, #22
 8002d62:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	695a      	ldr	r2, [r3, #20]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002d72:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d007      	beq.n	8002d8c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0208 	orr.w	r2, r2, #8
 8002d8a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	e005      	b.n	8002daa <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002da6:	2302      	movs	r3, #2
 8002da8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002daa:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dac:	4618      	mov	r0, r3
 8002dae:	3718      	adds	r7, #24
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002dc2:	b2db      	uxtb	r3, r3
 8002dc4:	2b02      	cmp	r3, #2
 8002dc6:	d004      	beq.n	8002dd2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2280      	movs	r2, #128	; 0x80
 8002dcc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e00c      	b.n	8002dec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2205      	movs	r2, #5
 8002dd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	681a      	ldr	r2, [r3, #0]
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f022 0201 	bic.w	r2, r2, #1
 8002de8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002e00:	2300      	movs	r3, #0
 8002e02:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002e04:	4b8e      	ldr	r3, [pc, #568]	; (8003040 <HAL_DMA_IRQHandler+0x248>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	4a8e      	ldr	r2, [pc, #568]	; (8003044 <HAL_DMA_IRQHandler+0x24c>)
 8002e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e0e:	0a9b      	lsrs	r3, r3, #10
 8002e10:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e16:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e22:	2208      	movs	r2, #8
 8002e24:	409a      	lsls	r2, r3
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d01a      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d013      	beq.n	8002e64 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f022 0204 	bic.w	r2, r2, #4
 8002e4a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e50:	2208      	movs	r2, #8
 8002e52:	409a      	lsls	r2, r3
 8002e54:	693b      	ldr	r3, [r7, #16]
 8002e56:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e5c:	f043 0201 	orr.w	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e68:	2201      	movs	r2, #1
 8002e6a:	409a      	lsls	r2, r3
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	4013      	ands	r3, r2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d012      	beq.n	8002e9a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d00b      	beq.n	8002e9a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e86:	2201      	movs	r2, #1
 8002e88:	409a      	lsls	r2, r3
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e92:	f043 0202 	orr.w	r2, r3, #2
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e9e:	2204      	movs	r2, #4
 8002ea0:	409a      	lsls	r2, r3
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d012      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0302 	and.w	r3, r3, #2
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d00b      	beq.n	8002ed0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebc:	2204      	movs	r2, #4
 8002ebe:	409a      	lsls	r2, r3
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ec8:	f043 0204 	orr.w	r2, r3, #4
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ed4:	2210      	movs	r2, #16
 8002ed6:	409a      	lsls	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d043      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0308 	and.w	r3, r3, #8
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d03c      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef2:	2210      	movs	r2, #16
 8002ef4:	409a      	lsls	r2, r3
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d018      	beq.n	8002f3a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d108      	bne.n	8002f28 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d024      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	4798      	blx	r3
 8002f26:	e01f      	b.n	8002f68 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d01b      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	4798      	blx	r3
 8002f38:	e016      	b.n	8002f68 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d107      	bne.n	8002f58 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f022 0208 	bic.w	r2, r2, #8
 8002f56:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f6c:	2220      	movs	r2, #32
 8002f6e:	409a      	lsls	r2, r3
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	4013      	ands	r3, r2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f000 808f 	beq.w	8003098 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0310 	and.w	r3, r3, #16
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	f000 8087 	beq.w	8003098 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f8e:	2220      	movs	r2, #32
 8002f90:	409a      	lsls	r2, r3
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f9c:	b2db      	uxtb	r3, r3
 8002f9e:	2b05      	cmp	r3, #5
 8002fa0:	d136      	bne.n	8003010 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	681a      	ldr	r2, [r3, #0]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f022 0216 	bic.w	r2, r2, #22
 8002fb0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	695a      	ldr	r2, [r3, #20]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fc0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d103      	bne.n	8002fd2 <HAL_DMA_IRQHandler+0x1da>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d007      	beq.n	8002fe2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f022 0208 	bic.w	r2, r2, #8
 8002fe0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe6:	223f      	movs	r2, #63	; 0x3f
 8002fe8:	409a      	lsls	r2, r3
 8002fea:	693b      	ldr	r3, [r7, #16]
 8002fec:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2201      	movs	r2, #1
 8002ff2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003002:	2b00      	cmp	r3, #0
 8003004:	d07e      	beq.n	8003104 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800300a:	6878      	ldr	r0, [r7, #4]
 800300c:	4798      	blx	r3
        }
        return;
 800300e:	e079      	b.n	8003104 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d01d      	beq.n	800305a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d10d      	bne.n	8003048 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003030:	2b00      	cmp	r3, #0
 8003032:	d031      	beq.n	8003098 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003038:	6878      	ldr	r0, [r7, #4]
 800303a:	4798      	blx	r3
 800303c:	e02c      	b.n	8003098 <HAL_DMA_IRQHandler+0x2a0>
 800303e:	bf00      	nop
 8003040:	20000000 	.word	0x20000000
 8003044:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800304c:	2b00      	cmp	r3, #0
 800304e:	d023      	beq.n	8003098 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003054:	6878      	ldr	r0, [r7, #4]
 8003056:	4798      	blx	r3
 8003058:	e01e      	b.n	8003098 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003064:	2b00      	cmp	r3, #0
 8003066:	d10f      	bne.n	8003088 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f022 0210 	bic.w	r2, r2, #16
 8003076:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2200      	movs	r2, #0
 8003084:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800308c:	2b00      	cmp	r3, #0
 800308e:	d003      	beq.n	8003098 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003094:	6878      	ldr	r0, [r7, #4]
 8003096:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800309c:	2b00      	cmp	r3, #0
 800309e:	d032      	beq.n	8003106 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030a4:	f003 0301 	and.w	r3, r3, #1
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d022      	beq.n	80030f2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2205      	movs	r2, #5
 80030b0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f022 0201 	bic.w	r2, r2, #1
 80030c2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	3301      	adds	r3, #1
 80030c8:	60bb      	str	r3, [r7, #8]
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d307      	bcc.n	80030e0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0301 	and.w	r3, r3, #1
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f2      	bne.n	80030c4 <HAL_DMA_IRQHandler+0x2cc>
 80030de:	e000      	b.n	80030e2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80030e0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2200      	movs	r2, #0
 80030ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d005      	beq.n	8003106 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	4798      	blx	r3
 8003102:	e000      	b.n	8003106 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003104:	bf00      	nop
    }
  }
}
 8003106:	3718      	adds	r7, #24
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8003118:	4618      	mov	r0, r3
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	60f8      	str	r0, [r7, #12]
 800312c:	60b9      	str	r1, [r7, #8]
 800312e:	607a      	str	r2, [r7, #4]
 8003130:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003140:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	2b40      	cmp	r3, #64	; 0x40
 8003150:	d108      	bne.n	8003164 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003162:	e007      	b.n	8003174 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	60da      	str	r2, [r3, #12]
}
 8003174:	bf00      	nop
 8003176:	3714      	adds	r7, #20
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	b2db      	uxtb	r3, r3
 800318e:	3b10      	subs	r3, #16
 8003190:	4a13      	ldr	r2, [pc, #76]	; (80031e0 <DMA_CalcBaseAndBitshift+0x60>)
 8003192:	fba2 2303 	umull	r2, r3, r2, r3
 8003196:	091b      	lsrs	r3, r3, #4
 8003198:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800319a:	4a12      	ldr	r2, [pc, #72]	; (80031e4 <DMA_CalcBaseAndBitshift+0x64>)
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	4413      	add	r3, r2
 80031a0:	781b      	ldrb	r3, [r3, #0]
 80031a2:	461a      	mov	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	d908      	bls.n	80031c0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	461a      	mov	r2, r3
 80031b4:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <DMA_CalcBaseAndBitshift+0x68>)
 80031b6:	4013      	ands	r3, r2
 80031b8:	1d1a      	adds	r2, r3, #4
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	659a      	str	r2, [r3, #88]	; 0x58
 80031be:	e006      	b.n	80031ce <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	461a      	mov	r2, r3
 80031c6:	4b08      	ldr	r3, [pc, #32]	; (80031e8 <DMA_CalcBaseAndBitshift+0x68>)
 80031c8:	4013      	ands	r3, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	aaaaaaab 	.word	0xaaaaaaab
 80031e4:	0800ba28 	.word	0x0800ba28
 80031e8:	fffffc00 	.word	0xfffffc00

080031ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031f4:	2300      	movs	r3, #0
 80031f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d11f      	bne.n	8003246 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003206:	68bb      	ldr	r3, [r7, #8]
 8003208:	2b03      	cmp	r3, #3
 800320a:	d856      	bhi.n	80032ba <DMA_CheckFifoParam+0xce>
 800320c:	a201      	add	r2, pc, #4	; (adr r2, 8003214 <DMA_CheckFifoParam+0x28>)
 800320e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003212:	bf00      	nop
 8003214:	08003225 	.word	0x08003225
 8003218:	08003237 	.word	0x08003237
 800321c:	08003225 	.word	0x08003225
 8003220:	080032bb 	.word	0x080032bb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003228:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d046      	beq.n	80032be <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003230:	2301      	movs	r3, #1
 8003232:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003234:	e043      	b.n	80032be <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800323a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800323e:	d140      	bne.n	80032c2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003240:	2301      	movs	r3, #1
 8003242:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003244:	e03d      	b.n	80032c2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800324e:	d121      	bne.n	8003294 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b03      	cmp	r3, #3
 8003254:	d837      	bhi.n	80032c6 <DMA_CheckFifoParam+0xda>
 8003256:	a201      	add	r2, pc, #4	; (adr r2, 800325c <DMA_CheckFifoParam+0x70>)
 8003258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800325c:	0800326d 	.word	0x0800326d
 8003260:	08003273 	.word	0x08003273
 8003264:	0800326d 	.word	0x0800326d
 8003268:	08003285 	.word	0x08003285
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	73fb      	strb	r3, [r7, #15]
      break;
 8003270:	e030      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003276:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800327a:	2b00      	cmp	r3, #0
 800327c:	d025      	beq.n	80032ca <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003282:	e022      	b.n	80032ca <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003288:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800328c:	d11f      	bne.n	80032ce <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003292:	e01c      	b.n	80032ce <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	2b02      	cmp	r3, #2
 8003298:	d903      	bls.n	80032a2 <DMA_CheckFifoParam+0xb6>
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	2b03      	cmp	r3, #3
 800329e:	d003      	beq.n	80032a8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80032a0:	e018      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	73fb      	strb	r3, [r7, #15]
      break;
 80032a6:	e015      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ac:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d00e      	beq.n	80032d2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	73fb      	strb	r3, [r7, #15]
      break;
 80032b8:	e00b      	b.n	80032d2 <DMA_CheckFifoParam+0xe6>
      break;
 80032ba:	bf00      	nop
 80032bc:	e00a      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      break;
 80032be:	bf00      	nop
 80032c0:	e008      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      break;
 80032c2:	bf00      	nop
 80032c4:	e006      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      break;
 80032c6:	bf00      	nop
 80032c8:	e004      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      break;
 80032ca:	bf00      	nop
 80032cc:	e002      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      break;   
 80032ce:	bf00      	nop
 80032d0:	e000      	b.n	80032d4 <DMA_CheckFifoParam+0xe8>
      break;
 80032d2:	bf00      	nop
    }
  } 
  
  return status; 
 80032d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3714      	adds	r7, #20
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop

080032e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b089      	sub	sp, #36	; 0x24
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
 80032ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80032ee:	2300      	movs	r3, #0
 80032f0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80032f2:	2300      	movs	r3, #0
 80032f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80032fa:	2300      	movs	r3, #0
 80032fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
 8003302:	e175      	b.n	80035f0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003304:	2201      	movs	r2, #1
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4013      	ands	r3, r2
 8003316:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	429a      	cmp	r2, r3
 800331e:	f040 8164 	bne.w	80035ea <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	2b01      	cmp	r3, #1
 800332c:	d005      	beq.n	800333a <HAL_GPIO_Init+0x56>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f003 0303 	and.w	r3, r3, #3
 8003336:	2b02      	cmp	r3, #2
 8003338:	d130      	bne.n	800339c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003340:	69fb      	ldr	r3, [r7, #28]
 8003342:	005b      	lsls	r3, r3, #1
 8003344:	2203      	movs	r2, #3
 8003346:	fa02 f303 	lsl.w	r3, r2, r3
 800334a:	43db      	mvns	r3, r3
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	4013      	ands	r3, r2
 8003350:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	68da      	ldr	r2, [r3, #12]
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	69ba      	ldr	r2, [r7, #24]
 8003360:	4313      	orrs	r3, r2
 8003362:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003370:	2201      	movs	r2, #1
 8003372:	69fb      	ldr	r3, [r7, #28]
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	091b      	lsrs	r3, r3, #4
 8003386:	f003 0201 	and.w	r2, r3, #1
 800338a:	69fb      	ldr	r3, [r7, #28]
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	69ba      	ldr	r2, [r7, #24]
 8003392:	4313      	orrs	r3, r2
 8003394:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f003 0303 	and.w	r3, r3, #3
 80033a4:	2b03      	cmp	r3, #3
 80033a6:	d017      	beq.n	80033d8 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80033ae:	69fb      	ldr	r3, [r7, #28]
 80033b0:	005b      	lsls	r3, r3, #1
 80033b2:	2203      	movs	r2, #3
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	69ba      	ldr	r2, [r7, #24]
 80033bc:	4013      	ands	r3, r2
 80033be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	689a      	ldr	r2, [r3, #8]
 80033c4:	69fb      	ldr	r3, [r7, #28]
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	4313      	orrs	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	69ba      	ldr	r2, [r7, #24]
 80033d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 0303 	and.w	r3, r3, #3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d123      	bne.n	800342c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	08da      	lsrs	r2, r3, #3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	3208      	adds	r2, #8
 80033ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	f003 0307 	and.w	r3, r3, #7
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	220f      	movs	r2, #15
 80033fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003400:	43db      	mvns	r3, r3
 8003402:	69ba      	ldr	r2, [r7, #24]
 8003404:	4013      	ands	r3, r2
 8003406:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	691a      	ldr	r2, [r3, #16]
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	4313      	orrs	r3, r2
 800341c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800341e:	69fb      	ldr	r3, [r7, #28]
 8003420:	08da      	lsrs	r2, r3, #3
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	3208      	adds	r2, #8
 8003426:	69b9      	ldr	r1, [r7, #24]
 8003428:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003432:	69fb      	ldr	r3, [r7, #28]
 8003434:	005b      	lsls	r3, r3, #1
 8003436:	2203      	movs	r2, #3
 8003438:	fa02 f303 	lsl.w	r3, r2, r3
 800343c:	43db      	mvns	r3, r3
 800343e:	69ba      	ldr	r2, [r7, #24]
 8003440:	4013      	ands	r3, r2
 8003442:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003444:	683b      	ldr	r3, [r7, #0]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 0203 	and.w	r2, r3, #3
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	69ba      	ldr	r2, [r7, #24]
 8003456:	4313      	orrs	r3, r2
 8003458:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69ba      	ldr	r2, [r7, #24]
 800345e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 80be 	beq.w	80035ea <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800346e:	4b66      	ldr	r3, [pc, #408]	; (8003608 <HAL_GPIO_Init+0x324>)
 8003470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003472:	4a65      	ldr	r2, [pc, #404]	; (8003608 <HAL_GPIO_Init+0x324>)
 8003474:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003478:	6453      	str	r3, [r2, #68]	; 0x44
 800347a:	4b63      	ldr	r3, [pc, #396]	; (8003608 <HAL_GPIO_Init+0x324>)
 800347c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003482:	60fb      	str	r3, [r7, #12]
 8003484:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003486:	4a61      	ldr	r2, [pc, #388]	; (800360c <HAL_GPIO_Init+0x328>)
 8003488:	69fb      	ldr	r3, [r7, #28]
 800348a:	089b      	lsrs	r3, r3, #2
 800348c:	3302      	adds	r3, #2
 800348e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	220f      	movs	r2, #15
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	43db      	mvns	r3, r3
 80034a4:	69ba      	ldr	r2, [r7, #24]
 80034a6:	4013      	ands	r3, r2
 80034a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a58      	ldr	r2, [pc, #352]	; (8003610 <HAL_GPIO_Init+0x32c>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d037      	beq.n	8003522 <HAL_GPIO_Init+0x23e>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a57      	ldr	r2, [pc, #348]	; (8003614 <HAL_GPIO_Init+0x330>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d031      	beq.n	800351e <HAL_GPIO_Init+0x23a>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a56      	ldr	r2, [pc, #344]	; (8003618 <HAL_GPIO_Init+0x334>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d02b      	beq.n	800351a <HAL_GPIO_Init+0x236>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a55      	ldr	r2, [pc, #340]	; (800361c <HAL_GPIO_Init+0x338>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d025      	beq.n	8003516 <HAL_GPIO_Init+0x232>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	4a54      	ldr	r2, [pc, #336]	; (8003620 <HAL_GPIO_Init+0x33c>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d01f      	beq.n	8003512 <HAL_GPIO_Init+0x22e>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	4a53      	ldr	r2, [pc, #332]	; (8003624 <HAL_GPIO_Init+0x340>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d019      	beq.n	800350e <HAL_GPIO_Init+0x22a>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	4a52      	ldr	r2, [pc, #328]	; (8003628 <HAL_GPIO_Init+0x344>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d013      	beq.n	800350a <HAL_GPIO_Init+0x226>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a51      	ldr	r2, [pc, #324]	; (800362c <HAL_GPIO_Init+0x348>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d00d      	beq.n	8003506 <HAL_GPIO_Init+0x222>
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	4a50      	ldr	r2, [pc, #320]	; (8003630 <HAL_GPIO_Init+0x34c>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d007      	beq.n	8003502 <HAL_GPIO_Init+0x21e>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a4f      	ldr	r2, [pc, #316]	; (8003634 <HAL_GPIO_Init+0x350>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d101      	bne.n	80034fe <HAL_GPIO_Init+0x21a>
 80034fa:	2309      	movs	r3, #9
 80034fc:	e012      	b.n	8003524 <HAL_GPIO_Init+0x240>
 80034fe:	230a      	movs	r3, #10
 8003500:	e010      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003502:	2308      	movs	r3, #8
 8003504:	e00e      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003506:	2307      	movs	r3, #7
 8003508:	e00c      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800350a:	2306      	movs	r3, #6
 800350c:	e00a      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800350e:	2305      	movs	r3, #5
 8003510:	e008      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003512:	2304      	movs	r3, #4
 8003514:	e006      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003516:	2303      	movs	r3, #3
 8003518:	e004      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800351a:	2302      	movs	r3, #2
 800351c:	e002      	b.n	8003524 <HAL_GPIO_Init+0x240>
 800351e:	2301      	movs	r3, #1
 8003520:	e000      	b.n	8003524 <HAL_GPIO_Init+0x240>
 8003522:	2300      	movs	r3, #0
 8003524:	69fa      	ldr	r2, [r7, #28]
 8003526:	f002 0203 	and.w	r2, r2, #3
 800352a:	0092      	lsls	r2, r2, #2
 800352c:	4093      	lsls	r3, r2
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4313      	orrs	r3, r2
 8003532:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003534:	4935      	ldr	r1, [pc, #212]	; (800360c <HAL_GPIO_Init+0x328>)
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	089b      	lsrs	r3, r3, #2
 800353a:	3302      	adds	r3, #2
 800353c:	69ba      	ldr	r2, [r7, #24]
 800353e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003542:	4b3d      	ldr	r3, [pc, #244]	; (8003638 <HAL_GPIO_Init+0x354>)
 8003544:	689b      	ldr	r3, [r3, #8]
 8003546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	43db      	mvns	r3, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4013      	ands	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d003      	beq.n	8003566 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	4313      	orrs	r3, r2
 8003564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003566:	4a34      	ldr	r2, [pc, #208]	; (8003638 <HAL_GPIO_Init+0x354>)
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800356c:	4b32      	ldr	r3, [pc, #200]	; (8003638 <HAL_GPIO_Init+0x354>)
 800356e:	68db      	ldr	r3, [r3, #12]
 8003570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	43db      	mvns	r3, r3
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	4013      	ands	r3, r2
 800357a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003584:	2b00      	cmp	r3, #0
 8003586:	d003      	beq.n	8003590 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	4313      	orrs	r3, r2
 800358e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003590:	4a29      	ldr	r2, [pc, #164]	; (8003638 <HAL_GPIO_Init+0x354>)
 8003592:	69bb      	ldr	r3, [r7, #24]
 8003594:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003596:	4b28      	ldr	r3, [pc, #160]	; (8003638 <HAL_GPIO_Init+0x354>)
 8003598:	685b      	ldr	r3, [r3, #4]
 800359a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	43db      	mvns	r3, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4013      	ands	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d003      	beq.n	80035ba <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	4313      	orrs	r3, r2
 80035b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80035ba:	4a1f      	ldr	r2, [pc, #124]	; (8003638 <HAL_GPIO_Init+0x354>)
 80035bc:	69bb      	ldr	r3, [r7, #24]
 80035be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80035c0:	4b1d      	ldr	r3, [pc, #116]	; (8003638 <HAL_GPIO_Init+0x354>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d003      	beq.n	80035e4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80035dc:	69ba      	ldr	r2, [r7, #24]
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035e4:	4a14      	ldr	r2, [pc, #80]	; (8003638 <HAL_GPIO_Init+0x354>)
 80035e6:	69bb      	ldr	r3, [r7, #24]
 80035e8:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	3301      	adds	r3, #1
 80035ee:	61fb      	str	r3, [r7, #28]
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	2b0f      	cmp	r3, #15
 80035f4:	f67f ae86 	bls.w	8003304 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80035f8:	bf00      	nop
 80035fa:	bf00      	nop
 80035fc:	3724      	adds	r7, #36	; 0x24
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	40023800 	.word	0x40023800
 800360c:	40013800 	.word	0x40013800
 8003610:	40020000 	.word	0x40020000
 8003614:	40020400 	.word	0x40020400
 8003618:	40020800 	.word	0x40020800
 800361c:	40020c00 	.word	0x40020c00
 8003620:	40021000 	.word	0x40021000
 8003624:	40021400 	.word	0x40021400
 8003628:	40021800 	.word	0x40021800
 800362c:	40021c00 	.word	0x40021c00
 8003630:	40022000 	.word	0x40022000
 8003634:	40022400 	.word	0x40022400
 8003638:	40013c00 	.word	0x40013c00

0800363c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	691a      	ldr	r2, [r3, #16]
 800364c:	887b      	ldrh	r3, [r7, #2]
 800364e:	4013      	ands	r3, r2
 8003650:	2b00      	cmp	r3, #0
 8003652:	d002      	beq.n	800365a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003654:	2301      	movs	r3, #1
 8003656:	73fb      	strb	r3, [r7, #15]
 8003658:	e001      	b.n	800365e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800365a:	2300      	movs	r3, #0
 800365c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800365e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	807b      	strh	r3, [r7, #2]
 8003678:	4613      	mov	r3, r2
 800367a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800367c:	787b      	ldrb	r3, [r7, #1]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003682:	887a      	ldrh	r2, [r7, #2]
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003688:	e003      	b.n	8003692 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800368a:	887b      	ldrh	r3, [r7, #2]
 800368c:	041a      	lsls	r2, r3, #16
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	619a      	str	r2, [r3, #24]
}
 8003692:	bf00      	nop
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
	...

080036a0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80036aa:	4b08      	ldr	r3, [pc, #32]	; (80036cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036ac:	695a      	ldr	r2, [r3, #20]
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	4013      	ands	r3, r2
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d006      	beq.n	80036c4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80036b6:	4a05      	ldr	r2, [pc, #20]	; (80036cc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80036b8:	88fb      	ldrh	r3, [r7, #6]
 80036ba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80036bc:	88fb      	ldrh	r3, [r7, #6]
 80036be:	4618      	mov	r0, r3
 80036c0:	f007 fb3c 	bl	800ad3c <HAL_GPIO_EXTI_Callback>
  }
}
 80036c4:	bf00      	nop
 80036c6:	3708      	adds	r7, #8
 80036c8:	46bd      	mov	sp, r7
 80036ca:	bd80      	pop	{r7, pc}
 80036cc:	40013c00 	.word	0x40013c00

080036d0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b082      	sub	sp, #8
 80036d4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80036d6:	2300      	movs	r3, #0
 80036d8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80036da:	4b23      	ldr	r3, [pc, #140]	; (8003768 <HAL_PWREx_EnableOverDrive+0x98>)
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	4a22      	ldr	r2, [pc, #136]	; (8003768 <HAL_PWREx_EnableOverDrive+0x98>)
 80036e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036e4:	6413      	str	r3, [r2, #64]	; 0x40
 80036e6:	4b20      	ldr	r3, [pc, #128]	; (8003768 <HAL_PWREx_EnableOverDrive+0x98>)
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ee:	603b      	str	r3, [r7, #0]
 80036f0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80036f2:	4b1e      	ldr	r3, [pc, #120]	; (800376c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	4a1d      	ldr	r2, [pc, #116]	; (800376c <HAL_PWREx_EnableOverDrive+0x9c>)
 80036f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036fc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036fe:	f7fe f9ff 	bl	8001b00 <HAL_GetTick>
 8003702:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003704:	e009      	b.n	800371a <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003706:	f7fe f9fb 	bl	8001b00 <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003714:	d901      	bls.n	800371a <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8003716:	2303      	movs	r3, #3
 8003718:	e022      	b.n	8003760 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800371a:	4b14      	ldr	r3, [pc, #80]	; (800376c <HAL_PWREx_EnableOverDrive+0x9c>)
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003722:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003726:	d1ee      	bne.n	8003706 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003728:	4b10      	ldr	r3, [pc, #64]	; (800376c <HAL_PWREx_EnableOverDrive+0x9c>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	4a0f      	ldr	r2, [pc, #60]	; (800376c <HAL_PWREx_EnableOverDrive+0x9c>)
 800372e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003732:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003734:	f7fe f9e4 	bl	8001b00 <HAL_GetTick>
 8003738:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800373a:	e009      	b.n	8003750 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800373c:	f7fe f9e0 	bl	8001b00 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800374a:	d901      	bls.n	8003750 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e007      	b.n	8003760 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003750:	4b06      	ldr	r3, [pc, #24]	; (800376c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003758:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800375c:	d1ee      	bne.n	800373c <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	3708      	adds	r7, #8
 8003764:	46bd      	mov	sp, r7
 8003766:	bd80      	pop	{r7, pc}
 8003768:	40023800 	.word	0x40023800
 800376c:	40007000 	.word	0x40007000

08003770 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b086      	sub	sp, #24
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003778:	2300      	movs	r3, #0
 800377a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d101      	bne.n	8003786 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e29b      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f003 0301 	and.w	r3, r3, #1
 800378e:	2b00      	cmp	r3, #0
 8003790:	f000 8087 	beq.w	80038a2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003794:	4b96      	ldr	r3, [pc, #600]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 030c 	and.w	r3, r3, #12
 800379c:	2b04      	cmp	r3, #4
 800379e:	d00c      	beq.n	80037ba <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037a0:	4b93      	ldr	r3, [pc, #588]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80037a2:	689b      	ldr	r3, [r3, #8]
 80037a4:	f003 030c 	and.w	r3, r3, #12
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d112      	bne.n	80037d2 <HAL_RCC_OscConfig+0x62>
 80037ac:	4b90      	ldr	r3, [pc, #576]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037b8:	d10b      	bne.n	80037d2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037ba:	4b8d      	ldr	r3, [pc, #564]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d06c      	beq.n	80038a0 <HAL_RCC_OscConfig+0x130>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d168      	bne.n	80038a0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e275      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037da:	d106      	bne.n	80037ea <HAL_RCC_OscConfig+0x7a>
 80037dc:	4b84      	ldr	r3, [pc, #528]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a83      	ldr	r2, [pc, #524]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80037e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037e6:	6013      	str	r3, [r2, #0]
 80037e8:	e02e      	b.n	8003848 <HAL_RCC_OscConfig+0xd8>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d10c      	bne.n	800380c <HAL_RCC_OscConfig+0x9c>
 80037f2:	4b7f      	ldr	r3, [pc, #508]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	4a7e      	ldr	r2, [pc, #504]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80037f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037fc:	6013      	str	r3, [r2, #0]
 80037fe:	4b7c      	ldr	r3, [pc, #496]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a7b      	ldr	r2, [pc, #492]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003804:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003808:	6013      	str	r3, [r2, #0]
 800380a:	e01d      	b.n	8003848 <HAL_RCC_OscConfig+0xd8>
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003814:	d10c      	bne.n	8003830 <HAL_RCC_OscConfig+0xc0>
 8003816:	4b76      	ldr	r3, [pc, #472]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	4a75      	ldr	r2, [pc, #468]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800381c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003820:	6013      	str	r3, [r2, #0]
 8003822:	4b73      	ldr	r3, [pc, #460]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	4a72      	ldr	r2, [pc, #456]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003828:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800382c:	6013      	str	r3, [r2, #0]
 800382e:	e00b      	b.n	8003848 <HAL_RCC_OscConfig+0xd8>
 8003830:	4b6f      	ldr	r3, [pc, #444]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a6e      	ldr	r2, [pc, #440]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003836:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800383a:	6013      	str	r3, [r2, #0]
 800383c:	4b6c      	ldr	r3, [pc, #432]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	4a6b      	ldr	r2, [pc, #428]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003842:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003846:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d013      	beq.n	8003878 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003850:	f7fe f956 	bl	8001b00 <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003858:	f7fe f952 	bl	8001b00 <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b64      	cmp	r3, #100	; 0x64
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e229      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800386a:	4b61      	ldr	r3, [pc, #388]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d0f0      	beq.n	8003858 <HAL_RCC_OscConfig+0xe8>
 8003876:	e014      	b.n	80038a2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003878:	f7fe f942 	bl	8001b00 <HAL_GetTick>
 800387c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800387e:	e008      	b.n	8003892 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003880:	f7fe f93e 	bl	8001b00 <HAL_GetTick>
 8003884:	4602      	mov	r2, r0
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	1ad3      	subs	r3, r2, r3
 800388a:	2b64      	cmp	r3, #100	; 0x64
 800388c:	d901      	bls.n	8003892 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800388e:	2303      	movs	r3, #3
 8003890:	e215      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003892:	4b57      	ldr	r3, [pc, #348]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800389a:	2b00      	cmp	r3, #0
 800389c:	d1f0      	bne.n	8003880 <HAL_RCC_OscConfig+0x110>
 800389e:	e000      	b.n	80038a2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d069      	beq.n	8003982 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80038ae:	4b50      	ldr	r3, [pc, #320]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 030c 	and.w	r3, r3, #12
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d00b      	beq.n	80038d2 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038ba:	4b4d      	ldr	r3, [pc, #308]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 030c 	and.w	r3, r3, #12
 80038c2:	2b08      	cmp	r3, #8
 80038c4:	d11c      	bne.n	8003900 <HAL_RCC_OscConfig+0x190>
 80038c6:	4b4a      	ldr	r3, [pc, #296]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d116      	bne.n	8003900 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038d2:	4b47      	ldr	r3, [pc, #284]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0302 	and.w	r3, r3, #2
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d005      	beq.n	80038ea <HAL_RCC_OscConfig+0x17a>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d001      	beq.n	80038ea <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e1e9      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ea:	4b41      	ldr	r3, [pc, #260]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	691b      	ldr	r3, [r3, #16]
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	493d      	ldr	r1, [pc, #244]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038fe:	e040      	b.n	8003982 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d023      	beq.n	8003950 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003908:	4b39      	ldr	r3, [pc, #228]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a38      	ldr	r2, [pc, #224]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800390e:	f043 0301 	orr.w	r3, r3, #1
 8003912:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003914:	f7fe f8f4 	bl	8001b00 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800391c:	f7fe f8f0 	bl	8001b00 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e1c7      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800392e:	4b30      	ldr	r3, [pc, #192]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0f0      	beq.n	800391c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800393a:	4b2d      	ldr	r3, [pc, #180]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	00db      	lsls	r3, r3, #3
 8003948:	4929      	ldr	r1, [pc, #164]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]
 800394e:	e018      	b.n	8003982 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003950:	4b27      	ldr	r3, [pc, #156]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4a26      	ldr	r2, [pc, #152]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003956:	f023 0301 	bic.w	r3, r3, #1
 800395a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800395c:	f7fe f8d0 	bl	8001b00 <HAL_GetTick>
 8003960:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003962:	e008      	b.n	8003976 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003964:	f7fe f8cc 	bl	8001b00 <HAL_GetTick>
 8003968:	4602      	mov	r2, r0
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	1ad3      	subs	r3, r2, r3
 800396e:	2b02      	cmp	r3, #2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e1a3      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003976:	4b1e      	ldr	r3, [pc, #120]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d1f0      	bne.n	8003964 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f003 0308 	and.w	r3, r3, #8
 800398a:	2b00      	cmp	r3, #0
 800398c:	d038      	beq.n	8003a00 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d019      	beq.n	80039ca <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003996:	4b16      	ldr	r3, [pc, #88]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 8003998:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800399a:	4a15      	ldr	r2, [pc, #84]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039a2:	f7fe f8ad 	bl	8001b00 <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039aa:	f7fe f8a9 	bl	8001b00 <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e180      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039bc:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80039be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d0f0      	beq.n	80039aa <HAL_RCC_OscConfig+0x23a>
 80039c8:	e01a      	b.n	8003a00 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80039ca:	4b09      	ldr	r3, [pc, #36]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80039cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039ce:	4a08      	ldr	r2, [pc, #32]	; (80039f0 <HAL_RCC_OscConfig+0x280>)
 80039d0:	f023 0301 	bic.w	r3, r3, #1
 80039d4:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039d6:	f7fe f893 	bl	8001b00 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039dc:	e00a      	b.n	80039f4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039de:	f7fe f88f 	bl	8001b00 <HAL_GetTick>
 80039e2:	4602      	mov	r2, r0
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d903      	bls.n	80039f4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e166      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
 80039f0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039f4:	4b92      	ldr	r3, [pc, #584]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 80039f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039f8:	f003 0302 	and.w	r3, r3, #2
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1ee      	bne.n	80039de <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0304 	and.w	r3, r3, #4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 80a4 	beq.w	8003b56 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a0e:	4b8c      	ldr	r3, [pc, #560]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10d      	bne.n	8003a36 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a1a:	4b89      	ldr	r3, [pc, #548]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	4a88      	ldr	r2, [pc, #544]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003a24:	6413      	str	r3, [r2, #64]	; 0x40
 8003a26:	4b86      	ldr	r3, [pc, #536]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a2e:	60bb      	str	r3, [r7, #8]
 8003a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a32:	2301      	movs	r3, #1
 8003a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a36:	4b83      	ldr	r3, [pc, #524]	; (8003c44 <HAL_RCC_OscConfig+0x4d4>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d118      	bne.n	8003a74 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003a42:	4b80      	ldr	r3, [pc, #512]	; (8003c44 <HAL_RCC_OscConfig+0x4d4>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a7f      	ldr	r2, [pc, #508]	; (8003c44 <HAL_RCC_OscConfig+0x4d4>)
 8003a48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a4e:	f7fe f857 	bl	8001b00 <HAL_GetTick>
 8003a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a54:	e008      	b.n	8003a68 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a56:	f7fe f853 	bl	8001b00 <HAL_GetTick>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	1ad3      	subs	r3, r2, r3
 8003a60:	2b64      	cmp	r3, #100	; 0x64
 8003a62:	d901      	bls.n	8003a68 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003a64:	2303      	movs	r3, #3
 8003a66:	e12a      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003a68:	4b76      	ldr	r3, [pc, #472]	; (8003c44 <HAL_RCC_OscConfig+0x4d4>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d0f0      	beq.n	8003a56 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d106      	bne.n	8003a8a <HAL_RCC_OscConfig+0x31a>
 8003a7c:	4b70      	ldr	r3, [pc, #448]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a80:	4a6f      	ldr	r2, [pc, #444]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	6713      	str	r3, [r2, #112]	; 0x70
 8003a88:	e02d      	b.n	8003ae6 <HAL_RCC_OscConfig+0x376>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10c      	bne.n	8003aac <HAL_RCC_OscConfig+0x33c>
 8003a92:	4b6b      	ldr	r3, [pc, #428]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a96:	4a6a      	ldr	r2, [pc, #424]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003a98:	f023 0301 	bic.w	r3, r3, #1
 8003a9c:	6713      	str	r3, [r2, #112]	; 0x70
 8003a9e:	4b68      	ldr	r3, [pc, #416]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa2:	4a67      	ldr	r2, [pc, #412]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003aa4:	f023 0304 	bic.w	r3, r3, #4
 8003aa8:	6713      	str	r3, [r2, #112]	; 0x70
 8003aaa:	e01c      	b.n	8003ae6 <HAL_RCC_OscConfig+0x376>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	2b05      	cmp	r3, #5
 8003ab2:	d10c      	bne.n	8003ace <HAL_RCC_OscConfig+0x35e>
 8003ab4:	4b62      	ldr	r3, [pc, #392]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003ab6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ab8:	4a61      	ldr	r2, [pc, #388]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003aba:	f043 0304 	orr.w	r3, r3, #4
 8003abe:	6713      	str	r3, [r2, #112]	; 0x70
 8003ac0:	4b5f      	ldr	r3, [pc, #380]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003ac2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ac4:	4a5e      	ldr	r2, [pc, #376]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	6713      	str	r3, [r2, #112]	; 0x70
 8003acc:	e00b      	b.n	8003ae6 <HAL_RCC_OscConfig+0x376>
 8003ace:	4b5c      	ldr	r3, [pc, #368]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad2:	4a5b      	ldr	r2, [pc, #364]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003ad4:	f023 0301 	bic.w	r3, r3, #1
 8003ad8:	6713      	str	r3, [r2, #112]	; 0x70
 8003ada:	4b59      	ldr	r3, [pc, #356]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003adc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ade:	4a58      	ldr	r2, [pc, #352]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003ae0:	f023 0304 	bic.w	r3, r3, #4
 8003ae4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d015      	beq.n	8003b1a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aee:	f7fe f807 	bl	8001b00 <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003af4:	e00a      	b.n	8003b0c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003af6:	f7fe f803 	bl	8001b00 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e0d8      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b0c:	4b4c      	ldr	r3, [pc, #304]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0ee      	beq.n	8003af6 <HAL_RCC_OscConfig+0x386>
 8003b18:	e014      	b.n	8003b44 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b1a:	f7fd fff1 	bl	8001b00 <HAL_GetTick>
 8003b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b20:	e00a      	b.n	8003b38 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b22:	f7fd ffed 	bl	8001b00 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b30:	4293      	cmp	r3, r2
 8003b32:	d901      	bls.n	8003b38 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003b34:	2303      	movs	r3, #3
 8003b36:	e0c2      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b38:	4b41      	ldr	r3, [pc, #260]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1ee      	bne.n	8003b22 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b44:	7dfb      	ldrb	r3, [r7, #23]
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d105      	bne.n	8003b56 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b4a:	4b3d      	ldr	r3, [pc, #244]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4e:	4a3c      	ldr	r2, [pc, #240]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b54:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	699b      	ldr	r3, [r3, #24]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 80ae 	beq.w	8003cbc <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b60:	4b37      	ldr	r3, [pc, #220]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	f003 030c 	and.w	r3, r3, #12
 8003b68:	2b08      	cmp	r3, #8
 8003b6a:	d06d      	beq.n	8003c48 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d14b      	bne.n	8003c0c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b74:	4b32      	ldr	r3, [pc, #200]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a31      	ldr	r2, [pc, #196]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b7a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003b7e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b80:	f7fd ffbe 	bl	8001b00 <HAL_GetTick>
 8003b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b86:	e008      	b.n	8003b9a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b88:	f7fd ffba 	bl	8001b00 <HAL_GetTick>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	2b02      	cmp	r3, #2
 8003b94:	d901      	bls.n	8003b9a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003b96:	2303      	movs	r3, #3
 8003b98:	e091      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b9a:	4b29      	ldr	r3, [pc, #164]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1f0      	bne.n	8003b88 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	69da      	ldr	r2, [r3, #28]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6a1b      	ldr	r3, [r3, #32]
 8003bae:	431a      	orrs	r2, r3
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bb4:	019b      	lsls	r3, r3, #6
 8003bb6:	431a      	orrs	r2, r3
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bbc:	085b      	lsrs	r3, r3, #1
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	041b      	lsls	r3, r3, #16
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc8:	061b      	lsls	r3, r3, #24
 8003bca:	431a      	orrs	r2, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd0:	071b      	lsls	r3, r3, #28
 8003bd2:	491b      	ldr	r1, [pc, #108]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003bd8:	4b19      	ldr	r3, [pc, #100]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a18      	ldr	r2, [pc, #96]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003bde:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003be2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be4:	f7fd ff8c 	bl	8001b00 <HAL_GetTick>
 8003be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bea:	e008      	b.n	8003bfe <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bec:	f7fd ff88 	bl	8001b00 <HAL_GetTick>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	1ad3      	subs	r3, r2, r3
 8003bf6:	2b02      	cmp	r3, #2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e05f      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003bfe:	4b10      	ldr	r3, [pc, #64]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0f0      	beq.n	8003bec <HAL_RCC_OscConfig+0x47c>
 8003c0a:	e057      	b.n	8003cbc <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c0c:	4b0c      	ldr	r3, [pc, #48]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a0b      	ldr	r2, [pc, #44]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003c12:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c18:	f7fd ff72 	bl	8001b00 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c20:	f7fd ff6e 	bl	8001b00 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e045      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c32:	4b03      	ldr	r3, [pc, #12]	; (8003c40 <HAL_RCC_OscConfig+0x4d0>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d1f0      	bne.n	8003c20 <HAL_RCC_OscConfig+0x4b0>
 8003c3e:	e03d      	b.n	8003cbc <HAL_RCC_OscConfig+0x54c>
 8003c40:	40023800 	.word	0x40023800
 8003c44:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003c48:	4b1f      	ldr	r3, [pc, #124]	; (8003cc8 <HAL_RCC_OscConfig+0x558>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	2b01      	cmp	r3, #1
 8003c54:	d030      	beq.n	8003cb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d129      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c6e:	429a      	cmp	r2, r3
 8003c70:	d122      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c78:	4013      	ands	r3, r2
 8003c7a:	687a      	ldr	r2, [r7, #4]
 8003c7c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c7e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d119      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8e:	085b      	lsrs	r3, r3, #1
 8003c90:	3b01      	subs	r3, #1
 8003c92:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c94:	429a      	cmp	r2, r3
 8003c96:	d10f      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca2:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d107      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb2:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d001      	beq.n	8003cbc <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e000      	b.n	8003cbe <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3718      	adds	r7, #24
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	40023800 	.word	0x40023800

08003ccc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0d0      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003ce4:	4b6a      	ldr	r3, [pc, #424]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	f003 030f 	and.w	r3, r3, #15
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d910      	bls.n	8003d14 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cf2:	4b67      	ldr	r3, [pc, #412]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f023 020f 	bic.w	r2, r3, #15
 8003cfa:	4965      	ldr	r1, [pc, #404]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d02:	4b63      	ldr	r3, [pc, #396]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 030f 	and.w	r3, r3, #15
 8003d0a:	683a      	ldr	r2, [r7, #0]
 8003d0c:	429a      	cmp	r2, r3
 8003d0e:	d001      	beq.n	8003d14 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e0b8      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d020      	beq.n	8003d62 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d005      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d2c:	4b59      	ldr	r3, [pc, #356]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	4a58      	ldr	r2, [pc, #352]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d32:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003d36:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0308 	and.w	r3, r3, #8
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d005      	beq.n	8003d50 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d44:	4b53      	ldr	r3, [pc, #332]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	4a52      	ldr	r2, [pc, #328]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d4a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003d4e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d50:	4b50      	ldr	r3, [pc, #320]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	494d      	ldr	r1, [pc, #308]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d040      	beq.n	8003df0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	685b      	ldr	r3, [r3, #4]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d107      	bne.n	8003d86 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d76:	4b47      	ldr	r3, [pc, #284]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d115      	bne.n	8003dae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	e07f      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d107      	bne.n	8003d9e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d8e:	4b41      	ldr	r3, [pc, #260]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d109      	bne.n	8003dae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	e073      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d9e:	4b3d      	ldr	r3, [pc, #244]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0302 	and.w	r3, r3, #2
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d101      	bne.n	8003dae <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003daa:	2301      	movs	r3, #1
 8003dac:	e06b      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dae:	4b39      	ldr	r3, [pc, #228]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	f023 0203 	bic.w	r2, r3, #3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	4936      	ldr	r1, [pc, #216]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003dc0:	f7fd fe9e 	bl	8001b00 <HAL_GetTick>
 8003dc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dc6:	e00a      	b.n	8003dde <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dc8:	f7fd fe9a 	bl	8001b00 <HAL_GetTick>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	1ad3      	subs	r3, r2, r3
 8003dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dd6:	4293      	cmp	r3, r2
 8003dd8:	d901      	bls.n	8003dde <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e053      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dde:	4b2d      	ldr	r3, [pc, #180]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f003 020c 	and.w	r2, r3, #12
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	009b      	lsls	r3, r3, #2
 8003dec:	429a      	cmp	r2, r3
 8003dee:	d1eb      	bne.n	8003dc8 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003df0:	4b27      	ldr	r3, [pc, #156]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 030f 	and.w	r3, r3, #15
 8003df8:	683a      	ldr	r2, [r7, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d210      	bcs.n	8003e20 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dfe:	4b24      	ldr	r3, [pc, #144]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f023 020f 	bic.w	r2, r3, #15
 8003e06:	4922      	ldr	r1, [pc, #136]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e0e:	4b20      	ldr	r3, [pc, #128]	; (8003e90 <HAL_RCC_ClockConfig+0x1c4>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f003 030f 	and.w	r3, r3, #15
 8003e16:	683a      	ldr	r2, [r7, #0]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d001      	beq.n	8003e20 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e032      	b.n	8003e86 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0304 	and.w	r3, r3, #4
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d008      	beq.n	8003e3e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e2c:	4b19      	ldr	r3, [pc, #100]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	4916      	ldr	r1, [pc, #88]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0308 	and.w	r3, r3, #8
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d009      	beq.n	8003e5e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003e4a:	4b12      	ldr	r3, [pc, #72]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	691b      	ldr	r3, [r3, #16]
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	490e      	ldr	r1, [pc, #56]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e5e:	f000 f821 	bl	8003ea4 <HAL_RCC_GetSysClockFreq>
 8003e62:	4602      	mov	r2, r0
 8003e64:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <HAL_RCC_ClockConfig+0x1c8>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	091b      	lsrs	r3, r3, #4
 8003e6a:	f003 030f 	and.w	r3, r3, #15
 8003e6e:	490a      	ldr	r1, [pc, #40]	; (8003e98 <HAL_RCC_ClockConfig+0x1cc>)
 8003e70:	5ccb      	ldrb	r3, [r1, r3]
 8003e72:	fa22 f303 	lsr.w	r3, r2, r3
 8003e76:	4a09      	ldr	r2, [pc, #36]	; (8003e9c <HAL_RCC_ClockConfig+0x1d0>)
 8003e78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003e7a:	4b09      	ldr	r3, [pc, #36]	; (8003ea0 <HAL_RCC_ClockConfig+0x1d4>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	4618      	mov	r0, r3
 8003e80:	f7fd fdfa 	bl	8001a78 <HAL_InitTick>

  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}
 8003e8e:	bf00      	nop
 8003e90:	40023c00 	.word	0x40023c00
 8003e94:	40023800 	.word	0x40023800
 8003e98:	0800ba10 	.word	0x0800ba10
 8003e9c:	20000000 	.word	0x20000000
 8003ea0:	20000004 	.word	0x20000004

08003ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ea4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ea8:	b090      	sub	sp, #64	; 0x40
 8003eaa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003eac:	2300      	movs	r3, #0
 8003eae:	637b      	str	r3, [r7, #52]	; 0x34
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ebc:	4b59      	ldr	r3, [pc, #356]	; (8004024 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 030c 	and.w	r3, r3, #12
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d00d      	beq.n	8003ee4 <HAL_RCC_GetSysClockFreq+0x40>
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	f200 80a1 	bhi.w	8004010 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <HAL_RCC_GetSysClockFreq+0x34>
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	d003      	beq.n	8003ede <HAL_RCC_GetSysClockFreq+0x3a>
 8003ed6:	e09b      	b.n	8004010 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003ed8:	4b53      	ldr	r3, [pc, #332]	; (8004028 <HAL_RCC_GetSysClockFreq+0x184>)
 8003eda:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003edc:	e09b      	b.n	8004016 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ede:	4b53      	ldr	r3, [pc, #332]	; (800402c <HAL_RCC_GetSysClockFreq+0x188>)
 8003ee0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003ee2:	e098      	b.n	8004016 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ee4:	4b4f      	ldr	r3, [pc, #316]	; (8004024 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eec:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8003eee:	4b4d      	ldr	r3, [pc, #308]	; (8004024 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d028      	beq.n	8003f4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003efa:	4b4a      	ldr	r3, [pc, #296]	; (8004024 <HAL_RCC_GetSysClockFreq+0x180>)
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	099b      	lsrs	r3, r3, #6
 8003f00:	2200      	movs	r2, #0
 8003f02:	623b      	str	r3, [r7, #32]
 8003f04:	627a      	str	r2, [r7, #36]	; 0x24
 8003f06:	6a3b      	ldr	r3, [r7, #32]
 8003f08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	4b47      	ldr	r3, [pc, #284]	; (800402c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f10:	fb03 f201 	mul.w	r2, r3, r1
 8003f14:	2300      	movs	r3, #0
 8003f16:	fb00 f303 	mul.w	r3, r0, r3
 8003f1a:	4413      	add	r3, r2
 8003f1c:	4a43      	ldr	r2, [pc, #268]	; (800402c <HAL_RCC_GetSysClockFreq+0x188>)
 8003f1e:	fba0 1202 	umull	r1, r2, r0, r2
 8003f22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003f24:	460a      	mov	r2, r1
 8003f26:	62ba      	str	r2, [r7, #40]	; 0x28
 8003f28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003f2a:	4413      	add	r3, r2
 8003f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f30:	2200      	movs	r2, #0
 8003f32:	61bb      	str	r3, [r7, #24]
 8003f34:	61fa      	str	r2, [r7, #28]
 8003f36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003f3e:	f7fc f9cf 	bl	80002e0 <__aeabi_uldivmod>
 8003f42:	4602      	mov	r2, r0
 8003f44:	460b      	mov	r3, r1
 8003f46:	4613      	mov	r3, r2
 8003f48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f4a:	e053      	b.n	8003ff4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f4c:	4b35      	ldr	r3, [pc, #212]	; (8004024 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	099b      	lsrs	r3, r3, #6
 8003f52:	2200      	movs	r2, #0
 8003f54:	613b      	str	r3, [r7, #16]
 8003f56:	617a      	str	r2, [r7, #20]
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f5e:	f04f 0b00 	mov.w	fp, #0
 8003f62:	4652      	mov	r2, sl
 8003f64:	465b      	mov	r3, fp
 8003f66:	f04f 0000 	mov.w	r0, #0
 8003f6a:	f04f 0100 	mov.w	r1, #0
 8003f6e:	0159      	lsls	r1, r3, #5
 8003f70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f74:	0150      	lsls	r0, r2, #5
 8003f76:	4602      	mov	r2, r0
 8003f78:	460b      	mov	r3, r1
 8003f7a:	ebb2 080a 	subs.w	r8, r2, sl
 8003f7e:	eb63 090b 	sbc.w	r9, r3, fp
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	f04f 0300 	mov.w	r3, #0
 8003f8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003f8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003f92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003f96:	ebb2 0408 	subs.w	r4, r2, r8
 8003f9a:	eb63 0509 	sbc.w	r5, r3, r9
 8003f9e:	f04f 0200 	mov.w	r2, #0
 8003fa2:	f04f 0300 	mov.w	r3, #0
 8003fa6:	00eb      	lsls	r3, r5, #3
 8003fa8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fac:	00e2      	lsls	r2, r4, #3
 8003fae:	4614      	mov	r4, r2
 8003fb0:	461d      	mov	r5, r3
 8003fb2:	eb14 030a 	adds.w	r3, r4, sl
 8003fb6:	603b      	str	r3, [r7, #0]
 8003fb8:	eb45 030b 	adc.w	r3, r5, fp
 8003fbc:	607b      	str	r3, [r7, #4]
 8003fbe:	f04f 0200 	mov.w	r2, #0
 8003fc2:	f04f 0300 	mov.w	r3, #0
 8003fc6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fca:	4629      	mov	r1, r5
 8003fcc:	028b      	lsls	r3, r1, #10
 8003fce:	4621      	mov	r1, r4
 8003fd0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fd4:	4621      	mov	r1, r4
 8003fd6:	028a      	lsls	r2, r1, #10
 8003fd8:	4610      	mov	r0, r2
 8003fda:	4619      	mov	r1, r3
 8003fdc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003fde:	2200      	movs	r2, #0
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	60fa      	str	r2, [r7, #12]
 8003fe4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003fe8:	f7fc f97a 	bl	80002e0 <__aeabi_uldivmod>
 8003fec:	4602      	mov	r2, r0
 8003fee:	460b      	mov	r3, r1
 8003ff0:	4613      	mov	r3, r2
 8003ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	0c1b      	lsrs	r3, r3, #16
 8003ffa:	f003 0303 	and.w	r3, r3, #3
 8003ffe:	3301      	adds	r3, #1
 8004000:	005b      	lsls	r3, r3, #1
 8004002:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco / pllp;
 8004004:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004006:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004008:	fbb2 f3f3 	udiv	r3, r2, r3
 800400c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800400e:	e002      	b.n	8004016 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004010:	4b05      	ldr	r3, [pc, #20]	; (8004028 <HAL_RCC_GetSysClockFreq+0x184>)
 8004012:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004014:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004016:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004018:	4618      	mov	r0, r3
 800401a:	3740      	adds	r7, #64	; 0x40
 800401c:	46bd      	mov	sp, r7
 800401e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004022:	bf00      	nop
 8004024:	40023800 	.word	0x40023800
 8004028:	00f42400 	.word	0x00f42400
 800402c:	017d7840 	.word	0x017d7840

08004030 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004034:	4b03      	ldr	r3, [pc, #12]	; (8004044 <HAL_RCC_GetHCLKFreq+0x14>)
 8004036:	681b      	ldr	r3, [r3, #0]
}
 8004038:	4618      	mov	r0, r3
 800403a:	46bd      	mov	sp, r7
 800403c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	20000000 	.word	0x20000000

08004048 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800404c:	f7ff fff0 	bl	8004030 <HAL_RCC_GetHCLKFreq>
 8004050:	4602      	mov	r2, r0
 8004052:	4b05      	ldr	r3, [pc, #20]	; (8004068 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	0a9b      	lsrs	r3, r3, #10
 8004058:	f003 0307 	and.w	r3, r3, #7
 800405c:	4903      	ldr	r1, [pc, #12]	; (800406c <HAL_RCC_GetPCLK1Freq+0x24>)
 800405e:	5ccb      	ldrb	r3, [r1, r3]
 8004060:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004064:	4618      	mov	r0, r3
 8004066:	bd80      	pop	{r7, pc}
 8004068:	40023800 	.word	0x40023800
 800406c:	0800ba20 	.word	0x0800ba20

08004070 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004074:	f7ff ffdc 	bl	8004030 <HAL_RCC_GetHCLKFreq>
 8004078:	4602      	mov	r2, r0
 800407a:	4b05      	ldr	r3, [pc, #20]	; (8004090 <HAL_RCC_GetPCLK2Freq+0x20>)
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	0b5b      	lsrs	r3, r3, #13
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	4903      	ldr	r1, [pc, #12]	; (8004094 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004086:	5ccb      	ldrb	r3, [r1, r3]
 8004088:	fa22 f303 	lsr.w	r3, r2, r3
}
 800408c:	4618      	mov	r0, r3
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40023800 	.word	0x40023800
 8004094:	0800ba20 	.word	0x0800ba20

08004098 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	b088      	sub	sp, #32
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80040a4:	2300      	movs	r3, #0
 80040a6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80040a8:	2300      	movs	r3, #0
 80040aa:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80040ac:	2300      	movs	r3, #0
 80040ae:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80040b0:	2300      	movs	r3, #0
 80040b2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0301 	and.w	r3, r3, #1
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d012      	beq.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80040c0:	4b69      	ldr	r3, [pc, #420]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	4a68      	ldr	r2, [pc, #416]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040c6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80040ca:	6093      	str	r3, [r2, #8]
 80040cc:	4b66      	ldr	r3, [pc, #408]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040ce:	689a      	ldr	r2, [r3, #8]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040d4:	4964      	ldr	r1, [pc, #400]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d101      	bne.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80040e2:	2301      	movs	r3, #1
 80040e4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d017      	beq.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80040f2:	4b5d      	ldr	r3, [pc, #372]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004100:	4959      	ldr	r1, [pc, #356]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004102:	4313      	orrs	r3, r2
 8004104:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800410c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004110:	d101      	bne.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004112:	2301      	movs	r3, #1
 8004114:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800411e:	2301      	movs	r3, #1
 8004120:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800412a:	2b00      	cmp	r3, #0
 800412c:	d017      	beq.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800412e:	4b4e      	ldr	r3, [pc, #312]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004130:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004134:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800413c:	494a      	ldr	r1, [pc, #296]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800413e:	4313      	orrs	r3, r2
 8004140:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004148:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800414c:	d101      	bne.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800414e:	2301      	movs	r3, #1
 8004150:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800415a:	2301      	movs	r3, #1
 800415c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d001      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800416a:	2301      	movs	r3, #1
 800416c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0320 	and.w	r3, r3, #32
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 808b 	beq.w	8004292 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800417c:	4b3a      	ldr	r3, [pc, #232]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800417e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004180:	4a39      	ldr	r2, [pc, #228]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004182:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004186:	6413      	str	r3, [r2, #64]	; 0x40
 8004188:	4b37      	ldr	r3, [pc, #220]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800418a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004190:	60bb      	str	r3, [r7, #8]
 8004192:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004194:	4b35      	ldr	r3, [pc, #212]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a34      	ldr	r2, [pc, #208]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800419a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800419e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80041a0:	f7fd fcae 	bl	8001b00 <HAL_GetTick>
 80041a4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041a6:	e008      	b.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041a8:	f7fd fcaa 	bl	8001b00 <HAL_GetTick>
 80041ac:	4602      	mov	r2, r0
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	1ad3      	subs	r3, r2, r3
 80041b2:	2b64      	cmp	r3, #100	; 0x64
 80041b4:	d901      	bls.n	80041ba <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80041b6:	2303      	movs	r3, #3
 80041b8:	e38f      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80041ba:	4b2c      	ldr	r3, [pc, #176]	; (800426c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d0f0      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80041c6:	4b28      	ldr	r3, [pc, #160]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ce:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d035      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041de:	693a      	ldr	r2, [r7, #16]
 80041e0:	429a      	cmp	r2, r3
 80041e2:	d02e      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80041e4:	4b20      	ldr	r3, [pc, #128]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041ec:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80041ee:	4b1e      	ldr	r3, [pc, #120]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f2:	4a1d      	ldr	r2, [pc, #116]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041f8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80041fa:	4b1b      	ldr	r3, [pc, #108]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041fe:	4a1a      	ldr	r2, [pc, #104]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004200:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004204:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004206:	4a18      	ldr	r2, [pc, #96]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800420c:	4b16      	ldr	r3, [pc, #88]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800420e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004210:	f003 0301 	and.w	r3, r3, #1
 8004214:	2b01      	cmp	r3, #1
 8004216:	d114      	bne.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004218:	f7fd fc72 	bl	8001b00 <HAL_GetTick>
 800421c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800421e:	e00a      	b.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004220:	f7fd fc6e 	bl	8001b00 <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	f241 3288 	movw	r2, #5000	; 0x1388
 800422e:	4293      	cmp	r3, r2
 8004230:	d901      	bls.n	8004236 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	e351      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004236:	4b0c      	ldr	r3, [pc, #48]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004238:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d0ee      	beq.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800424a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800424e:	d111      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004250:	4b05      	ldr	r3, [pc, #20]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800425c:	4b04      	ldr	r3, [pc, #16]	; (8004270 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800425e:	400b      	ands	r3, r1
 8004260:	4901      	ldr	r1, [pc, #4]	; (8004268 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004262:	4313      	orrs	r3, r2
 8004264:	608b      	str	r3, [r1, #8]
 8004266:	e00b      	b.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004268:	40023800 	.word	0x40023800
 800426c:	40007000 	.word	0x40007000
 8004270:	0ffffcff 	.word	0x0ffffcff
 8004274:	4bac      	ldr	r3, [pc, #688]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	4aab      	ldr	r2, [pc, #684]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800427a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800427e:	6093      	str	r3, [r2, #8]
 8004280:	4ba9      	ldr	r3, [pc, #676]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004282:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800428c:	49a6      	ldr	r1, [pc, #664]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800428e:	4313      	orrs	r3, r2
 8004290:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0310 	and.w	r3, r3, #16
 800429a:	2b00      	cmp	r3, #0
 800429c:	d010      	beq.n	80042c0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800429e:	4ba2      	ldr	r3, [pc, #648]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042a4:	4aa0      	ldr	r2, [pc, #640]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042a6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042aa:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80042ae:	4b9e      	ldr	r3, [pc, #632]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042b0:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042b8:	499b      	ldr	r1, [pc, #620]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042ba:	4313      	orrs	r3, r2
 80042bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80042cc:	4b96      	ldr	r3, [pc, #600]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042d2:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80042da:	4993      	ldr	r1, [pc, #588]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042dc:	4313      	orrs	r3, r2
 80042de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d00a      	beq.n	8004304 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80042ee:	4b8e      	ldr	r3, [pc, #568]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80042fc:	498a      	ldr	r1, [pc, #552]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800430c:	2b00      	cmp	r3, #0
 800430e:	d00a      	beq.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004310:	4b85      	ldr	r3, [pc, #532]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004312:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004316:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800431e:	4982      	ldr	r1, [pc, #520]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004320:	4313      	orrs	r3, r2
 8004322:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d00a      	beq.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004332:	4b7d      	ldr	r3, [pc, #500]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004334:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004338:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004340:	4979      	ldr	r1, [pc, #484]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004342:	4313      	orrs	r3, r2
 8004344:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004350:	2b00      	cmp	r3, #0
 8004352:	d00a      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004354:	4b74      	ldr	r3, [pc, #464]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004356:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800435a:	f023 0203 	bic.w	r2, r3, #3
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004362:	4971      	ldr	r1, [pc, #452]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004364:	4313      	orrs	r3, r2
 8004366:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004372:	2b00      	cmp	r3, #0
 8004374:	d00a      	beq.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004376:	4b6c      	ldr	r3, [pc, #432]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004378:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800437c:	f023 020c 	bic.w	r2, r3, #12
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004384:	4968      	ldr	r1, [pc, #416]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004394:	2b00      	cmp	r3, #0
 8004396:	d00a      	beq.n	80043ae <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004398:	4b63      	ldr	r3, [pc, #396]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800439a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800439e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043a6:	4960      	ldr	r1, [pc, #384]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00a      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043ba:	4b5b      	ldr	r3, [pc, #364]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043c0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043c8:	4957      	ldr	r1, [pc, #348]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00a      	beq.n	80043f2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043dc:	4b52      	ldr	r3, [pc, #328]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043e2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ea:	494f      	ldr	r1, [pc, #316]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d00a      	beq.n	8004414 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80043fe:	4b4a      	ldr	r3, [pc, #296]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004400:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004404:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800440c:	4946      	ldr	r1, [pc, #280]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800440e:	4313      	orrs	r3, r2
 8004410:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800441c:	2b00      	cmp	r3, #0
 800441e:	d00a      	beq.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004420:	4b41      	ldr	r3, [pc, #260]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004422:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004426:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800442e:	493e      	ldr	r1, [pc, #248]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004430:	4313      	orrs	r3, r2
 8004432:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d00a      	beq.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004442:	4b39      	ldr	r3, [pc, #228]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004444:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004448:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004450:	4935      	ldr	r1, [pc, #212]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004452:	4313      	orrs	r3, r2
 8004454:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d00a      	beq.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004464:	4b30      	ldr	r3, [pc, #192]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004466:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800446a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004472:	492d      	ldr	r1, [pc, #180]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004474:	4313      	orrs	r3, r2
 8004476:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004482:	2b00      	cmp	r3, #0
 8004484:	d011      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004486:	4b28      	ldr	r3, [pc, #160]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004488:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800448c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004494:	4924      	ldr	r1, [pc, #144]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004496:	4313      	orrs	r3, r2
 8004498:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80044a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80044a4:	d101      	bne.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80044a6:	2301      	movs	r3, #1
 80044a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0308 	and.w	r3, r3, #8
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d001      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80044b6:	2301      	movs	r3, #1
 80044b8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d00a      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80044c6:	4b18      	ldr	r3, [pc, #96]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044cc:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044d4:	4914      	ldr	r1, [pc, #80]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d00b      	beq.n	8004500 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80044e8:	4b0f      	ldr	r3, [pc, #60]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044ee:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044f8:	490b      	ldr	r1, [pc, #44]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044fa:	4313      	orrs	r3, r2
 80044fc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d00f      	beq.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800450c:	4b06      	ldr	r3, [pc, #24]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800450e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004512:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800451c:	4902      	ldr	r1, [pc, #8]	; (8004528 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800451e:	4313      	orrs	r3, r2
 8004520:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004524:	e002      	b.n	800452c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004526:	bf00      	nop
 8004528:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d00b      	beq.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004538:	4b8a      	ldr	r3, [pc, #552]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800453a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800453e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004548:	4986      	ldr	r1, [pc, #536]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800454a:	4313      	orrs	r3, r2
 800454c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00b      	beq.n	8004574 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800455c:	4b81      	ldr	r3, [pc, #516]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800455e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004562:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800456c:	497d      	ldr	r1, [pc, #500]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800456e:	4313      	orrs	r3, r2
 8004570:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004574:	69fb      	ldr	r3, [r7, #28]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d006      	beq.n	8004588 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004582:	2b00      	cmp	r3, #0
 8004584:	f000 80d6 	beq.w	8004734 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004588:	4b76      	ldr	r3, [pc, #472]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a75      	ldr	r2, [pc, #468]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800458e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004592:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004594:	f7fd fab4 	bl	8001b00 <HAL_GetTick>
 8004598:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800459a:	e008      	b.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800459c:	f7fd fab0 	bl	8001b00 <HAL_GetTick>
 80045a0:	4602      	mov	r2, r0
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	1ad3      	subs	r3, r2, r3
 80045a6:	2b64      	cmp	r3, #100	; 0x64
 80045a8:	d901      	bls.n	80045ae <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80045aa:	2303      	movs	r3, #3
 80045ac:	e195      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80045ae:	4b6d      	ldr	r3, [pc, #436]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d1f0      	bne.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d021      	beq.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d11d      	bne.n	800460a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80045ce:	4b65      	ldr	r3, [pc, #404]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045d4:	0c1b      	lsrs	r3, r3, #16
 80045d6:	f003 0303 	and.w	r3, r3, #3
 80045da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80045dc:	4b61      	ldr	r3, [pc, #388]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80045de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045e2:	0e1b      	lsrs	r3, r3, #24
 80045e4:	f003 030f 	and.w	r3, r3, #15
 80045e8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	019a      	lsls	r2, r3, #6
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	041b      	lsls	r3, r3, #16
 80045f4:	431a      	orrs	r2, r3
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	061b      	lsls	r3, r3, #24
 80045fa:	431a      	orrs	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	071b      	lsls	r3, r3, #28
 8004602:	4958      	ldr	r1, [pc, #352]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004604:	4313      	orrs	r3, r2
 8004606:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004612:	2b00      	cmp	r3, #0
 8004614:	d004      	beq.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800461a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800461e:	d00a      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004628:	2b00      	cmp	r3, #0
 800462a:	d02e      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004630:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004634:	d129      	bne.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004636:	4b4b      	ldr	r3, [pc, #300]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004638:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800463c:	0c1b      	lsrs	r3, r3, #16
 800463e:	f003 0303 	and.w	r3, r3, #3
 8004642:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004644:	4b47      	ldr	r3, [pc, #284]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004646:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800464a:	0f1b      	lsrs	r3, r3, #28
 800464c:	f003 0307 	and.w	r3, r3, #7
 8004650:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	019a      	lsls	r2, r3, #6
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	041b      	lsls	r3, r3, #16
 800465c:	431a      	orrs	r2, r3
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	061b      	lsls	r3, r3, #24
 8004664:	431a      	orrs	r2, r3
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	071b      	lsls	r3, r3, #28
 800466a:	493e      	ldr	r1, [pc, #248]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800466c:	4313      	orrs	r3, r2
 800466e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004672:	4b3c      	ldr	r3, [pc, #240]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004674:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004678:	f023 021f 	bic.w	r2, r3, #31
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	3b01      	subs	r3, #1
 8004682:	4938      	ldr	r1, [pc, #224]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004684:	4313      	orrs	r3, r2
 8004686:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d01d      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8004696:	4b33      	ldr	r3, [pc, #204]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004698:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800469c:	0e1b      	lsrs	r3, r3, #24
 800469e:	f003 030f 	and.w	r3, r3, #15
 80046a2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80046a4:	4b2f      	ldr	r3, [pc, #188]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046aa:	0f1b      	lsrs	r3, r3, #28
 80046ac:	f003 0307 	and.w	r3, r3, #7
 80046b0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	019a      	lsls	r2, r3, #6
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	041b      	lsls	r3, r3, #16
 80046be:	431a      	orrs	r2, r3
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	061b      	lsls	r3, r3, #24
 80046c4:	431a      	orrs	r2, r3
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	071b      	lsls	r3, r3, #28
 80046ca:	4926      	ldr	r1, [pc, #152]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046cc:	4313      	orrs	r3, r2
 80046ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d011      	beq.n	8004702 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	019a      	lsls	r2, r3, #6
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	041b      	lsls	r3, r3, #16
 80046ea:	431a      	orrs	r2, r3
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	061b      	lsls	r3, r3, #24
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	071b      	lsls	r3, r3, #28
 80046fa:	491a      	ldr	r1, [pc, #104]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80046fc:	4313      	orrs	r3, r2
 80046fe:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004702:	4b18      	ldr	r3, [pc, #96]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	4a17      	ldr	r2, [pc, #92]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004708:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800470c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800470e:	f7fd f9f7 	bl	8001b00 <HAL_GetTick>
 8004712:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004714:	e008      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004716:	f7fd f9f3 	bl	8001b00 <HAL_GetTick>
 800471a:	4602      	mov	r2, r0
 800471c:	697b      	ldr	r3, [r7, #20]
 800471e:	1ad3      	subs	r3, r2, r3
 8004720:	2b64      	cmp	r3, #100	; 0x64
 8004722:	d901      	bls.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e0d8      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004728:	4b0e      	ldr	r3, [pc, #56]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d0f0      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	2b01      	cmp	r3, #1
 8004738:	f040 80ce 	bne.w	80048d8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800473c:	4b09      	ldr	r3, [pc, #36]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a08      	ldr	r2, [pc, #32]	; (8004764 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004742:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004746:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004748:	f7fd f9da 	bl	8001b00 <HAL_GetTick>
 800474c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800474e:	e00b      	b.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004750:	f7fd f9d6 	bl	8001b00 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b64      	cmp	r3, #100	; 0x64
 800475c:	d904      	bls.n	8004768 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	e0bb      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004762:	bf00      	nop
 8004764:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004768:	4b5e      	ldr	r3, [pc, #376]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004770:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004774:	d0ec      	beq.n	8004750 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004786:	2b00      	cmp	r3, #0
 8004788:	d009      	beq.n	800479e <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004792:	2b00      	cmp	r3, #0
 8004794:	d02e      	beq.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	2b00      	cmp	r3, #0
 800479c:	d12a      	bne.n	80047f4 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800479e:	4b51      	ldr	r3, [pc, #324]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047a4:	0c1b      	lsrs	r3, r3, #16
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80047ac:	4b4d      	ldr	r3, [pc, #308]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047b2:	0f1b      	lsrs	r3, r3, #28
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	019a      	lsls	r2, r3, #6
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	041b      	lsls	r3, r3, #16
 80047c4:	431a      	orrs	r2, r3
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	699b      	ldr	r3, [r3, #24]
 80047ca:	061b      	lsls	r3, r3, #24
 80047cc:	431a      	orrs	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	071b      	lsls	r3, r3, #28
 80047d2:	4944      	ldr	r1, [pc, #272]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047d4:	4313      	orrs	r3, r2
 80047d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80047da:	4b42      	ldr	r3, [pc, #264]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047e0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e8:	3b01      	subs	r3, #1
 80047ea:	021b      	lsls	r3, r3, #8
 80047ec:	493d      	ldr	r1, [pc, #244]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80047ee:	4313      	orrs	r3, r2
 80047f0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d022      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004804:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004808:	d11d      	bne.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800480a:	4b36      	ldr	r3, [pc, #216]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800480c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004810:	0e1b      	lsrs	r3, r3, #24
 8004812:	f003 030f 	and.w	r3, r3, #15
 8004816:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004818:	4b32      	ldr	r3, [pc, #200]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800481a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800481e:	0f1b      	lsrs	r3, r3, #28
 8004820:	f003 0307 	and.w	r3, r3, #7
 8004824:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	695b      	ldr	r3, [r3, #20]
 800482a:	019a      	lsls	r2, r3, #6
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6a1b      	ldr	r3, [r3, #32]
 8004830:	041b      	lsls	r3, r3, #16
 8004832:	431a      	orrs	r2, r3
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	061b      	lsls	r3, r3, #24
 8004838:	431a      	orrs	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	071b      	lsls	r3, r3, #28
 800483e:	4929      	ldr	r1, [pc, #164]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004840:	4313      	orrs	r3, r2
 8004842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0308 	and.w	r3, r3, #8
 800484e:	2b00      	cmp	r3, #0
 8004850:	d028      	beq.n	80048a4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004852:	4b24      	ldr	r3, [pc, #144]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004854:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004858:	0e1b      	lsrs	r3, r3, #24
 800485a:	f003 030f 	and.w	r3, r3, #15
 800485e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004860:	4b20      	ldr	r3, [pc, #128]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004866:	0c1b      	lsrs	r3, r3, #16
 8004868:	f003 0303 	and.w	r3, r3, #3
 800486c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	695b      	ldr	r3, [r3, #20]
 8004872:	019a      	lsls	r2, r3, #6
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	041b      	lsls	r3, r3, #16
 8004878:	431a      	orrs	r2, r3
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	061b      	lsls	r3, r3, #24
 800487e:	431a      	orrs	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	69db      	ldr	r3, [r3, #28]
 8004884:	071b      	lsls	r3, r3, #28
 8004886:	4917      	ldr	r1, [pc, #92]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004888:	4313      	orrs	r3, r2
 800488a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800488e:	4b15      	ldr	r3, [pc, #84]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004890:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004894:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800489c:	4911      	ldr	r1, [pc, #68]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800489e:	4313      	orrs	r3, r2
 80048a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80048a4:	4b0f      	ldr	r3, [pc, #60]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	4a0e      	ldr	r2, [pc, #56]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048b0:	f7fd f926 	bl	8001b00 <HAL_GetTick>
 80048b4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048b6:	e008      	b.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80048b8:	f7fd f922 	bl	8001b00 <HAL_GetTick>
 80048bc:	4602      	mov	r2, r0
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	1ad3      	subs	r3, r2, r3
 80048c2:	2b64      	cmp	r3, #100	; 0x64
 80048c4:	d901      	bls.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e007      	b.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80048ca:	4b06      	ldr	r3, [pc, #24]	; (80048e4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80048d6:	d1ef      	bne.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3720      	adds	r7, #32
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800

080048e8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b087      	sub	sp, #28
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 80048f8:	2300      	movs	r3, #0
 80048fa:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 80048fc:	2300      	movs	r3, #0
 80048fe:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004906:	f040 80a3 	bne.w	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
  {
    saiclocksource = RCC->DCKCFGR1;
 800490a:	4ba8      	ldr	r3, [pc, #672]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800490c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004910:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004918:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004920:	f000 808a 	beq.w	8004a38 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800492a:	f200 8093 	bhi.w	8004a54 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004934:	d07d      	beq.n	8004a32 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800493c:	f200 808a 	bhi.w	8004a54 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d004      	beq.n	8004950 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800494c:	d039      	beq.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800494e:	e081      	b.n	8004a54 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004950:	4b96      	ldr	r3, [pc, #600]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004958:	2b00      	cmp	r3, #0
 800495a:	d108      	bne.n	800496e <HAL_RCCEx_GetPeriphCLKFreq+0x86>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800495c:	4b93      	ldr	r3, [pc, #588]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004964:	4a92      	ldr	r2, [pc, #584]	; (8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	613b      	str	r3, [r7, #16]
 800496c:	e007      	b.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x96>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800496e:	4b8f      	ldr	r3, [pc, #572]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004976:	4a8f      	ldr	r2, [pc, #572]	; (8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004978:	fbb2 f3f3 	udiv	r3, r2, r3
 800497c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800497e:	4b8b      	ldr	r3, [pc, #556]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004984:	0e1b      	lsrs	r3, r3, #24
 8004986:	f003 030f 	and.w	r3, r3, #15
 800498a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800498c:	4b87      	ldr	r3, [pc, #540]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 800498e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004992:	099b      	lsrs	r3, r3, #6
 8004994:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004998:	693a      	ldr	r2, [r7, #16]
 800499a:	fb03 f202 	mul.w	r2, r3, r2
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a4:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 80049a6:	4b81      	ldr	r3, [pc, #516]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80049a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049ac:	0a1b      	lsrs	r3, r3, #8
 80049ae:	f003 031f 	and.w	r3, r3, #31
 80049b2:	3301      	adds	r3, #1
 80049b4:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80049be:	617b      	str	r3, [r7, #20]
        break;
 80049c0:	e049      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80049c2:	4b7a      	ldr	r3, [pc, #488]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d108      	bne.n	80049e0 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80049ce:	4b77      	ldr	r3, [pc, #476]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049d6:	4a76      	ldr	r2, [pc, #472]	; (8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80049d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049dc:	613b      	str	r3, [r7, #16]
 80049de:	e007      	b.n	80049f0 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 80049e0:	4b72      	ldr	r3, [pc, #456]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80049e2:	685b      	ldr	r3, [r3, #4]
 80049e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049e8:	4a72      	ldr	r2, [pc, #456]	; (8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 80049ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ee:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 80049f0:	4b6e      	ldr	r3, [pc, #440]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 80049f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049f6:	0e1b      	lsrs	r3, r3, #24
 80049f8:	f003 030f 	and.w	r3, r3, #15
 80049fc:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 80049fe:	4b6b      	ldr	r3, [pc, #428]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a04:	099b      	lsrs	r3, r3, #6
 8004a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a0a:	693a      	ldr	r2, [r7, #16]
 8004a0c:	fb03 f202 	mul.w	r2, r3, r2
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a16:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8004a18:	4b64      	ldr	r3, [pc, #400]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004a1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a1e:	f003 031f 	and.w	r3, r3, #31
 8004a22:	3301      	adds	r3, #1
 8004a24:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2e:	617b      	str	r3, [r7, #20]
        break;
 8004a30:	e011      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
        frequency = EXTERNAL_CLOCK_VALUE;
 8004a32:	4b61      	ldr	r3, [pc, #388]	; (8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8004a34:	617b      	str	r3, [r7, #20]
        break;
 8004a36:	e00e      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004a38:	4b5c      	ldr	r3, [pc, #368]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d102      	bne.n	8004a4a <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = HSI_VALUE;
 8004a44:	4b5a      	ldr	r3, [pc, #360]	; (8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004a46:	617b      	str	r3, [r7, #20]
        break;
 8004a48:	e005      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
          frequency = HSE_VALUE;
 8004a4a:	4b5a      	ldr	r3, [pc, #360]	; (8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004a4c:	617b      	str	r3, [r7, #20]
        break;
 8004a4e:	e002      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
      }
    }
  }
 8004a50:	bf00      	nop
 8004a52:	e000      	b.n	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x16e>
        break;
 8004a54:	bf00      	nop

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a5c:	f040 80a3 	bne.w	8004ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
  {
    saiclocksource = RCC->DCKCFGR1;
 8004a60:	4b52      	ldr	r3, [pc, #328]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004a62:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a66:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8004a6e:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 8004a70:	68bb      	ldr	r3, [r7, #8]
 8004a72:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a76:	f000 808a 	beq.w	8004b8e <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004a80:	f200 809c 	bhi.w	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a8a:	d07d      	beq.n	8004b88 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004a92:	f200 8093 	bhi.w	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d004      	beq.n	8004aa6 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004aa2:	d039      	beq.n	8004b18 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 8004aa4:	e08a      	b.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004aa6:	4b41      	ldr	r3, [pc, #260]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d108      	bne.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dc>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004ab2:	4b3e      	ldr	r3, [pc, #248]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004ab4:	685b      	ldr	r3, [r3, #4]
 8004ab6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004aba:	4a3d      	ldr	r2, [pc, #244]	; (8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac0:	613b      	str	r3, [r7, #16]
 8004ac2:	e007      	b.n	8004ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8004ac4:	4b39      	ldr	r3, [pc, #228]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004acc:	4a39      	ldr	r2, [pc, #228]	; (8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad2:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 8004ad4:	4b35      	ldr	r3, [pc, #212]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ada:	0e1b      	lsrs	r3, r3, #24
 8004adc:	f003 030f 	and.w	r3, r3, #15
 8004ae0:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 8004ae2:	4b32      	ldr	r3, [pc, #200]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ae8:	099b      	lsrs	r3, r3, #6
 8004aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aee:	693a      	ldr	r2, [r7, #16]
 8004af0:	fb03 f202 	mul.w	r2, r3, r2
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004afa:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 8004afc:	4b2b      	ldr	r3, [pc, #172]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004afe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b02:	0a1b      	lsrs	r3, r3, #8
 8004b04:	f003 031f 	and.w	r3, r3, #31
 8004b08:	3301      	adds	r3, #1
 8004b0a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8004b0c:	697a      	ldr	r2, [r7, #20]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b14:	617b      	str	r3, [r7, #20]
        break;
 8004b16:	e052      	b.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004b18:	4b24      	ldr	r3, [pc, #144]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d108      	bne.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x24e>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004b24:	4b21      	ldr	r3, [pc, #132]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b2c:	4a20      	ldr	r2, [pc, #128]	; (8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b32:	613b      	str	r3, [r7, #16]
 8004b34:	e007      	b.n	8004b46 <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8004b36:	4b1d      	ldr	r3, [pc, #116]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b3e:	4a1d      	ldr	r2, [pc, #116]	; (8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b44:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 8004b46:	4b19      	ldr	r3, [pc, #100]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004b48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b4c:	0e1b      	lsrs	r3, r3, #24
 8004b4e:	f003 030f 	and.w	r3, r3, #15
 8004b52:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 8004b54:	4b15      	ldr	r3, [pc, #84]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004b56:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b5a:	099b      	lsrs	r3, r3, #6
 8004b5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	fb03 f202 	mul.w	r2, r3, r2
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6c:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 8004b6e:	4b0f      	ldr	r3, [pc, #60]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004b70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b74:	f003 031f 	and.w	r3, r3, #31
 8004b78:	3301      	adds	r3, #1
 8004b7a:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b84:	617b      	str	r3, [r7, #20]
        break;
 8004b86:	e01a      	b.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
        frequency = EXTERNAL_CLOCK_VALUE;
 8004b88:	4b0b      	ldr	r3, [pc, #44]	; (8004bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8004b8a:	617b      	str	r3, [r7, #20]
        break;
 8004b8c:	e017      	b.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004b8e:	4b07      	ldr	r3, [pc, #28]	; (8004bac <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8004b90:	685b      	ldr	r3, [r3, #4]
 8004b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d102      	bne.n	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
          frequency = HSI_VALUE;
 8004b9a:	4b05      	ldr	r3, [pc, #20]	; (8004bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8004b9c:	617b      	str	r3, [r7, #20]
        break;
 8004b9e:	e00e      	b.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
          frequency = HSE_VALUE;
 8004ba0:	4b04      	ldr	r3, [pc, #16]	; (8004bb4 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004ba2:	617b      	str	r3, [r7, #20]
        break;
 8004ba4:	e00b      	b.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
      }
    }
  }
 8004ba6:	bf00      	nop
 8004ba8:	e009      	b.n	8004bbe <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8004baa:	bf00      	nop
 8004bac:	40023800 	.word	0x40023800
 8004bb0:	00f42400 	.word	0x00f42400
 8004bb4:	017d7840 	.word	0x017d7840
 8004bb8:	00bb8000 	.word	0x00bb8000
        break;
 8004bbc:	bf00      	nop

  return frequency;
 8004bbe:	697b      	ldr	r3, [r7, #20]
}
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	371c      	adds	r7, #28
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004bd4:	2301      	movs	r3, #1
 8004bd6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e071      	b.n	8004cc6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	7f5b      	ldrb	r3, [r3, #29]
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d105      	bne.n	8004bf8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f7fc fb18 	bl	8001228 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2202      	movs	r2, #2
 8004bfc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	f003 0310 	and.w	r3, r3, #16
 8004c08:	2b10      	cmp	r3, #16
 8004c0a:	d053      	beq.n	8004cb4 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	22ca      	movs	r2, #202	; 0xca
 8004c12:	625a      	str	r2, [r3, #36]	; 0x24
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2253      	movs	r2, #83	; 0x53
 8004c1a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 fa4d 	bl	80050bc <RTC_EnterInitMode>
 8004c22:	4603      	mov	r3, r0
 8004c24:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004c26:	7bfb      	ldrb	r3, [r7, #15]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d12a      	bne.n	8004c82 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	6899      	ldr	r1, [r3, #8]
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	4b26      	ldr	r3, [pc, #152]	; (8004cd0 <HAL_RTC_Init+0x104>)
 8004c38:	400b      	ands	r3, r1
 8004c3a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6899      	ldr	r1, [r3, #8]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	695b      	ldr	r3, [r3, #20]
 8004c50:	431a      	orrs	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	430a      	orrs	r2, r1
 8004c58:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	68d2      	ldr	r2, [r2, #12]
 8004c62:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	6919      	ldr	r1, [r3, #16]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	041a      	lsls	r2, r3, #16
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f000 fa56 	bl	800512a <RTC_ExitInitMode>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8004c82:	7bfb      	ldrb	r3, [r7, #15]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d110      	bne.n	8004caa <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f022 0208 	bic.w	r2, r2, #8
 8004c96:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	430a      	orrs	r2, r1
 8004ca8:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	22ff      	movs	r2, #255	; 0xff
 8004cb0:	625a      	str	r2, [r3, #36]	; 0x24
 8004cb2:	e001      	b.n	8004cb8 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8004cb8:	7bfb      	ldrb	r3, [r7, #15]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d102      	bne.n	8004cc4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}
 8004cce:	bf00      	nop
 8004cd0:	ff8fffbf 	.word	0xff8fffbf

08004cd4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004cd4:	b590      	push	{r4, r7, lr}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	7f1b      	ldrb	r3, [r3, #28]
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	d101      	bne.n	8004cf0 <HAL_RTC_SetTime+0x1c>
 8004cec:	2302      	movs	r3, #2
 8004cee:	e085      	b.n	8004dfc <HAL_RTC_SetTime+0x128>
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2202      	movs	r2, #2
 8004cfa:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d126      	bne.n	8004d50 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	689b      	ldr	r3, [r3, #8]
 8004d08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d102      	bne.n	8004d16 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d10:	68bb      	ldr	r3, [r7, #8]
 8004d12:	2200      	movs	r2, #0
 8004d14:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	781b      	ldrb	r3, [r3, #0]
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f000 fa2a 	bl	8005174 <RTC_ByteToBcd2>
 8004d20:	4603      	mov	r3, r0
 8004d22:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	785b      	ldrb	r3, [r3, #1]
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f000 fa23 	bl	8005174 <RTC_ByteToBcd2>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d32:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	789b      	ldrb	r3, [r3, #2]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f000 fa1b 	bl	8005174 <RTC_ByteToBcd2>
 8004d3e:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004d40:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8004d44:	68bb      	ldr	r3, [r7, #8]
 8004d46:	78db      	ldrb	r3, [r3, #3]
 8004d48:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	617b      	str	r3, [r7, #20]
 8004d4e:	e018      	b.n	8004d82 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	689b      	ldr	r3, [r3, #8]
 8004d56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d102      	bne.n	8004d64 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	2200      	movs	r2, #0
 8004d62:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	785b      	ldrb	r3, [r3, #1]
 8004d6e:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004d70:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8004d76:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	78db      	ldrb	r3, [r3, #3]
 8004d7c:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	22ca      	movs	r2, #202	; 0xca
 8004d88:	625a      	str	r2, [r3, #36]	; 0x24
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	2253      	movs	r2, #83	; 0x53
 8004d90:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004d92:	68f8      	ldr	r0, [r7, #12]
 8004d94:	f000 f992 	bl	80050bc <RTC_EnterInitMode>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004d9c:	7cfb      	ldrb	r3, [r7, #19]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d11e      	bne.n	8004de0 <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	6979      	ldr	r1, [r7, #20]
 8004da8:	4b16      	ldr	r3, [pc, #88]	; (8004e04 <HAL_RTC_SetTime+0x130>)
 8004daa:	400b      	ands	r3, r1
 8004dac:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	689a      	ldr	r2, [r3, #8]
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004dbc:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6899      	ldr	r1, [r3, #8]
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	68da      	ldr	r2, [r3, #12]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 f9a7 	bl	800512a <RTC_ExitInitMode>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004de0:	7cfb      	ldrb	r3, [r7, #19]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d102      	bne.n	8004dec <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2201      	movs	r2, #1
 8004dea:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	22ff      	movs	r2, #255	; 0xff
 8004df2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2200      	movs	r2, #0
 8004df8:	771a      	strb	r2, [r3, #28]

  return status;
 8004dfa:	7cfb      	ldrb	r3, [r7, #19]
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	371c      	adds	r7, #28
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd90      	pop	{r4, r7, pc}
 8004e04:	007f7f7f 	.word	0x007f7f7f

08004e08 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8004e14:	2300      	movs	r3, #0
 8004e16:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	691b      	ldr	r3, [r3, #16]
 8004e28:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004e2c:	68bb      	ldr	r3, [r7, #8]
 8004e2e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b22      	ldr	r3, [pc, #136]	; (8004ec0 <HAL_RTC_GetTime+0xb8>)
 8004e38:	4013      	ands	r3, r2
 8004e3a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	0c1b      	lsrs	r3, r3, #16
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e46:	b2da      	uxtb	r2, r3
 8004e48:	68bb      	ldr	r3, [r7, #8]
 8004e4a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	0a1b      	lsrs	r3, r3, #8
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e56:	b2da      	uxtb	r2, r3
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8004e5c:	697b      	ldr	r3, [r7, #20]
 8004e5e:	b2db      	uxtb	r3, r3
 8004e60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004e64:	b2da      	uxtb	r2, r3
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	0d9b      	lsrs	r3, r3, #22
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	f003 0301 	and.w	r3, r3, #1
 8004e74:	b2da      	uxtb	r2, r3
 8004e76:	68bb      	ldr	r3, [r7, #8]
 8004e78:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d11a      	bne.n	8004eb6 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	781b      	ldrb	r3, [r3, #0]
 8004e84:	4618      	mov	r0, r3
 8004e86:	f000 f993 	bl	80051b0 <RTC_Bcd2ToByte>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	68bb      	ldr	r3, [r7, #8]
 8004e90:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	785b      	ldrb	r3, [r3, #1]
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f98a 	bl	80051b0 <RTC_Bcd2ToByte>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	789b      	ldrb	r3, [r3, #2]
 8004ea8:	4618      	mov	r0, r3
 8004eaa:	f000 f981 	bl	80051b0 <RTC_Bcd2ToByte>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3718      	adds	r7, #24
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	007f7f7f 	.word	0x007f7f7f

08004ec4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004ec4:	b590      	push	{r4, r7, lr}
 8004ec6:	b087      	sub	sp, #28
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	60b9      	str	r1, [r7, #8]
 8004ece:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	7f1b      	ldrb	r3, [r3, #28]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d101      	bne.n	8004ee0 <HAL_RTC_SetDate+0x1c>
 8004edc:	2302      	movs	r3, #2
 8004ede:	e06f      	b.n	8004fc0 <HAL_RTC_SetDate+0xfc>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2202      	movs	r2, #2
 8004eea:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10e      	bne.n	8004f10 <HAL_RTC_SetDate+0x4c>
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	785b      	ldrb	r3, [r3, #1]
 8004ef6:	f003 0310 	and.w	r3, r3, #16
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d008      	beq.n	8004f10 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	785b      	ldrb	r3, [r3, #1]
 8004f02:	f023 0310 	bic.w	r3, r3, #16
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	330a      	adds	r3, #10
 8004f0a:	b2da      	uxtb	r2, r3
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d11c      	bne.n	8004f50 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	78db      	ldrb	r3, [r3, #3]
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f000 f92a 	bl	8005174 <RTC_ByteToBcd2>
 8004f20:	4603      	mov	r3, r0
 8004f22:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f24:	68bb      	ldr	r3, [r7, #8]
 8004f26:	785b      	ldrb	r3, [r3, #1]
 8004f28:	4618      	mov	r0, r3
 8004f2a:	f000 f923 	bl	8005174 <RTC_ByteToBcd2>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f32:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	789b      	ldrb	r3, [r3, #2]
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f000 f91b 	bl	8005174 <RTC_ByteToBcd2>
 8004f3e:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004f40:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	781b      	ldrb	r3, [r3, #0]
 8004f48:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	e00e      	b.n	8004f6e <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	78db      	ldrb	r3, [r3, #3]
 8004f54:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	785b      	ldrb	r3, [r3, #1]
 8004f5a:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004f5c:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8004f5e:	68ba      	ldr	r2, [r7, #8]
 8004f60:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8004f62:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	781b      	ldrb	r3, [r3, #0]
 8004f68:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	22ca      	movs	r2, #202	; 0xca
 8004f74:	625a      	str	r2, [r3, #36]	; 0x24
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	2253      	movs	r2, #83	; 0x53
 8004f7c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004f7e:	68f8      	ldr	r0, [r7, #12]
 8004f80:	f000 f89c 	bl	80050bc <RTC_EnterInitMode>
 8004f84:	4603      	mov	r3, r0
 8004f86:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8004f88:	7cfb      	ldrb	r3, [r7, #19]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d10a      	bne.n	8004fa4 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681a      	ldr	r2, [r3, #0]
 8004f92:	6979      	ldr	r1, [r7, #20]
 8004f94:	4b0c      	ldr	r3, [pc, #48]	; (8004fc8 <HAL_RTC_SetDate+0x104>)
 8004f96:	400b      	ands	r3, r1
 8004f98:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004f9a:	68f8      	ldr	r0, [r7, #12]
 8004f9c:	f000 f8c5 	bl	800512a <RTC_ExitInitMode>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8004fa4:	7cfb      	ldrb	r3, [r7, #19]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d102      	bne.n	8004fb0 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	2201      	movs	r2, #1
 8004fae:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	22ff      	movs	r2, #255	; 0xff
 8004fb6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	771a      	strb	r2, [r3, #28]

  return status;
 8004fbe:	7cfb      	ldrb	r3, [r7, #19]
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	371c      	adds	r7, #28
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd90      	pop	{r4, r7, pc}
 8004fc8:	00ffff3f 	.word	0x00ffff3f

08004fcc <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	60f8      	str	r0, [r7, #12]
 8004fd4:	60b9      	str	r1, [r7, #8]
 8004fd6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	4b21      	ldr	r3, [pc, #132]	; (8005068 <HAL_RTC_GetDate+0x9c>)
 8004fe4:	4013      	ands	r3, r2
 8004fe6:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	0c1b      	lsrs	r3, r3, #16
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	0a1b      	lsrs	r3, r3, #8
 8004ff6:	b2db      	uxtb	r3, r3
 8004ff8:	f003 031f 	and.w	r3, r3, #31
 8004ffc:	b2da      	uxtb	r2, r3
 8004ffe:	68bb      	ldr	r3, [r7, #8]
 8005000:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	b2db      	uxtb	r3, r3
 8005006:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800500a:	b2da      	uxtb	r2, r3
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	0b5b      	lsrs	r3, r3, #13
 8005014:	b2db      	uxtb	r3, r3
 8005016:	f003 0307 	and.w	r3, r3, #7
 800501a:	b2da      	uxtb	r2, r3
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d11a      	bne.n	800505c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	78db      	ldrb	r3, [r3, #3]
 800502a:	4618      	mov	r0, r3
 800502c:	f000 f8c0 	bl	80051b0 <RTC_Bcd2ToByte>
 8005030:	4603      	mov	r3, r0
 8005032:	461a      	mov	r2, r3
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	785b      	ldrb	r3, [r3, #1]
 800503c:	4618      	mov	r0, r3
 800503e:	f000 f8b7 	bl	80051b0 <RTC_Bcd2ToByte>
 8005042:	4603      	mov	r3, r0
 8005044:	461a      	mov	r2, r3
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800504a:	68bb      	ldr	r3, [r7, #8]
 800504c:	789b      	ldrb	r3, [r3, #2]
 800504e:	4618      	mov	r0, r3
 8005050:	f000 f8ae 	bl	80051b0 <RTC_Bcd2ToByte>
 8005054:	4603      	mov	r3, r0
 8005056:	461a      	mov	r2, r3
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800505c:	2300      	movs	r3, #0
}
 800505e:	4618      	mov	r0, r3
 8005060:	3718      	adds	r7, #24
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	00ffff3f 	.word	0x00ffff3f

0800506c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005074:	2300      	movs	r3, #0
 8005076:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68da      	ldr	r2, [r3, #12]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005086:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005088:	f7fc fd3a 	bl	8001b00 <HAL_GetTick>
 800508c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800508e:	e009      	b.n	80050a4 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005090:	f7fc fd36 	bl	8001b00 <HAL_GetTick>
 8005094:	4602      	mov	r2, r0
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800509e:	d901      	bls.n	80050a4 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80050a0:	2303      	movs	r3, #3
 80050a2:	e007      	b.n	80050b4 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	68db      	ldr	r3, [r3, #12]
 80050aa:	f003 0320 	and.w	r3, r3, #32
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0ee      	beq.n	8005090 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3710      	adds	r7, #16
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80050c4:	2300      	movs	r3, #0
 80050c6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d122      	bne.n	8005120 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	68da      	ldr	r2, [r3, #12]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80050e8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050ea:	f7fc fd09 	bl	8001b00 <HAL_GetTick>
 80050ee:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80050f0:	e00c      	b.n	800510c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80050f2:	f7fc fd05 	bl	8001b00 <HAL_GetTick>
 80050f6:	4602      	mov	r2, r0
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005100:	d904      	bls.n	800510c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2204      	movs	r2, #4
 8005106:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68db      	ldr	r3, [r3, #12]
 8005112:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005116:	2b00      	cmp	r3, #0
 8005118:	d102      	bne.n	8005120 <RTC_EnterInitMode+0x64>
 800511a:	7bfb      	ldrb	r3, [r7, #15]
 800511c:	2b01      	cmp	r3, #1
 800511e:	d1e8      	bne.n	80050f2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005120:	7bfb      	ldrb	r3, [r7, #15]
}
 8005122:	4618      	mov	r0, r3
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b084      	sub	sp, #16
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	68da      	ldr	r2, [r3, #12]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005144:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	f003 0320 	and.w	r3, r3, #32
 8005150:	2b00      	cmp	r3, #0
 8005152:	d10a      	bne.n	800516a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f7ff ff89 	bl	800506c <HAL_RTC_WaitForSynchro>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d004      	beq.n	800516a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2204      	movs	r2, #4
 8005164:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8005166:	2301      	movs	r3, #1
 8005168:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800516a:	7bfb      	ldrb	r3, [r7, #15]
}
 800516c:	4618      	mov	r0, r3
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	4603      	mov	r3, r0
 800517c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8005182:	e005      	b.n	8005190 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	3301      	adds	r3, #1
 8005188:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800518a:	79fb      	ldrb	r3, [r7, #7]
 800518c:	3b0a      	subs	r3, #10
 800518e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005190:	79fb      	ldrb	r3, [r7, #7]
 8005192:	2b09      	cmp	r3, #9
 8005194:	d8f6      	bhi.n	8005184 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	b2db      	uxtb	r3, r3
 800519a:	011b      	lsls	r3, r3, #4
 800519c:	b2da      	uxtb	r2, r3
 800519e:	79fb      	ldrb	r3, [r7, #7]
 80051a0:	4313      	orrs	r3, r2
 80051a2:	b2db      	uxtb	r3, r3
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3714      	adds	r7, #20
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr

080051b0 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80051b0:	b480      	push	{r7}
 80051b2:	b085      	sub	sp, #20
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	4603      	mov	r3, r0
 80051b8:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80051be:	79fb      	ldrb	r3, [r7, #7]
 80051c0:	091b      	lsrs	r3, r3, #4
 80051c2:	b2db      	uxtb	r3, r3
 80051c4:	461a      	mov	r2, r3
 80051c6:	4613      	mov	r3, r2
 80051c8:	009b      	lsls	r3, r3, #2
 80051ca:	4413      	add	r3, r2
 80051cc:	005b      	lsls	r3, r3, #1
 80051ce:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	b2da      	uxtb	r2, r3
 80051d4:	79fb      	ldrb	r3, [r7, #7]
 80051d6:	f003 030f 	and.w	r3, r3, #15
 80051da:	b2db      	uxtb	r3, r3
 80051dc:	4413      	add	r3, r2
 80051de:	b2db      	uxtb	r3, r3
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ea:	4770      	bx	lr

080051ec <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b087      	sub	sp, #28
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	60f8      	str	r0, [r7, #12]
 80051f4:	60b9      	str	r1, [r7, #8]
 80051f6:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 80051f8:	2300      	movs	r3, #0
 80051fa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3350      	adds	r3, #80	; 0x50
 8005202:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	009b      	lsls	r3, r3, #2
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	4413      	add	r3, r2
 800520c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	601a      	str	r2, [r3, #0]
}
 8005214:	bf00      	nop
 8005216:	371c      	adds	r7, #28
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 31)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8005220:	b480      	push	{r7}
 8005222:	b085      	sub	sp, #20
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800522a:	2300      	movs	r3, #0
 800522c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (hrtc->Instance->BKP0R);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	3350      	adds	r3, #80	; 0x50
 8005234:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	009b      	lsls	r3, r3, #2
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4413      	add	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
}
 8005244:	4618      	mov	r0, r3
 8005246:	3714      	adds	r7, #20
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b088      	sub	sp, #32
 8005254:	af00      	add	r7, sp, #0
 8005256:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 8005258:	2300      	movs	r3, #0
 800525a:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800525c:	2300      	movs	r3, #0
 800525e:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 8005260:	2300      	movs	r3, #0
 8005262:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d101      	bne.n	800526e <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800526a:	2301      	movs	r3, #1
 800526c:	e156      	b.n	800551c <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8005274:	b2db      	uxtb	r3, r3
 8005276:	2b00      	cmp	r3, #0
 8005278:	d106      	bne.n	8005288 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7fc f85c 	bl	8001340 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2202      	movs	r2, #2
 800528c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f95b 	bl	800554c <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	68db      	ldr	r3, [r3, #12]
 800529a:	2b02      	cmp	r3, #2
 800529c:	d00c      	beq.n	80052b8 <HAL_SAI_Init+0x68>
 800529e:	2b02      	cmp	r3, #2
 80052a0:	d80d      	bhi.n	80052be <HAL_SAI_Init+0x6e>
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d002      	beq.n	80052ac <HAL_SAI_Init+0x5c>
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	d003      	beq.n	80052b2 <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 80052aa:	e008      	b.n	80052be <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	61fb      	str	r3, [r7, #28]
      break;
 80052b0:	e006      	b.n	80052c0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80052b2:	2310      	movs	r3, #16
 80052b4:	61fb      	str	r3, [r7, #28]
      break;
 80052b6:	e003      	b.n	80052c0 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80052b8:	2320      	movs	r3, #32
 80052ba:	61fb      	str	r3, [r7, #28]
      break;
 80052bc:	e000      	b.n	80052c0 <HAL_SAI_Init+0x70>
      break;
 80052be:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	2b03      	cmp	r3, #3
 80052c6:	d81e      	bhi.n	8005306 <HAL_SAI_Init+0xb6>
 80052c8:	a201      	add	r2, pc, #4	; (adr r2, 80052d0 <HAL_SAI_Init+0x80>)
 80052ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ce:	bf00      	nop
 80052d0:	080052e1 	.word	0x080052e1
 80052d4:	080052e7 	.word	0x080052e7
 80052d8:	080052ef 	.word	0x080052ef
 80052dc:	080052f7 	.word	0x080052f7
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 80052e0:	2300      	movs	r3, #0
 80052e2:	617b      	str	r3, [r7, #20]
    }
    break;
 80052e4:	e010      	b.n	8005308 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 80052e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052ea:	617b      	str	r3, [r7, #20]
    }
    break;
 80052ec:	e00c      	b.n	8005308 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80052ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052f2:	617b      	str	r3, [r7, #20]
    }
    break;
 80052f4:	e008      	b.n	8005308 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 80052f6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052fa:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	f043 0301 	orr.w	r3, r3, #1
 8005302:	61fb      	str	r3, [r7, #28]
    }
    break;
 8005304:	e000      	b.n	8005308 <HAL_SAI_Init+0xb8>
    default:
      break;
 8005306:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a85      	ldr	r2, [pc, #532]	; (8005524 <HAL_SAI_Init+0x2d4>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d004      	beq.n	800531c <HAL_SAI_Init+0xcc>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a84      	ldr	r2, [pc, #528]	; (8005528 <HAL_SAI_Init+0x2d8>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d103      	bne.n	8005324 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800531c:	4a83      	ldr	r2, [pc, #524]	; (800552c <HAL_SAI_Init+0x2dc>)
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	6013      	str	r3, [r2, #0]
 8005322:	e002      	b.n	800532a <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005324:	4a82      	ldr	r2, [pc, #520]	; (8005530 <HAL_SAI_Init+0x2e0>)
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	69db      	ldr	r3, [r3, #28]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d04c      	beq.n	80053cc <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 8005332:	2300      	movs	r3, #0
 8005334:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a7a      	ldr	r2, [pc, #488]	; (8005524 <HAL_SAI_Init+0x2d4>)
 800533c:	4293      	cmp	r3, r2
 800533e:	d004      	beq.n	800534a <HAL_SAI_Init+0xfa>
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a78      	ldr	r2, [pc, #480]	; (8005528 <HAL_SAI_Init+0x2d8>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d104      	bne.n	8005354 <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800534a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800534e:	f7ff facb 	bl	80048e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005352:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	4a76      	ldr	r2, [pc, #472]	; (8005534 <HAL_SAI_Init+0x2e4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d004      	beq.n	8005368 <HAL_SAI_Init+0x118>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	4a75      	ldr	r2, [pc, #468]	; (8005538 <HAL_SAI_Init+0x2e8>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d104      	bne.n	8005372 <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005368:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800536c:	f7ff fabc 	bl	80048e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8005370:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 8005372:	693a      	ldr	r2, [r7, #16]
 8005374:	4613      	mov	r3, r2
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	4413      	add	r3, r2
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	461a      	mov	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	69db      	ldr	r3, [r3, #28]
 8005382:	025b      	lsls	r3, r3, #9
 8005384:	fbb2 f3f3 	udiv	r3, r2, r3
 8005388:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	4a6b      	ldr	r2, [pc, #428]	; (800553c <HAL_SAI_Init+0x2ec>)
 800538e:	fba2 2303 	umull	r2, r3, r2, r3
 8005392:	08da      	lsrs	r2, r3, #3
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 8005398:	68f9      	ldr	r1, [r7, #12]
 800539a:	4b68      	ldr	r3, [pc, #416]	; (800553c <HAL_SAI_Init+0x2ec>)
 800539c:	fba3 2301 	umull	r2, r3, r3, r1
 80053a0:	08da      	lsrs	r2, r3, #3
 80053a2:	4613      	mov	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4413      	add	r3, r2
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	1aca      	subs	r2, r1, r3
 80053ac:	2a08      	cmp	r2, #8
 80053ae:	d904      	bls.n	80053ba <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6a1b      	ldr	r3, [r3, #32]
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d104      	bne.n	80053cc <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	085a      	lsrs	r2, r3, #1
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	685b      	ldr	r3, [r3, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d003      	beq.n	80053dc <HAL_SAI_Init+0x18c>
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d109      	bne.n	80053f0 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d101      	bne.n	80053e8 <HAL_SAI_Init+0x198>
 80053e4:	2300      	movs	r3, #0
 80053e6:	e001      	b.n	80053ec <HAL_SAI_Init+0x19c>
 80053e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053ec:	61bb      	str	r3, [r7, #24]
 80053ee:	e008      	b.n	8005402 <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f4:	2b01      	cmp	r3, #1
 80053f6:	d102      	bne.n	80053fe <HAL_SAI_Init+0x1ae>
 80053f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053fc:	e000      	b.n	8005400 <HAL_SAI_Init+0x1b0>
 80053fe:	2300      	movs	r3, #0
 8005400:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6819      	ldr	r1, [r3, #0]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	4b4c      	ldr	r3, [pc, #304]	; (8005540 <HAL_SAI_Init+0x2f0>)
 800540e:	400b      	ands	r3, r1
 8005410:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6819      	ldr	r1, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005420:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005426:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800542c:	431a      	orrs	r2, r3
 800542e:	69bb      	ldr	r3, [r7, #24]
 8005430:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                               \
 800543a:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	691b      	ldr	r3, [r3, #16]
 8005440:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005446:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6a1b      	ldr	r3, [r3, #32]
 800544c:	051b      	lsls	r3, r3, #20
 800544e:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6859      	ldr	r1, [r3, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681a      	ldr	r2, [r3, #0]
 8005462:	4b38      	ldr	r3, [pc, #224]	; (8005544 <HAL_SAI_Init+0x2f4>)
 8005464:	400b      	ands	r3, r1
 8005466:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	6859      	ldr	r1, [r3, #4]
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699a      	ldr	r2, [r3, #24]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005476:	431a      	orrs	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800547c:	431a      	orrs	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	430a      	orrs	r2, r1
 8005484:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	6899      	ldr	r1, [r3, #8]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	4b2d      	ldr	r3, [pc, #180]	; (8005548 <HAL_SAI_Init+0x2f8>)
 8005492:	400b      	ands	r3, r1
 8005494:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	6899      	ldr	r1, [r3, #8]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a0:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80054a6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 80054ac:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 80054b2:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054b8:	3b01      	subs	r3, #1
 80054ba:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80054bc:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	430a      	orrs	r2, r1
 80054c4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68d9      	ldr	r1, [r3, #12]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681a      	ldr	r2, [r3, #0]
 80054d0:	f24f 0320 	movw	r3, #61472	; 0xf020
 80054d4:	400b      	ands	r3, r1
 80054d6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	68d9      	ldr	r1, [r3, #12]
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e6:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ec:	041b      	lsls	r3, r3, #16
 80054ee:	431a      	orrs	r2, r3
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054f4:	3b01      	subs	r3, #1
 80054f6:	021b      	lsls	r3, r3, #8
 80054f8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	430a      	orrs	r2, r1
 8005500:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800551a:	2300      	movs	r3, #0
}
 800551c:	4618      	mov	r0, r3
 800551e:	3720      	adds	r7, #32
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}
 8005524:	40015804 	.word	0x40015804
 8005528:	40015824 	.word	0x40015824
 800552c:	40015800 	.word	0x40015800
 8005530:	40015c00 	.word	0x40015c00
 8005534:	40015c04 	.word	0x40015c04
 8005538:	40015c24 	.word	0x40015c24
 800553c:	cccccccd 	.word	0xcccccccd
 8005540:	ff05c010 	.word	0xff05c010
 8005544:	ffff1ff0 	.word	0xffff1ff0
 8005548:	fff88000 	.word	0xfff88000

0800554c <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 8005554:	4b17      	ldr	r3, [pc, #92]	; (80055b4 <SAI_Disable+0x68>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a17      	ldr	r2, [pc, #92]	; (80055b8 <SAI_Disable+0x6c>)
 800555a:	fba2 2303 	umull	r2, r3, r2, r3
 800555e:	0b1b      	lsrs	r3, r3, #12
 8005560:	009b      	lsls	r3, r3, #2
 8005562:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8005564:	2300      	movs	r3, #0
 8005566:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005576:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	1e5a      	subs	r2, r3, #1
 800557c:	60fa      	str	r2, [r7, #12]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d10a      	bne.n	8005598 <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005588:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 8005592:	2303      	movs	r3, #3
 8005594:	72fb      	strb	r3, [r7, #11]
      break;
 8005596:	e006      	b.n	80055a6 <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d1e8      	bne.n	8005578 <SAI_Disable+0x2c>

  return status;
 80055a6:	7afb      	ldrb	r3, [r7, #11]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3714      	adds	r7, #20
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr
 80055b4:	20000000 	.word	0x20000000
 80055b8:	95cbec1b 	.word	0x95cbec1b

080055bc <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d101      	bne.n	80055ce <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80055ca:	2301      	movs	r3, #1
 80055cc:	e022      	b.n	8005614 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80055d4:	b2db      	uxtb	r3, r3
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d105      	bne.n	80055e6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	2200      	movs	r2, #0
 80055de:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f7fb ff79 	bl	80014d8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2203      	movs	r2, #3
 80055ea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 f814 	bl	800561c <HAL_SD_InitCard>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e00a      	b.n	8005614 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2201      	movs	r2, #1
 800560e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005612:	2300      	movs	r3, #0
}
 8005614:	4618      	mov	r0, r3
 8005616:	3708      	adds	r7, #8
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800561c:	b5b0      	push	{r4, r5, r7, lr}
 800561e:	b08e      	sub	sp, #56	; 0x38
 8005620:	af04      	add	r7, sp, #16
 8005622:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8005624:	2300      	movs	r3, #0
 8005626:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8005628:	2300      	movs	r3, #0
 800562a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800562c:	2300      	movs	r3, #0
 800562e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8005630:	2300      	movs	r3, #0
 8005632:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005634:	2300      	movs	r3, #0
 8005636:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8005638:	2376      	movs	r3, #118	; 0x76
 800563a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681d      	ldr	r5, [r3, #0]
 8005640:	466c      	mov	r4, sp
 8005642:	f107 0314 	add.w	r3, r7, #20
 8005646:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800564a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800564e:	f107 0308 	add.w	r3, r7, #8
 8005652:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005654:	4628      	mov	r0, r5
 8005656:	f001 ff45 	bl	80074e4 <SDMMC_Init>
 800565a:	4603      	mov	r3, r0
 800565c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8005660:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005664:	2b00      	cmp	r3, #0
 8005666:	d001      	beq.n	800566c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e059      	b.n	8005720 <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800567a:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4618      	mov	r0, r3
 8005682:	f001 ff79 	bl	8007578 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	685a      	ldr	r2, [r3, #4]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005694:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8005696:	2002      	movs	r0, #2
 8005698:	f7fc fa3e 	bl	8001b18 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f000 fff3 	bl	8006688 <SD_PowerON>
 80056a2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056a4:	6a3b      	ldr	r3, [r7, #32]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00b      	beq.n	80056c2 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	2201      	movs	r2, #1
 80056ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056b6:	6a3b      	ldr	r3, [r7, #32]
 80056b8:	431a      	orrs	r2, r3
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e02e      	b.n	8005720 <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80056c2:	6878      	ldr	r0, [r7, #4]
 80056c4:	f000 ff12 	bl	80064ec <SD_InitCard>
 80056c8:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d00b      	beq.n	80056e8 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2201      	movs	r2, #1
 80056d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056dc:	6a3b      	ldr	r3, [r7, #32]
 80056de:	431a      	orrs	r2, r3
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e01b      	b.n	8005720 <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80056f0:	4618      	mov	r0, r3
 80056f2:	f001 ffd3 	bl	800769c <SDMMC_CmdBlockLength>
 80056f6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80056f8:	6a3b      	ldr	r3, [r7, #32]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d00f      	beq.n	800571e <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a09      	ldr	r2, [pc, #36]	; (8005728 <HAL_SD_InitCard+0x10c>)
 8005704:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800570a:	6a3b      	ldr	r3, [r7, #32]
 800570c:	431a      	orrs	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2201      	movs	r2, #1
 8005716:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e000      	b.n	8005720 <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3728      	adds	r7, #40	; 0x28
 8005724:	46bd      	mov	sp, r7
 8005726:	bdb0      	pop	{r4, r5, r7, pc}
 8005728:	004005ff 	.word	0x004005ff

0800572c <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b08c      	sub	sp, #48	; 0x30
 8005730:	af00      	add	r7, sp, #0
 8005732:	60f8      	str	r0, [r7, #12]
 8005734:	60b9      	str	r1, [r7, #8]
 8005736:	607a      	str	r2, [r7, #4]
 8005738:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800573e:	68bb      	ldr	r3, [r7, #8]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d107      	bne.n	8005754 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005748:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005750:	2301      	movs	r3, #1
 8005752:	e0c3      	b.n	80058dc <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b01      	cmp	r3, #1
 800575e:	f040 80bc 	bne.w	80058da <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	2200      	movs	r2, #0
 8005766:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8005768:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	441a      	add	r2, r3
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005772:	429a      	cmp	r2, r3
 8005774:	d907      	bls.n	8005786 <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005782:	2301      	movs	r3, #1
 8005784:	e0aa      	b.n	80058dc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2203      	movs	r2, #3
 800578a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2200      	movs	r2, #0
 8005794:	62da      	str	r2, [r3, #44]	; 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 80057a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057aa:	4a4e      	ldr	r2, [pc, #312]	; (80058e4 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80057ac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b2:	4a4d      	ldr	r2, [pc, #308]	; (80058e8 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80057b4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ba:	2200      	movs	r2, #0
 80057bc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c2:	2200      	movs	r2, #0
 80057c4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057d6:	689a      	ldr	r2, [r3, #8]
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	430a      	orrs	r2, r1
 80057e0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	3380      	adds	r3, #128	; 0x80
 80057ec:	4619      	mov	r1, r3
 80057ee:	68ba      	ldr	r2, [r7, #8]
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	025b      	lsls	r3, r3, #9
 80057f4:	089b      	lsrs	r3, r3, #2
 80057f6:	f7fd fa7d 	bl	8002cf4 <HAL_DMA_Start_IT>
 80057fa:	4603      	mov	r3, r0
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d017      	beq.n	8005830 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800580e:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a35      	ldr	r2, [pc, #212]	; (80058ec <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8005816:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800581c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800582c:	2301      	movs	r3, #1
 800582e:	e055      	b.n	80058dc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f042 0208 	orr.w	r2, r2, #8
 800583e:	62da      	str	r2, [r3, #44]	; 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005844:	2b01      	cmp	r3, #1
 8005846:	d002      	beq.n	800584e <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 8005848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584a:	025b      	lsls	r3, r3, #9
 800584c:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800584e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005852:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	025b      	lsls	r3, r3, #9
 8005858:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800585a:	2390      	movs	r3, #144	; 0x90
 800585c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800585e:	2302      	movs	r3, #2
 8005860:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005862:	2300      	movs	r3, #0
 8005864:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8005866:	2301      	movs	r3, #1
 8005868:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f107 0210 	add.w	r2, r7, #16
 8005872:	4611      	mov	r1, r2
 8005874:	4618      	mov	r0, r3
 8005876:	f001 fee5 	bl	8007644 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	2b01      	cmp	r3, #1
 800587e:	d90a      	bls.n	8005896 <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2282      	movs	r2, #130	; 0x82
 8005884:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800588c:	4618      	mov	r0, r3
 800588e:	f001 ff49 	bl	8007724 <SDMMC_CmdReadMultiBlock>
 8005892:	62f8      	str	r0, [r7, #44]	; 0x2c
 8005894:	e009      	b.n	80058aa <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2281      	movs	r2, #129	; 0x81
 800589a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80058a2:	4618      	mov	r0, r3
 80058a4:	f001 ff1c 	bl	80076e0 <SDMMC_CmdReadSingleBlock>
 80058a8:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80058aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d012      	beq.n	80058d6 <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a0d      	ldr	r2, [pc, #52]	; (80058ec <HAL_SD_ReadBlocks_DMA+0x1c0>)
 80058b6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80058bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058be:	431a      	orrs	r2, r3
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	2200      	movs	r2, #0
 80058d0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80058d2:	2301      	movs	r3, #1
 80058d4:	e002      	b.n	80058dc <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 80058d6:	2300      	movs	r3, #0
 80058d8:	e000      	b.n	80058dc <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 80058da:	2302      	movs	r3, #2
  }
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3730      	adds	r7, #48	; 0x30
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	080062fb 	.word	0x080062fb
 80058e8:	0800636d 	.word	0x0800636d
 80058ec:	004005ff 	.word	0x004005ff

080058f0 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b08c      	sub	sp, #48	; 0x30
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
 80058fc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d107      	bne.n	8005918 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800590c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e0c6      	b.n	8005aa6 <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800591e:	b2db      	uxtb	r3, r3
 8005920:	2b01      	cmp	r3, #1
 8005922:	f040 80bf 	bne.w	8005aa4 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800592c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	441a      	add	r2, r3
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005936:	429a      	cmp	r2, r3
 8005938:	d907      	bls.n	800594a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e0ad      	b.n	8005aa6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	2203      	movs	r2, #3
 800594e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2200      	movs	r2, #0
 8005958:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f042 021a 	orr.w	r2, r2, #26
 8005968:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800596e:	4a50      	ldr	r2, [pc, #320]	; (8005ab0 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8005970:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005976:	4a4f      	ldr	r2, [pc, #316]	; (8005ab4 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8005978:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800597e:	2200      	movs	r2, #0
 8005980:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005986:	2b01      	cmp	r3, #1
 8005988:	d002      	beq.n	8005990 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800598a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800598c:	025b      	lsls	r3, r3, #9
 800598e:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d90a      	bls.n	80059ac <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	22a0      	movs	r2, #160	; 0xa0
 800599a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059a2:	4618      	mov	r0, r3
 80059a4:	f001 ff02 	bl	80077ac <SDMMC_CmdWriteMultiBlock>
 80059a8:	62f8      	str	r0, [r7, #44]	; 0x2c
 80059aa:	e009      	b.n	80059c0 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2290      	movs	r2, #144	; 0x90
 80059b0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80059b8:	4618      	mov	r0, r3
 80059ba:	f001 fed5 	bl	8007768 <SDMMC_CmdWriteSingleBlock>
 80059be:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80059c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d012      	beq.n	80059ec <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a3b      	ldr	r2, [pc, #236]	; (8005ab8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 80059cc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80059d4:	431a      	orrs	r2, r3
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2201      	movs	r2, #1
 80059de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2200      	movs	r2, #0
 80059e6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80059e8:	2301      	movs	r3, #1
 80059ea:	e05c      	b.n	8005aa6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f042 0208 	orr.w	r2, r2, #8
 80059fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a00:	2240      	movs	r2, #64	; 0x40
 8005a02:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a14:	689a      	ldr	r2, [r3, #8]
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005a24:	68b9      	ldr	r1, [r7, #8]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	3380      	adds	r3, #128	; 0x80
 8005a2c:	461a      	mov	r2, r3
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	025b      	lsls	r3, r3, #9
 8005a32:	089b      	lsrs	r3, r3, #2
 8005a34:	f7fd f95e 	bl	8002cf4 <HAL_DMA_Start_IT>
 8005a38:	4603      	mov	r3, r0
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d01a      	beq.n	8005a74 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f022 021a 	bic.w	r2, r2, #26
 8005a4c:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a19      	ldr	r2, [pc, #100]	; (8005ab8 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8005a54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a5a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e018      	b.n	8005aa6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005a74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005a78:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	025b      	lsls	r3, r3, #9
 8005a7e:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8005a80:	2390      	movs	r3, #144	; 0x90
 8005a82:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8005a84:	2300      	movs	r3, #0
 8005a86:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f107 0210 	add.w	r2, r7, #16
 8005a98:	4611      	mov	r1, r2
 8005a9a:	4618      	mov	r0, r3
 8005a9c:	f001 fdd2 	bl	8007644 <SDMMC_ConfigData>

      return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	e000      	b.n	8005aa6 <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 8005aa4:	2302      	movs	r3, #2
  }
}
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	3730      	adds	r7, #48	; 0x30
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	080062d1 	.word	0x080062d1
 8005ab4:	0800636d 	.word	0x0800636d
 8005ab8:	004005ff 	.word	0x004005ff

08005abc <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b084      	sub	sp, #16
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ac8:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ad0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d008      	beq.n	8005aea <HAL_SD_IRQHandler+0x2e>
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f003 0308 	and.w	r3, r3, #8
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 ffef 	bl	8006ac6 <SD_Read_IT>
 8005ae8:	e15a      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 808d 	beq.w	8005c14 <HAL_SD_IRQHandler+0x158>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b02:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	4b9a      	ldr	r3, [pc, #616]	; (8005d78 <HAL_SD_IRQHandler+0x2bc>)
 8005b10:	400b      	ands	r3, r1
 8005b12:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f022 0201 	bic.w	r2, r2, #1
 8005b22:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f003 0308 	and.w	r3, r3, #8
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d039      	beq.n	8005ba2 <HAL_SD_IRQHandler+0xe6>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f003 0302 	and.w	r3, r3, #2
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d104      	bne.n	8005b42 <HAL_SD_IRQHandler+0x86>
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f003 0320 	and.w	r3, r3, #32
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d011      	beq.n	8005b66 <HAL_SD_IRQHandler+0xaa>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4618      	mov	r0, r3
 8005b48:	f001 fe52 	bl	80077f0 <SDMMC_CmdStopTransfer>
 8005b4c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d008      	beq.n	8005b66 <HAL_SD_IRQHandler+0xaa>
        {
          hsd->ErrorCode |= errorstate;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8005b60:	6878      	ldr	r0, [r7, #4]
 8005b62:	f000 f921 	bl	8005da8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f240 523a 	movw	r2, #1338	; 0x53a
 8005b6e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f003 0301 	and.w	r3, r3, #1
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d104      	bne.n	8005b92 <HAL_SD_IRQHandler+0xd6>
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	f003 0302 	and.w	r3, r3, #2
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_SD_IRQHandler+0xde>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f002 fac2 	bl	800811c <HAL_SD_RxCpltCallback>
 8005b98:	e102      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f002 fab4 	bl	8008108 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005ba0:	e0fe      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	f000 80f9 	beq.w	8005da0 <HAL_SD_IRQHandler+0x2e4>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f003 0320 	and.w	r3, r3, #32
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d011      	beq.n	8005bdc <HAL_SD_IRQHandler+0x120>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f001 fe17 	bl	80077f0 <SDMMC_CmdStopTransfer>
 8005bc2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d008      	beq.n	8005bdc <HAL_SD_IRQHandler+0x120>
          hsd->ErrorCode |= errorstate;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bce:	68bb      	ldr	r3, [r7, #8]
 8005bd0:	431a      	orrs	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005bd6:	6878      	ldr	r0, [r7, #4]
 8005bd8:	f000 f8e6 	bl	8005da8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	f040 80dc 	bne.w	8005da0 <HAL_SD_IRQHandler+0x2e4>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	f040 80d6 	bne.w	8005da0 <HAL_SD_IRQHandler+0x2e4>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f022 0208 	bic.w	r2, r2, #8
 8005c02:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2201      	movs	r2, #1
 8005c08:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8005c0c:	6878      	ldr	r0, [r7, #4]
 8005c0e:	f002 fa7b 	bl	8008108 <HAL_SD_TxCpltCallback>
}
 8005c12:	e0c5      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d008      	beq.n	8005c34 <HAL_SD_IRQHandler+0x178>
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	f003 0308 	and.w	r3, r3, #8
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d003      	beq.n	8005c34 <HAL_SD_IRQHandler+0x178>
    SD_Write_IT(hsd);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 ff9b 	bl	8006b68 <SD_Write_IT>
 8005c32:	e0b5      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c3a:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f000 80ae 	beq.w	8005da0 <HAL_SD_IRQHandler+0x2e4>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c4a:	f003 0302 	and.w	r3, r3, #2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d005      	beq.n	8005c5e <HAL_SD_IRQHandler+0x1a2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c56:	f043 0202 	orr.w	r2, r3, #2
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT) != RESET)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c64:	f003 0308 	and.w	r3, r3, #8
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d005      	beq.n	8005c78 <HAL_SD_IRQHandler+0x1bc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c70:	f043 0208 	orr.w	r2, r3, #8
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR) != RESET)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c7e:	f003 0320 	and.w	r3, r3, #32
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d005      	beq.n	8005c92 <HAL_SD_IRQHandler+0x1d6>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c8a:	f043 0220 	orr.w	r2, r3, #32
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR) != RESET)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c98:	f003 0310 	and.w	r3, r3, #16
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d005      	beq.n	8005cac <HAL_SD_IRQHandler+0x1f0>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ca4:	f043 0210 	orr.w	r2, r3, #16
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f240 523a 	movw	r2, #1338	; 0x53a
 8005cb4:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8005cc4:	63da      	str	r2, [r3, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f001 fd90 	bl	80077f0 <SDMMC_CmdStopTransfer>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005cd6:	431a      	orrs	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f003 0308 	and.w	r3, r3, #8
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00a      	beq.n	8005cfc <HAL_SD_IRQHandler+0x240>
      hsd->State = HAL_SD_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f000 f857 	bl	8005da8 <HAL_SD_ErrorCallback>
}
 8005cfa:	e051      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d04c      	beq.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f003 0310 	and.w	r3, r3, #16
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d104      	bne.n	8005d1a <HAL_SD_IRQHandler+0x25e>
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f003 0320 	and.w	r3, r3, #32
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d011      	beq.n	8005d3e <HAL_SD_IRQHandler+0x282>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d1e:	4a17      	ldr	r2, [pc, #92]	; (8005d7c <HAL_SD_IRQHandler+0x2c0>)
 8005d20:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fd f844 	bl	8002db4 <HAL_DMA_Abort_IT>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d036      	beq.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
          SD_DMATxAbort(hsd->hdmatx);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fb6a 	bl	8006410 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005d3c:	e030      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	f003 0301 	and.w	r3, r3, #1
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d104      	bne.n	8005d52 <HAL_SD_IRQHandler+0x296>
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d018      	beq.n	8005d84 <HAL_SD_IRQHandler+0x2c8>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d56:	4a0a      	ldr	r2, [pc, #40]	; (8005d80 <HAL_SD_IRQHandler+0x2c4>)
 8005d58:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f7fd f828 	bl	8002db4 <HAL_DMA_Abort_IT>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d01a      	beq.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
          SD_DMARxAbort(hsd->hdmarx);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 fb85 	bl	800647e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005d74:	e014      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
 8005d76:	bf00      	nop
 8005d78:	ffff3ec5 	.word	0xffff3ec5
 8005d7c:	08006411 	.word	0x08006411
 8005d80:	0800647f 	.word	0x0800647f
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2200      	movs	r2, #0
 8005d88:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f002 f9ab 	bl	80080f4 <HAL_SD_AbortCallback>
}
 8005d9e:	e7ff      	b.n	8005da0 <HAL_SD_IRQHandler+0x2e4>
 8005da0:	bf00      	nop
 8005da2:	3710      	adds	r7, #16
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}

08005da8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b083      	sub	sp, #12
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8005db0:	bf00      	nop
 8005db2:	370c      	adds	r7, #12
 8005db4:	46bd      	mov	sp, r7
 8005db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dba:	4770      	bx	lr

08005dbc <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b083      	sub	sp, #12
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dca:	0f9b      	lsrs	r3, r3, #30
 8005dcc:	b2da      	uxtb	r2, r3
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dd6:	0e9b      	lsrs	r3, r3, #26
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	f003 030f 	and.w	r3, r3, #15
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005de8:	0e1b      	lsrs	r3, r3, #24
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	f003 0303 	and.w	r3, r3, #3
 8005df0:	b2da      	uxtb	r2, r3
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dfa:	0c1b      	lsrs	r3, r3, #16
 8005dfc:	b2da      	uxtb	r2, r3
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e06:	0a1b      	lsrs	r3, r3, #8
 8005e08:	b2da      	uxtb	r2, r3
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005e12:	b2da      	uxtb	r2, r3
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e1c:	0d1b      	lsrs	r3, r3, #20
 8005e1e:	b29a      	uxth	r2, r3
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e28:	0c1b      	lsrs	r3, r3, #16
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	f003 030f 	and.w	r3, r3, #15
 8005e30:	b2da      	uxtb	r2, r3
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e3a:	0bdb      	lsrs	r3, r3, #15
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	b2da      	uxtb	r2, r3
 8005e44:	683b      	ldr	r3, [r7, #0]
 8005e46:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e4c:	0b9b      	lsrs	r3, r3, #14
 8005e4e:	b2db      	uxtb	r3, r3
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	b2da      	uxtb	r2, r3
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e5e:	0b5b      	lsrs	r3, r3, #13
 8005e60:	b2db      	uxtb	r3, r3
 8005e62:	f003 0301 	and.w	r3, r3, #1
 8005e66:	b2da      	uxtb	r2, r3
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e70:	0b1b      	lsrs	r3, r3, #12
 8005e72:	b2db      	uxtb	r3, r3
 8005e74:	f003 0301 	and.w	r3, r3, #1
 8005e78:	b2da      	uxtb	r2, r3
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	2200      	movs	r2, #0
 8005e82:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d163      	bne.n	8005f54 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005e90:	009a      	lsls	r2, r3, #2
 8005e92:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005e96:	4013      	ands	r3, r2
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005e9c:	0f92      	lsrs	r2, r2, #30
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ea8:	0edb      	lsrs	r3, r3, #27
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	f003 0307 	and.w	r3, r3, #7
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005eba:	0e1b      	lsrs	r3, r3, #24
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	f003 0307 	and.w	r3, r3, #7
 8005ec2:	b2da      	uxtb	r2, r3
 8005ec4:	683b      	ldr	r3, [r7, #0]
 8005ec6:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ecc:	0d5b      	lsrs	r3, r3, #21
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	f003 0307 	and.w	r3, r3, #7
 8005ed4:	b2da      	uxtb	r2, r3
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ede:	0c9b      	lsrs	r3, r3, #18
 8005ee0:	b2db      	uxtb	r3, r3
 8005ee2:	f003 0307 	and.w	r3, r3, #7
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005ef0:	0bdb      	lsrs	r3, r3, #15
 8005ef2:	b2db      	uxtb	r3, r3
 8005ef4:	f003 0307 	and.w	r3, r3, #7
 8005ef8:	b2da      	uxtb	r2, r3
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005efe:	683b      	ldr	r3, [r7, #0]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	1c5a      	adds	r2, r3, #1
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	7e1b      	ldrb	r3, [r3, #24]
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	f003 0307 	and.w	r3, r3, #7
 8005f12:	3302      	adds	r3, #2
 8005f14:	2201      	movs	r2, #1
 8005f16:	fa02 f303 	lsl.w	r3, r2, r3
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005f1e:	fb03 f202 	mul.w	r2, r3, r2
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	7a1b      	ldrb	r3, [r3, #8]
 8005f2a:	b2db      	uxtb	r3, r3
 8005f2c:	f003 030f 	and.w	r3, r3, #15
 8005f30:	2201      	movs	r2, #1
 8005f32:	409a      	lsls	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f3c:	687a      	ldr	r2, [r7, #4]
 8005f3e:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005f40:	0a52      	lsrs	r2, r2, #9
 8005f42:	fb03 f202 	mul.w	r2, r3, r2
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f50:	661a      	str	r2, [r3, #96]	; 0x60
 8005f52:	e031      	b.n	8005fb8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d11d      	bne.n	8005f98 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f60:	041b      	lsls	r3, r3, #16
 8005f62:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005f6a:	0c1b      	lsrs	r3, r3, #16
 8005f6c:	431a      	orrs	r2, r3
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	691b      	ldr	r3, [r3, #16]
 8005f76:	3301      	adds	r3, #1
 8005f78:	029a      	lsls	r2, r3, #10
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f8c:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	661a      	str	r2, [r3, #96]	; 0x60
 8005f96:	e00f      	b.n	8005fb8 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a58      	ldr	r2, [pc, #352]	; (8006100 <HAL_SD_GetCardCSD+0x344>)
 8005f9e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fa4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2201      	movs	r2, #1
 8005fb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e09d      	b.n	80060f4 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fbc:	0b9b      	lsrs	r3, r3, #14
 8005fbe:	b2db      	uxtb	r3, r3
 8005fc0:	f003 0301 	and.w	r3, r3, #1
 8005fc4:	b2da      	uxtb	r2, r3
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fce:	09db      	lsrs	r3, r3, #7
 8005fd0:	b2db      	uxtb	r3, r3
 8005fd2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fd6:	b2da      	uxtb	r2, r3
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fe6:	b2da      	uxtb	r2, r3
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ff0:	0fdb      	lsrs	r3, r3, #31
 8005ff2:	b2da      	uxtb	r2, r3
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ffc:	0f5b      	lsrs	r3, r3, #29
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	f003 0303 	and.w	r3, r3, #3
 8006004:	b2da      	uxtb	r2, r3
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800600e:	0e9b      	lsrs	r3, r3, #26
 8006010:	b2db      	uxtb	r3, r3
 8006012:	f003 0307 	and.w	r3, r3, #7
 8006016:	b2da      	uxtb	r2, r3
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006020:	0d9b      	lsrs	r3, r3, #22
 8006022:	b2db      	uxtb	r3, r3
 8006024:	f003 030f 	and.w	r3, r3, #15
 8006028:	b2da      	uxtb	r2, r3
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006032:	0d5b      	lsrs	r3, r3, #21
 8006034:	b2db      	uxtb	r3, r3
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	b2da      	uxtb	r2, r3
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800604e:	0c1b      	lsrs	r3, r3, #16
 8006050:	b2db      	uxtb	r3, r3
 8006052:	f003 0301 	and.w	r3, r3, #1
 8006056:	b2da      	uxtb	r2, r3
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006062:	0bdb      	lsrs	r3, r3, #15
 8006064:	b2db      	uxtb	r3, r3
 8006066:	f003 0301 	and.w	r3, r3, #1
 800606a:	b2da      	uxtb	r2, r3
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006076:	0b9b      	lsrs	r3, r3, #14
 8006078:	b2db      	uxtb	r3, r3
 800607a:	f003 0301 	and.w	r3, r3, #1
 800607e:	b2da      	uxtb	r2, r3
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800608a:	0b5b      	lsrs	r3, r3, #13
 800608c:	b2db      	uxtb	r3, r3
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	b2da      	uxtb	r2, r3
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800609e:	0b1b      	lsrs	r3, r3, #12
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	f003 0301 	and.w	r3, r3, #1
 80060a6:	b2da      	uxtb	r2, r3
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060b2:	0a9b      	lsrs	r3, r3, #10
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	f003 0303 	and.w	r3, r3, #3
 80060ba:	b2da      	uxtb	r2, r3
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060c6:	0a1b      	lsrs	r3, r3, #8
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	f003 0303 	and.w	r3, r3, #3
 80060ce:	b2da      	uxtb	r2, r3
 80060d0:	683b      	ldr	r3, [r7, #0]
 80060d2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060da:	085b      	lsrs	r3, r3, #1
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060e2:	b2da      	uxtb	r2, r3
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2201      	movs	r2, #1
 80060ee:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 80060f2:	2300      	movs	r3, #0
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr
 8006100:	004005ff 	.word	0x004005ff

08006104 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800614e:	2300      	movs	r3, #0
}
 8006150:	4618      	mov	r0, r3
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr

0800615c <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800615c:	b5b0      	push	{r4, r5, r7, lr}
 800615e:	b08e      	sub	sp, #56	; 0x38
 8006160:	af04      	add	r7, sp, #16
 8006162:	6078      	str	r0, [r7, #4]
 8006164:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 8006166:	2300      	movs	r3, #0
 8006168:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2203      	movs	r2, #3
 8006170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006178:	2b03      	cmp	r3, #3
 800617a:	d02e      	beq.n	80061da <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006182:	d106      	bne.n	8006192 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006188:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	639a      	str	r2, [r3, #56]	; 0x38
 8006190:	e029      	b.n	80061e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006198:	d10a      	bne.n	80061b0 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800619a:	6878      	ldr	r0, [r7, #4]
 800619c:	f000 fb2a 	bl	80067f4 <SD_WideBus_Enable>
 80061a0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061a6:	6a3b      	ldr	r3, [r7, #32]
 80061a8:	431a      	orrs	r2, r3
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	639a      	str	r2, [r3, #56]	; 0x38
 80061ae:	e01a      	b.n	80061e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80061b0:	683b      	ldr	r3, [r7, #0]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d10a      	bne.n	80061cc <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f000 fb67 	bl	800688a <SD_WideBus_Disable>
 80061bc:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80061c2:	6a3b      	ldr	r3, [r7, #32]
 80061c4:	431a      	orrs	r2, r3
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	639a      	str	r2, [r3, #56]	; 0x38
 80061ca:	e00c      	b.n	80061e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061d0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	639a      	str	r2, [r3, #56]	; 0x38
 80061d8:	e005      	b.n	80061e6 <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061de:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d00b      	beq.n	8006206 <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a26      	ldr	r2, [pc, #152]	; (800628c <HAL_SD_ConfigWideBusOperation+0x130>)
 80061f4:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8006204:	e01f      	b.n	8006246 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	695b      	ldr	r3, [r3, #20]
 8006220:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	699b      	ldr	r3, [r3, #24]
 8006226:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681d      	ldr	r5, [r3, #0]
 800622c:	466c      	mov	r4, sp
 800622e:	f107 0314 	add.w	r3, r7, #20
 8006232:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006236:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800623a:	f107 0308 	add.w	r3, r7, #8
 800623e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006240:	4628      	mov	r0, r5
 8006242:	f001 f94f 	bl	80074e4 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800624e:	4618      	mov	r0, r3
 8006250:	f001 fa24 	bl	800769c <SDMMC_CmdBlockLength>
 8006254:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006256:	6a3b      	ldr	r3, [r7, #32]
 8006258:	2b00      	cmp	r3, #0
 800625a:	d00c      	beq.n	8006276 <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4a0a      	ldr	r2, [pc, #40]	; (800628c <HAL_SD_ConfigWideBusOperation+0x130>)
 8006262:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006268:	6a3b      	ldr	r3, [r7, #32]
 800626a:	431a      	orrs	r2, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2201      	movs	r2, #1
 800627a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 800627e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006282:	4618      	mov	r0, r3
 8006284:	3728      	adds	r7, #40	; 0x28
 8006286:	46bd      	mov	sp, r7
 8006288:	bdb0      	pop	{r4, r5, r7, pc}
 800628a:	bf00      	nop
 800628c:	004005ff 	.word	0x004005ff

08006290 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006290:	b580      	push	{r7, lr}
 8006292:	b086      	sub	sp, #24
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006298:	2300      	movs	r3, #0
 800629a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800629c:	f107 030c 	add.w	r3, r7, #12
 80062a0:	4619      	mov	r1, r3
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 fa7e 	bl	80067a4 <SD_SendStatus>
 80062a8:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d005      	beq.n	80062bc <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	431a      	orrs	r2, r3
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	0a5b      	lsrs	r3, r3, #9
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80062c6:	693b      	ldr	r3, [r7, #16]
}
 80062c8:	4618      	mov	r0, r3
 80062ca:	3718      	adds	r7, #24
 80062cc:	46bd      	mov	sp, r7
 80062ce:	bd80      	pop	{r7, pc}

080062d0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80062d0:	b480      	push	{r7}
 80062d2:	b085      	sub	sp, #20
 80062d4:	af00      	add	r7, sp, #0
 80062d6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062dc:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80062ec:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80062ee:	bf00      	nop
 80062f0:	3714      	adds	r7, #20
 80062f2:	46bd      	mov	sp, r7
 80062f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f8:	4770      	bx	lr

080062fa <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80062fa:	b580      	push	{r7, lr}
 80062fc:	b084      	sub	sp, #16
 80062fe:	af00      	add	r7, sp, #0
 8006300:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006306:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630c:	2b82      	cmp	r3, #130	; 0x82
 800630e:	d111      	bne.n	8006334 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4618      	mov	r0, r3
 8006316:	f001 fa6b 	bl	80077f0 <SDMMC_CmdStopTransfer>
 800631a:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d008      	beq.n	8006334 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	431a      	orrs	r2, r3
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800632e:	68f8      	ldr	r0, [r7, #12]
 8006330:	f7ff fd3a 	bl	8005da8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f022 0208 	bic.w	r2, r2, #8
 8006342:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f240 523a 	movw	r2, #1338	; 0x53a
 800634c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	2200      	movs	r2, #0
 800635a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800635c:	68f8      	ldr	r0, [r7, #12]
 800635e:	f001 fedd 	bl	800811c <HAL_SD_RxCpltCallback>
#endif
}
 8006362:	bf00      	nop
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}
	...

0800636c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800636c:	b580      	push	{r7, lr}
 800636e:	b086      	sub	sp, #24
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006378:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800637a:	6878      	ldr	r0, [r7, #4]
 800637c:	f7fc fec6 	bl	800310c <HAL_DMA_GetError>
 8006380:	4603      	mov	r3, r0
 8006382:	2b02      	cmp	r3, #2
 8006384:	d03e      	beq.n	8006404 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800638c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006394:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	2b01      	cmp	r3, #1
 800639a:	d002      	beq.n	80063a2 <SD_DMAError+0x36>
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2b01      	cmp	r3, #1
 80063a0:	d12d      	bne.n	80063fe <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a19      	ldr	r2, [pc, #100]	; (800640c <SD_DMAError+0xa0>)
 80063a8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80063b0:	697b      	ldr	r3, [r7, #20]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80063b8:	63da      	str	r2, [r3, #60]	; 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063be:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80063c6:	6978      	ldr	r0, [r7, #20]
 80063c8:	f7ff ff62 	bl	8006290 <HAL_SD_GetCardState>
 80063cc:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	2b06      	cmp	r3, #6
 80063d2:	d002      	beq.n	80063da <SD_DMAError+0x6e>
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	2b05      	cmp	r3, #5
 80063d8:	d10a      	bne.n	80063f0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f001 fa06 	bl	80077f0 <SDMMC_CmdStopTransfer>
 80063e4:	4602      	mov	r2, r0
 80063e6:	697b      	ldr	r3, [r7, #20]
 80063e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ea:	431a      	orrs	r2, r3
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	2201      	movs	r2, #1
 80063f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	2200      	movs	r2, #0
 80063fc:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80063fe:	6978      	ldr	r0, [r7, #20]
 8006400:	f7ff fcd2 	bl	8005da8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8006404:	bf00      	nop
 8006406:	3718      	adds	r7, #24
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}
 800640c:	004005ff 	.word	0x004005ff

08006410 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641c:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f240 523a 	movw	r2, #1338	; 0x53a
 8006426:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006428:	68f8      	ldr	r0, [r7, #12]
 800642a:	f7ff ff31 	bl	8006290 <HAL_SD_GetCardState>
 800642e:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	2200      	movs	r2, #0
 800643c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	2b06      	cmp	r3, #6
 8006442:	d002      	beq.n	800644a <SD_DMATxAbort+0x3a>
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	2b05      	cmp	r3, #5
 8006448:	d10a      	bne.n	8006460 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f001 f9ce 	bl	80077f0 <SDMMC_CmdStopTransfer>
 8006454:	4602      	mov	r2, r0
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645a:	431a      	orrs	r2, r3
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006464:	2b00      	cmp	r3, #0
 8006466:	d103      	bne.n	8006470 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8006468:	68f8      	ldr	r0, [r7, #12]
 800646a:	f001 fe43 	bl	80080f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800646e:	e002      	b.n	8006476 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	f7ff fc99 	bl	8005da8 <HAL_SD_ErrorCallback>
}
 8006476:	bf00      	nop
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b084      	sub	sp, #16
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800648a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f240 523a 	movw	r2, #1338	; 0x53a
 8006494:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8006496:	68f8      	ldr	r0, [r7, #12]
 8006498:	f7ff fefa 	bl	8006290 <HAL_SD_GetCardState>
 800649c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2201      	movs	r2, #1
 80064a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	2b06      	cmp	r3, #6
 80064b0:	d002      	beq.n	80064b8 <SD_DMARxAbort+0x3a>
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	2b05      	cmp	r3, #5
 80064b6:	d10a      	bne.n	80064ce <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4618      	mov	r0, r3
 80064be:	f001 f997 	bl	80077f0 <SDMMC_CmdStopTransfer>
 80064c2:	4602      	mov	r2, r0
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c8:	431a      	orrs	r2, r3
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d103      	bne.n	80064de <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80064d6:	68f8      	ldr	r0, [r7, #12]
 80064d8:	f001 fe0c 	bl	80080f4 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80064dc:	e002      	b.n	80064e4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80064de:	68f8      	ldr	r0, [r7, #12]
 80064e0:	f7ff fc62 	bl	8005da8 <HAL_SD_ErrorCallback>
}
 80064e4:	bf00      	nop
 80064e6:	3710      	adds	r7, #16
 80064e8:	46bd      	mov	sp, r7
 80064ea:	bd80      	pop	{r7, pc}

080064ec <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80064ec:	b5b0      	push	{r4, r5, r7, lr}
 80064ee:	b094      	sub	sp, #80	; 0x50
 80064f0:	af04      	add	r7, sp, #16
 80064f2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80064f4:	2301      	movs	r3, #1
 80064f6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f001 f849 	bl	8007594 <SDMMC_GetPowerState>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d102      	bne.n	800650e <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006508:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800650c:	e0b8      	b.n	8006680 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006512:	2b03      	cmp	r3, #3
 8006514:	d02f      	beq.n	8006576 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4618      	mov	r0, r3
 800651c:	f001 fa73 	bl	8007a06 <SDMMC_CmdSendCID>
 8006520:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006522:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006524:	2b00      	cmp	r3, #0
 8006526:	d001      	beq.n	800652c <SD_InitCard+0x40>
    {
      return errorstate;
 8006528:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800652a:	e0a9      	b.n	8006680 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2100      	movs	r1, #0
 8006532:	4618      	mov	r0, r3
 8006534:	f001 f873 	bl	800761e <SDMMC_GetResponse>
 8006538:	4602      	mov	r2, r0
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	2104      	movs	r1, #4
 8006544:	4618      	mov	r0, r3
 8006546:	f001 f86a 	bl	800761e <SDMMC_GetResponse>
 800654a:	4602      	mov	r2, r0
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	2108      	movs	r1, #8
 8006556:	4618      	mov	r0, r3
 8006558:	f001 f861 	bl	800761e <SDMMC_GetResponse>
 800655c:	4602      	mov	r2, r0
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	210c      	movs	r1, #12
 8006568:	4618      	mov	r0, r3
 800656a:	f001 f858 	bl	800761e <SDMMC_GetResponse>
 800656e:	4602      	mov	r2, r0
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800657a:	2b03      	cmp	r3, #3
 800657c:	d00d      	beq.n	800659a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f107 020e 	add.w	r2, r7, #14
 8006586:	4611      	mov	r1, r2
 8006588:	4618      	mov	r0, r3
 800658a:	f001 fa79 	bl	8007a80 <SDMMC_CmdSetRelAdd>
 800658e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006590:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006592:	2b00      	cmp	r3, #0
 8006594:	d001      	beq.n	800659a <SD_InitCard+0xae>
    {
      return errorstate;
 8006596:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006598:	e072      	b.n	8006680 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800659e:	2b03      	cmp	r3, #3
 80065a0:	d036      	beq.n	8006610 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80065a2:	89fb      	ldrh	r3, [r7, #14]
 80065a4:	461a      	mov	r2, r3
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065b2:	041b      	lsls	r3, r3, #16
 80065b4:	4619      	mov	r1, r3
 80065b6:	4610      	mov	r0, r2
 80065b8:	f001 fa43 	bl	8007a42 <SDMMC_CmdSendCSD>
 80065bc:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80065be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d001      	beq.n	80065c8 <SD_InitCard+0xdc>
    {
      return errorstate;
 80065c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065c6:	e05b      	b.n	8006680 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	2100      	movs	r1, #0
 80065ce:	4618      	mov	r0, r3
 80065d0:	f001 f825 	bl	800761e <SDMMC_GetResponse>
 80065d4:	4602      	mov	r2, r0
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	2104      	movs	r1, #4
 80065e0:	4618      	mov	r0, r3
 80065e2:	f001 f81c 	bl	800761e <SDMMC_GetResponse>
 80065e6:	4602      	mov	r2, r0
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	2108      	movs	r1, #8
 80065f2:	4618      	mov	r0, r3
 80065f4:	f001 f813 	bl	800761e <SDMMC_GetResponse>
 80065f8:	4602      	mov	r2, r0
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	210c      	movs	r1, #12
 8006604:	4618      	mov	r0, r3
 8006606:	f001 f80a 	bl	800761e <SDMMC_GetResponse>
 800660a:	4602      	mov	r2, r0
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	2104      	movs	r1, #4
 8006616:	4618      	mov	r0, r3
 8006618:	f001 f801 	bl	800761e <SDMMC_GetResponse>
 800661c:	4603      	mov	r3, r0
 800661e:	0d1a      	lsrs	r2, r3, #20
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8006624:	f107 0310 	add.w	r3, r7, #16
 8006628:	4619      	mov	r1, r3
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7ff fbc6 	bl	8005dbc <HAL_SD_GetCardCSD>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d002      	beq.n	800663c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006636:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800663a:	e021      	b.n	8006680 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6819      	ldr	r1, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006644:	041b      	lsls	r3, r3, #16
 8006646:	2200      	movs	r2, #0
 8006648:	461c      	mov	r4, r3
 800664a:	4615      	mov	r5, r2
 800664c:	4622      	mov	r2, r4
 800664e:	462b      	mov	r3, r5
 8006650:	4608      	mov	r0, r1
 8006652:	f001 f8ef 	bl	8007834 <SDMMC_CmdSelDesel>
 8006656:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8006658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800665a:	2b00      	cmp	r3, #0
 800665c:	d001      	beq.n	8006662 <SD_InitCard+0x176>
  {
    return errorstate;
 800665e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006660:	e00e      	b.n	8006680 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681d      	ldr	r5, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	466c      	mov	r4, sp
 800666a:	f103 0210 	add.w	r2, r3, #16
 800666e:	ca07      	ldmia	r2, {r0, r1, r2}
 8006670:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006674:	3304      	adds	r3, #4
 8006676:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006678:	4628      	mov	r0, r5
 800667a:	f000 ff33 	bl	80074e4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800667e:	2300      	movs	r3, #0
}
 8006680:	4618      	mov	r0, r3
 8006682:	3740      	adds	r7, #64	; 0x40
 8006684:	46bd      	mov	sp, r7
 8006686:	bdb0      	pop	{r4, r5, r7, pc}

08006688 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b086      	sub	sp, #24
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006690:	2300      	movs	r3, #0
 8006692:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8006694:	2300      	movs	r3, #0
 8006696:	617b      	str	r3, [r7, #20]
 8006698:	2300      	movs	r3, #0
 800669a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4618      	mov	r0, r3
 80066a2:	f001 f8ea 	bl	800787a <SDMMC_CmdGoIdleState>
 80066a6:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d001      	beq.n	80066b2 <SD_PowerON+0x2a>
  {
    return errorstate;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	e072      	b.n	8006798 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4618      	mov	r0, r3
 80066b8:	f001 f8fd 	bl	80078b6 <SDMMC_CmdOperCond>
 80066bc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d00d      	beq.n	80066e0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	4618      	mov	r0, r3
 80066d0:	f001 f8d3 	bl	800787a <SDMMC_CmdGoIdleState>
 80066d4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d004      	beq.n	80066e6 <SD_PowerON+0x5e>
    {
      return errorstate;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	e05b      	b.n	8006798 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066ea:	2b01      	cmp	r3, #1
 80066ec:	d137      	bne.n	800675e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	2100      	movs	r1, #0
 80066f4:	4618      	mov	r0, r3
 80066f6:	f001 f8fd 	bl	80078f4 <SDMMC_CmdAppCommand>
 80066fa:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d02d      	beq.n	800675e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006702:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006706:	e047      	b.n	8006798 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2100      	movs	r1, #0
 800670e:	4618      	mov	r0, r3
 8006710:	f001 f8f0 	bl	80078f4 <SDMMC_CmdAppCommand>
 8006714:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d001      	beq.n	8006720 <SD_PowerON+0x98>
    {
      return errorstate;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	e03b      	b.n	8006798 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	491e      	ldr	r1, [pc, #120]	; (80067a0 <SD_PowerON+0x118>)
 8006726:	4618      	mov	r0, r3
 8006728:	f001 f906 	bl	8007938 <SDMMC_CmdAppOperCommand>
 800672c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d002      	beq.n	800673a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006734:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006738:	e02e      	b.n	8006798 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	2100      	movs	r1, #0
 8006740:	4618      	mov	r0, r3
 8006742:	f000 ff6c 	bl	800761e <SDMMC_GetResponse>
 8006746:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	0fdb      	lsrs	r3, r3, #31
 800674c:	2b01      	cmp	r3, #1
 800674e:	d101      	bne.n	8006754 <SD_PowerON+0xcc>
 8006750:	2301      	movs	r3, #1
 8006752:	e000      	b.n	8006756 <SD_PowerON+0xce>
 8006754:	2300      	movs	r3, #0
 8006756:	613b      	str	r3, [r7, #16]

    count++;
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	3301      	adds	r3, #1
 800675c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006764:	4293      	cmp	r3, r2
 8006766:	d802      	bhi.n	800676e <SD_PowerON+0xe6>
 8006768:	693b      	ldr	r3, [r7, #16]
 800676a:	2b00      	cmp	r3, #0
 800676c:	d0cc      	beq.n	8006708 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8006774:	4293      	cmp	r3, r2
 8006776:	d902      	bls.n	800677e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8006778:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800677c:	e00c      	b.n	8006798 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d003      	beq.n	8006790 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2201      	movs	r2, #1
 800678c:	645a      	str	r2, [r3, #68]	; 0x44
 800678e:	e002      	b.n	8006796 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2200      	movs	r2, #0
 8006794:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8006796:	2300      	movs	r3, #0
}
 8006798:	4618      	mov	r0, r3
 800679a:	3718      	adds	r7, #24
 800679c:	46bd      	mov	sp, r7
 800679e:	bd80      	pop	{r7, pc}
 80067a0:	c1100000 	.word	0xc1100000

080067a4 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80067a4:	b580      	push	{r7, lr}
 80067a6:	b084      	sub	sp, #16
 80067a8:	af00      	add	r7, sp, #0
 80067aa:	6078      	str	r0, [r7, #4]
 80067ac:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d102      	bne.n	80067ba <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80067b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80067b8:	e018      	b.n	80067ec <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80067c2:	041b      	lsls	r3, r3, #16
 80067c4:	4619      	mov	r1, r3
 80067c6:	4610      	mov	r0, r2
 80067c8:	f001 f97b 	bl	8007ac2 <SDMMC_CmdSendStatus>
 80067cc:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d001      	beq.n	80067d8 <SD_SendStatus+0x34>
  {
    return errorstate;
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	e009      	b.n	80067ec <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2100      	movs	r1, #0
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 ff1d 	bl	800761e <SDMMC_GetResponse>
 80067e4:	4602      	mov	r2, r0
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80067ea:	2300      	movs	r3, #0
}
 80067ec:	4618      	mov	r0, r3
 80067ee:	3710      	adds	r7, #16
 80067f0:	46bd      	mov	sp, r7
 80067f2:	bd80      	pop	{r7, pc}

080067f4 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80067f4:	b580      	push	{r7, lr}
 80067f6:	b086      	sub	sp, #24
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80067fc:	2300      	movs	r3, #0
 80067fe:	60fb      	str	r3, [r7, #12]
 8006800:	2300      	movs	r3, #0
 8006802:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	2100      	movs	r1, #0
 800680a:	4618      	mov	r0, r3
 800680c:	f000 ff07 	bl	800761e <SDMMC_GetResponse>
 8006810:	4603      	mov	r3, r0
 8006812:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006816:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800681a:	d102      	bne.n	8006822 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800681c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006820:	e02f      	b.n	8006882 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8006822:	f107 030c 	add.w	r3, r7, #12
 8006826:	4619      	mov	r1, r3
 8006828:	6878      	ldr	r0, [r7, #4]
 800682a:	f000 f879 	bl	8006920 <SD_FindSCR>
 800682e:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006830:	697b      	ldr	r3, [r7, #20]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d001      	beq.n	800683a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8006836:	697b      	ldr	r3, [r7, #20]
 8006838:	e023      	b.n	8006882 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800683a:	693b      	ldr	r3, [r7, #16]
 800683c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006840:	2b00      	cmp	r3, #0
 8006842:	d01c      	beq.n	800687e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800684c:	041b      	lsls	r3, r3, #16
 800684e:	4619      	mov	r1, r3
 8006850:	4610      	mov	r0, r2
 8006852:	f001 f84f 	bl	80078f4 <SDMMC_CmdAppCommand>
 8006856:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d001      	beq.n	8006862 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	e00f      	b.n	8006882 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	2102      	movs	r1, #2
 8006868:	4618      	mov	r0, r3
 800686a:	f001 f889 	bl	8007980 <SDMMC_CmdBusWidth>
 800686e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006870:	697b      	ldr	r3, [r7, #20]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d001      	beq.n	800687a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	e003      	b.n	8006882 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800687a:	2300      	movs	r3, #0
 800687c:	e001      	b.n	8006882 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800687e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006882:	4618      	mov	r0, r3
 8006884:	3718      	adds	r7, #24
 8006886:	46bd      	mov	sp, r7
 8006888:	bd80      	pop	{r7, pc}

0800688a <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800688a:	b580      	push	{r7, lr}
 800688c:	b086      	sub	sp, #24
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8006892:	2300      	movs	r3, #0
 8006894:	60fb      	str	r3, [r7, #12]
 8006896:	2300      	movs	r3, #0
 8006898:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	2100      	movs	r1, #0
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 febc 	bl	800761e <SDMMC_GetResponse>
 80068a6:	4603      	mov	r3, r0
 80068a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80068ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80068b0:	d102      	bne.n	80068b8 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80068b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80068b6:	e02f      	b.n	8006918 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80068b8:	f107 030c 	add.w	r3, r7, #12
 80068bc:	4619      	mov	r1, r3
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f82e 	bl	8006920 <SD_FindSCR>
 80068c4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d001      	beq.n	80068d0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80068cc:	697b      	ldr	r3, [r7, #20]
 80068ce:	e023      	b.n	8006918 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d01c      	beq.n	8006914 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068e2:	041b      	lsls	r3, r3, #16
 80068e4:	4619      	mov	r1, r3
 80068e6:	4610      	mov	r0, r2
 80068e8:	f001 f804 	bl	80078f4 <SDMMC_CmdAppCommand>
 80068ec:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d001      	beq.n	80068f8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80068f4:	697b      	ldr	r3, [r7, #20]
 80068f6:	e00f      	b.n	8006918 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2100      	movs	r1, #0
 80068fe:	4618      	mov	r0, r3
 8006900:	f001 f83e 	bl	8007980 <SDMMC_CmdBusWidth>
 8006904:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	2b00      	cmp	r3, #0
 800690a:	d001      	beq.n	8006910 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800690c:	697b      	ldr	r3, [r7, #20]
 800690e:	e003      	b.n	8006918 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8006910:	2300      	movs	r3, #0
 8006912:	e001      	b.n	8006918 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8006914:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8006918:	4618      	mov	r0, r3
 800691a:	3718      	adds	r7, #24
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8006920:	b590      	push	{r4, r7, lr}
 8006922:	b08f      	sub	sp, #60	; 0x3c
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800692a:	f7fb f8e9 	bl	8001b00 <HAL_GetTick>
 800692e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8006930:	2300      	movs	r3, #0
 8006932:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8006934:	2300      	movs	r3, #0
 8006936:	60bb      	str	r3, [r7, #8]
 8006938:	2300      	movs	r3, #0
 800693a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	2108      	movs	r1, #8
 8006946:	4618      	mov	r0, r3
 8006948:	f000 fea8 	bl	800769c <SDMMC_CmdBlockLength>
 800694c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800694e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006950:	2b00      	cmp	r3, #0
 8006952:	d001      	beq.n	8006958 <SD_FindSCR+0x38>
  {
    return errorstate;
 8006954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006956:	e0b2      	b.n	8006abe <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006960:	041b      	lsls	r3, r3, #16
 8006962:	4619      	mov	r1, r3
 8006964:	4610      	mov	r0, r2
 8006966:	f000 ffc5 	bl	80078f4 <SDMMC_CmdAppCommand>
 800696a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800696c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800696e:	2b00      	cmp	r3, #0
 8006970:	d001      	beq.n	8006976 <SD_FindSCR+0x56>
  {
    return errorstate;
 8006972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006974:	e0a3      	b.n	8006abe <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006976:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800697a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800697c:	2308      	movs	r3, #8
 800697e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8006980:	2330      	movs	r3, #48	; 0x30
 8006982:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006984:	2302      	movs	r3, #2
 8006986:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006988:	2300      	movs	r3, #0
 800698a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800698c:	2301      	movs	r3, #1
 800698e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f107 0210 	add.w	r2, r7, #16
 8006998:	4611      	mov	r1, r2
 800699a:	4618      	mov	r0, r3
 800699c:	f000 fe52 	bl	8007644 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	4618      	mov	r0, r3
 80069a6:	f001 f80d 	bl	80079c4 <SDMMC_CmdSendSCR>
 80069aa:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80069ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d02a      	beq.n	8006a08 <SD_FindSCR+0xe8>
  {
    return errorstate;
 80069b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b4:	e083      	b.n	8006abe <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d00f      	beq.n	80069e4 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6819      	ldr	r1, [r3, #0]
 80069c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	f107 0208 	add.w	r2, r7, #8
 80069d0:	18d4      	adds	r4, r2, r3
 80069d2:	4608      	mov	r0, r1
 80069d4:	f000 fdb2 	bl	800753c <SDMMC_ReadFIFO>
 80069d8:	4603      	mov	r3, r0
 80069da:	6023      	str	r3, [r4, #0]
      index++;
 80069dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069de:	3301      	adds	r3, #1
 80069e0:	637b      	str	r3, [r7, #52]	; 0x34
 80069e2:	e006      	b.n	80069f2 <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069ea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d012      	beq.n	8006a18 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80069f2:	f7fb f885 	bl	8001b00 <HAL_GetTick>
 80069f6:	4602      	mov	r2, r0
 80069f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069fa:	1ad3      	subs	r3, r2, r3
 80069fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a00:	d102      	bne.n	8006a08 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8006a02:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a06:	e05a      	b.n	8006abe <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a0e:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d0cf      	beq.n	80069b6 <SD_FindSCR+0x96>
 8006a16:	e000      	b.n	8006a1a <SD_FindSCR+0xfa>
      break;
 8006a18:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a20:	f003 0308 	and.w	r3, r3, #8
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d005      	beq.n	8006a34 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	2208      	movs	r2, #8
 8006a2e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8006a30:	2308      	movs	r3, #8
 8006a32:	e044      	b.n	8006abe <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a3a:	f003 0302 	and.w	r3, r3, #2
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d005      	beq.n	8006a4e <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	2202      	movs	r2, #2
 8006a48:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8006a4a:	2302      	movs	r3, #2
 8006a4c:	e037      	b.n	8006abe <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a54:	f003 0320 	and.w	r3, r3, #32
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d005      	beq.n	8006a68 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	2220      	movs	r2, #32
 8006a62:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8006a64:	2320      	movs	r3, #32
 8006a66:	e02a      	b.n	8006abe <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f240 523a 	movw	r2, #1338	; 0x53a
 8006a70:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	061a      	lsls	r2, r3, #24
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	021b      	lsls	r3, r3, #8
 8006a7a:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006a7e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	0a1b      	lsrs	r3, r3, #8
 8006a84:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006a88:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	0e1b      	lsrs	r3, r3, #24
 8006a8e:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8006a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a92:	601a      	str	r2, [r3, #0]
    scr++;
 8006a94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a96:	3304      	adds	r3, #4
 8006a98:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	061a      	lsls	r2, r3, #24
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	021b      	lsls	r3, r3, #8
 8006aa2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006aa6:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	0a1b      	lsrs	r3, r3, #8
 8006aac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006ab0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8006ab2:	68bb      	ldr	r3, [r7, #8]
 8006ab4:	0e1b      	lsrs	r3, r3, #24
 8006ab6:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8006ab8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aba:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8006abc:	2300      	movs	r3, #0
}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	373c      	adds	r7, #60	; 0x3c
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd90      	pop	{r4, r7, pc}

08006ac6 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006ac6:	b580      	push	{r7, lr}
 8006ac8:	b086      	sub	sp, #24
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ad2:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ad8:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d03f      	beq.n	8006b60 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	e033      	b.n	8006b4e <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4618      	mov	r0, r3
 8006aec:	f000 fd26 	bl	800753c <SDMMC_ReadFIFO>
 8006af0:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	b2da      	uxtb	r2, r3
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	3301      	adds	r3, #1
 8006afe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006b00:	693b      	ldr	r3, [r7, #16]
 8006b02:	3b01      	subs	r3, #1
 8006b04:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006b06:	68bb      	ldr	r3, [r7, #8]
 8006b08:	0a1b      	lsrs	r3, r3, #8
 8006b0a:	b2da      	uxtb	r2, r3
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	3301      	adds	r3, #1
 8006b14:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006b16:	693b      	ldr	r3, [r7, #16]
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8006b1c:	68bb      	ldr	r3, [r7, #8]
 8006b1e:	0c1b      	lsrs	r3, r3, #16
 8006b20:	b2da      	uxtb	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	3301      	adds	r3, #1
 8006b2a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	0e1b      	lsrs	r3, r3, #24
 8006b36:	b2da      	uxtb	r2, r3
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	3301      	adds	r3, #1
 8006b40:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006b42:	693b      	ldr	r3, [r7, #16]
 8006b44:	3b01      	subs	r3, #1
 8006b46:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	617b      	str	r3, [r7, #20]
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	2b07      	cmp	r3, #7
 8006b52:	d9c8      	bls.n	8006ae6 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	68fa      	ldr	r2, [r7, #12]
 8006b58:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8006b60:	bf00      	nop
 8006b62:	3718      	adds	r7, #24
 8006b64:	46bd      	mov	sp, r7
 8006b66:	bd80      	pop	{r7, pc}

08006b68 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	b086      	sub	sp, #24
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b7a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8006b7c:	693b      	ldr	r3, [r7, #16]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d043      	beq.n	8006c0a <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006b82:	2300      	movs	r3, #0
 8006b84:	617b      	str	r3, [r7, #20]
 8006b86:	e037      	b.n	8006bf8 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	3301      	adds	r3, #1
 8006b92:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006b94:	693b      	ldr	r3, [r7, #16]
 8006b96:	3b01      	subs	r3, #1
 8006b98:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	021a      	lsls	r2, r3, #8
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	3301      	adds	r3, #1
 8006baa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	3b01      	subs	r3, #1
 8006bb0:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	041a      	lsls	r2, r3, #16
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006bc4:	693b      	ldr	r3, [r7, #16]
 8006bc6:	3b01      	subs	r3, #1
 8006bc8:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	061a      	lsls	r2, r3, #24
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	3301      	adds	r3, #1
 8006bda:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006bdc:	693b      	ldr	r3, [r7, #16]
 8006bde:	3b01      	subs	r3, #1
 8006be0:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f107 0208 	add.w	r2, r7, #8
 8006bea:	4611      	mov	r1, r2
 8006bec:	4618      	mov	r0, r3
 8006bee:	f000 fcb2 	bl	8007556 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	3301      	adds	r3, #1
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	2b07      	cmp	r3, #7
 8006bfc:	d9c4      	bls.n	8006b88 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	68fa      	ldr	r2, [r7, #12]
 8006c02:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8006c0a:	bf00      	nop
 8006c0c:	3718      	adds	r7, #24
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}

08006c12 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006c12:	b580      	push	{r7, lr}
 8006c14:	b082      	sub	sp, #8
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e040      	b.n	8006ca6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d106      	bne.n	8006c3a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006c34:	6878      	ldr	r0, [r7, #4]
 8006c36:	f7fa fe67 	bl	8001908 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2224      	movs	r2, #36	; 0x24
 8006c3e:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	681a      	ldr	r2, [r3, #0]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0201 	bic.w	r2, r2, #1
 8006c4e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f000 f82d 	bl	8006cb0 <UART_SetConfig>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d101      	bne.n	8006c60 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006c5c:	2301      	movs	r3, #1
 8006c5e:	e022      	b.n	8006ca6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d002      	beq.n	8006c6e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f000 fa85 	bl	8007178 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	685a      	ldr	r2, [r3, #4]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c7c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	689a      	ldr	r2, [r3, #8]
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c8c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f042 0201 	orr.w	r2, r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f000 fb0c 	bl	80072bc <UART_CheckIdleState>
 8006ca4:	4603      	mov	r3, r0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
	...

08006cb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b088      	sub	sp, #32
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	689a      	ldr	r2, [r3, #8]
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	691b      	ldr	r3, [r3, #16]
 8006cc4:	431a      	orrs	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	695b      	ldr	r3, [r3, #20]
 8006cca:	431a      	orrs	r2, r3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	69db      	ldr	r3, [r3, #28]
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	4ba6      	ldr	r3, [pc, #664]	; (8006f74 <UART_SetConfig+0x2c4>)
 8006cdc:	4013      	ands	r3, r2
 8006cde:	687a      	ldr	r2, [r7, #4]
 8006ce0:	6812      	ldr	r2, [r2, #0]
 8006ce2:	6979      	ldr	r1, [r7, #20]
 8006ce4:	430b      	orrs	r3, r1
 8006ce6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	68da      	ldr	r2, [r3, #12]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	430a      	orrs	r2, r1
 8006cfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6a1b      	ldr	r3, [r3, #32]
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	4313      	orrs	r3, r2
 8006d0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	697a      	ldr	r2, [r7, #20]
 8006d1e:	430a      	orrs	r2, r1
 8006d20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a94      	ldr	r2, [pc, #592]	; (8006f78 <UART_SetConfig+0x2c8>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d120      	bne.n	8006d6e <UART_SetConfig+0xbe>
 8006d2c:	4b93      	ldr	r3, [pc, #588]	; (8006f7c <UART_SetConfig+0x2cc>)
 8006d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d32:	f003 0303 	and.w	r3, r3, #3
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	d816      	bhi.n	8006d68 <UART_SetConfig+0xb8>
 8006d3a:	a201      	add	r2, pc, #4	; (adr r2, 8006d40 <UART_SetConfig+0x90>)
 8006d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d40:	08006d51 	.word	0x08006d51
 8006d44:	08006d5d 	.word	0x08006d5d
 8006d48:	08006d57 	.word	0x08006d57
 8006d4c:	08006d63 	.word	0x08006d63
 8006d50:	2301      	movs	r3, #1
 8006d52:	77fb      	strb	r3, [r7, #31]
 8006d54:	e150      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006d56:	2302      	movs	r3, #2
 8006d58:	77fb      	strb	r3, [r7, #31]
 8006d5a:	e14d      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006d5c:	2304      	movs	r3, #4
 8006d5e:	77fb      	strb	r3, [r7, #31]
 8006d60:	e14a      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006d62:	2308      	movs	r3, #8
 8006d64:	77fb      	strb	r3, [r7, #31]
 8006d66:	e147      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006d68:	2310      	movs	r3, #16
 8006d6a:	77fb      	strb	r3, [r7, #31]
 8006d6c:	e144      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a83      	ldr	r2, [pc, #524]	; (8006f80 <UART_SetConfig+0x2d0>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d132      	bne.n	8006dde <UART_SetConfig+0x12e>
 8006d78:	4b80      	ldr	r3, [pc, #512]	; (8006f7c <UART_SetConfig+0x2cc>)
 8006d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d7e:	f003 030c 	and.w	r3, r3, #12
 8006d82:	2b0c      	cmp	r3, #12
 8006d84:	d828      	bhi.n	8006dd8 <UART_SetConfig+0x128>
 8006d86:	a201      	add	r2, pc, #4	; (adr r2, 8006d8c <UART_SetConfig+0xdc>)
 8006d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d8c:	08006dc1 	.word	0x08006dc1
 8006d90:	08006dd9 	.word	0x08006dd9
 8006d94:	08006dd9 	.word	0x08006dd9
 8006d98:	08006dd9 	.word	0x08006dd9
 8006d9c:	08006dcd 	.word	0x08006dcd
 8006da0:	08006dd9 	.word	0x08006dd9
 8006da4:	08006dd9 	.word	0x08006dd9
 8006da8:	08006dd9 	.word	0x08006dd9
 8006dac:	08006dc7 	.word	0x08006dc7
 8006db0:	08006dd9 	.word	0x08006dd9
 8006db4:	08006dd9 	.word	0x08006dd9
 8006db8:	08006dd9 	.word	0x08006dd9
 8006dbc:	08006dd3 	.word	0x08006dd3
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	77fb      	strb	r3, [r7, #31]
 8006dc4:	e118      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006dc6:	2302      	movs	r3, #2
 8006dc8:	77fb      	strb	r3, [r7, #31]
 8006dca:	e115      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006dcc:	2304      	movs	r3, #4
 8006dce:	77fb      	strb	r3, [r7, #31]
 8006dd0:	e112      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006dd2:	2308      	movs	r3, #8
 8006dd4:	77fb      	strb	r3, [r7, #31]
 8006dd6:	e10f      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006dd8:	2310      	movs	r3, #16
 8006dda:	77fb      	strb	r3, [r7, #31]
 8006ddc:	e10c      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4a68      	ldr	r2, [pc, #416]	; (8006f84 <UART_SetConfig+0x2d4>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d120      	bne.n	8006e2a <UART_SetConfig+0x17a>
 8006de8:	4b64      	ldr	r3, [pc, #400]	; (8006f7c <UART_SetConfig+0x2cc>)
 8006dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006df2:	2b30      	cmp	r3, #48	; 0x30
 8006df4:	d013      	beq.n	8006e1e <UART_SetConfig+0x16e>
 8006df6:	2b30      	cmp	r3, #48	; 0x30
 8006df8:	d814      	bhi.n	8006e24 <UART_SetConfig+0x174>
 8006dfa:	2b20      	cmp	r3, #32
 8006dfc:	d009      	beq.n	8006e12 <UART_SetConfig+0x162>
 8006dfe:	2b20      	cmp	r3, #32
 8006e00:	d810      	bhi.n	8006e24 <UART_SetConfig+0x174>
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d002      	beq.n	8006e0c <UART_SetConfig+0x15c>
 8006e06:	2b10      	cmp	r3, #16
 8006e08:	d006      	beq.n	8006e18 <UART_SetConfig+0x168>
 8006e0a:	e00b      	b.n	8006e24 <UART_SetConfig+0x174>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	77fb      	strb	r3, [r7, #31]
 8006e10:	e0f2      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e12:	2302      	movs	r3, #2
 8006e14:	77fb      	strb	r3, [r7, #31]
 8006e16:	e0ef      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e18:	2304      	movs	r3, #4
 8006e1a:	77fb      	strb	r3, [r7, #31]
 8006e1c:	e0ec      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e1e:	2308      	movs	r3, #8
 8006e20:	77fb      	strb	r3, [r7, #31]
 8006e22:	e0e9      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e24:	2310      	movs	r3, #16
 8006e26:	77fb      	strb	r3, [r7, #31]
 8006e28:	e0e6      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a56      	ldr	r2, [pc, #344]	; (8006f88 <UART_SetConfig+0x2d8>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d120      	bne.n	8006e76 <UART_SetConfig+0x1c6>
 8006e34:	4b51      	ldr	r3, [pc, #324]	; (8006f7c <UART_SetConfig+0x2cc>)
 8006e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e3a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006e3e:	2bc0      	cmp	r3, #192	; 0xc0
 8006e40:	d013      	beq.n	8006e6a <UART_SetConfig+0x1ba>
 8006e42:	2bc0      	cmp	r3, #192	; 0xc0
 8006e44:	d814      	bhi.n	8006e70 <UART_SetConfig+0x1c0>
 8006e46:	2b80      	cmp	r3, #128	; 0x80
 8006e48:	d009      	beq.n	8006e5e <UART_SetConfig+0x1ae>
 8006e4a:	2b80      	cmp	r3, #128	; 0x80
 8006e4c:	d810      	bhi.n	8006e70 <UART_SetConfig+0x1c0>
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d002      	beq.n	8006e58 <UART_SetConfig+0x1a8>
 8006e52:	2b40      	cmp	r3, #64	; 0x40
 8006e54:	d006      	beq.n	8006e64 <UART_SetConfig+0x1b4>
 8006e56:	e00b      	b.n	8006e70 <UART_SetConfig+0x1c0>
 8006e58:	2300      	movs	r3, #0
 8006e5a:	77fb      	strb	r3, [r7, #31]
 8006e5c:	e0cc      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e5e:	2302      	movs	r3, #2
 8006e60:	77fb      	strb	r3, [r7, #31]
 8006e62:	e0c9      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e64:	2304      	movs	r3, #4
 8006e66:	77fb      	strb	r3, [r7, #31]
 8006e68:	e0c6      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e6a:	2308      	movs	r3, #8
 8006e6c:	77fb      	strb	r3, [r7, #31]
 8006e6e:	e0c3      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e70:	2310      	movs	r3, #16
 8006e72:	77fb      	strb	r3, [r7, #31]
 8006e74:	e0c0      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4a44      	ldr	r2, [pc, #272]	; (8006f8c <UART_SetConfig+0x2dc>)
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d125      	bne.n	8006ecc <UART_SetConfig+0x21c>
 8006e80:	4b3e      	ldr	r3, [pc, #248]	; (8006f7c <UART_SetConfig+0x2cc>)
 8006e82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e8a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e8e:	d017      	beq.n	8006ec0 <UART_SetConfig+0x210>
 8006e90:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006e94:	d817      	bhi.n	8006ec6 <UART_SetConfig+0x216>
 8006e96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e9a:	d00b      	beq.n	8006eb4 <UART_SetConfig+0x204>
 8006e9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ea0:	d811      	bhi.n	8006ec6 <UART_SetConfig+0x216>
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d003      	beq.n	8006eae <UART_SetConfig+0x1fe>
 8006ea6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eaa:	d006      	beq.n	8006eba <UART_SetConfig+0x20a>
 8006eac:	e00b      	b.n	8006ec6 <UART_SetConfig+0x216>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	77fb      	strb	r3, [r7, #31]
 8006eb2:	e0a1      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006eb4:	2302      	movs	r3, #2
 8006eb6:	77fb      	strb	r3, [r7, #31]
 8006eb8:	e09e      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006eba:	2304      	movs	r3, #4
 8006ebc:	77fb      	strb	r3, [r7, #31]
 8006ebe:	e09b      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006ec0:	2308      	movs	r3, #8
 8006ec2:	77fb      	strb	r3, [r7, #31]
 8006ec4:	e098      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006ec6:	2310      	movs	r3, #16
 8006ec8:	77fb      	strb	r3, [r7, #31]
 8006eca:	e095      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4a2f      	ldr	r2, [pc, #188]	; (8006f90 <UART_SetConfig+0x2e0>)
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	d125      	bne.n	8006f22 <UART_SetConfig+0x272>
 8006ed6:	4b29      	ldr	r3, [pc, #164]	; (8006f7c <UART_SetConfig+0x2cc>)
 8006ed8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006edc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006ee0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ee4:	d017      	beq.n	8006f16 <UART_SetConfig+0x266>
 8006ee6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006eea:	d817      	bhi.n	8006f1c <UART_SetConfig+0x26c>
 8006eec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ef0:	d00b      	beq.n	8006f0a <UART_SetConfig+0x25a>
 8006ef2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ef6:	d811      	bhi.n	8006f1c <UART_SetConfig+0x26c>
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d003      	beq.n	8006f04 <UART_SetConfig+0x254>
 8006efc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f00:	d006      	beq.n	8006f10 <UART_SetConfig+0x260>
 8006f02:	e00b      	b.n	8006f1c <UART_SetConfig+0x26c>
 8006f04:	2301      	movs	r3, #1
 8006f06:	77fb      	strb	r3, [r7, #31]
 8006f08:	e076      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	77fb      	strb	r3, [r7, #31]
 8006f0e:	e073      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f10:	2304      	movs	r3, #4
 8006f12:	77fb      	strb	r3, [r7, #31]
 8006f14:	e070      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f16:	2308      	movs	r3, #8
 8006f18:	77fb      	strb	r3, [r7, #31]
 8006f1a:	e06d      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f1c:	2310      	movs	r3, #16
 8006f1e:	77fb      	strb	r3, [r7, #31]
 8006f20:	e06a      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	4a1b      	ldr	r2, [pc, #108]	; (8006f94 <UART_SetConfig+0x2e4>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d138      	bne.n	8006f9e <UART_SetConfig+0x2ee>
 8006f2c:	4b13      	ldr	r3, [pc, #76]	; (8006f7c <UART_SetConfig+0x2cc>)
 8006f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f32:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8006f36:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f3a:	d017      	beq.n	8006f6c <UART_SetConfig+0x2bc>
 8006f3c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006f40:	d82a      	bhi.n	8006f98 <UART_SetConfig+0x2e8>
 8006f42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f46:	d00b      	beq.n	8006f60 <UART_SetConfig+0x2b0>
 8006f48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006f4c:	d824      	bhi.n	8006f98 <UART_SetConfig+0x2e8>
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d003      	beq.n	8006f5a <UART_SetConfig+0x2aa>
 8006f52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f56:	d006      	beq.n	8006f66 <UART_SetConfig+0x2b6>
 8006f58:	e01e      	b.n	8006f98 <UART_SetConfig+0x2e8>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	77fb      	strb	r3, [r7, #31]
 8006f5e:	e04b      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f60:	2302      	movs	r3, #2
 8006f62:	77fb      	strb	r3, [r7, #31]
 8006f64:	e048      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f66:	2304      	movs	r3, #4
 8006f68:	77fb      	strb	r3, [r7, #31]
 8006f6a:	e045      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f6c:	2308      	movs	r3, #8
 8006f6e:	77fb      	strb	r3, [r7, #31]
 8006f70:	e042      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f72:	bf00      	nop
 8006f74:	efff69f3 	.word	0xefff69f3
 8006f78:	40011000 	.word	0x40011000
 8006f7c:	40023800 	.word	0x40023800
 8006f80:	40004400 	.word	0x40004400
 8006f84:	40004800 	.word	0x40004800
 8006f88:	40004c00 	.word	0x40004c00
 8006f8c:	40005000 	.word	0x40005000
 8006f90:	40011400 	.word	0x40011400
 8006f94:	40007800 	.word	0x40007800
 8006f98:	2310      	movs	r3, #16
 8006f9a:	77fb      	strb	r3, [r7, #31]
 8006f9c:	e02c      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a72      	ldr	r2, [pc, #456]	; (800716c <UART_SetConfig+0x4bc>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d125      	bne.n	8006ff4 <UART_SetConfig+0x344>
 8006fa8:	4b71      	ldr	r3, [pc, #452]	; (8007170 <UART_SetConfig+0x4c0>)
 8006faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006fb2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006fb6:	d017      	beq.n	8006fe8 <UART_SetConfig+0x338>
 8006fb8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006fbc:	d817      	bhi.n	8006fee <UART_SetConfig+0x33e>
 8006fbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fc2:	d00b      	beq.n	8006fdc <UART_SetConfig+0x32c>
 8006fc4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006fc8:	d811      	bhi.n	8006fee <UART_SetConfig+0x33e>
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <UART_SetConfig+0x326>
 8006fce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006fd2:	d006      	beq.n	8006fe2 <UART_SetConfig+0x332>
 8006fd4:	e00b      	b.n	8006fee <UART_SetConfig+0x33e>
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	77fb      	strb	r3, [r7, #31]
 8006fda:	e00d      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	77fb      	strb	r3, [r7, #31]
 8006fe0:	e00a      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006fe2:	2304      	movs	r3, #4
 8006fe4:	77fb      	strb	r3, [r7, #31]
 8006fe6:	e007      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006fe8:	2308      	movs	r3, #8
 8006fea:	77fb      	strb	r3, [r7, #31]
 8006fec:	e004      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006fee:	2310      	movs	r3, #16
 8006ff0:	77fb      	strb	r3, [r7, #31]
 8006ff2:	e001      	b.n	8006ff8 <UART_SetConfig+0x348>
 8006ff4:	2310      	movs	r3, #16
 8006ff6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	69db      	ldr	r3, [r3, #28]
 8006ffc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007000:	d15b      	bne.n	80070ba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8007002:	7ffb      	ldrb	r3, [r7, #31]
 8007004:	2b08      	cmp	r3, #8
 8007006:	d828      	bhi.n	800705a <UART_SetConfig+0x3aa>
 8007008:	a201      	add	r2, pc, #4	; (adr r2, 8007010 <UART_SetConfig+0x360>)
 800700a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800700e:	bf00      	nop
 8007010:	08007035 	.word	0x08007035
 8007014:	0800703d 	.word	0x0800703d
 8007018:	08007045 	.word	0x08007045
 800701c:	0800705b 	.word	0x0800705b
 8007020:	0800704b 	.word	0x0800704b
 8007024:	0800705b 	.word	0x0800705b
 8007028:	0800705b 	.word	0x0800705b
 800702c:	0800705b 	.word	0x0800705b
 8007030:	08007053 	.word	0x08007053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007034:	f7fd f808 	bl	8004048 <HAL_RCC_GetPCLK1Freq>
 8007038:	61b8      	str	r0, [r7, #24]
        break;
 800703a:	e013      	b.n	8007064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800703c:	f7fd f818 	bl	8004070 <HAL_RCC_GetPCLK2Freq>
 8007040:	61b8      	str	r0, [r7, #24]
        break;
 8007042:	e00f      	b.n	8007064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007044:	4b4b      	ldr	r3, [pc, #300]	; (8007174 <UART_SetConfig+0x4c4>)
 8007046:	61bb      	str	r3, [r7, #24]
        break;
 8007048:	e00c      	b.n	8007064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800704a:	f7fc ff2b 	bl	8003ea4 <HAL_RCC_GetSysClockFreq>
 800704e:	61b8      	str	r0, [r7, #24]
        break;
 8007050:	e008      	b.n	8007064 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007052:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007056:	61bb      	str	r3, [r7, #24]
        break;
 8007058:	e004      	b.n	8007064 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800705a:	2300      	movs	r3, #0
 800705c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800705e:	2301      	movs	r3, #1
 8007060:	77bb      	strb	r3, [r7, #30]
        break;
 8007062:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007064:	69bb      	ldr	r3, [r7, #24]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d074      	beq.n	8007154 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800706a:	69bb      	ldr	r3, [r7, #24]
 800706c:	005a      	lsls	r2, r3, #1
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	685b      	ldr	r3, [r3, #4]
 8007072:	085b      	lsrs	r3, r3, #1
 8007074:	441a      	add	r2, r3
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	fbb2 f3f3 	udiv	r3, r2, r3
 800707e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007080:	693b      	ldr	r3, [r7, #16]
 8007082:	2b0f      	cmp	r3, #15
 8007084:	d916      	bls.n	80070b4 <UART_SetConfig+0x404>
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800708c:	d212      	bcs.n	80070b4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	b29b      	uxth	r3, r3
 8007092:	f023 030f 	bic.w	r3, r3, #15
 8007096:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007098:	693b      	ldr	r3, [r7, #16]
 800709a:	085b      	lsrs	r3, r3, #1
 800709c:	b29b      	uxth	r3, r3
 800709e:	f003 0307 	and.w	r3, r3, #7
 80070a2:	b29a      	uxth	r2, r3
 80070a4:	89fb      	ldrh	r3, [r7, #14]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	89fa      	ldrh	r2, [r7, #14]
 80070b0:	60da      	str	r2, [r3, #12]
 80070b2:	e04f      	b.n	8007154 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	77bb      	strb	r3, [r7, #30]
 80070b8:	e04c      	b.n	8007154 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070ba:	7ffb      	ldrb	r3, [r7, #31]
 80070bc:	2b08      	cmp	r3, #8
 80070be:	d828      	bhi.n	8007112 <UART_SetConfig+0x462>
 80070c0:	a201      	add	r2, pc, #4	; (adr r2, 80070c8 <UART_SetConfig+0x418>)
 80070c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c6:	bf00      	nop
 80070c8:	080070ed 	.word	0x080070ed
 80070cc:	080070f5 	.word	0x080070f5
 80070d0:	080070fd 	.word	0x080070fd
 80070d4:	08007113 	.word	0x08007113
 80070d8:	08007103 	.word	0x08007103
 80070dc:	08007113 	.word	0x08007113
 80070e0:	08007113 	.word	0x08007113
 80070e4:	08007113 	.word	0x08007113
 80070e8:	0800710b 	.word	0x0800710b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070ec:	f7fc ffac 	bl	8004048 <HAL_RCC_GetPCLK1Freq>
 80070f0:	61b8      	str	r0, [r7, #24]
        break;
 80070f2:	e013      	b.n	800711c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80070f4:	f7fc ffbc 	bl	8004070 <HAL_RCC_GetPCLK2Freq>
 80070f8:	61b8      	str	r0, [r7, #24]
        break;
 80070fa:	e00f      	b.n	800711c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80070fc:	4b1d      	ldr	r3, [pc, #116]	; (8007174 <UART_SetConfig+0x4c4>)
 80070fe:	61bb      	str	r3, [r7, #24]
        break;
 8007100:	e00c      	b.n	800711c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007102:	f7fc fecf 	bl	8003ea4 <HAL_RCC_GetSysClockFreq>
 8007106:	61b8      	str	r0, [r7, #24]
        break;
 8007108:	e008      	b.n	800711c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800710a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800710e:	61bb      	str	r3, [r7, #24]
        break;
 8007110:	e004      	b.n	800711c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007112:	2300      	movs	r3, #0
 8007114:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	77bb      	strb	r3, [r7, #30]
        break;
 800711a:	bf00      	nop
    }

    if (pclk != 0U)
 800711c:	69bb      	ldr	r3, [r7, #24]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d018      	beq.n	8007154 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	085a      	lsrs	r2, r3, #1
 8007128:	69bb      	ldr	r3, [r7, #24]
 800712a:	441a      	add	r2, r3
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	fbb2 f3f3 	udiv	r3, r2, r3
 8007134:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	2b0f      	cmp	r3, #15
 800713a:	d909      	bls.n	8007150 <UART_SetConfig+0x4a0>
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007142:	d205      	bcs.n	8007150 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007144:	693b      	ldr	r3, [r7, #16]
 8007146:	b29a      	uxth	r2, r3
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	60da      	str	r2, [r3, #12]
 800714e:	e001      	b.n	8007154 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2200      	movs	r2, #0
 8007158:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	2200      	movs	r2, #0
 800715e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8007160:	7fbb      	ldrb	r3, [r7, #30]
}
 8007162:	4618      	mov	r0, r3
 8007164:	3720      	adds	r7, #32
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop
 800716c:	40007c00 	.word	0x40007c00
 8007170:	40023800 	.word	0x40023800
 8007174:	00f42400 	.word	0x00f42400

08007178 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007178:	b480      	push	{r7}
 800717a:	b083      	sub	sp, #12
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007184:	f003 0301 	and.w	r3, r3, #1
 8007188:	2b00      	cmp	r3, #0
 800718a:	d00a      	beq.n	80071a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	430a      	orrs	r2, r1
 80071a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071a6:	f003 0302 	and.w	r3, r3, #2
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d00a      	beq.n	80071c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	430a      	orrs	r2, r1
 80071c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c8:	f003 0304 	and.w	r3, r3, #4
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00a      	beq.n	80071e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	685b      	ldr	r3, [r3, #4]
 80071d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	430a      	orrs	r2, r1
 80071e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ea:	f003 0308 	and.w	r3, r3, #8
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d00a      	beq.n	8007208 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	430a      	orrs	r2, r1
 8007206:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800720c:	f003 0310 	and.w	r3, r3, #16
 8007210:	2b00      	cmp	r3, #0
 8007212:	d00a      	beq.n	800722a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	430a      	orrs	r2, r1
 8007228:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722e:	f003 0320 	and.w	r3, r3, #32
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00a      	beq.n	800724c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	430a      	orrs	r2, r1
 800724a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007250:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007254:	2b00      	cmp	r3, #0
 8007256:	d01a      	beq.n	800728e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	430a      	orrs	r2, r1
 800726c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007272:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007276:	d10a      	bne.n	800728e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	685b      	ldr	r3, [r3, #4]
 800727e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	430a      	orrs	r2, r1
 800728c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00a      	beq.n	80072b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	430a      	orrs	r2, r1
 80072ae:	605a      	str	r2, [r3, #4]
  }
}
 80072b0:	bf00      	nop
 80072b2:	370c      	adds	r7, #12
 80072b4:	46bd      	mov	sp, r7
 80072b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ba:	4770      	bx	lr

080072bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b086      	sub	sp, #24
 80072c0:	af02      	add	r7, sp, #8
 80072c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	2200      	movs	r2, #0
 80072c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072cc:	f7fa fc18 	bl	8001b00 <HAL_GetTick>
 80072d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0308 	and.w	r3, r3, #8
 80072dc:	2b08      	cmp	r3, #8
 80072de:	d10e      	bne.n	80072fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072e4:	9300      	str	r3, [sp, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072ee:	6878      	ldr	r0, [r7, #4]
 80072f0:	f000 f831 	bl	8007356 <UART_WaitOnFlagUntilTimeout>
 80072f4:	4603      	mov	r3, r0
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d001      	beq.n	80072fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072fa:	2303      	movs	r3, #3
 80072fc:	e027      	b.n	800734e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	2b04      	cmp	r3, #4
 800730a:	d10e      	bne.n	800732a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800730c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007310:	9300      	str	r3, [sp, #0]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	2200      	movs	r2, #0
 8007316:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f81b 	bl	8007356 <UART_WaitOnFlagUntilTimeout>
 8007320:	4603      	mov	r3, r0
 8007322:	2b00      	cmp	r3, #0
 8007324:	d001      	beq.n	800732a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007326:	2303      	movs	r3, #3
 8007328:	e011      	b.n	800734e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2220      	movs	r2, #32
 800732e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2220      	movs	r2, #32
 8007334:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2200      	movs	r2, #0
 8007342:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	2200      	movs	r2, #0
 8007348:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800734c:	2300      	movs	r3, #0
}
 800734e:	4618      	mov	r0, r3
 8007350:	3710      	adds	r7, #16
 8007352:	46bd      	mov	sp, r7
 8007354:	bd80      	pop	{r7, pc}

08007356 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007356:	b580      	push	{r7, lr}
 8007358:	b09c      	sub	sp, #112	; 0x70
 800735a:	af00      	add	r7, sp, #0
 800735c:	60f8      	str	r0, [r7, #12]
 800735e:	60b9      	str	r1, [r7, #8]
 8007360:	603b      	str	r3, [r7, #0]
 8007362:	4613      	mov	r3, r2
 8007364:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007366:	e0a7      	b.n	80074b8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007368:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800736a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800736e:	f000 80a3 	beq.w	80074b8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007372:	f7fa fbc5 	bl	8001b00 <HAL_GetTick>
 8007376:	4602      	mov	r2, r0
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800737e:	429a      	cmp	r2, r3
 8007380:	d302      	bcc.n	8007388 <UART_WaitOnFlagUntilTimeout+0x32>
 8007382:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007384:	2b00      	cmp	r3, #0
 8007386:	d13f      	bne.n	8007408 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800738e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007390:	e853 3f00 	ldrex	r3, [r3]
 8007394:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007396:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007398:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800739c:	667b      	str	r3, [r7, #100]	; 0x64
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	461a      	mov	r2, r3
 80073a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073a8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80073ae:	e841 2300 	strex	r3, r2, [r1]
 80073b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80073b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d1e6      	bne.n	8007388 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	3308      	adds	r3, #8
 80073c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073c4:	e853 3f00 	ldrex	r3, [r3]
 80073c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073cc:	f023 0301 	bic.w	r3, r3, #1
 80073d0:	663b      	str	r3, [r7, #96]	; 0x60
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	3308      	adds	r3, #8
 80073d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80073da:	64ba      	str	r2, [r7, #72]	; 0x48
 80073dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073e2:	e841 2300 	strex	r3, r2, [r1]
 80073e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80073e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d1e5      	bne.n	80073ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2220      	movs	r2, #32
 80073f2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2220      	movs	r2, #32
 80073f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2200      	movs	r2, #0
 8007400:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8007404:	2303      	movs	r3, #3
 8007406:	e068      	b.n	80074da <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f003 0304 	and.w	r3, r3, #4
 8007412:	2b00      	cmp	r3, #0
 8007414:	d050      	beq.n	80074b8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	69db      	ldr	r3, [r3, #28]
 800741c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007420:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007424:	d148      	bne.n	80074b8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800742e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007436:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007438:	e853 3f00 	ldrex	r3, [r3]
 800743c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800743e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007440:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007444:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	461a      	mov	r2, r3
 800744c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800744e:	637b      	str	r3, [r7, #52]	; 0x34
 8007450:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007452:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007454:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007456:	e841 2300 	strex	r3, r2, [r1]
 800745a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800745c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1e6      	bne.n	8007430 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	3308      	adds	r3, #8
 8007468:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800746a:	697b      	ldr	r3, [r7, #20]
 800746c:	e853 3f00 	ldrex	r3, [r3]
 8007470:	613b      	str	r3, [r7, #16]
   return(result);
 8007472:	693b      	ldr	r3, [r7, #16]
 8007474:	f023 0301 	bic.w	r3, r3, #1
 8007478:	66bb      	str	r3, [r7, #104]	; 0x68
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	3308      	adds	r3, #8
 8007480:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007482:	623a      	str	r2, [r7, #32]
 8007484:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007486:	69f9      	ldr	r1, [r7, #28]
 8007488:	6a3a      	ldr	r2, [r7, #32]
 800748a:	e841 2300 	strex	r3, r2, [r1]
 800748e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007490:	69bb      	ldr	r3, [r7, #24]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d1e5      	bne.n	8007462 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2220      	movs	r2, #32
 800749a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2220      	movs	r2, #32
 80074a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2220      	movs	r2, #32
 80074a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80074b4:	2303      	movs	r3, #3
 80074b6:	e010      	b.n	80074da <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	69da      	ldr	r2, [r3, #28]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	4013      	ands	r3, r2
 80074c2:	68ba      	ldr	r2, [r7, #8]
 80074c4:	429a      	cmp	r2, r3
 80074c6:	bf0c      	ite	eq
 80074c8:	2301      	moveq	r3, #1
 80074ca:	2300      	movne	r3, #0
 80074cc:	b2db      	uxtb	r3, r3
 80074ce:	461a      	mov	r2, r3
 80074d0:	79fb      	ldrb	r3, [r7, #7]
 80074d2:	429a      	cmp	r2, r3
 80074d4:	f43f af48 	beq.w	8007368 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3770      	adds	r7, #112	; 0x70
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
	...

080074e4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80074e4:	b084      	sub	sp, #16
 80074e6:	b480      	push	{r7}
 80074e8:	b085      	sub	sp, #20
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
 80074ee:	f107 001c 	add.w	r0, r7, #28
 80074f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80074f6:	2300      	movs	r3, #0
 80074f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80074fa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80074fc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80074fe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8007502:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007504:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8007506:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007508:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800750a:	431a      	orrs	r2, r3
             Init.ClockDiv
 800750c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800750e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	4313      	orrs	r3, r2
 8007514:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	685a      	ldr	r2, [r3, #4]
 800751a:	4b07      	ldr	r3, [pc, #28]	; (8007538 <SDMMC_Init+0x54>)
 800751c:	4013      	ands	r3, r2
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	431a      	orrs	r2, r3
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007526:	2300      	movs	r3, #0
}
 8007528:	4618      	mov	r0, r3
 800752a:	3714      	adds	r7, #20
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	b004      	add	sp, #16
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	ffff8100 	.word	0xffff8100

0800753c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800754a:	4618      	mov	r0, r3
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr

08007556 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 8007560:	683b      	ldr	r3, [r7, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2203      	movs	r2, #3
 8007584:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr

08007594 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8007594:	b480      	push	{r7}
 8007596:	b083      	sub	sp, #12
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f003 0303 	and.w	r3, r3, #3
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80075ba:	2300      	movs	r3, #0
 80075bc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075c6:	683b      	ldr	r3, [r7, #0]
 80075c8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075ce:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80075d4:	431a      	orrs	r2, r3
                       Command->CPSM);
 80075d6:	683b      	ldr	r3, [r7, #0]
 80075d8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 80075da:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80075dc:	68fa      	ldr	r2, [r7, #12]
 80075de:	4313      	orrs	r3, r2
 80075e0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	68da      	ldr	r2, [r3, #12]
 80075e6:	4b06      	ldr	r3, [pc, #24]	; (8007600 <SDMMC_SendCommand+0x50>)
 80075e8:	4013      	ands	r3, r2
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	431a      	orrs	r2, r3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fe:	4770      	bx	lr
 8007600:	fffff000 	.word	0xfffff000

08007604 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8007604:	b480      	push	{r7}
 8007606:	b083      	sub	sp, #12
 8007608:	af00      	add	r7, sp, #0
 800760a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	b2db      	uxtb	r3, r3
}
 8007612:	4618      	mov	r0, r3
 8007614:	370c      	adds	r7, #12
 8007616:	46bd      	mov	sp, r7
 8007618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761c:	4770      	bx	lr

0800761e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800761e:	b480      	push	{r7}
 8007620:	b085      	sub	sp, #20
 8007622:	af00      	add	r7, sp, #0
 8007624:	6078      	str	r0, [r7, #4]
 8007626:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	3314      	adds	r3, #20
 800762c:	461a      	mov	r2, r3
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	4413      	add	r3, r2
 8007632:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	681b      	ldr	r3, [r3, #0]
}  
 8007638:	4618      	mov	r0, r3
 800763a:	3714      	adds	r7, #20
 800763c:	46bd      	mov	sp, r7
 800763e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007642:	4770      	bx	lr

08007644 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800764e:	2300      	movs	r3, #0
 8007650:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800766a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800766c:	683b      	ldr	r3, [r7, #0]
 800766e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007670:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007676:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007678:	68fa      	ldr	r2, [r7, #12]
 800767a:	4313      	orrs	r3, r2
 800767c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007682:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	431a      	orrs	r2, r3
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800768e:	2300      	movs	r3, #0

}
 8007690:	4618      	mov	r0, r3
 8007692:	3714      	adds	r7, #20
 8007694:	46bd      	mov	sp, r7
 8007696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769a:	4770      	bx	lr

0800769c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b088      	sub	sp, #32
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	6078      	str	r0, [r7, #4]
 80076a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80076aa:	2310      	movs	r3, #16
 80076ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80076ae:	2340      	movs	r3, #64	; 0x40
 80076b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80076b2:	2300      	movs	r3, #0
 80076b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80076b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80076bc:	f107 0308 	add.w	r3, r7, #8
 80076c0:	4619      	mov	r1, r3
 80076c2:	6878      	ldr	r0, [r7, #4]
 80076c4:	f7ff ff74 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80076c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80076cc:	2110      	movs	r1, #16
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 fa1a 	bl	8007b08 <SDMMC_GetCmdResp1>
 80076d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80076d6:	69fb      	ldr	r3, [r7, #28]
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3720      	adds	r7, #32
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b088      	sub	sp, #32
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80076ea:	683b      	ldr	r3, [r7, #0]
 80076ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 80076ee:	2311      	movs	r3, #17
 80076f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80076f2:	2340      	movs	r3, #64	; 0x40
 80076f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80076f6:	2300      	movs	r3, #0
 80076f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80076fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80076fe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007700:	f107 0308 	add.w	r3, r7, #8
 8007704:	4619      	mov	r1, r3
 8007706:	6878      	ldr	r0, [r7, #4]
 8007708:	f7ff ff52 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800770c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007710:	2111      	movs	r1, #17
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f9f8 	bl	8007b08 <SDMMC_GetCmdResp1>
 8007718:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800771a:	69fb      	ldr	r3, [r7, #28]
}
 800771c:	4618      	mov	r0, r3
 800771e:	3720      	adds	r7, #32
 8007720:	46bd      	mov	sp, r7
 8007722:	bd80      	pop	{r7, pc}

08007724 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8007724:	b580      	push	{r7, lr}
 8007726:	b088      	sub	sp, #32
 8007728:	af00      	add	r7, sp, #0
 800772a:	6078      	str	r0, [r7, #4]
 800772c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007732:	2312      	movs	r3, #18
 8007734:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007736:	2340      	movs	r3, #64	; 0x40
 8007738:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800773a:	2300      	movs	r3, #0
 800773c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800773e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007742:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007744:	f107 0308 	add.w	r3, r7, #8
 8007748:	4619      	mov	r1, r3
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f7ff ff30 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8007750:	f241 3288 	movw	r2, #5000	; 0x1388
 8007754:	2112      	movs	r1, #18
 8007756:	6878      	ldr	r0, [r7, #4]
 8007758:	f000 f9d6 	bl	8007b08 <SDMMC_GetCmdResp1>
 800775c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800775e:	69fb      	ldr	r3, [r7, #28]
}
 8007760:	4618      	mov	r0, r3
 8007762:	3720      	adds	r7, #32
 8007764:	46bd      	mov	sp, r7
 8007766:	bd80      	pop	{r7, pc}

08007768 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b088      	sub	sp, #32
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007776:	2318      	movs	r3, #24
 8007778:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800777a:	2340      	movs	r3, #64	; 0x40
 800777c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800777e:	2300      	movs	r3, #0
 8007780:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007782:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007786:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007788:	f107 0308 	add.w	r3, r7, #8
 800778c:	4619      	mov	r1, r3
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f7ff ff0e 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8007794:	f241 3288 	movw	r2, #5000	; 0x1388
 8007798:	2118      	movs	r1, #24
 800779a:	6878      	ldr	r0, [r7, #4]
 800779c:	f000 f9b4 	bl	8007b08 <SDMMC_GetCmdResp1>
 80077a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077a2:	69fb      	ldr	r3, [r7, #28]
}
 80077a4:	4618      	mov	r0, r3
 80077a6:	3720      	adds	r7, #32
 80077a8:	46bd      	mov	sp, r7
 80077aa:	bd80      	pop	{r7, pc}

080077ac <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b088      	sub	sp, #32
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80077ba:	2319      	movs	r3, #25
 80077bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80077be:	2340      	movs	r3, #64	; 0x40
 80077c0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80077c2:	2300      	movs	r3, #0
 80077c4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80077c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077ca:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80077cc:	f107 0308 	add.w	r3, r7, #8
 80077d0:	4619      	mov	r1, r3
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f7ff feec 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80077d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80077dc:	2119      	movs	r1, #25
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 f992 	bl	8007b08 <SDMMC_GetCmdResp1>
 80077e4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80077e6:	69fb      	ldr	r3, [r7, #28]
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3720      	adds	r7, #32
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd80      	pop	{r7, pc}

080077f0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b088      	sub	sp, #32
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80077f8:	2300      	movs	r3, #0
 80077fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80077fc:	230c      	movs	r3, #12
 80077fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007800:	2340      	movs	r3, #64	; 0x40
 8007802:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007804:	2300      	movs	r3, #0
 8007806:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007808:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800780c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800780e:	f107 0308 	add.w	r3, r7, #8
 8007812:	4619      	mov	r1, r3
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f7ff fecb 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800781a:	4a05      	ldr	r2, [pc, #20]	; (8007830 <SDMMC_CmdStopTransfer+0x40>)
 800781c:	210c      	movs	r1, #12
 800781e:	6878      	ldr	r0, [r7, #4]
 8007820:	f000 f972 	bl	8007b08 <SDMMC_GetCmdResp1>
 8007824:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007826:	69fb      	ldr	r3, [r7, #28]
}
 8007828:	4618      	mov	r0, r3
 800782a:	3720      	adds	r7, #32
 800782c:	46bd      	mov	sp, r7
 800782e:	bd80      	pop	{r7, pc}
 8007830:	05f5e100 	.word	0x05f5e100

08007834 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b08a      	sub	sp, #40	; 0x28
 8007838:	af00      	add	r7, sp, #0
 800783a:	60f8      	str	r0, [r7, #12]
 800783c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007844:	2307      	movs	r3, #7
 8007846:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007848:	2340      	movs	r3, #64	; 0x40
 800784a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800784c:	2300      	movs	r3, #0
 800784e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007850:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007854:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007856:	f107 0310 	add.w	r3, r7, #16
 800785a:	4619      	mov	r1, r3
 800785c:	68f8      	ldr	r0, [r7, #12]
 800785e:	f7ff fea7 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8007862:	f241 3288 	movw	r2, #5000	; 0x1388
 8007866:	2107      	movs	r1, #7
 8007868:	68f8      	ldr	r0, [r7, #12]
 800786a:	f000 f94d 	bl	8007b08 <SDMMC_GetCmdResp1>
 800786e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8007870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007872:	4618      	mov	r0, r3
 8007874:	3728      	adds	r7, #40	; 0x28
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}

0800787a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800787a:	b580      	push	{r7, lr}
 800787c:	b088      	sub	sp, #32
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007886:	2300      	movs	r3, #0
 8007888:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800788a:	2300      	movs	r3, #0
 800788c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800788e:	2300      	movs	r3, #0
 8007890:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007892:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007896:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007898:	f107 0308 	add.w	r3, r7, #8
 800789c:	4619      	mov	r1, r3
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f7ff fe86 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f000 fb67 	bl	8007f78 <SDMMC_GetCmdError>
 80078aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078ac:	69fb      	ldr	r3, [r7, #28]
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3720      	adds	r7, #32
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}

080078b6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 80078b6:	b580      	push	{r7, lr}
 80078b8:	b088      	sub	sp, #32
 80078ba:	af00      	add	r7, sp, #0
 80078bc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80078be:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80078c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80078c4:	2308      	movs	r3, #8
 80078c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80078c8:	2340      	movs	r3, #64	; 0x40
 80078ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80078cc:	2300      	movs	r3, #0
 80078ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80078d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078d4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80078d6:	f107 0308 	add.w	r3, r7, #8
 80078da:	4619      	mov	r1, r3
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f7ff fe67 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 80078e2:	6878      	ldr	r0, [r7, #4]
 80078e4:	f000 fafa 	bl	8007edc <SDMMC_GetCmdResp7>
 80078e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80078ea:	69fb      	ldr	r3, [r7, #28]
}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3720      	adds	r7, #32
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b088      	sub	sp, #32
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
 80078fc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007902:	2337      	movs	r3, #55	; 0x37
 8007904:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007906:	2340      	movs	r3, #64	; 0x40
 8007908:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800790a:	2300      	movs	r3, #0
 800790c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800790e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007912:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007914:	f107 0308 	add.w	r3, r7, #8
 8007918:	4619      	mov	r1, r3
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f7ff fe48 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8007920:	f241 3288 	movw	r2, #5000	; 0x1388
 8007924:	2137      	movs	r1, #55	; 0x37
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f8ee 	bl	8007b08 <SDMMC_GetCmdResp1>
 800792c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800792e:	69fb      	ldr	r3, [r7, #28]
}
 8007930:	4618      	mov	r0, r3
 8007932:	3720      	adds	r7, #32
 8007934:	46bd      	mov	sp, r7
 8007936:	bd80      	pop	{r7, pc}

08007938 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007938:	b580      	push	{r7, lr}
 800793a:	b088      	sub	sp, #32
 800793c:	af00      	add	r7, sp, #0
 800793e:	6078      	str	r0, [r7, #4]
 8007940:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007942:	683a      	ldr	r2, [r7, #0]
 8007944:	4b0d      	ldr	r3, [pc, #52]	; (800797c <SDMMC_CmdAppOperCommand+0x44>)
 8007946:	4313      	orrs	r3, r2
 8007948:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800794a:	2329      	movs	r3, #41	; 0x29
 800794c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800794e:	2340      	movs	r3, #64	; 0x40
 8007950:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007952:	2300      	movs	r3, #0
 8007954:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800795a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800795c:	f107 0308 	add.w	r3, r7, #8
 8007960:	4619      	mov	r1, r3
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f7ff fe24 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	f000 fa03 	bl	8007d74 <SDMMC_GetCmdResp3>
 800796e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007970:	69fb      	ldr	r3, [r7, #28]
}
 8007972:	4618      	mov	r0, r3
 8007974:	3720      	adds	r7, #32
 8007976:	46bd      	mov	sp, r7
 8007978:	bd80      	pop	{r7, pc}
 800797a:	bf00      	nop
 800797c:	80100000 	.word	0x80100000

08007980 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b088      	sub	sp, #32
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800798a:	683b      	ldr	r3, [r7, #0]
 800798c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800798e:	2306      	movs	r3, #6
 8007990:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007992:	2340      	movs	r3, #64	; 0x40
 8007994:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007996:	2300      	movs	r3, #0
 8007998:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800799a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800799e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80079a0:	f107 0308 	add.w	r3, r7, #8
 80079a4:	4619      	mov	r1, r3
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f7ff fe02 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 80079ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80079b0:	2106      	movs	r1, #6
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 f8a8 	bl	8007b08 <SDMMC_GetCmdResp1>
 80079b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079ba:	69fb      	ldr	r3, [r7, #28]
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3720      	adds	r7, #32
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 80079c4:	b580      	push	{r7, lr}
 80079c6:	b088      	sub	sp, #32
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80079cc:	2300      	movs	r3, #0
 80079ce:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80079d0:	2333      	movs	r3, #51	; 0x33
 80079d2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80079d4:	2340      	movs	r3, #64	; 0x40
 80079d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80079d8:	2300      	movs	r3, #0
 80079da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80079dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80079e0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80079e2:	f107 0308 	add.w	r3, r7, #8
 80079e6:	4619      	mov	r1, r3
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f7ff fde1 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 80079ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80079f2:	2133      	movs	r1, #51	; 0x33
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 f887 	bl	8007b08 <SDMMC_GetCmdResp1>
 80079fa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80079fc:	69fb      	ldr	r3, [r7, #28]
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	3720      	adds	r7, #32
 8007a02:	46bd      	mov	sp, r7
 8007a04:	bd80      	pop	{r7, pc}

08007a06 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8007a06:	b580      	push	{r7, lr}
 8007a08:	b088      	sub	sp, #32
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007a0e:	2300      	movs	r3, #0
 8007a10:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007a12:	2302      	movs	r3, #2
 8007a14:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007a16:	23c0      	movs	r3, #192	; 0xc0
 8007a18:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a22:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007a24:	f107 0308 	add.w	r3, r7, #8
 8007a28:	4619      	mov	r1, r3
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f7ff fdc0 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 f957 	bl	8007ce4 <SDMMC_GetCmdResp2>
 8007a36:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a38:	69fb      	ldr	r3, [r7, #28]
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3720      	adds	r7, #32
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b088      	sub	sp, #32
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
 8007a4a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007a50:	2309      	movs	r3, #9
 8007a52:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8007a54:	23c0      	movs	r3, #192	; 0xc0
 8007a56:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007a58:	2300      	movs	r3, #0
 8007a5a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007a5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a60:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007a62:	f107 0308 	add.w	r3, r7, #8
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f7ff fda1 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	f000 f938 	bl	8007ce4 <SDMMC_GetCmdResp2>
 8007a74:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007a76:	69fb      	ldr	r3, [r7, #28]
}
 8007a78:	4618      	mov	r0, r3
 8007a7a:	3720      	adds	r7, #32
 8007a7c:	46bd      	mov	sp, r7
 8007a7e:	bd80      	pop	{r7, pc}

08007a80 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8007a80:	b580      	push	{r7, lr}
 8007a82:	b088      	sub	sp, #32
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
 8007a88:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007a8e:	2303      	movs	r3, #3
 8007a90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007a92:	2340      	movs	r3, #64	; 0x40
 8007a94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007a96:	2300      	movs	r3, #0
 8007a98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a9e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007aa0:	f107 0308 	add.w	r3, r7, #8
 8007aa4:	4619      	mov	r1, r3
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7ff fd82 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007aac:	683a      	ldr	r2, [r7, #0]
 8007aae:	2103      	movs	r1, #3
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 f99d 	bl	8007df0 <SDMMC_GetCmdResp6>
 8007ab6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ab8:	69fb      	ldr	r3, [r7, #28]
}
 8007aba:	4618      	mov	r0, r3
 8007abc:	3720      	adds	r7, #32
 8007abe:	46bd      	mov	sp, r7
 8007ac0:	bd80      	pop	{r7, pc}

08007ac2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8007ac2:	b580      	push	{r7, lr}
 8007ac4:	b088      	sub	sp, #32
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
 8007aca:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007acc:	683b      	ldr	r3, [r7, #0]
 8007ace:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007ad0:	230d      	movs	r3, #13
 8007ad2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8007ad4:	2340      	movs	r3, #64	; 0x40
 8007ad6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8007adc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ae0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8007ae2:	f107 0308 	add.w	r3, r7, #8
 8007ae6:	4619      	mov	r1, r3
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7ff fd61 	bl	80075b0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8007aee:	f241 3288 	movw	r2, #5000	; 0x1388
 8007af2:	210d      	movs	r1, #13
 8007af4:	6878      	ldr	r0, [r7, #4]
 8007af6:	f000 f807 	bl	8007b08 <SDMMC_GetCmdResp1>
 8007afa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007afc:	69fb      	ldr	r3, [r7, #28]
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3720      	adds	r7, #32
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
	...

08007b08 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b088      	sub	sp, #32
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	60f8      	str	r0, [r7, #12]
 8007b10:	460b      	mov	r3, r1
 8007b12:	607a      	str	r2, [r7, #4]
 8007b14:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007b16:	4b70      	ldr	r3, [pc, #448]	; (8007cd8 <SDMMC_GetCmdResp1+0x1d0>)
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	4a70      	ldr	r2, [pc, #448]	; (8007cdc <SDMMC_GetCmdResp1+0x1d4>)
 8007b1c:	fba2 2303 	umull	r2, r3, r2, r3
 8007b20:	0a5a      	lsrs	r2, r3, #9
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	fb02 f303 	mul.w	r3, r2, r3
 8007b28:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007b2a:	69fb      	ldr	r3, [r7, #28]
 8007b2c:	1e5a      	subs	r2, r3, #1
 8007b2e:	61fa      	str	r2, [r7, #28]
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d102      	bne.n	8007b3a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007b34:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007b38:	e0c9      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b3e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007b40:	69bb      	ldr	r3, [r7, #24]
 8007b42:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d0ef      	beq.n	8007b2a <SDMMC_GetCmdResp1+0x22>
 8007b4a:	69bb      	ldr	r3, [r7, #24]
 8007b4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d1ea      	bne.n	8007b2a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b58:	f003 0304 	and.w	r3, r3, #4
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d004      	beq.n	8007b6a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2204      	movs	r2, #4
 8007b64:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007b66:	2304      	movs	r3, #4
 8007b68:	e0b1      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b6e:	f003 0301 	and.w	r3, r3, #1
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d004      	beq.n	8007b80 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b7c:	2301      	movs	r3, #1
 8007b7e:	e0a6      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	22c5      	movs	r2, #197	; 0xc5
 8007b84:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f7ff fd3c 	bl	8007604 <SDMMC_GetCommandResponse>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	461a      	mov	r2, r3
 8007b90:	7afb      	ldrb	r3, [r7, #11]
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d001      	beq.n	8007b9a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007b96:	2301      	movs	r3, #1
 8007b98:	e099      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007b9a:	2100      	movs	r1, #0
 8007b9c:	68f8      	ldr	r0, [r7, #12]
 8007b9e:	f7ff fd3e 	bl	800761e <SDMMC_GetResponse>
 8007ba2:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007ba4:	697a      	ldr	r2, [r7, #20]
 8007ba6:	4b4e      	ldr	r3, [pc, #312]	; (8007ce0 <SDMMC_GetCmdResp1+0x1d8>)
 8007ba8:	4013      	ands	r3, r2
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d101      	bne.n	8007bb2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	e08d      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007bb2:	697b      	ldr	r3, [r7, #20]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	da02      	bge.n	8007bbe <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007bb8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007bbc:	e087      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d001      	beq.n	8007bcc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007bc8:	2340      	movs	r3, #64	; 0x40
 8007bca:	e080      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007bcc:	697b      	ldr	r3, [r7, #20]
 8007bce:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d001      	beq.n	8007bda <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007bd6:	2380      	movs	r3, #128	; 0x80
 8007bd8:	e079      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d002      	beq.n	8007bea <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007be4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007be8:	e071      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d002      	beq.n	8007bfa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007bf4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bf8:	e069      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	d002      	beq.n	8007c0a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007c04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c08:	e061      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d002      	beq.n	8007c1a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007c14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007c18:	e059      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007c1a:	697b      	ldr	r3, [r7, #20]
 8007c1c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d002      	beq.n	8007c2a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007c24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007c28:	e051      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d002      	beq.n	8007c3a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007c34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007c38:	e049      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d002      	beq.n	8007c4a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007c44:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007c48:	e041      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d002      	beq.n	8007c5a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8007c54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c58:	e039      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d002      	beq.n	8007c6a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8007c64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007c68:	e031      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d002      	beq.n	8007c7a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8007c74:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007c78:	e029      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d002      	beq.n	8007c8a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8007c84:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007c88:	e021      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8007c94:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c98:	e019      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d002      	beq.n	8007caa <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8007ca4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007ca8:	e011      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8007caa:	697b      	ldr	r3, [r7, #20]
 8007cac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d002      	beq.n	8007cba <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8007cb4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007cb8:	e009      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f003 0308 	and.w	r3, r3, #8
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d002      	beq.n	8007cca <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8007cc4:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007cc8:	e001      	b.n	8007cce <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007cca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007cce:	4618      	mov	r0, r3
 8007cd0:	3720      	adds	r7, #32
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	bf00      	nop
 8007cd8:	20000000 	.word	0x20000000
 8007cdc:	10624dd3 	.word	0x10624dd3
 8007ce0:	fdffe008 	.word	0xfdffe008

08007ce4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007cec:	4b1f      	ldr	r3, [pc, #124]	; (8007d6c <SDMMC_GetCmdResp2+0x88>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	4a1f      	ldr	r2, [pc, #124]	; (8007d70 <SDMMC_GetCmdResp2+0x8c>)
 8007cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf6:	0a5b      	lsrs	r3, r3, #9
 8007cf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8007cfc:	fb02 f303 	mul.w	r3, r2, r3
 8007d00:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	1e5a      	subs	r2, r3, #1
 8007d06:	60fa      	str	r2, [r7, #12]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d102      	bne.n	8007d12 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d0c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007d10:	e026      	b.n	8007d60 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d16:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d0ef      	beq.n	8007d02 <SDMMC_GetCmdResp2+0x1e>
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d1ea      	bne.n	8007d02 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d30:	f003 0304 	and.w	r3, r3, #4
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d004      	beq.n	8007d42 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2204      	movs	r2, #4
 8007d3c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007d3e:	2304      	movs	r3, #4
 8007d40:	e00e      	b.n	8007d60 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d46:	f003 0301 	and.w	r3, r3, #1
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d004      	beq.n	8007d58 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	2201      	movs	r2, #1
 8007d52:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007d54:	2301      	movs	r3, #1
 8007d56:	e003      	b.n	8007d60 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	22c5      	movs	r2, #197	; 0xc5
 8007d5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8007d5e:	2300      	movs	r3, #0
}
 8007d60:	4618      	mov	r0, r3
 8007d62:	3714      	adds	r7, #20
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr
 8007d6c:	20000000 	.word	0x20000000
 8007d70:	10624dd3 	.word	0x10624dd3

08007d74 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8007d74:	b480      	push	{r7}
 8007d76:	b085      	sub	sp, #20
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007d7c:	4b1a      	ldr	r3, [pc, #104]	; (8007de8 <SDMMC_GetCmdResp3+0x74>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a1a      	ldr	r2, [pc, #104]	; (8007dec <SDMMC_GetCmdResp3+0x78>)
 8007d82:	fba2 2303 	umull	r2, r3, r2, r3
 8007d86:	0a5b      	lsrs	r3, r3, #9
 8007d88:	f241 3288 	movw	r2, #5000	; 0x1388
 8007d8c:	fb02 f303 	mul.w	r3, r2, r3
 8007d90:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	1e5a      	subs	r2, r3, #1
 8007d96:	60fa      	str	r2, [r7, #12]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d102      	bne.n	8007da2 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007d9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007da0:	e01b      	b.n	8007dda <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007da6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d0ef      	beq.n	8007d92 <SDMMC_GetCmdResp3+0x1e>
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d1ea      	bne.n	8007d92 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007dc0:	f003 0304 	and.w	r3, r3, #4
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d004      	beq.n	8007dd2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2204      	movs	r2, #4
 8007dcc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007dce:	2304      	movs	r3, #4
 8007dd0:	e003      	b.n	8007dda <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	22c5      	movs	r2, #197	; 0xc5
 8007dd6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007dd8:	2300      	movs	r3, #0
}
 8007dda:	4618      	mov	r0, r3
 8007ddc:	3714      	adds	r7, #20
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop
 8007de8:	20000000 	.word	0x20000000
 8007dec:	10624dd3 	.word	0x10624dd3

08007df0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b088      	sub	sp, #32
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	460b      	mov	r3, r1
 8007dfa:	607a      	str	r2, [r7, #4]
 8007dfc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007dfe:	4b35      	ldr	r3, [pc, #212]	; (8007ed4 <SDMMC_GetCmdResp6+0xe4>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a35      	ldr	r2, [pc, #212]	; (8007ed8 <SDMMC_GetCmdResp6+0xe8>)
 8007e04:	fba2 2303 	umull	r2, r3, r2, r3
 8007e08:	0a5b      	lsrs	r3, r3, #9
 8007e0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007e0e:	fb02 f303 	mul.w	r3, r2, r3
 8007e12:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007e14:	69fb      	ldr	r3, [r7, #28]
 8007e16:	1e5a      	subs	r2, r3, #1
 8007e18:	61fa      	str	r2, [r7, #28]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d102      	bne.n	8007e24 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007e1e:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007e22:	e052      	b.n	8007eca <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e28:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007e2a:	69bb      	ldr	r3, [r7, #24]
 8007e2c:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d0ef      	beq.n	8007e14 <SDMMC_GetCmdResp6+0x24>
 8007e34:	69bb      	ldr	r3, [r7, #24]
 8007e36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1ea      	bne.n	8007e14 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e42:	f003 0304 	and.w	r3, r3, #4
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d004      	beq.n	8007e54 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2204      	movs	r2, #4
 8007e4e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007e50:	2304      	movs	r3, #4
 8007e52:	e03a      	b.n	8007eca <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007e58:	f003 0301 	and.w	r3, r3, #1
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d004      	beq.n	8007e6a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	2201      	movs	r2, #1
 8007e64:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e66:	2301      	movs	r3, #1
 8007e68:	e02f      	b.n	8007eca <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f7ff fbca 	bl	8007604 <SDMMC_GetCommandResponse>
 8007e70:	4603      	mov	r3, r0
 8007e72:	461a      	mov	r2, r3
 8007e74:	7afb      	ldrb	r3, [r7, #11]
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d001      	beq.n	8007e7e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	e025      	b.n	8007eca <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	22c5      	movs	r2, #197	; 0xc5
 8007e82:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8007e84:	2100      	movs	r1, #0
 8007e86:	68f8      	ldr	r0, [r7, #12]
 8007e88:	f7ff fbc9 	bl	800761e <SDMMC_GetResponse>
 8007e8c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d106      	bne.n	8007ea6 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	0c1b      	lsrs	r3, r3, #16
 8007e9c:	b29a      	uxth	r2, r3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	e011      	b.n	8007eca <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8007ea6:	697b      	ldr	r3, [r7, #20]
 8007ea8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007eac:	2b00      	cmp	r3, #0
 8007eae:	d002      	beq.n	8007eb6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007eb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007eb4:	e009      	b.n	8007eca <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d002      	beq.n	8007ec6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007ec0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007ec4:	e001      	b.n	8007eca <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8007ec6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8007eca:	4618      	mov	r0, r3
 8007ecc:	3720      	adds	r7, #32
 8007ece:	46bd      	mov	sp, r7
 8007ed0:	bd80      	pop	{r7, pc}
 8007ed2:	bf00      	nop
 8007ed4:	20000000 	.word	0x20000000
 8007ed8:	10624dd3 	.word	0x10624dd3

08007edc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 8007edc:	b480      	push	{r7}
 8007ede:	b085      	sub	sp, #20
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007ee4:	4b22      	ldr	r3, [pc, #136]	; (8007f70 <SDMMC_GetCmdResp7+0x94>)
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a22      	ldr	r2, [pc, #136]	; (8007f74 <SDMMC_GetCmdResp7+0x98>)
 8007eea:	fba2 2303 	umull	r2, r3, r2, r3
 8007eee:	0a5b      	lsrs	r3, r3, #9
 8007ef0:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ef4:	fb02 f303 	mul.w	r3, r2, r3
 8007ef8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	1e5a      	subs	r2, r3, #1
 8007efe:	60fa      	str	r2, [r7, #12]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d102      	bne.n	8007f0a <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007f04:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007f08:	e02c      	b.n	8007f64 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f0e:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007f10:	68bb      	ldr	r3, [r7, #8]
 8007f12:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d0ef      	beq.n	8007efa <SDMMC_GetCmdResp7+0x1e>
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d1ea      	bne.n	8007efa <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f28:	f003 0304 	and.w	r3, r3, #4
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d004      	beq.n	8007f3a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2204      	movs	r2, #4
 8007f34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f36:	2304      	movs	r3, #4
 8007f38:	e014      	b.n	8007f64 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f3e:	f003 0301 	and.w	r3, r3, #1
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d004      	beq.n	8007f50 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	2201      	movs	r2, #1
 8007f4a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	e009      	b.n	8007f64 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d002      	beq.n	8007f62 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2240      	movs	r2, #64	; 0x40
 8007f60:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8007f62:	2300      	movs	r3, #0
  
}
 8007f64:	4618      	mov	r0, r3
 8007f66:	3714      	adds	r7, #20
 8007f68:	46bd      	mov	sp, r7
 8007f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6e:	4770      	bx	lr
 8007f70:	20000000 	.word	0x20000000
 8007f74:	10624dd3 	.word	0x10624dd3

08007f78 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8007f78:	b480      	push	{r7}
 8007f7a:	b085      	sub	sp, #20
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8007f80:	4b11      	ldr	r3, [pc, #68]	; (8007fc8 <SDMMC_GetCmdError+0x50>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4a11      	ldr	r2, [pc, #68]	; (8007fcc <SDMMC_GetCmdError+0x54>)
 8007f86:	fba2 2303 	umull	r2, r3, r2, r3
 8007f8a:	0a5b      	lsrs	r3, r3, #9
 8007f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f90:	fb02 f303 	mul.w	r3, r2, r3
 8007f94:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	1e5a      	subs	r2, r3, #1
 8007f9a:	60fa      	str	r2, [r7, #12]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d102      	bne.n	8007fa6 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007fa0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8007fa4:	e009      	b.n	8007fba <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d0f1      	beq.n	8007f96 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	22c5      	movs	r2, #197	; 0xc5
 8007fb6:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3714      	adds	r7, #20
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop
 8007fc8:	20000000 	.word	0x20000000
 8007fcc:	10624dd3 	.word	0x10624dd3

08007fd0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8007fd4:	4904      	ldr	r1, [pc, #16]	; (8007fe8 <MX_FATFS_Init+0x18>)
 8007fd6:	4805      	ldr	r0, [pc, #20]	; (8007fec <MX_FATFS_Init+0x1c>)
 8007fd8:	f002 fd0e 	bl	800a9f8 <FATFS_LinkDriver>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	461a      	mov	r2, r3
 8007fe0:	4b03      	ldr	r3, [pc, #12]	; (8007ff0 <MX_FATFS_Init+0x20>)
 8007fe2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007fe4:	bf00      	nop
 8007fe6:	bd80      	pop	{r7, pc}
 8007fe8:	200045f0 	.word	0x200045f0
 8007fec:	0800ba30 	.word	0x0800ba30
 8007ff0:	200045ec 	.word	0x200045ec

08007ff4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8007ff4:	b480      	push	{r7}
 8007ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8007ff8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008002:	4770      	bx	lr

08008004 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b082      	sub	sp, #8
 8008008:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800800a:	2300      	movs	r3, #0
 800800c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800800e:	f000 f896 	bl	800813e <BSP_SD_IsDetected>
 8008012:	4603      	mov	r3, r0
 8008014:	2b01      	cmp	r3, #1
 8008016:	d001      	beq.n	800801c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8008018:	2302      	movs	r3, #2
 800801a:	e012      	b.n	8008042 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800801c:	480b      	ldr	r0, [pc, #44]	; (800804c <BSP_SD_Init+0x48>)
 800801e:	f7fd facd 	bl	80055bc <HAL_SD_Init>
 8008022:	4603      	mov	r3, r0
 8008024:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8008026:	79fb      	ldrb	r3, [r7, #7]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d109      	bne.n	8008040 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800802c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8008030:	4806      	ldr	r0, [pc, #24]	; (800804c <BSP_SD_Init+0x48>)
 8008032:	f7fe f893 	bl	800615c <HAL_SD_ConfigWideBusOperation>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d001      	beq.n	8008040 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 8008040:	79fb      	ldrb	r3, [r7, #7]
}
 8008042:	4618      	mov	r0, r3
 8008044:	3708      	adds	r7, #8
 8008046:	46bd      	mov	sp, r7
 8008048:	bd80      	pop	{r7, pc}
 800804a:	bf00      	nop
 800804c:	200043f4 	.word	0x200043f4

08008050 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b086      	sub	sp, #24
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	68ba      	ldr	r2, [r7, #8]
 8008064:	68f9      	ldr	r1, [r7, #12]
 8008066:	4806      	ldr	r0, [pc, #24]	; (8008080 <BSP_SD_ReadBlocks_DMA+0x30>)
 8008068:	f7fd fb60 	bl	800572c <HAL_SD_ReadBlocks_DMA>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d001      	beq.n	8008076 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008076:	7dfb      	ldrb	r3, [r7, #23]
}
 8008078:	4618      	mov	r0, r3
 800807a:	3718      	adds	r7, #24
 800807c:	46bd      	mov	sp, r7
 800807e:	bd80      	pop	{r7, pc}
 8008080:	200043f4 	.word	0x200043f4

08008084 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b086      	sub	sp, #24
 8008088:	af00      	add	r7, sp, #0
 800808a:	60f8      	str	r0, [r7, #12]
 800808c:	60b9      	str	r1, [r7, #8]
 800808e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8008090:	2300      	movs	r3, #0
 8008092:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	68ba      	ldr	r2, [r7, #8]
 8008098:	68f9      	ldr	r1, [r7, #12]
 800809a:	4806      	ldr	r0, [pc, #24]	; (80080b4 <BSP_SD_WriteBlocks_DMA+0x30>)
 800809c:	f7fd fc28 	bl	80058f0 <HAL_SD_WriteBlocks_DMA>
 80080a0:	4603      	mov	r3, r0
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d001      	beq.n	80080aa <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80080a6:	2301      	movs	r3, #1
 80080a8:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80080aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80080ac:	4618      	mov	r0, r3
 80080ae:	3718      	adds	r7, #24
 80080b0:	46bd      	mov	sp, r7
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	200043f4 	.word	0x200043f4

080080b8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80080bc:	4805      	ldr	r0, [pc, #20]	; (80080d4 <BSP_SD_GetCardState+0x1c>)
 80080be:	f7fe f8e7 	bl	8006290 <HAL_SD_GetCardState>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b04      	cmp	r3, #4
 80080c6:	bf14      	ite	ne
 80080c8:	2301      	movne	r3, #1
 80080ca:	2300      	moveq	r3, #0
 80080cc:	b2db      	uxtb	r3, r3
}
 80080ce:	4618      	mov	r0, r3
 80080d0:	bd80      	pop	{r7, pc}
 80080d2:	bf00      	nop
 80080d4:	200043f4 	.word	0x200043f4

080080d8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80080e0:	6879      	ldr	r1, [r7, #4]
 80080e2:	4803      	ldr	r0, [pc, #12]	; (80080f0 <BSP_SD_GetCardInfo+0x18>)
 80080e4:	f7fe f80e 	bl	8006104 <HAL_SD_GetCardInfo>
}
 80080e8:	bf00      	nop
 80080ea:	3708      	adds	r7, #8
 80080ec:	46bd      	mov	sp, r7
 80080ee:	bd80      	pop	{r7, pc}
 80080f0:	200043f4 	.word	0x200043f4

080080f4 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b082      	sub	sp, #8
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 80080fc:	f000 f818 	bl	8008130 <BSP_SD_AbortCallback>
}
 8008100:	bf00      	nop
 8008102:	3708      	adds	r7, #8
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}

08008108 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b082      	sub	sp, #8
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8008110:	f000 f9a8 	bl	8008464 <BSP_SD_WriteCpltCallback>
}
 8008114:	bf00      	nop
 8008116:	3708      	adds	r7, #8
 8008118:	46bd      	mov	sp, r7
 800811a:	bd80      	pop	{r7, pc}

0800811c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b082      	sub	sp, #8
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8008124:	f000 f9aa 	bl	800847c <BSP_SD_ReadCpltCallback>
}
 8008128:	bf00      	nop
 800812a:	3708      	adds	r7, #8
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}

08008130 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 8008130:	b480      	push	{r7}
 8008132:	af00      	add	r7, sp, #0

}
 8008134:	bf00      	nop
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr

0800813e <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800813e:	b580      	push	{r7, lr}
 8008140:	b082      	sub	sp, #8
 8008142:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8008144:	2301      	movs	r3, #1
 8008146:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 8008148:	f000 f80c 	bl	8008164 <BSP_PlatformIsDetected>
 800814c:	4603      	mov	r3, r0
 800814e:	2b00      	cmp	r3, #0
 8008150:	d101      	bne.n	8008156 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8008152:	2300      	movs	r3, #0
 8008154:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8008156:	79fb      	ldrb	r3, [r7, #7]
 8008158:	b2db      	uxtb	r3, r3
}
 800815a:	4618      	mov	r0, r3
 800815c:	3708      	adds	r7, #8
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
	...

08008164 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800816a:	2301      	movs	r3, #1
 800816c:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800816e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008172:	4806      	ldr	r0, [pc, #24]	; (800818c <BSP_PlatformIsDetected+0x28>)
 8008174:	f7fb fa62 	bl	800363c <HAL_GPIO_ReadPin>
 8008178:	4603      	mov	r3, r0
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800817e:	2300      	movs	r3, #0
 8008180:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 8008182:	79fb      	ldrb	r3, [r7, #7]
}
 8008184:	4618      	mov	r0, r3
 8008186:	3708      	adds	r7, #8
 8008188:	46bd      	mov	sp, r7
 800818a:	bd80      	pop	{r7, pc}
 800818c:	40020400 	.word	0x40020400

08008190 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8008190:	b580      	push	{r7, lr}
 8008192:	b084      	sub	sp, #16
 8008194:	af00      	add	r7, sp, #0
 8008196:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8008198:	f7f9 fcb2 	bl	8001b00 <HAL_GetTick>
 800819c:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800819e:	e006      	b.n	80081ae <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80081a0:	f7ff ff8a 	bl	80080b8 <BSP_SD_GetCardState>
 80081a4:	4603      	mov	r3, r0
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d101      	bne.n	80081ae <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80081aa:	2300      	movs	r3, #0
 80081ac:	e009      	b.n	80081c2 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80081ae:	f7f9 fca7 	bl	8001b00 <HAL_GetTick>
 80081b2:	4602      	mov	r2, r0
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	1ad3      	subs	r3, r2, r3
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	429a      	cmp	r2, r3
 80081bc:	d8f0      	bhi.n	80081a0 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80081be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3710      	adds	r7, #16
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}
	...

080081cc <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b082      	sub	sp, #8
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	4603      	mov	r3, r0
 80081d4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80081d6:	4b0b      	ldr	r3, [pc, #44]	; (8008204 <SD_CheckStatus+0x38>)
 80081d8:	2201      	movs	r2, #1
 80081da:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80081dc:	f7ff ff6c 	bl	80080b8 <BSP_SD_GetCardState>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d107      	bne.n	80081f6 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80081e6:	4b07      	ldr	r3, [pc, #28]	; (8008204 <SD_CheckStatus+0x38>)
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	b2db      	uxtb	r3, r3
 80081ec:	f023 0301 	bic.w	r3, r3, #1
 80081f0:	b2da      	uxtb	r2, r3
 80081f2:	4b04      	ldr	r3, [pc, #16]	; (8008204 <SD_CheckStatus+0x38>)
 80081f4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80081f6:	4b03      	ldr	r3, [pc, #12]	; (8008204 <SD_CheckStatus+0x38>)
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	b2db      	uxtb	r3, r3
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3708      	adds	r7, #8
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}
 8008204:	20000009 	.word	0x20000009

08008208 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
 800820e:	4603      	mov	r3, r0
 8008210:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008212:	f7ff fef7 	bl	8008004 <BSP_SD_Init>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d107      	bne.n	800822c <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800821c:	79fb      	ldrb	r3, [r7, #7]
 800821e:	4618      	mov	r0, r3
 8008220:	f7ff ffd4 	bl	80081cc <SD_CheckStatus>
 8008224:	4603      	mov	r3, r0
 8008226:	461a      	mov	r2, r3
 8008228:	4b04      	ldr	r3, [pc, #16]	; (800823c <SD_initialize+0x34>)
 800822a:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800822c:	4b03      	ldr	r3, [pc, #12]	; (800823c <SD_initialize+0x34>)
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	b2db      	uxtb	r3, r3
}
 8008232:	4618      	mov	r0, r3
 8008234:	3708      	adds	r7, #8
 8008236:	46bd      	mov	sp, r7
 8008238:	bd80      	pop	{r7, pc}
 800823a:	bf00      	nop
 800823c:	20000009 	.word	0x20000009

08008240 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b082      	sub	sp, #8
 8008244:	af00      	add	r7, sp, #0
 8008246:	4603      	mov	r3, r0
 8008248:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800824a:	79fb      	ldrb	r3, [r7, #7]
 800824c:	4618      	mov	r0, r3
 800824e:	f7ff ffbd 	bl	80081cc <SD_CheckStatus>
 8008252:	4603      	mov	r3, r0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3708      	adds	r7, #8
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800825c:	b580      	push	{r7, lr}
 800825e:	b086      	sub	sp, #24
 8008260:	af00      	add	r7, sp, #0
 8008262:	60b9      	str	r1, [r7, #8]
 8008264:	607a      	str	r2, [r7, #4]
 8008266:	603b      	str	r3, [r7, #0]
 8008268:	4603      	mov	r3, r0
 800826a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008270:	f247 5030 	movw	r0, #30000	; 0x7530
 8008274:	f7ff ff8c 	bl	8008190 <SD_CheckStatusWithTimeout>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	da01      	bge.n	8008282 <SD_read+0x26>
  {
    return res;
 800827e:	7dfb      	ldrb	r3, [r7, #23]
 8008280:	e03b      	b.n	80082fa <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 8008282:	683a      	ldr	r2, [r7, #0]
 8008284:	6879      	ldr	r1, [r7, #4]
 8008286:	68b8      	ldr	r0, [r7, #8]
 8008288:	f7ff fee2 	bl	8008050 <BSP_SD_ReadBlocks_DMA>
 800828c:	4603      	mov	r3, r0
 800828e:	2b00      	cmp	r3, #0
 8008290:	d132      	bne.n	80082f8 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 8008292:	4b1c      	ldr	r3, [pc, #112]	; (8008304 <SD_read+0xa8>)
 8008294:	2200      	movs	r2, #0
 8008296:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8008298:	f7f9 fc32 	bl	8001b00 <HAL_GetTick>
 800829c:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800829e:	bf00      	nop
 80082a0:	4b18      	ldr	r3, [pc, #96]	; (8008304 <SD_read+0xa8>)
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d108      	bne.n	80082ba <SD_read+0x5e>
 80082a8:	f7f9 fc2a 	bl	8001b00 <HAL_GetTick>
 80082ac:	4602      	mov	r2, r0
 80082ae:	693b      	ldr	r3, [r7, #16]
 80082b0:	1ad3      	subs	r3, r2, r3
 80082b2:	f247 522f 	movw	r2, #29999	; 0x752f
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d9f2      	bls.n	80082a0 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 80082ba:	4b12      	ldr	r3, [pc, #72]	; (8008304 <SD_read+0xa8>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d102      	bne.n	80082c8 <SD_read+0x6c>
      {
        res = RES_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	75fb      	strb	r3, [r7, #23]
 80082c6:	e017      	b.n	80082f8 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80082c8:	4b0e      	ldr	r3, [pc, #56]	; (8008304 <SD_read+0xa8>)
 80082ca:	2200      	movs	r2, #0
 80082cc:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80082ce:	f7f9 fc17 	bl	8001b00 <HAL_GetTick>
 80082d2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80082d4:	e007      	b.n	80082e6 <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80082d6:	f7ff feef 	bl	80080b8 <BSP_SD_GetCardState>
 80082da:	4603      	mov	r3, r0
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d102      	bne.n	80082e6 <SD_read+0x8a>
          {
            res = RES_OK;
 80082e0:	2300      	movs	r3, #0
 80082e2:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80082e4:	e008      	b.n	80082f8 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80082e6:	f7f9 fc0b 	bl	8001b00 <HAL_GetTick>
 80082ea:	4602      	mov	r2, r0
 80082ec:	693b      	ldr	r3, [r7, #16]
 80082ee:	1ad3      	subs	r3, r2, r3
 80082f0:	f247 522f 	movw	r2, #29999	; 0x752f
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d9ee      	bls.n	80082d6 <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 80082f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80082fa:	4618      	mov	r0, r3
 80082fc:	3718      	adds	r7, #24
 80082fe:	46bd      	mov	sp, r7
 8008300:	bd80      	pop	{r7, pc}
 8008302:	bf00      	nop
 8008304:	20004a58 	.word	0x20004a58

08008308 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b086      	sub	sp, #24
 800830c:	af00      	add	r7, sp, #0
 800830e:	60b9      	str	r1, [r7, #8]
 8008310:	607a      	str	r2, [r7, #4]
 8008312:	603b      	str	r3, [r7, #0]
 8008314:	4603      	mov	r3, r0
 8008316:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008318:	2301      	movs	r3, #1
 800831a:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800831c:	4b24      	ldr	r3, [pc, #144]	; (80083b0 <SD_write+0xa8>)
 800831e:	2200      	movs	r2, #0
 8008320:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8008322:	f247 5030 	movw	r0, #30000	; 0x7530
 8008326:	f7ff ff33 	bl	8008190 <SD_CheckStatusWithTimeout>
 800832a:	4603      	mov	r3, r0
 800832c:	2b00      	cmp	r3, #0
 800832e:	da01      	bge.n	8008334 <SD_write+0x2c>
  {
    return res;
 8008330:	7dfb      	ldrb	r3, [r7, #23]
 8008332:	e038      	b.n	80083a6 <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8008334:	683a      	ldr	r2, [r7, #0]
 8008336:	6879      	ldr	r1, [r7, #4]
 8008338:	68b8      	ldr	r0, [r7, #8]
 800833a:	f7ff fea3 	bl	8008084 <BSP_SD_WriteBlocks_DMA>
 800833e:	4603      	mov	r3, r0
 8008340:	2b00      	cmp	r3, #0
 8008342:	d12f      	bne.n	80083a4 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8008344:	f7f9 fbdc 	bl	8001b00 <HAL_GetTick>
 8008348:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800834a:	bf00      	nop
 800834c:	4b18      	ldr	r3, [pc, #96]	; (80083b0 <SD_write+0xa8>)
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d108      	bne.n	8008366 <SD_write+0x5e>
 8008354:	f7f9 fbd4 	bl	8001b00 <HAL_GetTick>
 8008358:	4602      	mov	r2, r0
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	f247 522f 	movw	r2, #29999	; 0x752f
 8008362:	4293      	cmp	r3, r2
 8008364:	d9f2      	bls.n	800834c <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8008366:	4b12      	ldr	r3, [pc, #72]	; (80083b0 <SD_write+0xa8>)
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	2b00      	cmp	r3, #0
 800836c:	d102      	bne.n	8008374 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800836e:	2301      	movs	r3, #1
 8008370:	75fb      	strb	r3, [r7, #23]
 8008372:	e017      	b.n	80083a4 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8008374:	4b0e      	ldr	r3, [pc, #56]	; (80083b0 <SD_write+0xa8>)
 8008376:	2200      	movs	r2, #0
 8008378:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800837a:	f7f9 fbc1 	bl	8001b00 <HAL_GetTick>
 800837e:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008380:	e007      	b.n	8008392 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8008382:	f7ff fe99 	bl	80080b8 <BSP_SD_GetCardState>
 8008386:	4603      	mov	r3, r0
 8008388:	2b00      	cmp	r3, #0
 800838a:	d102      	bne.n	8008392 <SD_write+0x8a>
          {
            res = RES_OK;
 800838c:	2300      	movs	r3, #0
 800838e:	75fb      	strb	r3, [r7, #23]
            break;
 8008390:	e008      	b.n	80083a4 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8008392:	f7f9 fbb5 	bl	8001b00 <HAL_GetTick>
 8008396:	4602      	mov	r2, r0
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	1ad3      	subs	r3, r2, r3
 800839c:	f247 522f 	movw	r2, #29999	; 0x752f
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d9ee      	bls.n	8008382 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 80083a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3718      	adds	r7, #24
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	20004a54 	.word	0x20004a54

080083b4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b08c      	sub	sp, #48	; 0x30
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	4603      	mov	r3, r0
 80083bc:	603a      	str	r2, [r7, #0]
 80083be:	71fb      	strb	r3, [r7, #7]
 80083c0:	460b      	mov	r3, r1
 80083c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80083c4:	2301      	movs	r3, #1
 80083c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80083ca:	4b25      	ldr	r3, [pc, #148]	; (8008460 <SD_ioctl+0xac>)
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	b2db      	uxtb	r3, r3
 80083d0:	f003 0301 	and.w	r3, r3, #1
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d001      	beq.n	80083dc <SD_ioctl+0x28>
 80083d8:	2303      	movs	r3, #3
 80083da:	e03c      	b.n	8008456 <SD_ioctl+0xa2>

  switch (cmd)
 80083dc:	79bb      	ldrb	r3, [r7, #6]
 80083de:	2b03      	cmp	r3, #3
 80083e0:	d834      	bhi.n	800844c <SD_ioctl+0x98>
 80083e2:	a201      	add	r2, pc, #4	; (adr r2, 80083e8 <SD_ioctl+0x34>)
 80083e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083e8:	080083f9 	.word	0x080083f9
 80083ec:	08008401 	.word	0x08008401
 80083f0:	08008419 	.word	0x08008419
 80083f4:	08008433 	.word	0x08008433
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 80083f8:	2300      	movs	r3, #0
 80083fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80083fe:	e028      	b.n	8008452 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008400:	f107 030c 	add.w	r3, r7, #12
 8008404:	4618      	mov	r0, r3
 8008406:	f7ff fe67 	bl	80080d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800840a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008410:	2300      	movs	r3, #0
 8008412:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008416:	e01c      	b.n	8008452 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008418:	f107 030c 	add.w	r3, r7, #12
 800841c:	4618      	mov	r0, r3
 800841e:	f7ff fe5b 	bl	80080d8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8008422:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008424:	b29a      	uxth	r2, r3
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800842a:	2300      	movs	r3, #0
 800842c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8008430:	e00f      	b.n	8008452 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008432:	f107 030c 	add.w	r3, r7, #12
 8008436:	4618      	mov	r0, r3
 8008438:	f7ff fe4e 	bl	80080d8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800843c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800843e:	0a5a      	lsrs	r2, r3, #9
 8008440:	683b      	ldr	r3, [r7, #0]
 8008442:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008444:	2300      	movs	r3, #0
 8008446:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800844a:	e002      	b.n	8008452 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800844c:	2304      	movs	r3, #4
 800844e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8008452:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8008456:	4618      	mov	r0, r3
 8008458:	3730      	adds	r7, #48	; 0x30
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
 800845e:	bf00      	nop
 8008460:	20000009 	.word	0x20000009

08008464 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 8008464:	b480      	push	{r7}
 8008466:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 8008468:	4b03      	ldr	r3, [pc, #12]	; (8008478 <BSP_SD_WriteCpltCallback+0x14>)
 800846a:	2201      	movs	r2, #1
 800846c:	601a      	str	r2, [r3, #0]
}
 800846e:	bf00      	nop
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr
 8008478:	20004a54 	.word	0x20004a54

0800847c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800847c:	b480      	push	{r7}
 800847e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8008480:	4b03      	ldr	r3, [pc, #12]	; (8008490 <BSP_SD_ReadCpltCallback+0x14>)
 8008482:	2201      	movs	r2, #1
 8008484:	601a      	str	r2, [r3, #0]
}
 8008486:	bf00      	nop
 8008488:	46bd      	mov	sp, r7
 800848a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848e:	4770      	bx	lr
 8008490:	20004a58 	.word	0x20004a58

08008494 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008494:	b580      	push	{r7, lr}
 8008496:	b084      	sub	sp, #16
 8008498:	af00      	add	r7, sp, #0
 800849a:	4603      	mov	r3, r0
 800849c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800849e:	79fb      	ldrb	r3, [r7, #7]
 80084a0:	4a08      	ldr	r2, [pc, #32]	; (80084c4 <disk_status+0x30>)
 80084a2:	009b      	lsls	r3, r3, #2
 80084a4:	4413      	add	r3, r2
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	685b      	ldr	r3, [r3, #4]
 80084aa:	79fa      	ldrb	r2, [r7, #7]
 80084ac:	4905      	ldr	r1, [pc, #20]	; (80084c4 <disk_status+0x30>)
 80084ae:	440a      	add	r2, r1
 80084b0:	7a12      	ldrb	r2, [r2, #8]
 80084b2:	4610      	mov	r0, r2
 80084b4:	4798      	blx	r3
 80084b6:	4603      	mov	r3, r0
 80084b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 80084ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3710      	adds	r7, #16
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}
 80084c4:	20004a84 	.word	0x20004a84

080084c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b084      	sub	sp, #16
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	4603      	mov	r3, r0
 80084d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80084d2:	2300      	movs	r3, #0
 80084d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80084d6:	79fb      	ldrb	r3, [r7, #7]
 80084d8:	4a0d      	ldr	r2, [pc, #52]	; (8008510 <disk_initialize+0x48>)
 80084da:	5cd3      	ldrb	r3, [r2, r3]
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d111      	bne.n	8008504 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 80084e0:	79fb      	ldrb	r3, [r7, #7]
 80084e2:	4a0b      	ldr	r2, [pc, #44]	; (8008510 <disk_initialize+0x48>)
 80084e4:	2101      	movs	r1, #1
 80084e6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80084e8:	79fb      	ldrb	r3, [r7, #7]
 80084ea:	4a09      	ldr	r2, [pc, #36]	; (8008510 <disk_initialize+0x48>)
 80084ec:	009b      	lsls	r3, r3, #2
 80084ee:	4413      	add	r3, r2
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	79fa      	ldrb	r2, [r7, #7]
 80084f6:	4906      	ldr	r1, [pc, #24]	; (8008510 <disk_initialize+0x48>)
 80084f8:	440a      	add	r2, r1
 80084fa:	7a12      	ldrb	r2, [r2, #8]
 80084fc:	4610      	mov	r0, r2
 80084fe:	4798      	blx	r3
 8008500:	4603      	mov	r3, r0
 8008502:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8008504:	7bfb      	ldrb	r3, [r7, #15]
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	20004a84 	.word	0x20004a84

08008514 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008514:	b590      	push	{r4, r7, lr}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	60b9      	str	r1, [r7, #8]
 800851c:	607a      	str	r2, [r7, #4]
 800851e:	603b      	str	r3, [r7, #0]
 8008520:	4603      	mov	r3, r0
 8008522:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008524:	7bfb      	ldrb	r3, [r7, #15]
 8008526:	4a0a      	ldr	r2, [pc, #40]	; (8008550 <disk_read+0x3c>)
 8008528:	009b      	lsls	r3, r3, #2
 800852a:	4413      	add	r3, r2
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	689c      	ldr	r4, [r3, #8]
 8008530:	7bfb      	ldrb	r3, [r7, #15]
 8008532:	4a07      	ldr	r2, [pc, #28]	; (8008550 <disk_read+0x3c>)
 8008534:	4413      	add	r3, r2
 8008536:	7a18      	ldrb	r0, [r3, #8]
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	68b9      	ldr	r1, [r7, #8]
 800853e:	47a0      	blx	r4
 8008540:	4603      	mov	r3, r0
 8008542:	75fb      	strb	r3, [r7, #23]
  return res;
 8008544:	7dfb      	ldrb	r3, [r7, #23]
}
 8008546:	4618      	mov	r0, r3
 8008548:	371c      	adds	r7, #28
 800854a:	46bd      	mov	sp, r7
 800854c:	bd90      	pop	{r4, r7, pc}
 800854e:	bf00      	nop
 8008550:	20004a84 	.word	0x20004a84

08008554 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008554:	b590      	push	{r4, r7, lr}
 8008556:	b087      	sub	sp, #28
 8008558:	af00      	add	r7, sp, #0
 800855a:	60b9      	str	r1, [r7, #8]
 800855c:	607a      	str	r2, [r7, #4]
 800855e:	603b      	str	r3, [r7, #0]
 8008560:	4603      	mov	r3, r0
 8008562:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008564:	7bfb      	ldrb	r3, [r7, #15]
 8008566:	4a0a      	ldr	r2, [pc, #40]	; (8008590 <disk_write+0x3c>)
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4413      	add	r3, r2
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	68dc      	ldr	r4, [r3, #12]
 8008570:	7bfb      	ldrb	r3, [r7, #15]
 8008572:	4a07      	ldr	r2, [pc, #28]	; (8008590 <disk_write+0x3c>)
 8008574:	4413      	add	r3, r2
 8008576:	7a18      	ldrb	r0, [r3, #8]
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	68b9      	ldr	r1, [r7, #8]
 800857e:	47a0      	blx	r4
 8008580:	4603      	mov	r3, r0
 8008582:	75fb      	strb	r3, [r7, #23]
  return res;
 8008584:	7dfb      	ldrb	r3, [r7, #23]
}
 8008586:	4618      	mov	r0, r3
 8008588:	371c      	adds	r7, #28
 800858a:	46bd      	mov	sp, r7
 800858c:	bd90      	pop	{r4, r7, pc}
 800858e:	bf00      	nop
 8008590:	20004a84 	.word	0x20004a84

08008594 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	4603      	mov	r3, r0
 800859c:	603a      	str	r2, [r7, #0]
 800859e:	71fb      	strb	r3, [r7, #7]
 80085a0:	460b      	mov	r3, r1
 80085a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80085a4:	79fb      	ldrb	r3, [r7, #7]
 80085a6:	4a09      	ldr	r2, [pc, #36]	; (80085cc <disk_ioctl+0x38>)
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	4413      	add	r3, r2
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	691b      	ldr	r3, [r3, #16]
 80085b0:	79fa      	ldrb	r2, [r7, #7]
 80085b2:	4906      	ldr	r1, [pc, #24]	; (80085cc <disk_ioctl+0x38>)
 80085b4:	440a      	add	r2, r1
 80085b6:	7a10      	ldrb	r0, [r2, #8]
 80085b8:	79b9      	ldrb	r1, [r7, #6]
 80085ba:	683a      	ldr	r2, [r7, #0]
 80085bc:	4798      	blx	r3
 80085be:	4603      	mov	r3, r0
 80085c0:	73fb      	strb	r3, [r7, #15]
  return res;
 80085c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3710      	adds	r7, #16
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}
 80085cc:	20004a84 	.word	0x20004a84

080085d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80085d0:	b480      	push	{r7}
 80085d2:	b085      	sub	sp, #20
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	3301      	adds	r3, #1
 80085dc:	781b      	ldrb	r3, [r3, #0]
 80085de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80085e0:	89fb      	ldrh	r3, [r7, #14]
 80085e2:	021b      	lsls	r3, r3, #8
 80085e4:	b21a      	sxth	r2, r3
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	b21b      	sxth	r3, r3
 80085ec:	4313      	orrs	r3, r2
 80085ee:	b21b      	sxth	r3, r3
 80085f0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80085f2:	89fb      	ldrh	r3, [r7, #14]
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3714      	adds	r7, #20
 80085f8:	46bd      	mov	sp, r7
 80085fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fe:	4770      	bx	lr

08008600 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008600:	b480      	push	{r7}
 8008602:	b085      	sub	sp, #20
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	3303      	adds	r3, #3
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	021b      	lsls	r3, r3, #8
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	3202      	adds	r2, #2
 8008618:	7812      	ldrb	r2, [r2, #0]
 800861a:	4313      	orrs	r3, r2
 800861c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	021b      	lsls	r3, r3, #8
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	3201      	adds	r2, #1
 8008626:	7812      	ldrb	r2, [r2, #0]
 8008628:	4313      	orrs	r3, r2
 800862a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	021b      	lsls	r3, r3, #8
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	7812      	ldrb	r2, [r2, #0]
 8008634:	4313      	orrs	r3, r2
 8008636:	60fb      	str	r3, [r7, #12]
	return rv;
 8008638:	68fb      	ldr	r3, [r7, #12]
}
 800863a:	4618      	mov	r0, r3
 800863c:	3714      	adds	r7, #20
 800863e:	46bd      	mov	sp, r7
 8008640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008644:	4770      	bx	lr

08008646 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008646:	b480      	push	{r7}
 8008648:	b083      	sub	sp, #12
 800864a:	af00      	add	r7, sp, #0
 800864c:	6078      	str	r0, [r7, #4]
 800864e:	460b      	mov	r3, r1
 8008650:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	1c5a      	adds	r2, r3, #1
 8008656:	607a      	str	r2, [r7, #4]
 8008658:	887a      	ldrh	r2, [r7, #2]
 800865a:	b2d2      	uxtb	r2, r2
 800865c:	701a      	strb	r2, [r3, #0]
 800865e:	887b      	ldrh	r3, [r7, #2]
 8008660:	0a1b      	lsrs	r3, r3, #8
 8008662:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	1c5a      	adds	r2, r3, #1
 8008668:	607a      	str	r2, [r7, #4]
 800866a:	887a      	ldrh	r2, [r7, #2]
 800866c:	b2d2      	uxtb	r2, r2
 800866e:	701a      	strb	r2, [r3, #0]
}
 8008670:	bf00      	nop
 8008672:	370c      	adds	r7, #12
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr

0800867c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800867c:	b480      	push	{r7}
 800867e:	b083      	sub	sp, #12
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	1c5a      	adds	r2, r3, #1
 800868a:	607a      	str	r2, [r7, #4]
 800868c:	683a      	ldr	r2, [r7, #0]
 800868e:	b2d2      	uxtb	r2, r2
 8008690:	701a      	strb	r2, [r3, #0]
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	0a1b      	lsrs	r3, r3, #8
 8008696:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	1c5a      	adds	r2, r3, #1
 800869c:	607a      	str	r2, [r7, #4]
 800869e:	683a      	ldr	r2, [r7, #0]
 80086a0:	b2d2      	uxtb	r2, r2
 80086a2:	701a      	strb	r2, [r3, #0]
 80086a4:	683b      	ldr	r3, [r7, #0]
 80086a6:	0a1b      	lsrs	r3, r3, #8
 80086a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	1c5a      	adds	r2, r3, #1
 80086ae:	607a      	str	r2, [r7, #4]
 80086b0:	683a      	ldr	r2, [r7, #0]
 80086b2:	b2d2      	uxtb	r2, r2
 80086b4:	701a      	strb	r2, [r3, #0]
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	0a1b      	lsrs	r3, r3, #8
 80086ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	1c5a      	adds	r2, r3, #1
 80086c0:	607a      	str	r2, [r7, #4]
 80086c2:	683a      	ldr	r2, [r7, #0]
 80086c4:	b2d2      	uxtb	r2, r2
 80086c6:	701a      	strb	r2, [r3, #0]
}
 80086c8:	bf00      	nop
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80086d4:	b480      	push	{r7}
 80086d6:	b087      	sub	sp, #28
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80086e4:	68bb      	ldr	r3, [r7, #8]
 80086e6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d00d      	beq.n	800870a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80086ee:	693a      	ldr	r2, [r7, #16]
 80086f0:	1c53      	adds	r3, r2, #1
 80086f2:	613b      	str	r3, [r7, #16]
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	1c59      	adds	r1, r3, #1
 80086f8:	6179      	str	r1, [r7, #20]
 80086fa:	7812      	ldrb	r2, [r2, #0]
 80086fc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	3b01      	subs	r3, #1
 8008702:	607b      	str	r3, [r7, #4]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2b00      	cmp	r3, #0
 8008708:	d1f1      	bne.n	80086ee <mem_cpy+0x1a>
	}
}
 800870a:	bf00      	nop
 800870c:	371c      	adds	r7, #28
 800870e:	46bd      	mov	sp, r7
 8008710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008714:	4770      	bx	lr

08008716 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008716:	b480      	push	{r7}
 8008718:	b087      	sub	sp, #28
 800871a:	af00      	add	r7, sp, #0
 800871c:	60f8      	str	r0, [r7, #12]
 800871e:	60b9      	str	r1, [r7, #8]
 8008720:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	1c5a      	adds	r2, r3, #1
 800872a:	617a      	str	r2, [r7, #20]
 800872c:	68ba      	ldr	r2, [r7, #8]
 800872e:	b2d2      	uxtb	r2, r2
 8008730:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	3b01      	subs	r3, #1
 8008736:	607b      	str	r3, [r7, #4]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d1f3      	bne.n	8008726 <mem_set+0x10>
}
 800873e:	bf00      	nop
 8008740:	bf00      	nop
 8008742:	371c      	adds	r7, #28
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800874c:	b480      	push	{r7}
 800874e:	b089      	sub	sp, #36	; 0x24
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	61fb      	str	r3, [r7, #28]
 800875c:	68bb      	ldr	r3, [r7, #8]
 800875e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8008760:	2300      	movs	r3, #0
 8008762:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008764:	69fb      	ldr	r3, [r7, #28]
 8008766:	1c5a      	adds	r2, r3, #1
 8008768:	61fa      	str	r2, [r7, #28]
 800876a:	781b      	ldrb	r3, [r3, #0]
 800876c:	4619      	mov	r1, r3
 800876e:	69bb      	ldr	r3, [r7, #24]
 8008770:	1c5a      	adds	r2, r3, #1
 8008772:	61ba      	str	r2, [r7, #24]
 8008774:	781b      	ldrb	r3, [r3, #0]
 8008776:	1acb      	subs	r3, r1, r3
 8008778:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	3b01      	subs	r3, #1
 800877e:	607b      	str	r3, [r7, #4]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2b00      	cmp	r3, #0
 8008784:	d002      	beq.n	800878c <mem_cmp+0x40>
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d0eb      	beq.n	8008764 <mem_cmp+0x18>

	return r;
 800878c:	697b      	ldr	r3, [r7, #20]
}
 800878e:	4618      	mov	r0, r3
 8008790:	3724      	adds	r7, #36	; 0x24
 8008792:	46bd      	mov	sp, r7
 8008794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008798:	4770      	bx	lr

0800879a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800879a:	b480      	push	{r7}
 800879c:	b083      	sub	sp, #12
 800879e:	af00      	add	r7, sp, #0
 80087a0:	6078      	str	r0, [r7, #4]
 80087a2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80087a4:	e002      	b.n	80087ac <chk_chr+0x12>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	3301      	adds	r3, #1
 80087aa:	607b      	str	r3, [r7, #4]
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	781b      	ldrb	r3, [r3, #0]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d005      	beq.n	80087c0 <chk_chr+0x26>
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	781b      	ldrb	r3, [r3, #0]
 80087b8:	461a      	mov	r2, r3
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	4293      	cmp	r3, r2
 80087be:	d1f2      	bne.n	80087a6 <chk_chr+0xc>
	return *str;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	781b      	ldrb	r3, [r3, #0]
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	370c      	adds	r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b085      	sub	sp, #20
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80087da:	2300      	movs	r3, #0
 80087dc:	60bb      	str	r3, [r7, #8]
 80087de:	68bb      	ldr	r3, [r7, #8]
 80087e0:	60fb      	str	r3, [r7, #12]
 80087e2:	e029      	b.n	8008838 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80087e4:	4a27      	ldr	r2, [pc, #156]	; (8008884 <chk_lock+0xb4>)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	011b      	lsls	r3, r3, #4
 80087ea:	4413      	add	r3, r2
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d01d      	beq.n	800882e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80087f2:	4a24      	ldr	r2, [pc, #144]	; (8008884 <chk_lock+0xb4>)
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	011b      	lsls	r3, r3, #4
 80087f8:	4413      	add	r3, r2
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	429a      	cmp	r2, r3
 8008802:	d116      	bne.n	8008832 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008804:	4a1f      	ldr	r2, [pc, #124]	; (8008884 <chk_lock+0xb4>)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	011b      	lsls	r3, r3, #4
 800880a:	4413      	add	r3, r2
 800880c:	3304      	adds	r3, #4
 800880e:	681a      	ldr	r2, [r3, #0]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008814:	429a      	cmp	r2, r3
 8008816:	d10c      	bne.n	8008832 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008818:	4a1a      	ldr	r2, [pc, #104]	; (8008884 <chk_lock+0xb4>)
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	011b      	lsls	r3, r3, #4
 800881e:	4413      	add	r3, r2
 8008820:	3308      	adds	r3, #8
 8008822:	681a      	ldr	r2, [r3, #0]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008828:	429a      	cmp	r2, r3
 800882a:	d102      	bne.n	8008832 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800882c:	e007      	b.n	800883e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800882e:	2301      	movs	r3, #1
 8008830:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	3301      	adds	r3, #1
 8008836:	60fb      	str	r3, [r7, #12]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2b01      	cmp	r3, #1
 800883c:	d9d2      	bls.n	80087e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	2b02      	cmp	r3, #2
 8008842:	d109      	bne.n	8008858 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d102      	bne.n	8008850 <chk_lock+0x80>
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	2b02      	cmp	r3, #2
 800884e:	d101      	bne.n	8008854 <chk_lock+0x84>
 8008850:	2300      	movs	r3, #0
 8008852:	e010      	b.n	8008876 <chk_lock+0xa6>
 8008854:	2312      	movs	r3, #18
 8008856:	e00e      	b.n	8008876 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d108      	bne.n	8008870 <chk_lock+0xa0>
 800885e:	4a09      	ldr	r2, [pc, #36]	; (8008884 <chk_lock+0xb4>)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	011b      	lsls	r3, r3, #4
 8008864:	4413      	add	r3, r2
 8008866:	330c      	adds	r3, #12
 8008868:	881b      	ldrh	r3, [r3, #0]
 800886a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800886e:	d101      	bne.n	8008874 <chk_lock+0xa4>
 8008870:	2310      	movs	r3, #16
 8008872:	e000      	b.n	8008876 <chk_lock+0xa6>
 8008874:	2300      	movs	r3, #0
}
 8008876:	4618      	mov	r0, r3
 8008878:	3714      	adds	r7, #20
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop
 8008884:	20004a64 	.word	0x20004a64

08008888 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008888:	b480      	push	{r7}
 800888a:	b083      	sub	sp, #12
 800888c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800888e:	2300      	movs	r3, #0
 8008890:	607b      	str	r3, [r7, #4]
 8008892:	e002      	b.n	800889a <enq_lock+0x12>
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	3301      	adds	r3, #1
 8008898:	607b      	str	r3, [r7, #4]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	2b01      	cmp	r3, #1
 800889e:	d806      	bhi.n	80088ae <enq_lock+0x26>
 80088a0:	4a09      	ldr	r2, [pc, #36]	; (80088c8 <enq_lock+0x40>)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	011b      	lsls	r3, r3, #4
 80088a6:	4413      	add	r3, r2
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d1f2      	bne.n	8008894 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2b02      	cmp	r3, #2
 80088b2:	bf14      	ite	ne
 80088b4:	2301      	movne	r3, #1
 80088b6:	2300      	moveq	r3, #0
 80088b8:	b2db      	uxtb	r3, r3
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	370c      	adds	r7, #12
 80088be:	46bd      	mov	sp, r7
 80088c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c4:	4770      	bx	lr
 80088c6:	bf00      	nop
 80088c8:	20004a64 	.word	0x20004a64

080088cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80088d6:	2300      	movs	r3, #0
 80088d8:	60fb      	str	r3, [r7, #12]
 80088da:	e01f      	b.n	800891c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80088dc:	4a41      	ldr	r2, [pc, #260]	; (80089e4 <inc_lock+0x118>)
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	011b      	lsls	r3, r3, #4
 80088e2:	4413      	add	r3, r2
 80088e4:	681a      	ldr	r2, [r3, #0]
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	429a      	cmp	r2, r3
 80088ec:	d113      	bne.n	8008916 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80088ee:	4a3d      	ldr	r2, [pc, #244]	; (80089e4 <inc_lock+0x118>)
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	011b      	lsls	r3, r3, #4
 80088f4:	4413      	add	r3, r2
 80088f6:	3304      	adds	r3, #4
 80088f8:	681a      	ldr	r2, [r3, #0]
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80088fe:	429a      	cmp	r2, r3
 8008900:	d109      	bne.n	8008916 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008902:	4a38      	ldr	r2, [pc, #224]	; (80089e4 <inc_lock+0x118>)
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	011b      	lsls	r3, r3, #4
 8008908:	4413      	add	r3, r2
 800890a:	3308      	adds	r3, #8
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008912:	429a      	cmp	r2, r3
 8008914:	d006      	beq.n	8008924 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	3301      	adds	r3, #1
 800891a:	60fb      	str	r3, [r7, #12]
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	2b01      	cmp	r3, #1
 8008920:	d9dc      	bls.n	80088dc <inc_lock+0x10>
 8008922:	e000      	b.n	8008926 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008924:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	2b02      	cmp	r3, #2
 800892a:	d132      	bne.n	8008992 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800892c:	2300      	movs	r3, #0
 800892e:	60fb      	str	r3, [r7, #12]
 8008930:	e002      	b.n	8008938 <inc_lock+0x6c>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	3301      	adds	r3, #1
 8008936:	60fb      	str	r3, [r7, #12]
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2b01      	cmp	r3, #1
 800893c:	d806      	bhi.n	800894c <inc_lock+0x80>
 800893e:	4a29      	ldr	r2, [pc, #164]	; (80089e4 <inc_lock+0x118>)
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	011b      	lsls	r3, r3, #4
 8008944:	4413      	add	r3, r2
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d1f2      	bne.n	8008932 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	2b02      	cmp	r3, #2
 8008950:	d101      	bne.n	8008956 <inc_lock+0x8a>
 8008952:	2300      	movs	r3, #0
 8008954:	e040      	b.n	80089d8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681a      	ldr	r2, [r3, #0]
 800895a:	4922      	ldr	r1, [pc, #136]	; (80089e4 <inc_lock+0x118>)
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	011b      	lsls	r3, r3, #4
 8008960:	440b      	add	r3, r1
 8008962:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	689a      	ldr	r2, [r3, #8]
 8008968:	491e      	ldr	r1, [pc, #120]	; (80089e4 <inc_lock+0x118>)
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	011b      	lsls	r3, r3, #4
 800896e:	440b      	add	r3, r1
 8008970:	3304      	adds	r3, #4
 8008972:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	695a      	ldr	r2, [r3, #20]
 8008978:	491a      	ldr	r1, [pc, #104]	; (80089e4 <inc_lock+0x118>)
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	011b      	lsls	r3, r3, #4
 800897e:	440b      	add	r3, r1
 8008980:	3308      	adds	r3, #8
 8008982:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008984:	4a17      	ldr	r2, [pc, #92]	; (80089e4 <inc_lock+0x118>)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	011b      	lsls	r3, r3, #4
 800898a:	4413      	add	r3, r2
 800898c:	330c      	adds	r3, #12
 800898e:	2200      	movs	r2, #0
 8008990:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	2b00      	cmp	r3, #0
 8008996:	d009      	beq.n	80089ac <inc_lock+0xe0>
 8008998:	4a12      	ldr	r2, [pc, #72]	; (80089e4 <inc_lock+0x118>)
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	011b      	lsls	r3, r3, #4
 800899e:	4413      	add	r3, r2
 80089a0:	330c      	adds	r3, #12
 80089a2:	881b      	ldrh	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d001      	beq.n	80089ac <inc_lock+0xe0>
 80089a8:	2300      	movs	r3, #0
 80089aa:	e015      	b.n	80089d8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d108      	bne.n	80089c4 <inc_lock+0xf8>
 80089b2:	4a0c      	ldr	r2, [pc, #48]	; (80089e4 <inc_lock+0x118>)
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	011b      	lsls	r3, r3, #4
 80089b8:	4413      	add	r3, r2
 80089ba:	330c      	adds	r3, #12
 80089bc:	881b      	ldrh	r3, [r3, #0]
 80089be:	3301      	adds	r3, #1
 80089c0:	b29a      	uxth	r2, r3
 80089c2:	e001      	b.n	80089c8 <inc_lock+0xfc>
 80089c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80089c8:	4906      	ldr	r1, [pc, #24]	; (80089e4 <inc_lock+0x118>)
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	011b      	lsls	r3, r3, #4
 80089ce:	440b      	add	r3, r1
 80089d0:	330c      	adds	r3, #12
 80089d2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	3301      	adds	r3, #1
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3714      	adds	r7, #20
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr
 80089e4:	20004a64 	.word	0x20004a64

080089e8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b085      	sub	sp, #20
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	3b01      	subs	r3, #1
 80089f4:	607b      	str	r3, [r7, #4]
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2b01      	cmp	r3, #1
 80089fa:	d825      	bhi.n	8008a48 <dec_lock+0x60>
		n = Files[i].ctr;
 80089fc:	4a17      	ldr	r2, [pc, #92]	; (8008a5c <dec_lock+0x74>)
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	011b      	lsls	r3, r3, #4
 8008a02:	4413      	add	r3, r2
 8008a04:	330c      	adds	r3, #12
 8008a06:	881b      	ldrh	r3, [r3, #0]
 8008a08:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008a0a:	89fb      	ldrh	r3, [r7, #14]
 8008a0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a10:	d101      	bne.n	8008a16 <dec_lock+0x2e>
 8008a12:	2300      	movs	r3, #0
 8008a14:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008a16:	89fb      	ldrh	r3, [r7, #14]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d002      	beq.n	8008a22 <dec_lock+0x3a>
 8008a1c:	89fb      	ldrh	r3, [r7, #14]
 8008a1e:	3b01      	subs	r3, #1
 8008a20:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008a22:	4a0e      	ldr	r2, [pc, #56]	; (8008a5c <dec_lock+0x74>)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	011b      	lsls	r3, r3, #4
 8008a28:	4413      	add	r3, r2
 8008a2a:	330c      	adds	r3, #12
 8008a2c:	89fa      	ldrh	r2, [r7, #14]
 8008a2e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008a30:	89fb      	ldrh	r3, [r7, #14]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d105      	bne.n	8008a42 <dec_lock+0x5a>
 8008a36:	4a09      	ldr	r2, [pc, #36]	; (8008a5c <dec_lock+0x74>)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	011b      	lsls	r3, r3, #4
 8008a3c:	4413      	add	r3, r2
 8008a3e:	2200      	movs	r2, #0
 8008a40:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008a42:	2300      	movs	r3, #0
 8008a44:	737b      	strb	r3, [r7, #13]
 8008a46:	e001      	b.n	8008a4c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008a48:	2302      	movs	r3, #2
 8008a4a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008a4c:	7b7b      	ldrb	r3, [r7, #13]
}
 8008a4e:	4618      	mov	r0, r3
 8008a50:	3714      	adds	r7, #20
 8008a52:	46bd      	mov	sp, r7
 8008a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a58:	4770      	bx	lr
 8008a5a:	bf00      	nop
 8008a5c:	20004a64 	.word	0x20004a64

08008a60 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008a68:	2300      	movs	r3, #0
 8008a6a:	60fb      	str	r3, [r7, #12]
 8008a6c:	e010      	b.n	8008a90 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a6e:	4a0d      	ldr	r2, [pc, #52]	; (8008aa4 <clear_lock+0x44>)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	011b      	lsls	r3, r3, #4
 8008a74:	4413      	add	r3, r2
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	687a      	ldr	r2, [r7, #4]
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d105      	bne.n	8008a8a <clear_lock+0x2a>
 8008a7e:	4a09      	ldr	r2, [pc, #36]	; (8008aa4 <clear_lock+0x44>)
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	011b      	lsls	r3, r3, #4
 8008a84:	4413      	add	r3, r2
 8008a86:	2200      	movs	r2, #0
 8008a88:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	3301      	adds	r3, #1
 8008a8e:	60fb      	str	r3, [r7, #12]
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d9eb      	bls.n	8008a6e <clear_lock+0xe>
	}
}
 8008a96:	bf00      	nop
 8008a98:	bf00      	nop
 8008a9a:	3714      	adds	r7, #20
 8008a9c:	46bd      	mov	sp, r7
 8008a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa2:	4770      	bx	lr
 8008aa4:	20004a64 	.word	0x20004a64

08008aa8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	78db      	ldrb	r3, [r3, #3]
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d034      	beq.n	8008b26 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ac0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	7858      	ldrb	r0, [r3, #1]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008acc:	2301      	movs	r3, #1
 8008ace:	697a      	ldr	r2, [r7, #20]
 8008ad0:	f7ff fd40 	bl	8008554 <disk_write>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d002      	beq.n	8008ae0 <sync_window+0x38>
			res = FR_DISK_ERR;
 8008ada:	2301      	movs	r3, #1
 8008adc:	73fb      	strb	r3, [r7, #15]
 8008ade:	e022      	b.n	8008b26 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6a1b      	ldr	r3, [r3, #32]
 8008aea:	697a      	ldr	r2, [r7, #20]
 8008aec:	1ad2      	subs	r2, r2, r3
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	429a      	cmp	r2, r3
 8008af4:	d217      	bcs.n	8008b26 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	789b      	ldrb	r3, [r3, #2]
 8008afa:	613b      	str	r3, [r7, #16]
 8008afc:	e010      	b.n	8008b20 <sync_window+0x78>
					wsect += fs->fsize;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	699b      	ldr	r3, [r3, #24]
 8008b02:	697a      	ldr	r2, [r7, #20]
 8008b04:	4413      	add	r3, r2
 8008b06:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	7858      	ldrb	r0, [r3, #1]
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008b12:	2301      	movs	r3, #1
 8008b14:	697a      	ldr	r2, [r7, #20]
 8008b16:	f7ff fd1d 	bl	8008554 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	613b      	str	r3, [r7, #16]
 8008b20:	693b      	ldr	r3, [r7, #16]
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	d8eb      	bhi.n	8008afe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008b26:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b28:	4618      	mov	r0, r3
 8008b2a:	3718      	adds	r7, #24
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b42:	683a      	ldr	r2, [r7, #0]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	d01b      	beq.n	8008b80 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f7ff ffad 	bl	8008aa8 <sync_window>
 8008b4e:	4603      	mov	r3, r0
 8008b50:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008b52:	7bfb      	ldrb	r3, [r7, #15]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d113      	bne.n	8008b80 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	7858      	ldrb	r0, [r3, #1]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008b62:	2301      	movs	r3, #1
 8008b64:	683a      	ldr	r2, [r7, #0]
 8008b66:	f7ff fcd5 	bl	8008514 <disk_read>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d004      	beq.n	8008b7a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008b70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b74:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008b76:	2301      	movs	r3, #1
 8008b78:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	683a      	ldr	r2, [r7, #0]
 8008b7e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8008b80:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
	...

08008b8c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008b8c:	b580      	push	{r7, lr}
 8008b8e:	b084      	sub	sp, #16
 8008b90:	af00      	add	r7, sp, #0
 8008b92:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f7ff ff87 	bl	8008aa8 <sync_window>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008b9e:	7bfb      	ldrb	r3, [r7, #15]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d158      	bne.n	8008c56 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	2b03      	cmp	r3, #3
 8008baa:	d148      	bne.n	8008c3e <sync_fs+0xb2>
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	791b      	ldrb	r3, [r3, #4]
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d144      	bne.n	8008c3e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	3330      	adds	r3, #48	; 0x30
 8008bb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008bbc:	2100      	movs	r1, #0
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f7ff fda9 	bl	8008716 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	3330      	adds	r3, #48	; 0x30
 8008bc8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008bcc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7ff fd38 	bl	8008646 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	3330      	adds	r3, #48	; 0x30
 8008bda:	4921      	ldr	r1, [pc, #132]	; (8008c60 <sync_fs+0xd4>)
 8008bdc:	4618      	mov	r0, r3
 8008bde:	f7ff fd4d 	bl	800867c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	3330      	adds	r3, #48	; 0x30
 8008be6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008bea:	491e      	ldr	r1, [pc, #120]	; (8008c64 <sync_fs+0xd8>)
 8008bec:	4618      	mov	r0, r3
 8008bee:	f7ff fd45 	bl	800867c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	3330      	adds	r3, #48	; 0x30
 8008bf6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	691b      	ldr	r3, [r3, #16]
 8008bfe:	4619      	mov	r1, r3
 8008c00:	4610      	mov	r0, r2
 8008c02:	f7ff fd3b 	bl	800867c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	3330      	adds	r3, #48	; 0x30
 8008c0a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	68db      	ldr	r3, [r3, #12]
 8008c12:	4619      	mov	r1, r3
 8008c14:	4610      	mov	r0, r2
 8008c16:	f7ff fd31 	bl	800867c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	69db      	ldr	r3, [r3, #28]
 8008c1e:	1c5a      	adds	r2, r3, #1
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	7858      	ldrb	r0, [r3, #1]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c32:	2301      	movs	r3, #1
 8008c34:	f7ff fc8e 	bl	8008554 <disk_write>
			fs->fsi_flag = 0;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	785b      	ldrb	r3, [r3, #1]
 8008c42:	2200      	movs	r2, #0
 8008c44:	2100      	movs	r1, #0
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7ff fca4 	bl	8008594 <disk_ioctl>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d001      	beq.n	8008c56 <sync_fs+0xca>
 8008c52:	2301      	movs	r3, #1
 8008c54:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c58:	4618      	mov	r0, r3
 8008c5a:	3710      	adds	r7, #16
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bd80      	pop	{r7, pc}
 8008c60:	41615252 	.word	0x41615252
 8008c64:	61417272 	.word	0x61417272

08008c68 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	b083      	sub	sp, #12
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	3b02      	subs	r3, #2
 8008c76:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	695b      	ldr	r3, [r3, #20]
 8008c7c:	3b02      	subs	r3, #2
 8008c7e:	683a      	ldr	r2, [r7, #0]
 8008c80:	429a      	cmp	r2, r3
 8008c82:	d301      	bcc.n	8008c88 <clust2sect+0x20>
 8008c84:	2300      	movs	r3, #0
 8008c86:	e008      	b.n	8008c9a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	895b      	ldrh	r3, [r3, #10]
 8008c8c:	461a      	mov	r2, r3
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	fb03 f202 	mul.w	r2, r3, r2
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c98:	4413      	add	r3, r2
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	370c      	adds	r7, #12
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ca4:	4770      	bx	lr

08008ca6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008ca6:	b580      	push	{r7, lr}
 8008ca8:	b086      	sub	sp, #24
 8008caa:	af00      	add	r7, sp, #0
 8008cac:	6078      	str	r0, [r7, #4]
 8008cae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008cb6:	683b      	ldr	r3, [r7, #0]
 8008cb8:	2b01      	cmp	r3, #1
 8008cba:	d904      	bls.n	8008cc6 <get_fat+0x20>
 8008cbc:	693b      	ldr	r3, [r7, #16]
 8008cbe:	695b      	ldr	r3, [r3, #20]
 8008cc0:	683a      	ldr	r2, [r7, #0]
 8008cc2:	429a      	cmp	r2, r3
 8008cc4:	d302      	bcc.n	8008ccc <get_fat+0x26>
		val = 1;	/* Internal error */
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	617b      	str	r3, [r7, #20]
 8008cca:	e08f      	b.n	8008dec <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008ccc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008cd0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	2b03      	cmp	r3, #3
 8008cd8:	d062      	beq.n	8008da0 <get_fat+0xfa>
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	dc7c      	bgt.n	8008dd8 <get_fat+0x132>
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d002      	beq.n	8008ce8 <get_fat+0x42>
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d042      	beq.n	8008d6c <get_fat+0xc6>
 8008ce6:	e077      	b.n	8008dd8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	60fb      	str	r3, [r7, #12]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	085b      	lsrs	r3, r3, #1
 8008cf0:	68fa      	ldr	r2, [r7, #12]
 8008cf2:	4413      	add	r3, r2
 8008cf4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	6a1a      	ldr	r2, [r3, #32]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	0a5b      	lsrs	r3, r3, #9
 8008cfe:	4413      	add	r3, r2
 8008d00:	4619      	mov	r1, r3
 8008d02:	6938      	ldr	r0, [r7, #16]
 8008d04:	f7ff ff14 	bl	8008b30 <move_window>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d167      	bne.n	8008dde <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	1c5a      	adds	r2, r3, #1
 8008d12:	60fa      	str	r2, [r7, #12]
 8008d14:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d18:	693a      	ldr	r2, [r7, #16]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008d20:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008d22:	693b      	ldr	r3, [r7, #16]
 8008d24:	6a1a      	ldr	r2, [r3, #32]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	0a5b      	lsrs	r3, r3, #9
 8008d2a:	4413      	add	r3, r2
 8008d2c:	4619      	mov	r1, r3
 8008d2e:	6938      	ldr	r0, [r7, #16]
 8008d30:	f7ff fefe 	bl	8008b30 <move_window>
 8008d34:	4603      	mov	r3, r0
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d153      	bne.n	8008de2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d40:	693a      	ldr	r2, [r7, #16]
 8008d42:	4413      	add	r3, r2
 8008d44:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008d48:	021b      	lsls	r3, r3, #8
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	68bb      	ldr	r3, [r7, #8]
 8008d4e:	4313      	orrs	r3, r2
 8008d50:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	f003 0301 	and.w	r3, r3, #1
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d002      	beq.n	8008d62 <get_fat+0xbc>
 8008d5c:	68bb      	ldr	r3, [r7, #8]
 8008d5e:	091b      	lsrs	r3, r3, #4
 8008d60:	e002      	b.n	8008d68 <get_fat+0xc2>
 8008d62:	68bb      	ldr	r3, [r7, #8]
 8008d64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d68:	617b      	str	r3, [r7, #20]
			break;
 8008d6a:	e03f      	b.n	8008dec <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	6a1a      	ldr	r2, [r3, #32]
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	0a1b      	lsrs	r3, r3, #8
 8008d74:	4413      	add	r3, r2
 8008d76:	4619      	mov	r1, r3
 8008d78:	6938      	ldr	r0, [r7, #16]
 8008d7a:	f7ff fed9 	bl	8008b30 <move_window>
 8008d7e:	4603      	mov	r3, r0
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d130      	bne.n	8008de6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008d84:	693b      	ldr	r3, [r7, #16]
 8008d86:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	005b      	lsls	r3, r3, #1
 8008d8e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008d92:	4413      	add	r3, r2
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7ff fc1b 	bl	80085d0 <ld_word>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	617b      	str	r3, [r7, #20]
			break;
 8008d9e:	e025      	b.n	8008dec <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	6a1a      	ldr	r2, [r3, #32]
 8008da4:	683b      	ldr	r3, [r7, #0]
 8008da6:	09db      	lsrs	r3, r3, #7
 8008da8:	4413      	add	r3, r2
 8008daa:	4619      	mov	r1, r3
 8008dac:	6938      	ldr	r0, [r7, #16]
 8008dae:	f7ff febf 	bl	8008b30 <move_window>
 8008db2:	4603      	mov	r3, r0
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d118      	bne.n	8008dea <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008db8:	693b      	ldr	r3, [r7, #16]
 8008dba:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008dc6:	4413      	add	r3, r2
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7ff fc19 	bl	8008600 <ld_dword>
 8008dce:	4603      	mov	r3, r0
 8008dd0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008dd4:	617b      	str	r3, [r7, #20]
			break;
 8008dd6:	e009      	b.n	8008dec <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008dd8:	2301      	movs	r3, #1
 8008dda:	617b      	str	r3, [r7, #20]
 8008ddc:	e006      	b.n	8008dec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008dde:	bf00      	nop
 8008de0:	e004      	b.n	8008dec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008de2:	bf00      	nop
 8008de4:	e002      	b.n	8008dec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008de6:	bf00      	nop
 8008de8:	e000      	b.n	8008dec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008dea:	bf00      	nop
		}
	}

	return val;
 8008dec:	697b      	ldr	r3, [r7, #20]
}
 8008dee:	4618      	mov	r0, r3
 8008df0:	3718      	adds	r7, #24
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}

08008df6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008df6:	b590      	push	{r4, r7, lr}
 8008df8:	b089      	sub	sp, #36	; 0x24
 8008dfa:	af00      	add	r7, sp, #0
 8008dfc:	60f8      	str	r0, [r7, #12]
 8008dfe:	60b9      	str	r1, [r7, #8]
 8008e00:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008e02:	2302      	movs	r3, #2
 8008e04:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	f240 80d2 	bls.w	8008fb2 <put_fat+0x1bc>
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	695b      	ldr	r3, [r3, #20]
 8008e12:	68ba      	ldr	r2, [r7, #8]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	f080 80cc 	bcs.w	8008fb2 <put_fat+0x1bc>
		switch (fs->fs_type) {
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	781b      	ldrb	r3, [r3, #0]
 8008e1e:	2b03      	cmp	r3, #3
 8008e20:	f000 8096 	beq.w	8008f50 <put_fat+0x15a>
 8008e24:	2b03      	cmp	r3, #3
 8008e26:	f300 80cd 	bgt.w	8008fc4 <put_fat+0x1ce>
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d002      	beq.n	8008e34 <put_fat+0x3e>
 8008e2e:	2b02      	cmp	r3, #2
 8008e30:	d06e      	beq.n	8008f10 <put_fat+0x11a>
 8008e32:	e0c7      	b.n	8008fc4 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008e34:	68bb      	ldr	r3, [r7, #8]
 8008e36:	61bb      	str	r3, [r7, #24]
 8008e38:	69bb      	ldr	r3, [r7, #24]
 8008e3a:	085b      	lsrs	r3, r3, #1
 8008e3c:	69ba      	ldr	r2, [r7, #24]
 8008e3e:	4413      	add	r3, r2
 8008e40:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	6a1a      	ldr	r2, [r3, #32]
 8008e46:	69bb      	ldr	r3, [r7, #24]
 8008e48:	0a5b      	lsrs	r3, r3, #9
 8008e4a:	4413      	add	r3, r2
 8008e4c:	4619      	mov	r1, r3
 8008e4e:	68f8      	ldr	r0, [r7, #12]
 8008e50:	f7ff fe6e 	bl	8008b30 <move_window>
 8008e54:	4603      	mov	r3, r0
 8008e56:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008e58:	7ffb      	ldrb	r3, [r7, #31]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f040 80ab 	bne.w	8008fb6 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008e66:	69bb      	ldr	r3, [r7, #24]
 8008e68:	1c59      	adds	r1, r3, #1
 8008e6a:	61b9      	str	r1, [r7, #24]
 8008e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e70:	4413      	add	r3, r2
 8008e72:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8008e74:	68bb      	ldr	r3, [r7, #8]
 8008e76:	f003 0301 	and.w	r3, r3, #1
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d00d      	beq.n	8008e9a <put_fat+0xa4>
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	b25b      	sxtb	r3, r3
 8008e84:	f003 030f 	and.w	r3, r3, #15
 8008e88:	b25a      	sxtb	r2, r3
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	b2db      	uxtb	r3, r3
 8008e8e:	011b      	lsls	r3, r3, #4
 8008e90:	b25b      	sxtb	r3, r3
 8008e92:	4313      	orrs	r3, r2
 8008e94:	b25b      	sxtb	r3, r3
 8008e96:	b2db      	uxtb	r3, r3
 8008e98:	e001      	b.n	8008e9e <put_fat+0xa8>
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	b2db      	uxtb	r3, r3
 8008e9e:	697a      	ldr	r2, [r7, #20]
 8008ea0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	6a1a      	ldr	r2, [r3, #32]
 8008eac:	69bb      	ldr	r3, [r7, #24]
 8008eae:	0a5b      	lsrs	r3, r3, #9
 8008eb0:	4413      	add	r3, r2
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	68f8      	ldr	r0, [r7, #12]
 8008eb6:	f7ff fe3b 	bl	8008b30 <move_window>
 8008eba:	4603      	mov	r3, r0
 8008ebc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008ebe:	7ffb      	ldrb	r3, [r7, #31]
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d17a      	bne.n	8008fba <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008eca:	69bb      	ldr	r3, [r7, #24]
 8008ecc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ed0:	4413      	add	r3, r2
 8008ed2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	f003 0301 	and.w	r3, r3, #1
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d003      	beq.n	8008ee6 <put_fat+0xf0>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	091b      	lsrs	r3, r3, #4
 8008ee2:	b2db      	uxtb	r3, r3
 8008ee4:	e00e      	b.n	8008f04 <put_fat+0x10e>
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	b25b      	sxtb	r3, r3
 8008eec:	f023 030f 	bic.w	r3, r3, #15
 8008ef0:	b25a      	sxtb	r2, r3
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	0a1b      	lsrs	r3, r3, #8
 8008ef6:	b25b      	sxtb	r3, r3
 8008ef8:	f003 030f 	and.w	r3, r3, #15
 8008efc:	b25b      	sxtb	r3, r3
 8008efe:	4313      	orrs	r3, r2
 8008f00:	b25b      	sxtb	r3, r3
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	697a      	ldr	r2, [r7, #20]
 8008f06:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2201      	movs	r2, #1
 8008f0c:	70da      	strb	r2, [r3, #3]
			break;
 8008f0e:	e059      	b.n	8008fc4 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6a1a      	ldr	r2, [r3, #32]
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	0a1b      	lsrs	r3, r3, #8
 8008f18:	4413      	add	r3, r2
 8008f1a:	4619      	mov	r1, r3
 8008f1c:	68f8      	ldr	r0, [r7, #12]
 8008f1e:	f7ff fe07 	bl	8008b30 <move_window>
 8008f22:	4603      	mov	r3, r0
 8008f24:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f26:	7ffb      	ldrb	r3, [r7, #31]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d148      	bne.n	8008fbe <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f32:	68bb      	ldr	r3, [r7, #8]
 8008f34:	005b      	lsls	r3, r3, #1
 8008f36:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8008f3a:	4413      	add	r3, r2
 8008f3c:	687a      	ldr	r2, [r7, #4]
 8008f3e:	b292      	uxth	r2, r2
 8008f40:	4611      	mov	r1, r2
 8008f42:	4618      	mov	r0, r3
 8008f44:	f7ff fb7f 	bl	8008646 <st_word>
			fs->wflag = 1;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	2201      	movs	r2, #1
 8008f4c:	70da      	strb	r2, [r3, #3]
			break;
 8008f4e:	e039      	b.n	8008fc4 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	6a1a      	ldr	r2, [r3, #32]
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	09db      	lsrs	r3, r3, #7
 8008f58:	4413      	add	r3, r2
 8008f5a:	4619      	mov	r1, r3
 8008f5c:	68f8      	ldr	r0, [r7, #12]
 8008f5e:	f7ff fde7 	bl	8008b30 <move_window>
 8008f62:	4603      	mov	r3, r0
 8008f64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008f66:	7ffb      	ldrb	r3, [r7, #31]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d12a      	bne.n	8008fc2 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	009b      	lsls	r3, r3, #2
 8008f7c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008f80:	4413      	add	r3, r2
 8008f82:	4618      	mov	r0, r3
 8008f84:	f7ff fb3c 	bl	8008600 <ld_dword>
 8008f88:	4603      	mov	r3, r0
 8008f8a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8008f8e:	4323      	orrs	r3, r4
 8008f90:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008f98:	68bb      	ldr	r3, [r7, #8]
 8008f9a:	009b      	lsls	r3, r3, #2
 8008f9c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008fa0:	4413      	add	r3, r2
 8008fa2:	6879      	ldr	r1, [r7, #4]
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7ff fb69 	bl	800867c <st_dword>
			fs->wflag = 1;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	2201      	movs	r2, #1
 8008fae:	70da      	strb	r2, [r3, #3]
			break;
 8008fb0:	e008      	b.n	8008fc4 <put_fat+0x1ce>
		}
	}
 8008fb2:	bf00      	nop
 8008fb4:	e006      	b.n	8008fc4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008fb6:	bf00      	nop
 8008fb8:	e004      	b.n	8008fc4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008fba:	bf00      	nop
 8008fbc:	e002      	b.n	8008fc4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008fbe:	bf00      	nop
 8008fc0:	e000      	b.n	8008fc4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8008fc2:	bf00      	nop
	return res;
 8008fc4:	7ffb      	ldrb	r3, [r7, #31]
}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3724      	adds	r7, #36	; 0x24
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd90      	pop	{r4, r7, pc}

08008fce <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b088      	sub	sp, #32
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	60f8      	str	r0, [r7, #12]
 8008fd6:	60b9      	str	r1, [r7, #8]
 8008fd8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008fe4:	68bb      	ldr	r3, [r7, #8]
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d904      	bls.n	8008ff4 <remove_chain+0x26>
 8008fea:	69bb      	ldr	r3, [r7, #24]
 8008fec:	695b      	ldr	r3, [r3, #20]
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d301      	bcc.n	8008ff8 <remove_chain+0x2a>
 8008ff4:	2302      	movs	r3, #2
 8008ff6:	e04b      	b.n	8009090 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00c      	beq.n	8009018 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008ffe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009002:	6879      	ldr	r1, [r7, #4]
 8009004:	69b8      	ldr	r0, [r7, #24]
 8009006:	f7ff fef6 	bl	8008df6 <put_fat>
 800900a:	4603      	mov	r3, r0
 800900c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800900e:	7ffb      	ldrb	r3, [r7, #31]
 8009010:	2b00      	cmp	r3, #0
 8009012:	d001      	beq.n	8009018 <remove_chain+0x4a>
 8009014:	7ffb      	ldrb	r3, [r7, #31]
 8009016:	e03b      	b.n	8009090 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8009018:	68b9      	ldr	r1, [r7, #8]
 800901a:	68f8      	ldr	r0, [r7, #12]
 800901c:	f7ff fe43 	bl	8008ca6 <get_fat>
 8009020:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d031      	beq.n	800908c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	2b01      	cmp	r3, #1
 800902c:	d101      	bne.n	8009032 <remove_chain+0x64>
 800902e:	2302      	movs	r3, #2
 8009030:	e02e      	b.n	8009090 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009032:	697b      	ldr	r3, [r7, #20]
 8009034:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009038:	d101      	bne.n	800903e <remove_chain+0x70>
 800903a:	2301      	movs	r3, #1
 800903c:	e028      	b.n	8009090 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800903e:	2200      	movs	r2, #0
 8009040:	68b9      	ldr	r1, [r7, #8]
 8009042:	69b8      	ldr	r0, [r7, #24]
 8009044:	f7ff fed7 	bl	8008df6 <put_fat>
 8009048:	4603      	mov	r3, r0
 800904a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800904c:	7ffb      	ldrb	r3, [r7, #31]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d001      	beq.n	8009056 <remove_chain+0x88>
 8009052:	7ffb      	ldrb	r3, [r7, #31]
 8009054:	e01c      	b.n	8009090 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8009056:	69bb      	ldr	r3, [r7, #24]
 8009058:	691a      	ldr	r2, [r3, #16]
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	695b      	ldr	r3, [r3, #20]
 800905e:	3b02      	subs	r3, #2
 8009060:	429a      	cmp	r2, r3
 8009062:	d20b      	bcs.n	800907c <remove_chain+0xae>
			fs->free_clst++;
 8009064:	69bb      	ldr	r3, [r7, #24]
 8009066:	691b      	ldr	r3, [r3, #16]
 8009068:	1c5a      	adds	r2, r3, #1
 800906a:	69bb      	ldr	r3, [r7, #24]
 800906c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	791b      	ldrb	r3, [r3, #4]
 8009072:	f043 0301 	orr.w	r3, r3, #1
 8009076:	b2da      	uxtb	r2, r3
 8009078:	69bb      	ldr	r3, [r7, #24]
 800907a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009080:	69bb      	ldr	r3, [r7, #24]
 8009082:	695b      	ldr	r3, [r3, #20]
 8009084:	68ba      	ldr	r2, [r7, #8]
 8009086:	429a      	cmp	r2, r3
 8009088:	d3c6      	bcc.n	8009018 <remove_chain+0x4a>
 800908a:	e000      	b.n	800908e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800908c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800908e:	2300      	movs	r3, #0
}
 8009090:	4618      	mov	r0, r3
 8009092:	3720      	adds	r7, #32
 8009094:	46bd      	mov	sp, r7
 8009096:	bd80      	pop	{r7, pc}

08009098 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b088      	sub	sp, #32
 800909c:	af00      	add	r7, sp, #0
 800909e:	6078      	str	r0, [r7, #4]
 80090a0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d10d      	bne.n	80090ca <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	68db      	ldr	r3, [r3, #12]
 80090b2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d004      	beq.n	80090c4 <create_chain+0x2c>
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	695b      	ldr	r3, [r3, #20]
 80090be:	69ba      	ldr	r2, [r7, #24]
 80090c0:	429a      	cmp	r2, r3
 80090c2:	d31b      	bcc.n	80090fc <create_chain+0x64>
 80090c4:	2301      	movs	r3, #1
 80090c6:	61bb      	str	r3, [r7, #24]
 80090c8:	e018      	b.n	80090fc <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80090ca:	6839      	ldr	r1, [r7, #0]
 80090cc:	6878      	ldr	r0, [r7, #4]
 80090ce:	f7ff fdea 	bl	8008ca6 <get_fat>
 80090d2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d801      	bhi.n	80090de <create_chain+0x46>
 80090da:	2301      	movs	r3, #1
 80090dc:	e070      	b.n	80091c0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090e4:	d101      	bne.n	80090ea <create_chain+0x52>
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	e06a      	b.n	80091c0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80090ea:	693b      	ldr	r3, [r7, #16]
 80090ec:	695b      	ldr	r3, [r3, #20]
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	429a      	cmp	r2, r3
 80090f2:	d201      	bcs.n	80090f8 <create_chain+0x60>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	e063      	b.n	80091c0 <create_chain+0x128>
		scl = clst;
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	3301      	adds	r3, #1
 8009104:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009106:	693b      	ldr	r3, [r7, #16]
 8009108:	695b      	ldr	r3, [r3, #20]
 800910a:	69fa      	ldr	r2, [r7, #28]
 800910c:	429a      	cmp	r2, r3
 800910e:	d307      	bcc.n	8009120 <create_chain+0x88>
				ncl = 2;
 8009110:	2302      	movs	r3, #2
 8009112:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8009114:	69fa      	ldr	r2, [r7, #28]
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	429a      	cmp	r2, r3
 800911a:	d901      	bls.n	8009120 <create_chain+0x88>
 800911c:	2300      	movs	r3, #0
 800911e:	e04f      	b.n	80091c0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009120:	69f9      	ldr	r1, [r7, #28]
 8009122:	6878      	ldr	r0, [r7, #4]
 8009124:	f7ff fdbf 	bl	8008ca6 <get_fat>
 8009128:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d00e      	beq.n	800914e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2b01      	cmp	r3, #1
 8009134:	d003      	beq.n	800913e <create_chain+0xa6>
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800913c:	d101      	bne.n	8009142 <create_chain+0xaa>
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	e03e      	b.n	80091c0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009142:	69fa      	ldr	r2, [r7, #28]
 8009144:	69bb      	ldr	r3, [r7, #24]
 8009146:	429a      	cmp	r2, r3
 8009148:	d1da      	bne.n	8009100 <create_chain+0x68>
 800914a:	2300      	movs	r3, #0
 800914c:	e038      	b.n	80091c0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800914e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009150:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009154:	69f9      	ldr	r1, [r7, #28]
 8009156:	6938      	ldr	r0, [r7, #16]
 8009158:	f7ff fe4d 	bl	8008df6 <put_fat>
 800915c:	4603      	mov	r3, r0
 800915e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009160:	7dfb      	ldrb	r3, [r7, #23]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d109      	bne.n	800917a <create_chain+0xe2>
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d006      	beq.n	800917a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800916c:	69fa      	ldr	r2, [r7, #28]
 800916e:	6839      	ldr	r1, [r7, #0]
 8009170:	6938      	ldr	r0, [r7, #16]
 8009172:	f7ff fe40 	bl	8008df6 <put_fat>
 8009176:	4603      	mov	r3, r0
 8009178:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800917a:	7dfb      	ldrb	r3, [r7, #23]
 800917c:	2b00      	cmp	r3, #0
 800917e:	d116      	bne.n	80091ae <create_chain+0x116>
		fs->last_clst = ncl;
 8009180:	693b      	ldr	r3, [r7, #16]
 8009182:	69fa      	ldr	r2, [r7, #28]
 8009184:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	691a      	ldr	r2, [r3, #16]
 800918a:	693b      	ldr	r3, [r7, #16]
 800918c:	695b      	ldr	r3, [r3, #20]
 800918e:	3b02      	subs	r3, #2
 8009190:	429a      	cmp	r2, r3
 8009192:	d804      	bhi.n	800919e <create_chain+0x106>
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	691b      	ldr	r3, [r3, #16]
 8009198:	1e5a      	subs	r2, r3, #1
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800919e:	693b      	ldr	r3, [r7, #16]
 80091a0:	791b      	ldrb	r3, [r3, #4]
 80091a2:	f043 0301 	orr.w	r3, r3, #1
 80091a6:	b2da      	uxtb	r2, r3
 80091a8:	693b      	ldr	r3, [r7, #16]
 80091aa:	711a      	strb	r2, [r3, #4]
 80091ac:	e007      	b.n	80091be <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80091ae:	7dfb      	ldrb	r3, [r7, #23]
 80091b0:	2b01      	cmp	r3, #1
 80091b2:	d102      	bne.n	80091ba <create_chain+0x122>
 80091b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80091b8:	e000      	b.n	80091bc <create_chain+0x124>
 80091ba:	2301      	movs	r3, #1
 80091bc:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80091be:	69fb      	ldr	r3, [r7, #28]
}
 80091c0:	4618      	mov	r0, r3
 80091c2:	3720      	adds	r7, #32
 80091c4:	46bd      	mov	sp, r7
 80091c6:	bd80      	pop	{r7, pc}

080091c8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b087      	sub	sp, #28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091dc:	3304      	adds	r3, #4
 80091de:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	0a5b      	lsrs	r3, r3, #9
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	8952      	ldrh	r2, [r2, #10]
 80091e8:	fbb3 f3f2 	udiv	r3, r3, r2
 80091ec:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80091ee:	693b      	ldr	r3, [r7, #16]
 80091f0:	1d1a      	adds	r2, r3, #4
 80091f2:	613a      	str	r2, [r7, #16]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d101      	bne.n	8009202 <clmt_clust+0x3a>
 80091fe:	2300      	movs	r3, #0
 8009200:	e010      	b.n	8009224 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8009202:	697a      	ldr	r2, [r7, #20]
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	429a      	cmp	r2, r3
 8009208:	d307      	bcc.n	800921a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800920a:	697a      	ldr	r2, [r7, #20]
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	1ad3      	subs	r3, r2, r3
 8009210:	617b      	str	r3, [r7, #20]
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	3304      	adds	r3, #4
 8009216:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8009218:	e7e9      	b.n	80091ee <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800921a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	681a      	ldr	r2, [r3, #0]
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	4413      	add	r3, r2
}
 8009224:	4618      	mov	r0, r3
 8009226:	371c      	adds	r7, #28
 8009228:	46bd      	mov	sp, r7
 800922a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922e:	4770      	bx	lr

08009230 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b086      	sub	sp, #24
 8009234:	af00      	add	r7, sp, #0
 8009236:	6078      	str	r0, [r7, #4]
 8009238:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009240:	683b      	ldr	r3, [r7, #0]
 8009242:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009246:	d204      	bcs.n	8009252 <dir_sdi+0x22>
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	f003 031f 	and.w	r3, r3, #31
 800924e:	2b00      	cmp	r3, #0
 8009250:	d001      	beq.n	8009256 <dir_sdi+0x26>
		return FR_INT_ERR;
 8009252:	2302      	movs	r3, #2
 8009254:	e063      	b.n	800931e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	683a      	ldr	r2, [r7, #0]
 800925a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d106      	bne.n	8009276 <dir_sdi+0x46>
 8009268:	693b      	ldr	r3, [r7, #16]
 800926a:	781b      	ldrb	r3, [r3, #0]
 800926c:	2b02      	cmp	r3, #2
 800926e:	d902      	bls.n	8009276 <dir_sdi+0x46>
		clst = fs->dirbase;
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009274:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d10c      	bne.n	8009296 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	095b      	lsrs	r3, r3, #5
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	8912      	ldrh	r2, [r2, #8]
 8009284:	4293      	cmp	r3, r2
 8009286:	d301      	bcc.n	800928c <dir_sdi+0x5c>
 8009288:	2302      	movs	r3, #2
 800928a:	e048      	b.n	800931e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	61da      	str	r2, [r3, #28]
 8009294:	e029      	b.n	80092ea <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009296:	693b      	ldr	r3, [r7, #16]
 8009298:	895b      	ldrh	r3, [r3, #10]
 800929a:	025b      	lsls	r3, r3, #9
 800929c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800929e:	e019      	b.n	80092d4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6979      	ldr	r1, [r7, #20]
 80092a4:	4618      	mov	r0, r3
 80092a6:	f7ff fcfe 	bl	8008ca6 <get_fat>
 80092aa:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80092ac:	697b      	ldr	r3, [r7, #20]
 80092ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092b2:	d101      	bne.n	80092b8 <dir_sdi+0x88>
 80092b4:	2301      	movs	r3, #1
 80092b6:	e032      	b.n	800931e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80092b8:	697b      	ldr	r3, [r7, #20]
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d904      	bls.n	80092c8 <dir_sdi+0x98>
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	695b      	ldr	r3, [r3, #20]
 80092c2:	697a      	ldr	r2, [r7, #20]
 80092c4:	429a      	cmp	r2, r3
 80092c6:	d301      	bcc.n	80092cc <dir_sdi+0x9c>
 80092c8:	2302      	movs	r3, #2
 80092ca:	e028      	b.n	800931e <dir_sdi+0xee>
			ofs -= csz;
 80092cc:	683a      	ldr	r2, [r7, #0]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	1ad3      	subs	r3, r2, r3
 80092d2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80092d4:	683a      	ldr	r2, [r7, #0]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	429a      	cmp	r2, r3
 80092da:	d2e1      	bcs.n	80092a0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80092dc:	6979      	ldr	r1, [r7, #20]
 80092de:	6938      	ldr	r0, [r7, #16]
 80092e0:	f7ff fcc2 	bl	8008c68 <clust2sect>
 80092e4:	4602      	mov	r2, r0
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	69db      	ldr	r3, [r3, #28]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d101      	bne.n	80092fc <dir_sdi+0xcc>
 80092f8:	2302      	movs	r3, #2
 80092fa:	e010      	b.n	800931e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	69da      	ldr	r2, [r3, #28]
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	0a5b      	lsrs	r3, r3, #9
 8009304:	441a      	add	r2, r3
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009316:	441a      	add	r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800931c:	2300      	movs	r3, #0
}
 800931e:	4618      	mov	r0, r3
 8009320:	3718      	adds	r7, #24
 8009322:	46bd      	mov	sp, r7
 8009324:	bd80      	pop	{r7, pc}

08009326 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009326:	b580      	push	{r7, lr}
 8009328:	b086      	sub	sp, #24
 800932a:	af00      	add	r7, sp, #0
 800932c:	6078      	str	r0, [r7, #4]
 800932e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	695b      	ldr	r3, [r3, #20]
 800933a:	3320      	adds	r3, #32
 800933c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	69db      	ldr	r3, [r3, #28]
 8009342:	2b00      	cmp	r3, #0
 8009344:	d003      	beq.n	800934e <dir_next+0x28>
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800934c:	d301      	bcc.n	8009352 <dir_next+0x2c>
 800934e:	2304      	movs	r3, #4
 8009350:	e0aa      	b.n	80094a8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009358:	2b00      	cmp	r3, #0
 800935a:	f040 8098 	bne.w	800948e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	69db      	ldr	r3, [r3, #28]
 8009362:	1c5a      	adds	r2, r3, #1
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d10b      	bne.n	8009388 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	095b      	lsrs	r3, r3, #5
 8009374:	68fa      	ldr	r2, [r7, #12]
 8009376:	8912      	ldrh	r2, [r2, #8]
 8009378:	4293      	cmp	r3, r2
 800937a:	f0c0 8088 	bcc.w	800948e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2200      	movs	r2, #0
 8009382:	61da      	str	r2, [r3, #28]
 8009384:	2304      	movs	r3, #4
 8009386:	e08f      	b.n	80094a8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	0a5b      	lsrs	r3, r3, #9
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	8952      	ldrh	r2, [r2, #10]
 8009390:	3a01      	subs	r2, #1
 8009392:	4013      	ands	r3, r2
 8009394:	2b00      	cmp	r3, #0
 8009396:	d17a      	bne.n	800948e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	699b      	ldr	r3, [r3, #24]
 800939e:	4619      	mov	r1, r3
 80093a0:	4610      	mov	r0, r2
 80093a2:	f7ff fc80 	bl	8008ca6 <get_fat>
 80093a6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80093a8:	697b      	ldr	r3, [r7, #20]
 80093aa:	2b01      	cmp	r3, #1
 80093ac:	d801      	bhi.n	80093b2 <dir_next+0x8c>
 80093ae:	2302      	movs	r3, #2
 80093b0:	e07a      	b.n	80094a8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80093b2:	697b      	ldr	r3, [r7, #20]
 80093b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80093b8:	d101      	bne.n	80093be <dir_next+0x98>
 80093ba:	2301      	movs	r3, #1
 80093bc:	e074      	b.n	80094a8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	695b      	ldr	r3, [r3, #20]
 80093c2:	697a      	ldr	r2, [r7, #20]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d358      	bcc.n	800947a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d104      	bne.n	80093d8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	2200      	movs	r2, #0
 80093d2:	61da      	str	r2, [r3, #28]
 80093d4:	2304      	movs	r3, #4
 80093d6:	e067      	b.n	80094a8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80093d8:	687a      	ldr	r2, [r7, #4]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	699b      	ldr	r3, [r3, #24]
 80093de:	4619      	mov	r1, r3
 80093e0:	4610      	mov	r0, r2
 80093e2:	f7ff fe59 	bl	8009098 <create_chain>
 80093e6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80093e8:	697b      	ldr	r3, [r7, #20]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d101      	bne.n	80093f2 <dir_next+0xcc>
 80093ee:	2307      	movs	r3, #7
 80093f0:	e05a      	b.n	80094a8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80093f2:	697b      	ldr	r3, [r7, #20]
 80093f4:	2b01      	cmp	r3, #1
 80093f6:	d101      	bne.n	80093fc <dir_next+0xd6>
 80093f8:	2302      	movs	r3, #2
 80093fa:	e055      	b.n	80094a8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80093fc:	697b      	ldr	r3, [r7, #20]
 80093fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009402:	d101      	bne.n	8009408 <dir_next+0xe2>
 8009404:	2301      	movs	r3, #1
 8009406:	e04f      	b.n	80094a8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009408:	68f8      	ldr	r0, [r7, #12]
 800940a:	f7ff fb4d 	bl	8008aa8 <sync_window>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	d001      	beq.n	8009418 <dir_next+0xf2>
 8009414:	2301      	movs	r3, #1
 8009416:	e047      	b.n	80094a8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	3330      	adds	r3, #48	; 0x30
 800941c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009420:	2100      	movs	r1, #0
 8009422:	4618      	mov	r0, r3
 8009424:	f7ff f977 	bl	8008716 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009428:	2300      	movs	r3, #0
 800942a:	613b      	str	r3, [r7, #16]
 800942c:	6979      	ldr	r1, [r7, #20]
 800942e:	68f8      	ldr	r0, [r7, #12]
 8009430:	f7ff fc1a 	bl	8008c68 <clust2sect>
 8009434:	4602      	mov	r2, r0
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	62da      	str	r2, [r3, #44]	; 0x2c
 800943a:	e012      	b.n	8009462 <dir_next+0x13c>
						fs->wflag = 1;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2201      	movs	r2, #1
 8009440:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009442:	68f8      	ldr	r0, [r7, #12]
 8009444:	f7ff fb30 	bl	8008aa8 <sync_window>
 8009448:	4603      	mov	r3, r0
 800944a:	2b00      	cmp	r3, #0
 800944c:	d001      	beq.n	8009452 <dir_next+0x12c>
 800944e:	2301      	movs	r3, #1
 8009450:	e02a      	b.n	80094a8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009452:	693b      	ldr	r3, [r7, #16]
 8009454:	3301      	adds	r3, #1
 8009456:	613b      	str	r3, [r7, #16]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800945c:	1c5a      	adds	r2, r3, #1
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	62da      	str	r2, [r3, #44]	; 0x2c
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	895b      	ldrh	r3, [r3, #10]
 8009466:	461a      	mov	r2, r3
 8009468:	693b      	ldr	r3, [r7, #16]
 800946a:	4293      	cmp	r3, r2
 800946c:	d3e6      	bcc.n	800943c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	1ad2      	subs	r2, r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	697a      	ldr	r2, [r7, #20]
 800947e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009480:	6979      	ldr	r1, [r7, #20]
 8009482:	68f8      	ldr	r0, [r7, #12]
 8009484:	f7ff fbf0 	bl	8008c68 <clust2sect>
 8009488:	4602      	mov	r2, r0
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	68ba      	ldr	r2, [r7, #8]
 8009492:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800949a:	68bb      	ldr	r3, [r7, #8]
 800949c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094a0:	441a      	add	r2, r3
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80094a6:	2300      	movs	r3, #0
}
 80094a8:	4618      	mov	r0, r3
 80094aa:	3718      	adds	r7, #24
 80094ac:	46bd      	mov	sp, r7
 80094ae:	bd80      	pop	{r7, pc}

080094b0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b086      	sub	sp, #24
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80094c0:	2100      	movs	r1, #0
 80094c2:	6878      	ldr	r0, [r7, #4]
 80094c4:	f7ff feb4 	bl	8009230 <dir_sdi>
 80094c8:	4603      	mov	r3, r0
 80094ca:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80094cc:	7dfb      	ldrb	r3, [r7, #23]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d12b      	bne.n	800952a <dir_alloc+0x7a>
		n = 0;
 80094d2:	2300      	movs	r3, #0
 80094d4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	69db      	ldr	r3, [r3, #28]
 80094da:	4619      	mov	r1, r3
 80094dc:	68f8      	ldr	r0, [r7, #12]
 80094de:	f7ff fb27 	bl	8008b30 <move_window>
 80094e2:	4603      	mov	r3, r0
 80094e4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80094e6:	7dfb      	ldrb	r3, [r7, #23]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d11d      	bne.n	8009528 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	6a1b      	ldr	r3, [r3, #32]
 80094f0:	781b      	ldrb	r3, [r3, #0]
 80094f2:	2be5      	cmp	r3, #229	; 0xe5
 80094f4:	d004      	beq.n	8009500 <dir_alloc+0x50>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	6a1b      	ldr	r3, [r3, #32]
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d107      	bne.n	8009510 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	3301      	adds	r3, #1
 8009504:	613b      	str	r3, [r7, #16]
 8009506:	693a      	ldr	r2, [r7, #16]
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	429a      	cmp	r2, r3
 800950c:	d102      	bne.n	8009514 <dir_alloc+0x64>
 800950e:	e00c      	b.n	800952a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8009510:	2300      	movs	r3, #0
 8009512:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8009514:	2101      	movs	r1, #1
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f7ff ff05 	bl	8009326 <dir_next>
 800951c:	4603      	mov	r3, r0
 800951e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009520:	7dfb      	ldrb	r3, [r7, #23]
 8009522:	2b00      	cmp	r3, #0
 8009524:	d0d7      	beq.n	80094d6 <dir_alloc+0x26>
 8009526:	e000      	b.n	800952a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009528:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800952a:	7dfb      	ldrb	r3, [r7, #23]
 800952c:	2b04      	cmp	r3, #4
 800952e:	d101      	bne.n	8009534 <dir_alloc+0x84>
 8009530:	2307      	movs	r3, #7
 8009532:	75fb      	strb	r3, [r7, #23]
	return res;
 8009534:	7dfb      	ldrb	r3, [r7, #23]
}
 8009536:	4618      	mov	r0, r3
 8009538:	3718      	adds	r7, #24
 800953a:	46bd      	mov	sp, r7
 800953c:	bd80      	pop	{r7, pc}

0800953e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800953e:	b580      	push	{r7, lr}
 8009540:	b084      	sub	sp, #16
 8009542:	af00      	add	r7, sp, #0
 8009544:	6078      	str	r0, [r7, #4]
 8009546:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	331a      	adds	r3, #26
 800954c:	4618      	mov	r0, r3
 800954e:	f7ff f83f 	bl	80085d0 <ld_word>
 8009552:	4603      	mov	r3, r0
 8009554:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	781b      	ldrb	r3, [r3, #0]
 800955a:	2b03      	cmp	r3, #3
 800955c:	d109      	bne.n	8009572 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800955e:	683b      	ldr	r3, [r7, #0]
 8009560:	3314      	adds	r3, #20
 8009562:	4618      	mov	r0, r3
 8009564:	f7ff f834 	bl	80085d0 <ld_word>
 8009568:	4603      	mov	r3, r0
 800956a:	041b      	lsls	r3, r3, #16
 800956c:	68fa      	ldr	r2, [r7, #12]
 800956e:	4313      	orrs	r3, r2
 8009570:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009572:	68fb      	ldr	r3, [r7, #12]
}
 8009574:	4618      	mov	r0, r3
 8009576:	3710      	adds	r7, #16
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b084      	sub	sp, #16
 8009580:	af00      	add	r7, sp, #0
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	331a      	adds	r3, #26
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	b292      	uxth	r2, r2
 8009590:	4611      	mov	r1, r2
 8009592:	4618      	mov	r0, r3
 8009594:	f7ff f857 	bl	8008646 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	781b      	ldrb	r3, [r3, #0]
 800959c:	2b03      	cmp	r3, #3
 800959e:	d109      	bne.n	80095b4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	f103 0214 	add.w	r2, r3, #20
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	0c1b      	lsrs	r3, r3, #16
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	4619      	mov	r1, r3
 80095ae:	4610      	mov	r0, r2
 80095b0:	f7ff f849 	bl	8008646 <st_word>
	}
}
 80095b4:	bf00      	nop
 80095b6:	3710      	adds	r7, #16
 80095b8:	46bd      	mov	sp, r7
 80095ba:	bd80      	pop	{r7, pc}

080095bc <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b086      	sub	sp, #24
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80095ca:	2100      	movs	r1, #0
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f7ff fe2f 	bl	8009230 <dir_sdi>
 80095d2:	4603      	mov	r3, r0
 80095d4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80095d6:	7dfb      	ldrb	r3, [r7, #23]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d001      	beq.n	80095e0 <dir_find+0x24>
 80095dc:	7dfb      	ldrb	r3, [r7, #23]
 80095de:	e03e      	b.n	800965e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	69db      	ldr	r3, [r3, #28]
 80095e4:	4619      	mov	r1, r3
 80095e6:	6938      	ldr	r0, [r7, #16]
 80095e8:	f7ff faa2 	bl	8008b30 <move_window>
 80095ec:	4603      	mov	r3, r0
 80095ee:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80095f0:	7dfb      	ldrb	r3, [r7, #23]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d12f      	bne.n	8009656 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a1b      	ldr	r3, [r3, #32]
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80095fe:	7bfb      	ldrb	r3, [r7, #15]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d102      	bne.n	800960a <dir_find+0x4e>
 8009604:	2304      	movs	r3, #4
 8009606:	75fb      	strb	r3, [r7, #23]
 8009608:	e028      	b.n	800965c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6a1b      	ldr	r3, [r3, #32]
 800960e:	330b      	adds	r3, #11
 8009610:	781b      	ldrb	r3, [r3, #0]
 8009612:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009616:	b2da      	uxtb	r2, r3
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	6a1b      	ldr	r3, [r3, #32]
 8009620:	330b      	adds	r3, #11
 8009622:	781b      	ldrb	r3, [r3, #0]
 8009624:	f003 0308 	and.w	r3, r3, #8
 8009628:	2b00      	cmp	r3, #0
 800962a:	d10a      	bne.n	8009642 <dir_find+0x86>
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6a18      	ldr	r0, [r3, #32]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	3324      	adds	r3, #36	; 0x24
 8009634:	220b      	movs	r2, #11
 8009636:	4619      	mov	r1, r3
 8009638:	f7ff f888 	bl	800874c <mem_cmp>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d00b      	beq.n	800965a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009642:	2100      	movs	r1, #0
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f7ff fe6e 	bl	8009326 <dir_next>
 800964a:	4603      	mov	r3, r0
 800964c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800964e:	7dfb      	ldrb	r3, [r7, #23]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d0c5      	beq.n	80095e0 <dir_find+0x24>
 8009654:	e002      	b.n	800965c <dir_find+0xa0>
		if (res != FR_OK) break;
 8009656:	bf00      	nop
 8009658:	e000      	b.n	800965c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800965a:	bf00      	nop

	return res;
 800965c:	7dfb      	ldrb	r3, [r7, #23]
}
 800965e:	4618      	mov	r0, r3
 8009660:	3718      	adds	r7, #24
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}

08009666 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8009666:	b580      	push	{r7, lr}
 8009668:	b084      	sub	sp, #16
 800966a:	af00      	add	r7, sp, #0
 800966c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8009674:	2101      	movs	r1, #1
 8009676:	6878      	ldr	r0, [r7, #4]
 8009678:	f7ff ff1a 	bl	80094b0 <dir_alloc>
 800967c:	4603      	mov	r3, r0
 800967e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009680:	7bfb      	ldrb	r3, [r7, #15]
 8009682:	2b00      	cmp	r3, #0
 8009684:	d11c      	bne.n	80096c0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	69db      	ldr	r3, [r3, #28]
 800968a:	4619      	mov	r1, r3
 800968c:	68b8      	ldr	r0, [r7, #8]
 800968e:	f7ff fa4f 	bl	8008b30 <move_window>
 8009692:	4603      	mov	r3, r0
 8009694:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009696:	7bfb      	ldrb	r3, [r7, #15]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d111      	bne.n	80096c0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6a1b      	ldr	r3, [r3, #32]
 80096a0:	2220      	movs	r2, #32
 80096a2:	2100      	movs	r1, #0
 80096a4:	4618      	mov	r0, r3
 80096a6:	f7ff f836 	bl	8008716 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6a18      	ldr	r0, [r3, #32]
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	3324      	adds	r3, #36	; 0x24
 80096b2:	220b      	movs	r2, #11
 80096b4:	4619      	mov	r1, r3
 80096b6:	f7ff f80d 	bl	80086d4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	2201      	movs	r2, #1
 80096be:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80096c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	3710      	adds	r7, #16
 80096c6:	46bd      	mov	sp, r7
 80096c8:	bd80      	pop	{r7, pc}
	...

080096cc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b088      	sub	sp, #32
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
 80096d4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80096d6:	683b      	ldr	r3, [r7, #0]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	60fb      	str	r3, [r7, #12]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	3324      	adds	r3, #36	; 0x24
 80096e0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80096e2:	220b      	movs	r2, #11
 80096e4:	2120      	movs	r1, #32
 80096e6:	68b8      	ldr	r0, [r7, #8]
 80096e8:	f7ff f815 	bl	8008716 <mem_set>
	si = i = 0; ni = 8;
 80096ec:	2300      	movs	r3, #0
 80096ee:	613b      	str	r3, [r7, #16]
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	61fb      	str	r3, [r7, #28]
 80096f4:	2308      	movs	r3, #8
 80096f6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80096f8:	69fb      	ldr	r3, [r7, #28]
 80096fa:	1c5a      	adds	r2, r3, #1
 80096fc:	61fa      	str	r2, [r7, #28]
 80096fe:	68fa      	ldr	r2, [r7, #12]
 8009700:	4413      	add	r3, r2
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8009706:	7efb      	ldrb	r3, [r7, #27]
 8009708:	2b20      	cmp	r3, #32
 800970a:	d94e      	bls.n	80097aa <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800970c:	7efb      	ldrb	r3, [r7, #27]
 800970e:	2b2f      	cmp	r3, #47	; 0x2f
 8009710:	d006      	beq.n	8009720 <create_name+0x54>
 8009712:	7efb      	ldrb	r3, [r7, #27]
 8009714:	2b5c      	cmp	r3, #92	; 0x5c
 8009716:	d110      	bne.n	800973a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8009718:	e002      	b.n	8009720 <create_name+0x54>
 800971a:	69fb      	ldr	r3, [r7, #28]
 800971c:	3301      	adds	r3, #1
 800971e:	61fb      	str	r3, [r7, #28]
 8009720:	68fa      	ldr	r2, [r7, #12]
 8009722:	69fb      	ldr	r3, [r7, #28]
 8009724:	4413      	add	r3, r2
 8009726:	781b      	ldrb	r3, [r3, #0]
 8009728:	2b2f      	cmp	r3, #47	; 0x2f
 800972a:	d0f6      	beq.n	800971a <create_name+0x4e>
 800972c:	68fa      	ldr	r2, [r7, #12]
 800972e:	69fb      	ldr	r3, [r7, #28]
 8009730:	4413      	add	r3, r2
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	2b5c      	cmp	r3, #92	; 0x5c
 8009736:	d0f0      	beq.n	800971a <create_name+0x4e>
			break;
 8009738:	e038      	b.n	80097ac <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800973a:	7efb      	ldrb	r3, [r7, #27]
 800973c:	2b2e      	cmp	r3, #46	; 0x2e
 800973e:	d003      	beq.n	8009748 <create_name+0x7c>
 8009740:	693a      	ldr	r2, [r7, #16]
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	429a      	cmp	r2, r3
 8009746:	d30c      	bcc.n	8009762 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	2b0b      	cmp	r3, #11
 800974c:	d002      	beq.n	8009754 <create_name+0x88>
 800974e:	7efb      	ldrb	r3, [r7, #27]
 8009750:	2b2e      	cmp	r3, #46	; 0x2e
 8009752:	d001      	beq.n	8009758 <create_name+0x8c>
 8009754:	2306      	movs	r3, #6
 8009756:	e044      	b.n	80097e2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8009758:	2308      	movs	r3, #8
 800975a:	613b      	str	r3, [r7, #16]
 800975c:	230b      	movs	r3, #11
 800975e:	617b      	str	r3, [r7, #20]
			continue;
 8009760:	e022      	b.n	80097a8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009762:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8009766:	2b00      	cmp	r3, #0
 8009768:	da04      	bge.n	8009774 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800976a:	7efb      	ldrb	r3, [r7, #27]
 800976c:	3b80      	subs	r3, #128	; 0x80
 800976e:	4a1f      	ldr	r2, [pc, #124]	; (80097ec <create_name+0x120>)
 8009770:	5cd3      	ldrb	r3, [r2, r3]
 8009772:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009774:	7efb      	ldrb	r3, [r7, #27]
 8009776:	4619      	mov	r1, r3
 8009778:	481d      	ldr	r0, [pc, #116]	; (80097f0 <create_name+0x124>)
 800977a:	f7ff f80e 	bl	800879a <chk_chr>
 800977e:	4603      	mov	r3, r0
 8009780:	2b00      	cmp	r3, #0
 8009782:	d001      	beq.n	8009788 <create_name+0xbc>
 8009784:	2306      	movs	r3, #6
 8009786:	e02c      	b.n	80097e2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8009788:	7efb      	ldrb	r3, [r7, #27]
 800978a:	2b60      	cmp	r3, #96	; 0x60
 800978c:	d905      	bls.n	800979a <create_name+0xce>
 800978e:	7efb      	ldrb	r3, [r7, #27]
 8009790:	2b7a      	cmp	r3, #122	; 0x7a
 8009792:	d802      	bhi.n	800979a <create_name+0xce>
 8009794:	7efb      	ldrb	r3, [r7, #27]
 8009796:	3b20      	subs	r3, #32
 8009798:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	1c5a      	adds	r2, r3, #1
 800979e:	613a      	str	r2, [r7, #16]
 80097a0:	68ba      	ldr	r2, [r7, #8]
 80097a2:	4413      	add	r3, r2
 80097a4:	7efa      	ldrb	r2, [r7, #27]
 80097a6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80097a8:	e7a6      	b.n	80096f8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80097aa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80097ac:	68fa      	ldr	r2, [r7, #12]
 80097ae:	69fb      	ldr	r3, [r7, #28]
 80097b0:	441a      	add	r2, r3
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d101      	bne.n	80097c0 <create_name+0xf4>
 80097bc:	2306      	movs	r3, #6
 80097be:	e010      	b.n	80097e2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80097c0:	68bb      	ldr	r3, [r7, #8]
 80097c2:	781b      	ldrb	r3, [r3, #0]
 80097c4:	2be5      	cmp	r3, #229	; 0xe5
 80097c6:	d102      	bne.n	80097ce <create_name+0x102>
 80097c8:	68bb      	ldr	r3, [r7, #8]
 80097ca:	2205      	movs	r2, #5
 80097cc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80097ce:	7efb      	ldrb	r3, [r7, #27]
 80097d0:	2b20      	cmp	r3, #32
 80097d2:	d801      	bhi.n	80097d8 <create_name+0x10c>
 80097d4:	2204      	movs	r2, #4
 80097d6:	e000      	b.n	80097da <create_name+0x10e>
 80097d8:	2200      	movs	r2, #0
 80097da:	68bb      	ldr	r3, [r7, #8]
 80097dc:	330b      	adds	r3, #11
 80097de:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80097e0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	3720      	adds	r7, #32
 80097e6:	46bd      	mov	sp, r7
 80097e8:	bd80      	pop	{r7, pc}
 80097ea:	bf00      	nop
 80097ec:	0800ba44 	.word	0x0800ba44
 80097f0:	0800b994 	.word	0x0800b994

080097f4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b086      	sub	sp, #24
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	6078      	str	r0, [r7, #4]
 80097fc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8009802:	693b      	ldr	r3, [r7, #16]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009808:	e002      	b.n	8009810 <follow_path+0x1c>
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	3301      	adds	r3, #1
 800980e:	603b      	str	r3, [r7, #0]
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	781b      	ldrb	r3, [r3, #0]
 8009814:	2b2f      	cmp	r3, #47	; 0x2f
 8009816:	d0f8      	beq.n	800980a <follow_path+0x16>
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	781b      	ldrb	r3, [r3, #0]
 800981c:	2b5c      	cmp	r3, #92	; 0x5c
 800981e:	d0f4      	beq.n	800980a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009820:	693b      	ldr	r3, [r7, #16]
 8009822:	2200      	movs	r2, #0
 8009824:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	781b      	ldrb	r3, [r3, #0]
 800982a:	2b1f      	cmp	r3, #31
 800982c:	d80a      	bhi.n	8009844 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2280      	movs	r2, #128	; 0x80
 8009832:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8009836:	2100      	movs	r1, #0
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f7ff fcf9 	bl	8009230 <dir_sdi>
 800983e:	4603      	mov	r3, r0
 8009840:	75fb      	strb	r3, [r7, #23]
 8009842:	e043      	b.n	80098cc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009844:	463b      	mov	r3, r7
 8009846:	4619      	mov	r1, r3
 8009848:	6878      	ldr	r0, [r7, #4]
 800984a:	f7ff ff3f 	bl	80096cc <create_name>
 800984e:	4603      	mov	r3, r0
 8009850:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009852:	7dfb      	ldrb	r3, [r7, #23]
 8009854:	2b00      	cmp	r3, #0
 8009856:	d134      	bne.n	80098c2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009858:	6878      	ldr	r0, [r7, #4]
 800985a:	f7ff feaf 	bl	80095bc <dir_find>
 800985e:	4603      	mov	r3, r0
 8009860:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8009868:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800986a:	7dfb      	ldrb	r3, [r7, #23]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d00a      	beq.n	8009886 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009870:	7dfb      	ldrb	r3, [r7, #23]
 8009872:	2b04      	cmp	r3, #4
 8009874:	d127      	bne.n	80098c6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009876:	7afb      	ldrb	r3, [r7, #11]
 8009878:	f003 0304 	and.w	r3, r3, #4
 800987c:	2b00      	cmp	r3, #0
 800987e:	d122      	bne.n	80098c6 <follow_path+0xd2>
 8009880:	2305      	movs	r3, #5
 8009882:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009884:	e01f      	b.n	80098c6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009886:	7afb      	ldrb	r3, [r7, #11]
 8009888:	f003 0304 	and.w	r3, r3, #4
 800988c:	2b00      	cmp	r3, #0
 800988e:	d11c      	bne.n	80098ca <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009890:	693b      	ldr	r3, [r7, #16]
 8009892:	799b      	ldrb	r3, [r3, #6]
 8009894:	f003 0310 	and.w	r3, r3, #16
 8009898:	2b00      	cmp	r3, #0
 800989a:	d102      	bne.n	80098a2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800989c:	2305      	movs	r3, #5
 800989e:	75fb      	strb	r3, [r7, #23]
 80098a0:	e014      	b.n	80098cc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	695b      	ldr	r3, [r3, #20]
 80098ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80098b0:	4413      	add	r3, r2
 80098b2:	4619      	mov	r1, r3
 80098b4:	68f8      	ldr	r0, [r7, #12]
 80098b6:	f7ff fe42 	bl	800953e <ld_clust>
 80098ba:	4602      	mov	r2, r0
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80098c0:	e7c0      	b.n	8009844 <follow_path+0x50>
			if (res != FR_OK) break;
 80098c2:	bf00      	nop
 80098c4:	e002      	b.n	80098cc <follow_path+0xd8>
				break;
 80098c6:	bf00      	nop
 80098c8:	e000      	b.n	80098cc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80098ca:	bf00      	nop
			}
		}
	}

	return res;
 80098cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3718      	adds	r7, #24
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd80      	pop	{r7, pc}

080098d6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80098d6:	b480      	push	{r7}
 80098d8:	b087      	sub	sp, #28
 80098da:	af00      	add	r7, sp, #0
 80098dc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80098de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80098e2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d031      	beq.n	8009950 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	617b      	str	r3, [r7, #20]
 80098f2:	e002      	b.n	80098fa <get_ldnumber+0x24>
 80098f4:	697b      	ldr	r3, [r7, #20]
 80098f6:	3301      	adds	r3, #1
 80098f8:	617b      	str	r3, [r7, #20]
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	2b20      	cmp	r3, #32
 8009900:	d903      	bls.n	800990a <get_ldnumber+0x34>
 8009902:	697b      	ldr	r3, [r7, #20]
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	2b3a      	cmp	r3, #58	; 0x3a
 8009908:	d1f4      	bne.n	80098f4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	781b      	ldrb	r3, [r3, #0]
 800990e:	2b3a      	cmp	r3, #58	; 0x3a
 8009910:	d11c      	bne.n	800994c <get_ldnumber+0x76>
			tp = *path;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	1c5a      	adds	r2, r3, #1
 800991c:	60fa      	str	r2, [r7, #12]
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	3b30      	subs	r3, #48	; 0x30
 8009922:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	2b09      	cmp	r3, #9
 8009928:	d80e      	bhi.n	8009948 <get_ldnumber+0x72>
 800992a:	68fa      	ldr	r2, [r7, #12]
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	429a      	cmp	r2, r3
 8009930:	d10a      	bne.n	8009948 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d107      	bne.n	8009948 <get_ldnumber+0x72>
					vol = (int)i;
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800993c:	697b      	ldr	r3, [r7, #20]
 800993e:	3301      	adds	r3, #1
 8009940:	617b      	str	r3, [r7, #20]
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	697a      	ldr	r2, [r7, #20]
 8009946:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	e002      	b.n	8009952 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800994c:	2300      	movs	r3, #0
 800994e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009950:	693b      	ldr	r3, [r7, #16]
}
 8009952:	4618      	mov	r0, r3
 8009954:	371c      	adds	r7, #28
 8009956:	46bd      	mov	sp, r7
 8009958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995c:	4770      	bx	lr
	...

08009960 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b082      	sub	sp, #8
 8009964:	af00      	add	r7, sp, #0
 8009966:	6078      	str	r0, [r7, #4]
 8009968:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	70da      	strb	r2, [r3, #3]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009976:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009978:	6839      	ldr	r1, [r7, #0]
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f7ff f8d8 	bl	8008b30 <move_window>
 8009980:	4603      	mov	r3, r0
 8009982:	2b00      	cmp	r3, #0
 8009984:	d001      	beq.n	800998a <check_fs+0x2a>
 8009986:	2304      	movs	r3, #4
 8009988:	e038      	b.n	80099fc <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	3330      	adds	r3, #48	; 0x30
 800998e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009992:	4618      	mov	r0, r3
 8009994:	f7fe fe1c 	bl	80085d0 <ld_word>
 8009998:	4603      	mov	r3, r0
 800999a:	461a      	mov	r2, r3
 800999c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d001      	beq.n	80099a8 <check_fs+0x48>
 80099a4:	2303      	movs	r3, #3
 80099a6:	e029      	b.n	80099fc <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80099ae:	2be9      	cmp	r3, #233	; 0xe9
 80099b0:	d009      	beq.n	80099c6 <check_fs+0x66>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80099b8:	2beb      	cmp	r3, #235	; 0xeb
 80099ba:	d11e      	bne.n	80099fa <check_fs+0x9a>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80099c2:	2b90      	cmp	r3, #144	; 0x90
 80099c4:	d119      	bne.n	80099fa <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	3330      	adds	r3, #48	; 0x30
 80099ca:	3336      	adds	r3, #54	; 0x36
 80099cc:	4618      	mov	r0, r3
 80099ce:	f7fe fe17 	bl	8008600 <ld_dword>
 80099d2:	4603      	mov	r3, r0
 80099d4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80099d8:	4a0a      	ldr	r2, [pc, #40]	; (8009a04 <check_fs+0xa4>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d101      	bne.n	80099e2 <check_fs+0x82>
 80099de:	2300      	movs	r3, #0
 80099e0:	e00c      	b.n	80099fc <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	3330      	adds	r3, #48	; 0x30
 80099e6:	3352      	adds	r3, #82	; 0x52
 80099e8:	4618      	mov	r0, r3
 80099ea:	f7fe fe09 	bl	8008600 <ld_dword>
 80099ee:	4603      	mov	r3, r0
 80099f0:	4a05      	ldr	r2, [pc, #20]	; (8009a08 <check_fs+0xa8>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d101      	bne.n	80099fa <check_fs+0x9a>
 80099f6:	2300      	movs	r3, #0
 80099f8:	e000      	b.n	80099fc <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80099fa:	2302      	movs	r3, #2
}
 80099fc:	4618      	mov	r0, r3
 80099fe:	3708      	adds	r7, #8
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bd80      	pop	{r7, pc}
 8009a04:	00544146 	.word	0x00544146
 8009a08:	33544146 	.word	0x33544146

08009a0c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b096      	sub	sp, #88	; 0x58
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	60f8      	str	r0, [r7, #12]
 8009a14:	60b9      	str	r1, [r7, #8]
 8009a16:	4613      	mov	r3, r2
 8009a18:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009a20:	68f8      	ldr	r0, [r7, #12]
 8009a22:	f7ff ff58 	bl	80098d6 <get_ldnumber>
 8009a26:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009a28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	da01      	bge.n	8009a32 <find_volume+0x26>
 8009a2e:	230b      	movs	r3, #11
 8009a30:	e22d      	b.n	8009e8e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009a32:	4aa1      	ldr	r2, [pc, #644]	; (8009cb8 <find_volume+0x2ac>)
 8009a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a3a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d101      	bne.n	8009a46 <find_volume+0x3a>
 8009a42:	230c      	movs	r3, #12
 8009a44:	e223      	b.n	8009e8e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a4a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009a4c:	79fb      	ldrb	r3, [r7, #7]
 8009a4e:	f023 0301 	bic.w	r3, r3, #1
 8009a52:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009a54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a56:	781b      	ldrb	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d01a      	beq.n	8009a92 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009a5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a5e:	785b      	ldrb	r3, [r3, #1]
 8009a60:	4618      	mov	r0, r3
 8009a62:	f7fe fd17 	bl	8008494 <disk_status>
 8009a66:	4603      	mov	r3, r0
 8009a68:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009a6c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009a70:	f003 0301 	and.w	r3, r3, #1
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d10c      	bne.n	8009a92 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009a78:	79fb      	ldrb	r3, [r7, #7]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d007      	beq.n	8009a8e <find_volume+0x82>
 8009a7e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009a82:	f003 0304 	and.w	r3, r3, #4
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d001      	beq.n	8009a8e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009a8a:	230a      	movs	r3, #10
 8009a8c:	e1ff      	b.n	8009e8e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009a8e:	2300      	movs	r3, #0
 8009a90:	e1fd      	b.n	8009e8e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a94:	2200      	movs	r2, #0
 8009a96:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009a98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a9a:	b2da      	uxtb	r2, r3
 8009a9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a9e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009aa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009aa2:	785b      	ldrb	r3, [r3, #1]
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f7fe fd0f 	bl	80084c8 <disk_initialize>
 8009aaa:	4603      	mov	r3, r0
 8009aac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009ab0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009ab4:	f003 0301 	and.w	r3, r3, #1
 8009ab8:	2b00      	cmp	r3, #0
 8009aba:	d001      	beq.n	8009ac0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009abc:	2303      	movs	r3, #3
 8009abe:	e1e6      	b.n	8009e8e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009ac0:	79fb      	ldrb	r3, [r7, #7]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d007      	beq.n	8009ad6 <find_volume+0xca>
 8009ac6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009aca:	f003 0304 	and.w	r3, r3, #4
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d001      	beq.n	8009ad6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009ad2:	230a      	movs	r3, #10
 8009ad4:	e1db      	b.n	8009e8e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009ada:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009adc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009ade:	f7ff ff3f 	bl	8009960 <check_fs>
 8009ae2:	4603      	mov	r3, r0
 8009ae4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009ae8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d149      	bne.n	8009b84 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009af0:	2300      	movs	r3, #0
 8009af2:	643b      	str	r3, [r7, #64]	; 0x40
 8009af4:	e01e      	b.n	8009b34 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009af6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009af8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8009afc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009afe:	011b      	lsls	r3, r3, #4
 8009b00:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8009b04:	4413      	add	r3, r2
 8009b06:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b0a:	3304      	adds	r3, #4
 8009b0c:	781b      	ldrb	r3, [r3, #0]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d006      	beq.n	8009b20 <find_volume+0x114>
 8009b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b14:	3308      	adds	r3, #8
 8009b16:	4618      	mov	r0, r3
 8009b18:	f7fe fd72 	bl	8008600 <ld_dword>
 8009b1c:	4602      	mov	r2, r0
 8009b1e:	e000      	b.n	8009b22 <find_volume+0x116>
 8009b20:	2200      	movs	r2, #0
 8009b22:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b24:	009b      	lsls	r3, r3, #2
 8009b26:	3358      	adds	r3, #88	; 0x58
 8009b28:	443b      	add	r3, r7
 8009b2a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009b2e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b30:	3301      	adds	r3, #1
 8009b32:	643b      	str	r3, [r7, #64]	; 0x40
 8009b34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b36:	2b03      	cmp	r3, #3
 8009b38:	d9dd      	bls.n	8009af6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009b3a:	2300      	movs	r3, #0
 8009b3c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009b3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d002      	beq.n	8009b4a <find_volume+0x13e>
 8009b44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b46:	3b01      	subs	r3, #1
 8009b48:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009b4a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	3358      	adds	r3, #88	; 0x58
 8009b50:	443b      	add	r3, r7
 8009b52:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009b56:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009b58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d005      	beq.n	8009b6a <find_volume+0x15e>
 8009b5e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009b60:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009b62:	f7ff fefd 	bl	8009960 <check_fs>
 8009b66:	4603      	mov	r3, r0
 8009b68:	e000      	b.n	8009b6c <find_volume+0x160>
 8009b6a:	2303      	movs	r3, #3
 8009b6c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009b70:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b74:	2b01      	cmp	r3, #1
 8009b76:	d905      	bls.n	8009b84 <find_volume+0x178>
 8009b78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b7a:	3301      	adds	r3, #1
 8009b7c:	643b      	str	r3, [r7, #64]	; 0x40
 8009b7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009b80:	2b03      	cmp	r3, #3
 8009b82:	d9e2      	bls.n	8009b4a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009b84:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b88:	2b04      	cmp	r3, #4
 8009b8a:	d101      	bne.n	8009b90 <find_volume+0x184>
 8009b8c:	2301      	movs	r3, #1
 8009b8e:	e17e      	b.n	8009e8e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009b90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d901      	bls.n	8009b9c <find_volume+0x190>
 8009b98:	230d      	movs	r3, #13
 8009b9a:	e178      	b.n	8009e8e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009b9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b9e:	3330      	adds	r3, #48	; 0x30
 8009ba0:	330b      	adds	r3, #11
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f7fe fd14 	bl	80085d0 <ld_word>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009bae:	d001      	beq.n	8009bb4 <find_volume+0x1a8>
 8009bb0:	230d      	movs	r3, #13
 8009bb2:	e16c      	b.n	8009e8e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009bb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bb6:	3330      	adds	r3, #48	; 0x30
 8009bb8:	3316      	adds	r3, #22
 8009bba:	4618      	mov	r0, r3
 8009bbc:	f7fe fd08 	bl	80085d0 <ld_word>
 8009bc0:	4603      	mov	r3, r0
 8009bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009bc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d106      	bne.n	8009bd8 <find_volume+0x1cc>
 8009bca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bcc:	3330      	adds	r3, #48	; 0x30
 8009bce:	3324      	adds	r3, #36	; 0x24
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7fe fd15 	bl	8008600 <ld_dword>
 8009bd6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8009bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bda:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009bdc:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009be0:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8009be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009be6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009be8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bea:	789b      	ldrb	r3, [r3, #2]
 8009bec:	2b01      	cmp	r3, #1
 8009bee:	d005      	beq.n	8009bfc <find_volume+0x1f0>
 8009bf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bf2:	789b      	ldrb	r3, [r3, #2]
 8009bf4:	2b02      	cmp	r3, #2
 8009bf6:	d001      	beq.n	8009bfc <find_volume+0x1f0>
 8009bf8:	230d      	movs	r3, #13
 8009bfa:	e148      	b.n	8009e8e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bfe:	789b      	ldrb	r3, [r3, #2]
 8009c00:	461a      	mov	r2, r3
 8009c02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c04:	fb02 f303 	mul.w	r3, r2, r3
 8009c08:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009c0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c10:	b29a      	uxth	r2, r3
 8009c12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c14:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009c16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c18:	895b      	ldrh	r3, [r3, #10]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d008      	beq.n	8009c30 <find_volume+0x224>
 8009c1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c20:	895b      	ldrh	r3, [r3, #10]
 8009c22:	461a      	mov	r2, r3
 8009c24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c26:	895b      	ldrh	r3, [r3, #10]
 8009c28:	3b01      	subs	r3, #1
 8009c2a:	4013      	ands	r3, r2
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d001      	beq.n	8009c34 <find_volume+0x228>
 8009c30:	230d      	movs	r3, #13
 8009c32:	e12c      	b.n	8009e8e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009c34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c36:	3330      	adds	r3, #48	; 0x30
 8009c38:	3311      	adds	r3, #17
 8009c3a:	4618      	mov	r0, r3
 8009c3c:	f7fe fcc8 	bl	80085d0 <ld_word>
 8009c40:	4603      	mov	r3, r0
 8009c42:	461a      	mov	r2, r3
 8009c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c46:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c4a:	891b      	ldrh	r3, [r3, #8]
 8009c4c:	f003 030f 	and.w	r3, r3, #15
 8009c50:	b29b      	uxth	r3, r3
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d001      	beq.n	8009c5a <find_volume+0x24e>
 8009c56:	230d      	movs	r3, #13
 8009c58:	e119      	b.n	8009e8e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c5c:	3330      	adds	r3, #48	; 0x30
 8009c5e:	3313      	adds	r3, #19
 8009c60:	4618      	mov	r0, r3
 8009c62:	f7fe fcb5 	bl	80085d0 <ld_word>
 8009c66:	4603      	mov	r3, r0
 8009c68:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009c6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d106      	bne.n	8009c7e <find_volume+0x272>
 8009c70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c72:	3330      	adds	r3, #48	; 0x30
 8009c74:	3320      	adds	r3, #32
 8009c76:	4618      	mov	r0, r3
 8009c78:	f7fe fcc2 	bl	8008600 <ld_dword>
 8009c7c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009c7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c80:	3330      	adds	r3, #48	; 0x30
 8009c82:	330e      	adds	r3, #14
 8009c84:	4618      	mov	r0, r3
 8009c86:	f7fe fca3 	bl	80085d0 <ld_word>
 8009c8a:	4603      	mov	r3, r0
 8009c8c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009c8e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d101      	bne.n	8009c98 <find_volume+0x28c>
 8009c94:	230d      	movs	r3, #13
 8009c96:	e0fa      	b.n	8009e8e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009c98:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c9c:	4413      	add	r3, r2
 8009c9e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009ca0:	8912      	ldrh	r2, [r2, #8]
 8009ca2:	0912      	lsrs	r2, r2, #4
 8009ca4:	b292      	uxth	r2, r2
 8009ca6:	4413      	add	r3, r2
 8009ca8:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009caa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d204      	bcs.n	8009cbc <find_volume+0x2b0>
 8009cb2:	230d      	movs	r3, #13
 8009cb4:	e0eb      	b.n	8009e8e <find_volume+0x482>
 8009cb6:	bf00      	nop
 8009cb8:	20004a5c 	.word	0x20004a5c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009cbc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc0:	1ad3      	subs	r3, r2, r3
 8009cc2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009cc4:	8952      	ldrh	r2, [r2, #10]
 8009cc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8009cca:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d101      	bne.n	8009cd6 <find_volume+0x2ca>
 8009cd2:	230d      	movs	r3, #13
 8009cd4:	e0db      	b.n	8009e8e <find_volume+0x482>
		fmt = FS_FAT32;
 8009cd6:	2303      	movs	r3, #3
 8009cd8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cde:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d802      	bhi.n	8009cec <find_volume+0x2e0>
 8009ce6:	2302      	movs	r3, #2
 8009ce8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cee:	f640 72f5 	movw	r2, #4085	; 0xff5
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	d802      	bhi.n	8009cfc <find_volume+0x2f0>
 8009cf6:	2301      	movs	r3, #1
 8009cf8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cfe:	1c9a      	adds	r2, r3, #2
 8009d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d02:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8009d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d06:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009d08:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009d0a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009d0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009d0e:	441a      	add	r2, r3
 8009d10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d12:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8009d14:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009d16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d18:	441a      	add	r2, r3
 8009d1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d1c:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8009d1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009d22:	2b03      	cmp	r3, #3
 8009d24:	d11e      	bne.n	8009d64 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009d26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d28:	3330      	adds	r3, #48	; 0x30
 8009d2a:	332a      	adds	r3, #42	; 0x2a
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f7fe fc4f 	bl	80085d0 <ld_word>
 8009d32:	4603      	mov	r3, r0
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d001      	beq.n	8009d3c <find_volume+0x330>
 8009d38:	230d      	movs	r3, #13
 8009d3a:	e0a8      	b.n	8009e8e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d3e:	891b      	ldrh	r3, [r3, #8]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d001      	beq.n	8009d48 <find_volume+0x33c>
 8009d44:	230d      	movs	r3, #13
 8009d46:	e0a2      	b.n	8009e8e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d4a:	3330      	adds	r3, #48	; 0x30
 8009d4c:	332c      	adds	r3, #44	; 0x2c
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f7fe fc56 	bl	8008600 <ld_dword>
 8009d54:	4602      	mov	r2, r0
 8009d56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d58:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d5c:	695b      	ldr	r3, [r3, #20]
 8009d5e:	009b      	lsls	r3, r3, #2
 8009d60:	647b      	str	r3, [r7, #68]	; 0x44
 8009d62:	e01f      	b.n	8009da4 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009d64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d66:	891b      	ldrh	r3, [r3, #8]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d101      	bne.n	8009d70 <find_volume+0x364>
 8009d6c:	230d      	movs	r3, #13
 8009d6e:	e08e      	b.n	8009e8e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009d70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d72:	6a1a      	ldr	r2, [r3, #32]
 8009d74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d76:	441a      	add	r2, r3
 8009d78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d7a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009d7c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009d80:	2b02      	cmp	r3, #2
 8009d82:	d103      	bne.n	8009d8c <find_volume+0x380>
 8009d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d86:	695b      	ldr	r3, [r3, #20]
 8009d88:	005b      	lsls	r3, r3, #1
 8009d8a:	e00a      	b.n	8009da2 <find_volume+0x396>
 8009d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d8e:	695a      	ldr	r2, [r3, #20]
 8009d90:	4613      	mov	r3, r2
 8009d92:	005b      	lsls	r3, r3, #1
 8009d94:	4413      	add	r3, r2
 8009d96:	085a      	lsrs	r2, r3, #1
 8009d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d9a:	695b      	ldr	r3, [r3, #20]
 8009d9c:	f003 0301 	and.w	r3, r3, #1
 8009da0:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009da2:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009da4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da6:	699a      	ldr	r2, [r3, #24]
 8009da8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009daa:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8009dae:	0a5b      	lsrs	r3, r3, #9
 8009db0:	429a      	cmp	r2, r3
 8009db2:	d201      	bcs.n	8009db8 <find_volume+0x3ac>
 8009db4:	230d      	movs	r3, #13
 8009db6:	e06a      	b.n	8009e8e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009dbe:	611a      	str	r2, [r3, #16]
 8009dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dc2:	691a      	ldr	r2, [r3, #16]
 8009dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dc6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009dc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dca:	2280      	movs	r2, #128	; 0x80
 8009dcc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009dce:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009dd2:	2b03      	cmp	r3, #3
 8009dd4:	d149      	bne.n	8009e6a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009dd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dd8:	3330      	adds	r3, #48	; 0x30
 8009dda:	3330      	adds	r3, #48	; 0x30
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7fe fbf7 	bl	80085d0 <ld_word>
 8009de2:	4603      	mov	r3, r0
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d140      	bne.n	8009e6a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009de8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009dea:	3301      	adds	r3, #1
 8009dec:	4619      	mov	r1, r3
 8009dee:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009df0:	f7fe fe9e 	bl	8008b30 <move_window>
 8009df4:	4603      	mov	r3, r0
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d137      	bne.n	8009e6a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009dfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e02:	3330      	adds	r3, #48	; 0x30
 8009e04:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7fe fbe1 	bl	80085d0 <ld_word>
 8009e0e:	4603      	mov	r3, r0
 8009e10:	461a      	mov	r2, r3
 8009e12:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009e16:	429a      	cmp	r2, r3
 8009e18:	d127      	bne.n	8009e6a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009e1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e1c:	3330      	adds	r3, #48	; 0x30
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7fe fbee 	bl	8008600 <ld_dword>
 8009e24:	4603      	mov	r3, r0
 8009e26:	4a1c      	ldr	r2, [pc, #112]	; (8009e98 <find_volume+0x48c>)
 8009e28:	4293      	cmp	r3, r2
 8009e2a:	d11e      	bne.n	8009e6a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e2e:	3330      	adds	r3, #48	; 0x30
 8009e30:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009e34:	4618      	mov	r0, r3
 8009e36:	f7fe fbe3 	bl	8008600 <ld_dword>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	4a17      	ldr	r2, [pc, #92]	; (8009e9c <find_volume+0x490>)
 8009e3e:	4293      	cmp	r3, r2
 8009e40:	d113      	bne.n	8009e6a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009e42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e44:	3330      	adds	r3, #48	; 0x30
 8009e46:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	f7fe fbd8 	bl	8008600 <ld_dword>
 8009e50:	4602      	mov	r2, r0
 8009e52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e54:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8009e56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e58:	3330      	adds	r3, #48	; 0x30
 8009e5a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7fe fbce 	bl	8008600 <ld_dword>
 8009e64:	4602      	mov	r2, r0
 8009e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e68:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8009e6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e6c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009e70:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009e72:	4b0b      	ldr	r3, [pc, #44]	; (8009ea0 <find_volume+0x494>)
 8009e74:	881b      	ldrh	r3, [r3, #0]
 8009e76:	3301      	adds	r3, #1
 8009e78:	b29a      	uxth	r2, r3
 8009e7a:	4b09      	ldr	r3, [pc, #36]	; (8009ea0 <find_volume+0x494>)
 8009e7c:	801a      	strh	r2, [r3, #0]
 8009e7e:	4b08      	ldr	r3, [pc, #32]	; (8009ea0 <find_volume+0x494>)
 8009e80:	881a      	ldrh	r2, [r3, #0]
 8009e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e84:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009e86:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009e88:	f7fe fdea 	bl	8008a60 <clear_lock>
#endif
	return FR_OK;
 8009e8c:	2300      	movs	r3, #0
}
 8009e8e:	4618      	mov	r0, r3
 8009e90:	3758      	adds	r7, #88	; 0x58
 8009e92:	46bd      	mov	sp, r7
 8009e94:	bd80      	pop	{r7, pc}
 8009e96:	bf00      	nop
 8009e98:	41615252 	.word	0x41615252
 8009e9c:	61417272 	.word	0x61417272
 8009ea0:	20004a60 	.word	0x20004a60

08009ea4 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8009eae:	2309      	movs	r3, #9
 8009eb0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d01c      	beq.n	8009ef2 <validate+0x4e>
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d018      	beq.n	8009ef2 <validate+0x4e>
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	781b      	ldrb	r3, [r3, #0]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d013      	beq.n	8009ef2 <validate+0x4e>
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	889a      	ldrh	r2, [r3, #4]
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	88db      	ldrh	r3, [r3, #6]
 8009ed4:	429a      	cmp	r2, r3
 8009ed6:	d10c      	bne.n	8009ef2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	785b      	ldrb	r3, [r3, #1]
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f7fe fad8 	bl	8008494 <disk_status>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	f003 0301 	and.w	r3, r3, #1
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d101      	bne.n	8009ef2 <validate+0x4e>
			res = FR_OK;
 8009eee:	2300      	movs	r3, #0
 8009ef0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8009ef2:	7bfb      	ldrb	r3, [r7, #15]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d102      	bne.n	8009efe <validate+0x5a>
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	e000      	b.n	8009f00 <validate+0x5c>
 8009efe:	2300      	movs	r3, #0
 8009f00:	683a      	ldr	r2, [r7, #0]
 8009f02:	6013      	str	r3, [r2, #0]
	return res;
 8009f04:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f06:	4618      	mov	r0, r3
 8009f08:	3710      	adds	r7, #16
 8009f0a:	46bd      	mov	sp, r7
 8009f0c:	bd80      	pop	{r7, pc}
	...

08009f10 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b088      	sub	sp, #32
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	4613      	mov	r3, r2
 8009f1c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009f22:	f107 0310 	add.w	r3, r7, #16
 8009f26:	4618      	mov	r0, r3
 8009f28:	f7ff fcd5 	bl	80098d6 <get_ldnumber>
 8009f2c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009f2e:	69fb      	ldr	r3, [r7, #28]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	da01      	bge.n	8009f38 <f_mount+0x28>
 8009f34:	230b      	movs	r3, #11
 8009f36:	e02b      	b.n	8009f90 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009f38:	4a17      	ldr	r2, [pc, #92]	; (8009f98 <f_mount+0x88>)
 8009f3a:	69fb      	ldr	r3, [r7, #28]
 8009f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009f40:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009f42:	69bb      	ldr	r3, [r7, #24]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d005      	beq.n	8009f54 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009f48:	69b8      	ldr	r0, [r7, #24]
 8009f4a:	f7fe fd89 	bl	8008a60 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	2200      	movs	r2, #0
 8009f52:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d002      	beq.n	8009f60 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009f60:	68fa      	ldr	r2, [r7, #12]
 8009f62:	490d      	ldr	r1, [pc, #52]	; (8009f98 <f_mount+0x88>)
 8009f64:	69fb      	ldr	r3, [r7, #28]
 8009f66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d002      	beq.n	8009f76 <f_mount+0x66>
 8009f70:	79fb      	ldrb	r3, [r7, #7]
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d001      	beq.n	8009f7a <f_mount+0x6a>
 8009f76:	2300      	movs	r3, #0
 8009f78:	e00a      	b.n	8009f90 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009f7a:	f107 010c 	add.w	r1, r7, #12
 8009f7e:	f107 0308 	add.w	r3, r7, #8
 8009f82:	2200      	movs	r2, #0
 8009f84:	4618      	mov	r0, r3
 8009f86:	f7ff fd41 	bl	8009a0c <find_volume>
 8009f8a:	4603      	mov	r3, r0
 8009f8c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009f8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f90:	4618      	mov	r0, r3
 8009f92:	3720      	adds	r7, #32
 8009f94:	46bd      	mov	sp, r7
 8009f96:	bd80      	pop	{r7, pc}
 8009f98:	20004a5c 	.word	0x20004a5c

08009f9c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b098      	sub	sp, #96	; 0x60
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	4613      	mov	r3, r2
 8009fa8:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d101      	bne.n	8009fb4 <f_open+0x18>
 8009fb0:	2309      	movs	r3, #9
 8009fb2:	e1ad      	b.n	800a310 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009fb4:	79fb      	ldrb	r3, [r7, #7]
 8009fb6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009fba:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009fbc:	79fa      	ldrb	r2, [r7, #7]
 8009fbe:	f107 0110 	add.w	r1, r7, #16
 8009fc2:	f107 0308 	add.w	r3, r7, #8
 8009fc6:	4618      	mov	r0, r3
 8009fc8:	f7ff fd20 	bl	8009a0c <find_volume>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8009fd2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	f040 8191 	bne.w	800a2fe <f_open+0x362>
		dj.obj.fs = fs;
 8009fdc:	693b      	ldr	r3, [r7, #16]
 8009fde:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8009fe0:	68ba      	ldr	r2, [r7, #8]
 8009fe2:	f107 0314 	add.w	r3, r7, #20
 8009fe6:	4611      	mov	r1, r2
 8009fe8:	4618      	mov	r0, r3
 8009fea:	f7ff fc03 	bl	80097f4 <follow_path>
 8009fee:	4603      	mov	r3, r0
 8009ff0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8009ff4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d11a      	bne.n	800a032 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8009ffc:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800a000:	b25b      	sxtb	r3, r3
 800a002:	2b00      	cmp	r3, #0
 800a004:	da03      	bge.n	800a00e <f_open+0x72>
				res = FR_INVALID_NAME;
 800a006:	2306      	movs	r3, #6
 800a008:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a00c:	e011      	b.n	800a032 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a00e:	79fb      	ldrb	r3, [r7, #7]
 800a010:	f023 0301 	bic.w	r3, r3, #1
 800a014:	2b00      	cmp	r3, #0
 800a016:	bf14      	ite	ne
 800a018:	2301      	movne	r3, #1
 800a01a:	2300      	moveq	r3, #0
 800a01c:	b2db      	uxtb	r3, r3
 800a01e:	461a      	mov	r2, r3
 800a020:	f107 0314 	add.w	r3, r7, #20
 800a024:	4611      	mov	r1, r2
 800a026:	4618      	mov	r0, r3
 800a028:	f7fe fbd2 	bl	80087d0 <chk_lock>
 800a02c:	4603      	mov	r3, r0
 800a02e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a032:	79fb      	ldrb	r3, [r7, #7]
 800a034:	f003 031c 	and.w	r3, r3, #28
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d07f      	beq.n	800a13c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800a03c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a040:	2b00      	cmp	r3, #0
 800a042:	d017      	beq.n	800a074 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a044:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a048:	2b04      	cmp	r3, #4
 800a04a:	d10e      	bne.n	800a06a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a04c:	f7fe fc1c 	bl	8008888 <enq_lock>
 800a050:	4603      	mov	r3, r0
 800a052:	2b00      	cmp	r3, #0
 800a054:	d006      	beq.n	800a064 <f_open+0xc8>
 800a056:	f107 0314 	add.w	r3, r7, #20
 800a05a:	4618      	mov	r0, r3
 800a05c:	f7ff fb03 	bl	8009666 <dir_register>
 800a060:	4603      	mov	r3, r0
 800a062:	e000      	b.n	800a066 <f_open+0xca>
 800a064:	2312      	movs	r3, #18
 800a066:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a06a:	79fb      	ldrb	r3, [r7, #7]
 800a06c:	f043 0308 	orr.w	r3, r3, #8
 800a070:	71fb      	strb	r3, [r7, #7]
 800a072:	e010      	b.n	800a096 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a074:	7ebb      	ldrb	r3, [r7, #26]
 800a076:	f003 0311 	and.w	r3, r3, #17
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d003      	beq.n	800a086 <f_open+0xea>
					res = FR_DENIED;
 800a07e:	2307      	movs	r3, #7
 800a080:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a084:	e007      	b.n	800a096 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a086:	79fb      	ldrb	r3, [r7, #7]
 800a088:	f003 0304 	and.w	r3, r3, #4
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d002      	beq.n	800a096 <f_open+0xfa>
 800a090:	2308      	movs	r3, #8
 800a092:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a096:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d168      	bne.n	800a170 <f_open+0x1d4>
 800a09e:	79fb      	ldrb	r3, [r7, #7]
 800a0a0:	f003 0308 	and.w	r3, r3, #8
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d063      	beq.n	800a170 <f_open+0x1d4>
				dw = GET_FATTIME();
 800a0a8:	f7fd ffa4 	bl	8007ff4 <get_fattime>
 800a0ac:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a0ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0b0:	330e      	adds	r3, #14
 800a0b2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f7fe fae1 	bl	800867c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a0ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0bc:	3316      	adds	r3, #22
 800a0be:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7fe fadb 	bl	800867c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a0c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0c8:	330b      	adds	r3, #11
 800a0ca:	2220      	movs	r2, #32
 800a0cc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a0ce:	693b      	ldr	r3, [r7, #16]
 800a0d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a0d2:	4611      	mov	r1, r2
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f7ff fa32 	bl	800953e <ld_clust>
 800a0da:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	f7ff fa4a 	bl	800957c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a0e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a0ea:	331c      	adds	r3, #28
 800a0ec:	2100      	movs	r1, #0
 800a0ee:	4618      	mov	r0, r3
 800a0f0:	f7fe fac4 	bl	800867c <st_dword>
					fs->wflag = 1;
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	2201      	movs	r2, #1
 800a0f8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a0fa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d037      	beq.n	800a170 <f_open+0x1d4>
						dw = fs->winsect;
 800a100:	693b      	ldr	r3, [r7, #16]
 800a102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a104:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800a106:	f107 0314 	add.w	r3, r7, #20
 800a10a:	2200      	movs	r2, #0
 800a10c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800a10e:	4618      	mov	r0, r3
 800a110:	f7fe ff5d 	bl	8008fce <remove_chain>
 800a114:	4603      	mov	r3, r0
 800a116:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800a11a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d126      	bne.n	800a170 <f_open+0x1d4>
							res = move_window(fs, dw);
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a126:	4618      	mov	r0, r3
 800a128:	f7fe fd02 	bl	8008b30 <move_window>
 800a12c:	4603      	mov	r3, r0
 800a12e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a132:	693b      	ldr	r3, [r7, #16]
 800a134:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a136:	3a01      	subs	r2, #1
 800a138:	60da      	str	r2, [r3, #12]
 800a13a:	e019      	b.n	800a170 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a13c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a140:	2b00      	cmp	r3, #0
 800a142:	d115      	bne.n	800a170 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a144:	7ebb      	ldrb	r3, [r7, #26]
 800a146:	f003 0310 	and.w	r3, r3, #16
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d003      	beq.n	800a156 <f_open+0x1ba>
					res = FR_NO_FILE;
 800a14e:	2304      	movs	r3, #4
 800a150:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a154:	e00c      	b.n	800a170 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a156:	79fb      	ldrb	r3, [r7, #7]
 800a158:	f003 0302 	and.w	r3, r3, #2
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d007      	beq.n	800a170 <f_open+0x1d4>
 800a160:	7ebb      	ldrb	r3, [r7, #26]
 800a162:	f003 0301 	and.w	r3, r3, #1
 800a166:	2b00      	cmp	r3, #0
 800a168:	d002      	beq.n	800a170 <f_open+0x1d4>
						res = FR_DENIED;
 800a16a:	2307      	movs	r3, #7
 800a16c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800a170:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a174:	2b00      	cmp	r3, #0
 800a176:	d128      	bne.n	800a1ca <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a178:	79fb      	ldrb	r3, [r7, #7]
 800a17a:	f003 0308 	and.w	r3, r3, #8
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d003      	beq.n	800a18a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800a182:	79fb      	ldrb	r3, [r7, #7]
 800a184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a188:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a18a:	693b      	ldr	r3, [r7, #16]
 800a18c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800a192:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a198:	79fb      	ldrb	r3, [r7, #7]
 800a19a:	f023 0301 	bic.w	r3, r3, #1
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	bf14      	ite	ne
 800a1a2:	2301      	movne	r3, #1
 800a1a4:	2300      	moveq	r3, #0
 800a1a6:	b2db      	uxtb	r3, r3
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	f107 0314 	add.w	r3, r7, #20
 800a1ae:	4611      	mov	r1, r2
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	f7fe fb8b 	bl	80088cc <inc_lock>
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	691b      	ldr	r3, [r3, #16]
 800a1c0:	2b00      	cmp	r3, #0
 800a1c2:	d102      	bne.n	800a1ca <f_open+0x22e>
 800a1c4:	2302      	movs	r3, #2
 800a1c6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a1ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	f040 8095 	bne.w	800a2fe <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a1d4:	693b      	ldr	r3, [r7, #16]
 800a1d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a1d8:	4611      	mov	r1, r2
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7ff f9af 	bl	800953e <ld_clust>
 800a1e0:	4602      	mov	r2, r0
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a1e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a1e8:	331c      	adds	r3, #28
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f7fe fa08 	bl	8008600 <ld_dword>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a1fc:	693a      	ldr	r2, [r7, #16]
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	88da      	ldrh	r2, [r3, #6]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	79fa      	ldrb	r2, [r7, #7]
 800a20e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	2200      	movs	r2, #0
 800a214:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2200      	movs	r2, #0
 800a21a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	2200      	movs	r2, #0
 800a220:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	3330      	adds	r3, #48	; 0x30
 800a226:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a22a:	2100      	movs	r1, #0
 800a22c:	4618      	mov	r0, r3
 800a22e:	f7fe fa72 	bl	8008716 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a232:	79fb      	ldrb	r3, [r7, #7]
 800a234:	f003 0320 	and.w	r3, r3, #32
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d060      	beq.n	800a2fe <f_open+0x362>
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	68db      	ldr	r3, [r3, #12]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d05c      	beq.n	800a2fe <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	68da      	ldr	r2, [r3, #12]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a24c:	693b      	ldr	r3, [r7, #16]
 800a24e:	895b      	ldrh	r3, [r3, #10]
 800a250:	025b      	lsls	r3, r3, #9
 800a252:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	689b      	ldr	r3, [r3, #8]
 800a258:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	68db      	ldr	r3, [r3, #12]
 800a25e:	657b      	str	r3, [r7, #84]	; 0x54
 800a260:	e016      	b.n	800a290 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a266:	4618      	mov	r0, r3
 800a268:	f7fe fd1d 	bl	8008ca6 <get_fat>
 800a26c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800a26e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a270:	2b01      	cmp	r3, #1
 800a272:	d802      	bhi.n	800a27a <f_open+0x2de>
 800a274:	2302      	movs	r3, #2
 800a276:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a27a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a27c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a280:	d102      	bne.n	800a288 <f_open+0x2ec>
 800a282:	2301      	movs	r3, #1
 800a284:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a288:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a28a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a28c:	1ad3      	subs	r3, r2, r3
 800a28e:	657b      	str	r3, [r7, #84]	; 0x54
 800a290:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a294:	2b00      	cmp	r3, #0
 800a296:	d103      	bne.n	800a2a0 <f_open+0x304>
 800a298:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a29a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d8e0      	bhi.n	800a262 <f_open+0x2c6>
				}
				fp->clust = clst;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a2a4:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a2a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d127      	bne.n	800a2fe <f_open+0x362>
 800a2ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a2b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d022      	beq.n	800a2fe <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a2bc:	4618      	mov	r0, r3
 800a2be:	f7fe fcd3 	bl	8008c68 <clust2sect>
 800a2c2:	6478      	str	r0, [r7, #68]	; 0x44
 800a2c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d103      	bne.n	800a2d2 <f_open+0x336>
						res = FR_INT_ERR;
 800a2ca:	2302      	movs	r3, #2
 800a2cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800a2d0:	e015      	b.n	800a2fe <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a2d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a2d4:	0a5a      	lsrs	r2, r3, #9
 800a2d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a2d8:	441a      	add	r2, r3
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	7858      	ldrb	r0, [r3, #1]
 800a2e2:	68fb      	ldr	r3, [r7, #12]
 800a2e4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	6a1a      	ldr	r2, [r3, #32]
 800a2ec:	2301      	movs	r3, #1
 800a2ee:	f7fe f911 	bl	8008514 <disk_read>
 800a2f2:	4603      	mov	r3, r0
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d002      	beq.n	800a2fe <f_open+0x362>
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a2fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800a302:	2b00      	cmp	r3, #0
 800a304:	d002      	beq.n	800a30c <f_open+0x370>
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2200      	movs	r2, #0
 800a30a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a30c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800a310:	4618      	mov	r0, r3
 800a312:	3760      	adds	r7, #96	; 0x60
 800a314:	46bd      	mov	sp, r7
 800a316:	bd80      	pop	{r7, pc}

0800a318 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	b08c      	sub	sp, #48	; 0x30
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	60f8      	str	r0, [r7, #12]
 800a320:	60b9      	str	r1, [r7, #8]
 800a322:	607a      	str	r2, [r7, #4]
 800a324:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	2200      	movs	r2, #0
 800a32e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f107 0210 	add.w	r2, r7, #16
 800a336:	4611      	mov	r1, r2
 800a338:	4618      	mov	r0, r3
 800a33a:	f7ff fdb3 	bl	8009ea4 <validate>
 800a33e:	4603      	mov	r3, r0
 800a340:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a344:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d107      	bne.n	800a35c <f_write+0x44>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	7d5b      	ldrb	r3, [r3, #21]
 800a350:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800a354:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d002      	beq.n	800a362 <f_write+0x4a>
 800a35c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a360:	e14b      	b.n	800a5fa <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	7d1b      	ldrb	r3, [r3, #20]
 800a366:	f003 0302 	and.w	r3, r3, #2
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d101      	bne.n	800a372 <f_write+0x5a>
 800a36e:	2307      	movs	r3, #7
 800a370:	e143      	b.n	800a5fa <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	699a      	ldr	r2, [r3, #24]
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	441a      	add	r2, r3
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	699b      	ldr	r3, [r3, #24]
 800a37e:	429a      	cmp	r2, r3
 800a380:	f080 812d 	bcs.w	800a5de <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	699b      	ldr	r3, [r3, #24]
 800a388:	43db      	mvns	r3, r3
 800a38a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800a38c:	e127      	b.n	800a5de <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	699b      	ldr	r3, [r3, #24]
 800a392:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a396:	2b00      	cmp	r3, #0
 800a398:	f040 80e3 	bne.w	800a562 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	699b      	ldr	r3, [r3, #24]
 800a3a0:	0a5b      	lsrs	r3, r3, #9
 800a3a2:	693a      	ldr	r2, [r7, #16]
 800a3a4:	8952      	ldrh	r2, [r2, #10]
 800a3a6:	3a01      	subs	r2, #1
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d143      	bne.n	800a43a <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	699b      	ldr	r3, [r3, #24]
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d10c      	bne.n	800a3d4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	689b      	ldr	r3, [r3, #8]
 800a3be:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800a3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d11a      	bne.n	800a3fc <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	2100      	movs	r1, #0
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7fe fe64 	bl	8009098 <create_chain>
 800a3d0:	62b8      	str	r0, [r7, #40]	; 0x28
 800a3d2:	e013      	b.n	800a3fc <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d007      	beq.n	800a3ec <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	699b      	ldr	r3, [r3, #24]
 800a3e0:	4619      	mov	r1, r3
 800a3e2:	68f8      	ldr	r0, [r7, #12]
 800a3e4:	f7fe fef0 	bl	80091c8 <clmt_clust>
 800a3e8:	62b8      	str	r0, [r7, #40]	; 0x28
 800a3ea:	e007      	b.n	800a3fc <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	69db      	ldr	r3, [r3, #28]
 800a3f2:	4619      	mov	r1, r3
 800a3f4:	4610      	mov	r0, r2
 800a3f6:	f7fe fe4f 	bl	8009098 <create_chain>
 800a3fa:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	f000 80f2 	beq.w	800a5e8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a406:	2b01      	cmp	r3, #1
 800a408:	d104      	bne.n	800a414 <f_write+0xfc>
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2202      	movs	r2, #2
 800a40e:	755a      	strb	r2, [r3, #21]
 800a410:	2302      	movs	r3, #2
 800a412:	e0f2      	b.n	800a5fa <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a416:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a41a:	d104      	bne.n	800a426 <f_write+0x10e>
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2201      	movs	r2, #1
 800a420:	755a      	strb	r2, [r3, #21]
 800a422:	2301      	movs	r3, #1
 800a424:	e0e9      	b.n	800a5fa <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a42a:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	689b      	ldr	r3, [r3, #8]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d102      	bne.n	800a43a <f_write+0x122>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a438:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	7d1b      	ldrb	r3, [r3, #20]
 800a43e:	b25b      	sxtb	r3, r3
 800a440:	2b00      	cmp	r3, #0
 800a442:	da18      	bge.n	800a476 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a444:	693b      	ldr	r3, [r7, #16]
 800a446:	7858      	ldrb	r0, [r3, #1]
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	6a1a      	ldr	r2, [r3, #32]
 800a452:	2301      	movs	r3, #1
 800a454:	f7fe f87e 	bl	8008554 <disk_write>
 800a458:	4603      	mov	r3, r0
 800a45a:	2b00      	cmp	r3, #0
 800a45c:	d004      	beq.n	800a468 <f_write+0x150>
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	2201      	movs	r2, #1
 800a462:	755a      	strb	r2, [r3, #21]
 800a464:	2301      	movs	r3, #1
 800a466:	e0c8      	b.n	800a5fa <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	7d1b      	ldrb	r3, [r3, #20]
 800a46c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a470:	b2da      	uxtb	r2, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a476:	693a      	ldr	r2, [r7, #16]
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	69db      	ldr	r3, [r3, #28]
 800a47c:	4619      	mov	r1, r3
 800a47e:	4610      	mov	r0, r2
 800a480:	f7fe fbf2 	bl	8008c68 <clust2sect>
 800a484:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d104      	bne.n	800a496 <f_write+0x17e>
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2202      	movs	r2, #2
 800a490:	755a      	strb	r2, [r3, #21]
 800a492:	2302      	movs	r3, #2
 800a494:	e0b1      	b.n	800a5fa <f_write+0x2e2>
			sect += csect;
 800a496:	697a      	ldr	r2, [r7, #20]
 800a498:	69bb      	ldr	r3, [r7, #24]
 800a49a:	4413      	add	r3, r2
 800a49c:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	0a5b      	lsrs	r3, r3, #9
 800a4a2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 800a4a4:	6a3b      	ldr	r3, [r7, #32]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d03c      	beq.n	800a524 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a4aa:	69ba      	ldr	r2, [r7, #24]
 800a4ac:	6a3b      	ldr	r3, [r7, #32]
 800a4ae:	4413      	add	r3, r2
 800a4b0:	693a      	ldr	r2, [r7, #16]
 800a4b2:	8952      	ldrh	r2, [r2, #10]
 800a4b4:	4293      	cmp	r3, r2
 800a4b6:	d905      	bls.n	800a4c4 <f_write+0x1ac>
					cc = fs->csize - csect;
 800a4b8:	693b      	ldr	r3, [r7, #16]
 800a4ba:	895b      	ldrh	r3, [r3, #10]
 800a4bc:	461a      	mov	r2, r3
 800a4be:	69bb      	ldr	r3, [r7, #24]
 800a4c0:	1ad3      	subs	r3, r2, r3
 800a4c2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	7858      	ldrb	r0, [r3, #1]
 800a4c8:	6a3b      	ldr	r3, [r7, #32]
 800a4ca:	697a      	ldr	r2, [r7, #20]
 800a4cc:	69f9      	ldr	r1, [r7, #28]
 800a4ce:	f7fe f841 	bl	8008554 <disk_write>
 800a4d2:	4603      	mov	r3, r0
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d004      	beq.n	800a4e2 <f_write+0x1ca>
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	2201      	movs	r2, #1
 800a4dc:	755a      	strb	r2, [r3, #21]
 800a4de:	2301      	movs	r3, #1
 800a4e0:	e08b      	b.n	800a5fa <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	6a1a      	ldr	r2, [r3, #32]
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	1ad3      	subs	r3, r2, r3
 800a4ea:	6a3a      	ldr	r2, [r7, #32]
 800a4ec:	429a      	cmp	r2, r3
 800a4ee:	d915      	bls.n	800a51c <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	6a1a      	ldr	r2, [r3, #32]
 800a4fa:	697b      	ldr	r3, [r7, #20]
 800a4fc:	1ad3      	subs	r3, r2, r3
 800a4fe:	025b      	lsls	r3, r3, #9
 800a500:	69fa      	ldr	r2, [r7, #28]
 800a502:	4413      	add	r3, r2
 800a504:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a508:	4619      	mov	r1, r3
 800a50a:	f7fe f8e3 	bl	80086d4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	7d1b      	ldrb	r3, [r3, #20]
 800a512:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a516:	b2da      	uxtb	r2, r3
 800a518:	68fb      	ldr	r3, [r7, #12]
 800a51a:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800a51c:	6a3b      	ldr	r3, [r7, #32]
 800a51e:	025b      	lsls	r3, r3, #9
 800a520:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800a522:	e03f      	b.n	800a5a4 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6a1b      	ldr	r3, [r3, #32]
 800a528:	697a      	ldr	r2, [r7, #20]
 800a52a:	429a      	cmp	r2, r3
 800a52c:	d016      	beq.n	800a55c <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	699a      	ldr	r2, [r3, #24]
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800a536:	429a      	cmp	r2, r3
 800a538:	d210      	bcs.n	800a55c <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800a53a:	693b      	ldr	r3, [r7, #16]
 800a53c:	7858      	ldrb	r0, [r3, #1]
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a544:	2301      	movs	r3, #1
 800a546:	697a      	ldr	r2, [r7, #20]
 800a548:	f7fd ffe4 	bl	8008514 <disk_read>
 800a54c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d004      	beq.n	800a55c <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2201      	movs	r2, #1
 800a556:	755a      	strb	r2, [r3, #21]
 800a558:	2301      	movs	r3, #1
 800a55a:	e04e      	b.n	800a5fa <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	697a      	ldr	r2, [r7, #20]
 800a560:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	699b      	ldr	r3, [r3, #24]
 800a566:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a56a:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800a56e:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800a570:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	429a      	cmp	r2, r3
 800a576:	d901      	bls.n	800a57c <f_write+0x264>
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800a582:	68fb      	ldr	r3, [r7, #12]
 800a584:	699b      	ldr	r3, [r3, #24]
 800a586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a58a:	4413      	add	r3, r2
 800a58c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a58e:	69f9      	ldr	r1, [r7, #28]
 800a590:	4618      	mov	r0, r3
 800a592:	f7fe f89f 	bl	80086d4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	7d1b      	ldrb	r3, [r3, #20]
 800a59a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a59e:	b2da      	uxtb	r2, r3
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 800a5a4:	69fa      	ldr	r2, [r7, #28]
 800a5a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5a8:	4413      	add	r3, r2
 800a5aa:	61fb      	str	r3, [r7, #28]
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	699a      	ldr	r2, [r3, #24]
 800a5b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5b2:	441a      	add	r2, r3
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	619a      	str	r2, [r3, #24]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	68da      	ldr	r2, [r3, #12]
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	699b      	ldr	r3, [r3, #24]
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	bf38      	it	cc
 800a5c4:	461a      	movcc	r2, r3
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	60da      	str	r2, [r3, #12]
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5d0:	441a      	add	r2, r3
 800a5d2:	683b      	ldr	r3, [r7, #0]
 800a5d4:	601a      	str	r2, [r3, #0]
 800a5d6:	687a      	ldr	r2, [r7, #4]
 800a5d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a5da:	1ad3      	subs	r3, r2, r3
 800a5dc:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	f47f aed4 	bne.w	800a38e <f_write+0x76>
 800a5e6:	e000      	b.n	800a5ea <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800a5e8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	7d1b      	ldrb	r3, [r3, #20]
 800a5ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5f2:	b2da      	uxtb	r2, r3
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 800a5f8:	2300      	movs	r3, #0
}
 800a5fa:	4618      	mov	r0, r3
 800a5fc:	3730      	adds	r7, #48	; 0x30
 800a5fe:	46bd      	mov	sp, r7
 800a600:	bd80      	pop	{r7, pc}

0800a602 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a602:	b580      	push	{r7, lr}
 800a604:	b086      	sub	sp, #24
 800a606:	af00      	add	r7, sp, #0
 800a608:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	f107 0208 	add.w	r2, r7, #8
 800a610:	4611      	mov	r1, r2
 800a612:	4618      	mov	r0, r3
 800a614:	f7ff fc46 	bl	8009ea4 <validate>
 800a618:	4603      	mov	r3, r0
 800a61a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a61c:	7dfb      	ldrb	r3, [r7, #23]
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d168      	bne.n	800a6f4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	7d1b      	ldrb	r3, [r3, #20]
 800a626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d062      	beq.n	800a6f4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	7d1b      	ldrb	r3, [r3, #20]
 800a632:	b25b      	sxtb	r3, r3
 800a634:	2b00      	cmp	r3, #0
 800a636:	da15      	bge.n	800a664 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a638:	68bb      	ldr	r3, [r7, #8]
 800a63a:	7858      	ldrb	r0, [r3, #1]
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6a1a      	ldr	r2, [r3, #32]
 800a646:	2301      	movs	r3, #1
 800a648:	f7fd ff84 	bl	8008554 <disk_write>
 800a64c:	4603      	mov	r3, r0
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d001      	beq.n	800a656 <f_sync+0x54>
 800a652:	2301      	movs	r3, #1
 800a654:	e04f      	b.n	800a6f6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	7d1b      	ldrb	r3, [r3, #20]
 800a65a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a65e:	b2da      	uxtb	r2, r3
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a664:	f7fd fcc6 	bl	8007ff4 <get_fattime>
 800a668:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a66a:	68ba      	ldr	r2, [r7, #8]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a670:	4619      	mov	r1, r3
 800a672:	4610      	mov	r0, r2
 800a674:	f7fe fa5c 	bl	8008b30 <move_window>
 800a678:	4603      	mov	r3, r0
 800a67a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a67c:	7dfb      	ldrb	r3, [r7, #23]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d138      	bne.n	800a6f4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a686:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	330b      	adds	r3, #11
 800a68c:	781a      	ldrb	r2, [r3, #0]
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	330b      	adds	r3, #11
 800a692:	f042 0220 	orr.w	r2, r2, #32
 800a696:	b2d2      	uxtb	r2, r2
 800a698:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6818      	ldr	r0, [r3, #0]
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	68f9      	ldr	r1, [r7, #12]
 800a6a6:	f7fe ff69 	bl	800957c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f103 021c 	add.w	r2, r3, #28
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	68db      	ldr	r3, [r3, #12]
 800a6b4:	4619      	mov	r1, r3
 800a6b6:	4610      	mov	r0, r2
 800a6b8:	f7fd ffe0 	bl	800867c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	3316      	adds	r3, #22
 800a6c0:	6939      	ldr	r1, [r7, #16]
 800a6c2:	4618      	mov	r0, r3
 800a6c4:	f7fd ffda 	bl	800867c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	3312      	adds	r3, #18
 800a6cc:	2100      	movs	r1, #0
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f7fd ffb9 	bl	8008646 <st_word>
					fs->wflag = 1;
 800a6d4:	68bb      	ldr	r3, [r7, #8]
 800a6d6:	2201      	movs	r2, #1
 800a6d8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a6da:	68bb      	ldr	r3, [r7, #8]
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7fe fa55 	bl	8008b8c <sync_fs>
 800a6e2:	4603      	mov	r3, r0
 800a6e4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	7d1b      	ldrb	r3, [r3, #20]
 800a6ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6ee:	b2da      	uxtb	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a6f4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	3718      	adds	r7, #24
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}

0800a6fe <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a6fe:	b580      	push	{r7, lr}
 800a700:	b084      	sub	sp, #16
 800a702:	af00      	add	r7, sp, #0
 800a704:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f7ff ff7b 	bl	800a602 <f_sync>
 800a70c:	4603      	mov	r3, r0
 800a70e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a710:	7bfb      	ldrb	r3, [r7, #15]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d118      	bne.n	800a748 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f107 0208 	add.w	r2, r7, #8
 800a71c:	4611      	mov	r1, r2
 800a71e:	4618      	mov	r0, r3
 800a720:	f7ff fbc0 	bl	8009ea4 <validate>
 800a724:	4603      	mov	r3, r0
 800a726:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a728:	7bfb      	ldrb	r3, [r7, #15]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d10c      	bne.n	800a748 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	691b      	ldr	r3, [r3, #16]
 800a732:	4618      	mov	r0, r3
 800a734:	f7fe f958 	bl	80089e8 <dec_lock>
 800a738:	4603      	mov	r3, r0
 800a73a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a73c:	7bfb      	ldrb	r3, [r7, #15]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d102      	bne.n	800a748 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	2200      	movs	r2, #0
 800a746:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a748:	7bfb      	ldrb	r3, [r7, #15]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b096      	sub	sp, #88	; 0x58
 800a756:	af00      	add	r7, sp, #0
 800a758:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 800a75a:	f107 0108 	add.w	r1, r7, #8
 800a75e:	1d3b      	adds	r3, r7, #4
 800a760:	2202      	movs	r2, #2
 800a762:	4618      	mov	r0, r3
 800a764:	f7ff f952 	bl	8009a0c <find_volume>
 800a768:	4603      	mov	r3, r0
 800a76a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 800a772:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a776:	2b00      	cmp	r3, #0
 800a778:	f040 80ec 	bne.w	800a954 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800a77c:	687a      	ldr	r2, [r7, #4]
 800a77e:	f107 030c 	add.w	r3, r7, #12
 800a782:	4611      	mov	r1, r2
 800a784:	4618      	mov	r0, r3
 800a786:	f7ff f835 	bl	80097f4 <follow_path>
 800a78a:	4603      	mov	r3, r0
 800a78c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 800a790:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a794:	2b00      	cmp	r3, #0
 800a796:	d102      	bne.n	800a79e <f_mkdir+0x4c>
 800a798:	2308      	movs	r3, #8
 800a79a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 800a79e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a7a2:	2b04      	cmp	r3, #4
 800a7a4:	f040 80d6 	bne.w	800a954 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 800a7a8:	f107 030c 	add.w	r3, r7, #12
 800a7ac:	2100      	movs	r1, #0
 800a7ae:	4618      	mov	r0, r3
 800a7b0:	f7fe fc72 	bl	8009098 <create_chain>
 800a7b4:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	895b      	ldrh	r3, [r3, #10]
 800a7ba:	025b      	lsls	r3, r3, #9
 800a7bc:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 800a7c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d102      	bne.n	800a7d0 <f_mkdir+0x7e>
 800a7ca:	2307      	movs	r3, #7
 800a7cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 800a7d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d102      	bne.n	800a7dc <f_mkdir+0x8a>
 800a7d6:	2302      	movs	r3, #2
 800a7d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a7dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a7de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7e2:	d102      	bne.n	800a7ea <f_mkdir+0x98>
 800a7e4:	2301      	movs	r3, #1
 800a7e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 800a7ea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d106      	bne.n	800a800 <f_mkdir+0xae>
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f7fe f957 	bl	8008aa8 <sync_window>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 800a800:	f7fd fbf8 	bl	8007ff4 <get_fattime>
 800a804:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 800a806:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d16a      	bne.n	800a8e4 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a812:	4618      	mov	r0, r3
 800a814:	f7fe fa28 	bl	8008c68 <clust2sect>
 800a818:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	3330      	adds	r3, #48	; 0x30
 800a81e:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 800a820:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a824:	2100      	movs	r1, #0
 800a826:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a828:	f7fd ff75 	bl	8008716 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 800a82c:	220b      	movs	r2, #11
 800a82e:	2120      	movs	r1, #32
 800a830:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a832:	f7fd ff70 	bl	8008716 <mem_set>
					dir[DIR_Name] = '.';
 800a836:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a838:	222e      	movs	r2, #46	; 0x2e
 800a83a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 800a83c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a83e:	330b      	adds	r3, #11
 800a840:	2210      	movs	r2, #16
 800a842:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 800a844:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a846:	3316      	adds	r3, #22
 800a848:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a84a:	4618      	mov	r0, r3
 800a84c:	f7fd ff16 	bl	800867c <st_dword>
					st_clust(fs, dir, dcl);
 800a850:	68bb      	ldr	r3, [r7, #8]
 800a852:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a854:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a856:	4618      	mov	r0, r3
 800a858:	f7fe fe90 	bl	800957c <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 800a85c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a85e:	3320      	adds	r3, #32
 800a860:	2220      	movs	r2, #32
 800a862:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a864:	4618      	mov	r0, r3
 800a866:	f7fd ff35 	bl	80086d4 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800a86a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a86c:	3321      	adds	r3, #33	; 0x21
 800a86e:	222e      	movs	r2, #46	; 0x2e
 800a870:	701a      	strb	r2, [r3, #0]
 800a872:	697b      	ldr	r3, [r7, #20]
 800a874:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	781b      	ldrb	r3, [r3, #0]
 800a87a:	2b03      	cmp	r3, #3
 800a87c:	d106      	bne.n	800a88c <f_mkdir+0x13a>
 800a87e:	68bb      	ldr	r3, [r7, #8]
 800a880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a882:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a884:	429a      	cmp	r2, r3
 800a886:	d101      	bne.n	800a88c <f_mkdir+0x13a>
 800a888:	2300      	movs	r3, #0
 800a88a:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 800a88c:	68b8      	ldr	r0, [r7, #8]
 800a88e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a890:	3320      	adds	r3, #32
 800a892:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a894:	4619      	mov	r1, r3
 800a896:	f7fe fe71 	bl	800957c <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800a89a:	68bb      	ldr	r3, [r7, #8]
 800a89c:	895b      	ldrh	r3, [r3, #10]
 800a89e:	653b      	str	r3, [r7, #80]	; 0x50
 800a8a0:	e01b      	b.n	800a8da <f_mkdir+0x188>
					fs->winsect = dsc++;
 800a8a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8a4:	1c5a      	adds	r2, r3, #1
 800a8a6:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a8a8:	68ba      	ldr	r2, [r7, #8]
 800a8aa:	62d3      	str	r3, [r2, #44]	; 0x2c
					fs->wflag = 1;
 800a8ac:	68bb      	ldr	r3, [r7, #8]
 800a8ae:	2201      	movs	r2, #1
 800a8b0:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 800a8b2:	68bb      	ldr	r3, [r7, #8]
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	f7fe f8f7 	bl	8008aa8 <sync_window>
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 800a8c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d10c      	bne.n	800a8e2 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 800a8c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a8cc:	2100      	movs	r1, #0
 800a8ce:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a8d0:	f7fd ff21 	bl	8008716 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 800a8d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8d6:	3b01      	subs	r3, #1
 800a8d8:	653b      	str	r3, [r7, #80]	; 0x50
 800a8da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d1e0      	bne.n	800a8a2 <f_mkdir+0x150>
 800a8e0:	e000      	b.n	800a8e4 <f_mkdir+0x192>
					if (res != FR_OK) break;
 800a8e2:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 800a8e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d107      	bne.n	800a8fc <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 800a8ec:	f107 030c 	add.w	r3, r7, #12
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f7fe feb8 	bl	8009666 <dir_register>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 800a8fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a900:	2b00      	cmp	r3, #0
 800a902:	d120      	bne.n	800a946 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 800a904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a906:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 800a908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a90a:	3316      	adds	r3, #22
 800a90c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a90e:	4618      	mov	r0, r3
 800a910:	f7fd feb4 	bl	800867c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a918:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a91a:	4618      	mov	r0, r3
 800a91c:	f7fe fe2e 	bl	800957c <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 800a920:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a922:	330b      	adds	r3, #11
 800a924:	2210      	movs	r2, #16
 800a926:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800a928:	68bb      	ldr	r3, [r7, #8]
 800a92a:	2201      	movs	r2, #1
 800a92c:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800a92e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800a932:	2b00      	cmp	r3, #0
 800a934:	d10e      	bne.n	800a954 <f_mkdir+0x202>
					res = sync_fs(fs);
 800a936:	68bb      	ldr	r3, [r7, #8]
 800a938:	4618      	mov	r0, r3
 800a93a:	f7fe f927 	bl	8008b8c <sync_fs>
 800a93e:	4603      	mov	r3, r0
 800a940:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800a944:	e006      	b.n	800a954 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 800a946:	f107 030c 	add.w	r3, r7, #12
 800a94a:	2200      	movs	r2, #0
 800a94c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a94e:	4618      	mov	r0, r3
 800a950:	f7fe fb3d 	bl	8008fce <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 800a954:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3758      	adds	r7, #88	; 0x58
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}

0800a960 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a960:	b480      	push	{r7}
 800a962:	b087      	sub	sp, #28
 800a964:	af00      	add	r7, sp, #0
 800a966:	60f8      	str	r0, [r7, #12]
 800a968:	60b9      	str	r1, [r7, #8]
 800a96a:	4613      	mov	r3, r2
 800a96c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a96e:	2301      	movs	r3, #1
 800a970:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a972:	2300      	movs	r3, #0
 800a974:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a976:	4b1f      	ldr	r3, [pc, #124]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a978:	7a5b      	ldrb	r3, [r3, #9]
 800a97a:	b2db      	uxtb	r3, r3
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d131      	bne.n	800a9e4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a980:	4b1c      	ldr	r3, [pc, #112]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a982:	7a5b      	ldrb	r3, [r3, #9]
 800a984:	b2db      	uxtb	r3, r3
 800a986:	461a      	mov	r2, r3
 800a988:	4b1a      	ldr	r3, [pc, #104]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a98a:	2100      	movs	r1, #0
 800a98c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a98e:	4b19      	ldr	r3, [pc, #100]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a990:	7a5b      	ldrb	r3, [r3, #9]
 800a992:	b2db      	uxtb	r3, r3
 800a994:	4a17      	ldr	r2, [pc, #92]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	4413      	add	r3, r2
 800a99a:	68fa      	ldr	r2, [r7, #12]
 800a99c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a99e:	4b15      	ldr	r3, [pc, #84]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a9a0:	7a5b      	ldrb	r3, [r3, #9]
 800a9a2:	b2db      	uxtb	r3, r3
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	4b13      	ldr	r3, [pc, #76]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a9a8:	4413      	add	r3, r2
 800a9aa:	79fa      	ldrb	r2, [r7, #7]
 800a9ac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a9ae:	4b11      	ldr	r3, [pc, #68]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a9b0:	7a5b      	ldrb	r3, [r3, #9]
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	1c5a      	adds	r2, r3, #1
 800a9b6:	b2d1      	uxtb	r1, r2
 800a9b8:	4a0e      	ldr	r2, [pc, #56]	; (800a9f4 <FATFS_LinkDriverEx+0x94>)
 800a9ba:	7251      	strb	r1, [r2, #9]
 800a9bc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a9be:	7dbb      	ldrb	r3, [r7, #22]
 800a9c0:	3330      	adds	r3, #48	; 0x30
 800a9c2:	b2da      	uxtb	r2, r3
 800a9c4:	68bb      	ldr	r3, [r7, #8]
 800a9c6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a9c8:	68bb      	ldr	r3, [r7, #8]
 800a9ca:	3301      	adds	r3, #1
 800a9cc:	223a      	movs	r2, #58	; 0x3a
 800a9ce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a9d0:	68bb      	ldr	r3, [r7, #8]
 800a9d2:	3302      	adds	r3, #2
 800a9d4:	222f      	movs	r2, #47	; 0x2f
 800a9d6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	3303      	adds	r3, #3
 800a9dc:	2200      	movs	r2, #0
 800a9de:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a9e0:	2300      	movs	r3, #0
 800a9e2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a9e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	371c      	adds	r7, #28
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9f0:	4770      	bx	lr
 800a9f2:	bf00      	nop
 800a9f4:	20004a84 	.word	0x20004a84

0800a9f8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b082      	sub	sp, #8
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800aa02:	2200      	movs	r2, #0
 800aa04:	6839      	ldr	r1, [r7, #0]
 800aa06:	6878      	ldr	r0, [r7, #4]
 800aa08:	f7ff ffaa 	bl	800a960 <FATFS_LinkDriverEx>
 800aa0c:	4603      	mov	r3, r0
}
 800aa0e:	4618      	mov	r0, r3
 800aa10:	3708      	adds	r7, #8
 800aa12:	46bd      	mov	sp, r7
 800aa14:	bd80      	pop	{r7, pc}
	...

0800aa18 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
extern SAI_HandleTypeDef hsai_BlockA1;


//handler functions
void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800aa18:	b480      	push	{r7}
 800aa1a:	b083      	sub	sp, #12
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  if(hdfsdm_filter == &hdfsdm1_filter0)
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	4a08      	ldr	r2, [pc, #32]	; (800aa44 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x2c>)
 800aa24:	4293      	cmp	r3, r2
 800aa26:	d103      	bne.n	800aa30 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x18>
  {
    DmaLeftRecHalfBuffCplt = 1;
 800aa28:	4b07      	ldr	r3, [pc, #28]	; (800aa48 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x30>)
 800aa2a:	2201      	movs	r2, #1
 800aa2c:	601a      	str	r2, [r3, #0]
  }
  else
  {
    DmaRightRecHalfBuffCplt = 1;
  }
}
 800aa2e:	e002      	b.n	800aa36 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x1e>
    DmaRightRecHalfBuffCplt = 1;
 800aa30:	4b06      	ldr	r3, [pc, #24]	; (800aa4c <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x34>)
 800aa32:	2201      	movs	r2, #1
 800aa34:	601a      	str	r2, [r3, #0]
}
 800aa36:	bf00      	nop
 800aa38:	370c      	adds	r7, #12
 800aa3a:	46bd      	mov	sp, r7
 800aa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa40:	4770      	bx	lr
 800aa42:	bf00      	nop
 800aa44:	200000f8 	.word	0x200000f8
 800aa48:	200042dc 	.word	0x200042dc
 800aa4c:	200042e4 	.word	0x200042e4

0800aa50 <HAL_DFSDM_FilterRegConvCpltCallback>:

void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 800aa50:	b480      	push	{r7}
 800aa52:	b083      	sub	sp, #12
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
  if(hdfsdm_filter == &hdfsdm1_filter0)
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	4a08      	ldr	r2, [pc, #32]	; (800aa7c <HAL_DFSDM_FilterRegConvCpltCallback+0x2c>)
 800aa5c:	4293      	cmp	r3, r2
 800aa5e:	d103      	bne.n	800aa68 <HAL_DFSDM_FilterRegConvCpltCallback+0x18>
  {
    DmaLeftRecBuffCplt = 1;
 800aa60:	4b07      	ldr	r3, [pc, #28]	; (800aa80 <HAL_DFSDM_FilterRegConvCpltCallback+0x30>)
 800aa62:	2201      	movs	r2, #1
 800aa64:	601a      	str	r2, [r3, #0]
  }
  else
  {
    DmaRightRecBuffCplt = 1;
  }
}
 800aa66:	e002      	b.n	800aa6e <HAL_DFSDM_FilterRegConvCpltCallback+0x1e>
    DmaRightRecBuffCplt = 1;
 800aa68:	4b06      	ldr	r3, [pc, #24]	; (800aa84 <HAL_DFSDM_FilterRegConvCpltCallback+0x34>)
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	601a      	str	r2, [r3, #0]
}
 800aa6e:	bf00      	nop
 800aa70:	370c      	adds	r7, #12
 800aa72:	46bd      	mov	sp, r7
 800aa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa78:	4770      	bx	lr
 800aa7a:	bf00      	nop
 800aa7c:	200000f8 	.word	0x200000f8
 800aa80:	200042e0 	.word	0x200042e0
 800aa84:	200042e8 	.word	0x200042e8

0800aa88 <checkMicrophone>:



//verifies if thhe microphone input buffer has data and plays it back
void checkMicrophone()
{
 800aa88:	b480      	push	{r7}
 800aa8a:	b083      	sub	sp, #12
 800aa8c:	af00      	add	r7, sp, #0
	//check if the input buffer is full
	if((DmaLeftRecHalfBuffCplt == 1) && (DmaRightRecHalfBuffCplt == 1))
 800aa8e:	4b52      	ldr	r3, [pc, #328]	; (800abd8 <checkMicrophone+0x150>)
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	2b01      	cmp	r3, #1
 800aa94:	d14a      	bne.n	800ab2c <checkMicrophone+0xa4>
 800aa96:	4b51      	ldr	r3, [pc, #324]	; (800abdc <checkMicrophone+0x154>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	2b01      	cmp	r3, #1
 800aa9c:	d146      	bne.n	800ab2c <checkMicrophone+0xa4>
	{
		//takes the data from the receiving buffer and sends to the playing buffer
		for(int i = 0; i < 1024; i++)
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	607b      	str	r3, [r7, #4]
 800aaa2:	e039      	b.n	800ab18 <checkMicrophone+0x90>
		{
			//if the buffer is not full, copies the data to the buffer
			if (BufferCtl.wr_state!= BUFFER_FULL)
 800aaa4:	4b4e      	ldr	r3, [pc, #312]	; (800abe0 <checkMicrophone+0x158>)
 800aaa6:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800aaaa:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800aaae:	2b01      	cmp	r3, #1
 800aab0:	d028      	beq.n	800ab04 <checkMicrophone+0x7c>
			{
				BufferCtl.pcm_buff[BufferCtl.fptr]=SaturaLH((LeftRecBuff[i] >> 8), -32768, 32767);
 800aab2:	4a4c      	ldr	r2, [pc, #304]	; (800abe4 <checkMicrophone+0x15c>)
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aaba:	121b      	asrs	r3, r3, #8
 800aabc:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800aac0:	db0b      	blt.n	800aada <checkMicrophone+0x52>
 800aac2:	4a48      	ldr	r2, [pc, #288]	; (800abe4 <checkMicrophone+0x15c>)
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aaca:	121b      	asrs	r3, r3, #8
 800aacc:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800aad0:	4293      	cmp	r3, r2
 800aad2:	bfa8      	it	ge
 800aad4:	4613      	movge	r3, r2
 800aad6:	b29a      	uxth	r2, r3
 800aad8:	e001      	b.n	800aade <checkMicrophone+0x56>
 800aada:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800aade:	4b40      	ldr	r3, [pc, #256]	; (800abe0 <checkMicrophone+0x158>)
 800aae0:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800aae4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800aae8:	493d      	ldr	r1, [pc, #244]	; (800abe0 <checkMicrophone+0x158>)
 800aaea:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				BufferCtl.fptr+= 1;
 800aaee:	4b3c      	ldr	r3, [pc, #240]	; (800abe0 <checkMicrophone+0x158>)
 800aaf0:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800aaf4:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800aaf8:	3301      	adds	r3, #1
 800aafa:	4a39      	ldr	r2, [pc, #228]	; (800abe0 <checkMicrophone+0x158>)
 800aafc:	f502 229c 	add.w	r2, r2, #319488	; 0x4e000
 800ab00:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
			}
			if (BufferCtl.fptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800ab04:	4b36      	ldr	r3, [pc, #216]	; (800abe0 <checkMicrophone+0x158>)
 800ab06:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ab0a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ab0e:	4a36      	ldr	r2, [pc, #216]	; (800abe8 <checkMicrophone+0x160>)
 800ab10:	4293      	cmp	r3, r2
		for(int i = 0; i < 1024; i++)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	3301      	adds	r3, #1
 800ab16:	607b      	str	r3, [r7, #4]
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ab1e:	dbc1      	blt.n	800aaa4 <checkMicrophone+0x1c>
				BufferCtl.wr_state!= BUFFER_FULL;
			}

		}
		//frees
		DmaLeftRecHalfBuffCplt  = 0;
 800ab20:	4b2d      	ldr	r3, [pc, #180]	; (800abd8 <checkMicrophone+0x150>)
 800ab22:	2200      	movs	r2, #0
 800ab24:	601a      	str	r2, [r3, #0]
		DmaRightRecHalfBuffCplt = 0;
 800ab26:	4b2d      	ldr	r3, [pc, #180]	; (800abdc <checkMicrophone+0x154>)
 800ab28:	2200      	movs	r2, #0
 800ab2a:	601a      	str	r2, [r3, #0]
	}
	if((DmaLeftRecBuffCplt == 1) && (DmaRightRecBuffCplt == 1))
 800ab2c:	4b2f      	ldr	r3, [pc, #188]	; (800abec <checkMicrophone+0x164>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	2b01      	cmp	r3, #1
 800ab32:	d14b      	bne.n	800abcc <checkMicrophone+0x144>
 800ab34:	4b2e      	ldr	r3, [pc, #184]	; (800abf0 <checkMicrophone+0x168>)
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d147      	bne.n	800abcc <checkMicrophone+0x144>
	{
		for(int i = 1024; i < 2048; i++)
 800ab3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab40:	603b      	str	r3, [r7, #0]
 800ab42:	e039      	b.n	800abb8 <checkMicrophone+0x130>
		{

			if (BufferCtl.wr_state!= BUFFER_FULL)
 800ab44:	4b26      	ldr	r3, [pc, #152]	; (800abe0 <checkMicrophone+0x158>)
 800ab46:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ab4a:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800ab4e:	2b01      	cmp	r3, #1
 800ab50:	d028      	beq.n	800aba4 <checkMicrophone+0x11c>
			{
				BufferCtl.pcm_buff[BufferCtl.fptr]=SaturaLH((LeftRecBuff[i] >> 8), -32768, 32767);
 800ab52:	4a24      	ldr	r2, [pc, #144]	; (800abe4 <checkMicrophone+0x15c>)
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab5a:	121b      	asrs	r3, r3, #8
 800ab5c:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800ab60:	db0b      	blt.n	800ab7a <checkMicrophone+0xf2>
 800ab62:	4a20      	ldr	r2, [pc, #128]	; (800abe4 <checkMicrophone+0x15c>)
 800ab64:	683b      	ldr	r3, [r7, #0]
 800ab66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab6a:	121b      	asrs	r3, r3, #8
 800ab6c:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800ab70:	4293      	cmp	r3, r2
 800ab72:	bfa8      	it	ge
 800ab74:	4613      	movge	r3, r2
 800ab76:	b29a      	uxth	r2, r3
 800ab78:	e001      	b.n	800ab7e <checkMicrophone+0xf6>
 800ab7a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800ab7e:	4b18      	ldr	r3, [pc, #96]	; (800abe0 <checkMicrophone+0x158>)
 800ab80:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ab84:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ab88:	4915      	ldr	r1, [pc, #84]	; (800abe0 <checkMicrophone+0x158>)
 800ab8a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				BufferCtl.fptr+= 1;
 800ab8e:	4b14      	ldr	r3, [pc, #80]	; (800abe0 <checkMicrophone+0x158>)
 800ab90:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ab94:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800ab98:	3301      	adds	r3, #1
 800ab9a:	4a11      	ldr	r2, [pc, #68]	; (800abe0 <checkMicrophone+0x158>)
 800ab9c:	f502 229c 	add.w	r2, r2, #319488	; 0x4e000
 800aba0:	f8c2 320c 	str.w	r3, [r2, #524]	; 0x20c
			}
			if (BufferCtl.fptr >= AUDIO_IN_PCM_BUFFER_SIZE)
 800aba4:	4b0e      	ldr	r3, [pc, #56]	; (800abe0 <checkMicrophone+0x158>)
 800aba6:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800abaa:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800abae:	4a0e      	ldr	r2, [pc, #56]	; (800abe8 <checkMicrophone+0x160>)
 800abb0:	4293      	cmp	r3, r2
		for(int i = 1024; i < 2048; i++)
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	3301      	adds	r3, #1
 800abb6:	603b      	str	r3, [r7, #0]
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abbe:	dbc1      	blt.n	800ab44 <checkMicrophone+0xbc>
			{
				BufferCtl.wr_state!= BUFFER_FULL;
			}
		}
		DmaLeftRecBuffCplt  = 0;
 800abc0:	4b0a      	ldr	r3, [pc, #40]	; (800abec <checkMicrophone+0x164>)
 800abc2:	2200      	movs	r2, #0
 800abc4:	601a      	str	r2, [r3, #0]
		DmaRightRecBuffCplt = 0;
 800abc6:	4b0a      	ldr	r3, [pc, #40]	; (800abf0 <checkMicrophone+0x168>)
 800abc8:	2200      	movs	r2, #0
 800abca:	601a      	str	r2, [r3, #0]
	}
}
 800abcc:	bf00      	nop
 800abce:	370c      	adds	r7, #12
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr
 800abd8:	200042dc 	.word	0x200042dc
 800abdc:	200042e4 	.word	0x200042e4
 800abe0:	20004abc 	.word	0x20004abc
 800abe4:	200002dc 	.word	0x200002dc
 800abe8:	000270ff 	.word	0x000270ff
 800abec:	200042e0 	.word	0x200042e0
 800abf0:	200042e8 	.word	0x200042e8

0800abf4 <get_date>:
extern RTC_HandleTypeDef hrtc;


//returns a string containing current date
char* get_date( char* date)
{
 800abf4:	b580      	push	{r7, lr}
 800abf6:	b086      	sub	sp, #24
 800abf8:	af02      	add	r7, sp, #8
 800abfa:	6078      	str	r0, [r7, #4]
	 RTC_DateTypeDef gDate;
	 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800abfc:	f107 030c 	add.w	r3, r7, #12
 800ac00:	2200      	movs	r2, #0
 800ac02:	4619      	mov	r1, r3
 800ac04:	480a      	ldr	r0, [pc, #40]	; (800ac30 <get_date+0x3c>)
 800ac06:	f7fa f9e1 	bl	8004fcc <HAL_RTC_GetDate>
	 //converts the struct into a sctring in the format dd:mm::yyy
	 sprintf((char*)date,"%02d%02d%02d",gDate.Date, gDate.Month, 2000 + gDate.Year);
 800ac0a:	7bbb      	ldrb	r3, [r7, #14]
 800ac0c:	461a      	mov	r2, r3
 800ac0e:	7b7b      	ldrb	r3, [r7, #13]
 800ac10:	4619      	mov	r1, r3
 800ac12:	7bfb      	ldrb	r3, [r7, #15]
 800ac14:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800ac18:	9300      	str	r3, [sp, #0]
 800ac1a:	460b      	mov	r3, r1
 800ac1c:	4905      	ldr	r1, [pc, #20]	; (800ac34 <get_date+0x40>)
 800ac1e:	6878      	ldr	r0, [r7, #4]
 800ac20:	f000 fb3a 	bl	800b298 <siprintf>

	 return date;
 800ac24:	687b      	ldr	r3, [r7, #4]
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	200042ec 	.word	0x200042ec
 800ac34:	0800b9d8 	.word	0x0800b9d8

0800ac38 <get_time_filename>:

	 return time;
}
//returns a string containing current time
char* get_time_filename( char* name)
	{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b08c      	sub	sp, #48	; 0x30
 800ac3c:	af02      	add	r7, sp, #8
 800ac3e:	6078      	str	r0, [r7, #4]
	 char day = 'd', month = 'm', year = 'y', hour = 'h', min = 'm', sec = 's';
 800ac40:	2364      	movs	r3, #100	; 0x64
 800ac42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ac46:	236d      	movs	r3, #109	; 0x6d
 800ac48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ac4c:	2379      	movs	r3, #121	; 0x79
 800ac4e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800ac52:	2368      	movs	r3, #104	; 0x68
 800ac54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800ac58:	236d      	movs	r3, #109	; 0x6d
 800ac5a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ac5e:	2373      	movs	r3, #115	; 0x73
 800ac60:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	 RTC_TimeTypeDef gTime;
	 RTC_DateTypeDef gDate;
	 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 800ac64:	f107 030c 	add.w	r3, r7, #12
 800ac68:	2200      	movs	r2, #0
 800ac6a:	4619      	mov	r1, r3
 800ac6c:	480c      	ldr	r0, [pc, #48]	; (800aca0 <get_time_filename+0x68>)
 800ac6e:	f7fa f8cb 	bl	8004e08 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800ac72:	f107 0308 	add.w	r3, r7, #8
 800ac76:	2200      	movs	r2, #0
 800ac78:	4619      	mov	r1, r3
 800ac7a:	4809      	ldr	r0, [pc, #36]	; (800aca0 <get_time_filename+0x68>)
 800ac7c:	f7fa f9a6 	bl	8004fcc <HAL_RTC_GetDate>
	 //converts the struct into a sctring in the format hh:mm::ss
	 //sprintf((char*)name,"%02d-%02d-%4d-%02dh%02dm%02ds.wav",gDate.Date, gDate.Month, 2000 + gDate.Year,gTime.Hours, gTime.Minutes, gTime.Seconds);
	 //sprintf((char*)name,"%02dh%02dm%02ds.wav",gTime.Hours, gTime.Minutes, gTime.Seconds);
	 sprintf((char*)name,"%02d%02d%02d.wav", gTime.Hours, gTime.Minutes, gTime.Seconds);
 800ac80:	7b3b      	ldrb	r3, [r7, #12]
 800ac82:	461a      	mov	r2, r3
 800ac84:	7b7b      	ldrb	r3, [r7, #13]
 800ac86:	4619      	mov	r1, r3
 800ac88:	7bbb      	ldrb	r3, [r7, #14]
 800ac8a:	9300      	str	r3, [sp, #0]
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	4905      	ldr	r1, [pc, #20]	; (800aca4 <get_time_filename+0x6c>)
 800ac90:	6878      	ldr	r0, [r7, #4]
 800ac92:	f000 fb01 	bl	800b298 <siprintf>
	 return name;
 800ac96:	687b      	ldr	r3, [r7, #4]
}
 800ac98:	4618      	mov	r0, r3
 800ac9a:	3728      	adds	r7, #40	; 0x28
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	bd80      	pop	{r7, pc}
 800aca0:	200042ec 	.word	0x200042ec
 800aca4:	0800b9fc 	.word	0x0800b9fc

0800aca8 <SDInit>:


uint8_t rtext[_MAX_SS];/* File read buffer */

int SDInit()
{
 800aca8:	b580      	push	{r7, lr}
 800acaa:	af00      	add	r7, sp, #0
	if(f_mount(&SDFatFS, (TCHAR const*)SDPath, 0) != FR_OK)
 800acac:	2200      	movs	r2, #0
 800acae:	4906      	ldr	r1, [pc, #24]	; (800acc8 <SDInit+0x20>)
 800acb0:	4806      	ldr	r0, [pc, #24]	; (800accc <SDInit+0x24>)
 800acb2:	f7ff f92d 	bl	8009f10 <f_mount>
 800acb6:	4603      	mov	r3, r0
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d001      	beq.n	800acc0 <SDInit+0x18>
	      {
	          Error_Handler();
 800acbc:	f7f6 fa42 	bl	8001144 <Error_Handler>
	          if(val != FR_OK)
	          {
	        	  return -1;
	          }
	      }
	return 0;
 800acc0:	2300      	movs	r3, #0
}
 800acc2:	4618      	mov	r0, r3
 800acc4:	bd80      	pop	{r7, pc}
 800acc6:	bf00      	nop
 800acc8:	200045f0 	.word	0x200045f0
 800accc:	200045f4 	.word	0x200045f4

0800acd0 <createFile>:

int createFile(char* file_name)
{
 800acd0:	b580      	push	{r7, lr}
 800acd2:	b084      	sub	sp, #16
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
	//Open file for writing (Create). sets the name given by the string
	  int var = f_open(&SDFile, file_name, FA_CREATE_ALWAYS | FA_WRITE);
 800acd8:	220a      	movs	r2, #10
 800acda:	6879      	ldr	r1, [r7, #4]
 800acdc:	4807      	ldr	r0, [pc, #28]	; (800acfc <createFile+0x2c>)
 800acde:	f7ff f95d 	bl	8009f9c <f_open>
 800ace2:	4603      	mov	r3, r0
 800ace4:	60fb      	str	r3, [r7, #12]
	  if(var != FR_OK)
 800ace6:	68fb      	ldr	r3, [r7, #12]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d002      	beq.n	800acf2 <createFile+0x22>
	  {
		  return -1;
 800acec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800acf0:	e000      	b.n	800acf4 <createFile+0x24>
	  }
	  return 0;
 800acf2:	2300      	movs	r3, #0

}
 800acf4:	4618      	mov	r0, r3
 800acf6:	3710      	adds	r7, #16
 800acf8:	46bd      	mov	sp, r7
 800acfa:	bd80      	pop	{r7, pc}
 800acfc:	20004824 	.word	0x20004824

0800ad00 <writeToFile>:
int writeToFile(char* text, int size)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
 800ad08:	6039      	str	r1, [r7, #0]
	uint32_t byteswritten;
	f_write(&SDFile, text, size, (void *)&byteswritten);
 800ad0a:	683a      	ldr	r2, [r7, #0]
 800ad0c:	f107 030c 	add.w	r3, r7, #12
 800ad10:	6879      	ldr	r1, [r7, #4]
 800ad12:	4804      	ldr	r0, [pc, #16]	; (800ad24 <writeToFile+0x24>)
 800ad14:	f7ff fb00 	bl	800a318 <f_write>
	return byteswritten;
 800ad18:	68fb      	ldr	r3, [r7, #12]
}
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	3710      	adds	r7, #16
 800ad1e:	46bd      	mov	sp, r7
 800ad20:	bd80      	pop	{r7, pc}
 800ad22:	bf00      	nop
 800ad24:	20004824 	.word	0x20004824

0800ad28 <SDclose>:
int SDclose()
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	af00      	add	r7, sp, #0
	f_close(&SDFile);
 800ad2c:	4802      	ldr	r0, [pc, #8]	; (800ad38 <SDclose+0x10>)
 800ad2e:	f7ff fce6 	bl	800a6fe <f_close>
	return 0;
 800ad32:	2300      	movs	r3, #0
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	bd80      	pop	{r7, pc}
 800ad38:	20004824 	.word	0x20004824

0800ad3c <HAL_GPIO_EXTI_Callback>:

#include "user_gpio.h"

extern recording;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800ad3c:	b480      	push	{r7}
 800ad3e:	b083      	sub	sp, #12
 800ad40:	af00      	add	r7, sp, #0
 800ad42:	4603      	mov	r3, r0
 800ad44:	80fb      	strh	r3, [r7, #6]
  if(GPIO_Pin == GPIO_PIN_13) {
 800ad46:	88fb      	ldrh	r3, [r7, #6]
 800ad48:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad4c:	d10a      	bne.n	800ad64 <HAL_GPIO_EXTI_Callback+0x28>
	  recording = !recording;
 800ad4e:	4b09      	ldr	r3, [pc, #36]	; (800ad74 <HAL_GPIO_EXTI_Callback+0x38>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	bf0c      	ite	eq
 800ad56:	2301      	moveq	r3, #1
 800ad58:	2300      	movne	r3, #0
 800ad5a:	b2db      	uxtb	r3, r3
 800ad5c:	461a      	mov	r2, r3
 800ad5e:	4b05      	ldr	r3, [pc, #20]	; (800ad74 <HAL_GPIO_EXTI_Callback+0x38>)
 800ad60:	601a      	str	r2, [r3, #0]
  } else {
      __NOP();
  }
}
 800ad62:	e000      	b.n	800ad66 <HAL_GPIO_EXTI_Callback+0x2a>
      __NOP();
 800ad64:	bf00      	nop
}
 800ad66:	bf00      	nop
 800ad68:	370c      	adds	r7, #12
 800ad6a:	46bd      	mov	sp, r7
 800ad6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad70:	4770      	bx	lr
 800ad72:	bf00      	nop
 800ad74:	200002d8 	.word	0x200002d8

0800ad78 <WavProcess_EncInit>:
AUDIO_IN_BufferTypeDef  BufferCtl;
uint8_t pHeaderBuff[44];


uint32_t WavProcess_EncInit(uint32_t Freq, uint8_t *pHeader)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
 800ad80:	6039      	str	r1, [r7, #0]
  /* Initialize the encoder structure */
  WaveFormat.SampleRate = 16000U;        /* Audio sampling frequency */
 800ad82:	4b21      	ldr	r3, [pc, #132]	; (800ae08 <WavProcess_EncInit+0x90>)
 800ad84:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800ad88:	619a      	str	r2, [r3, #24]
  WaveFormat.NbrChannels = 1;          /* Number of channels: 1:Mono or 2:Stereo */
 800ad8a:	4b1f      	ldr	r3, [pc, #124]	; (800ae08 <WavProcess_EncInit+0x90>)
 800ad8c:	2201      	movs	r2, #1
 800ad8e:	82da      	strh	r2, [r3, #22]
  WaveFormat.BitPerSample = 16;        /* Number of bits per sample (16, 24 or 32) */
 800ad90:	4b1d      	ldr	r3, [pc, #116]	; (800ae08 <WavProcess_EncInit+0x90>)
 800ad92:	2210      	movs	r2, #16
 800ad94:	845a      	strh	r2, [r3, #34]	; 0x22
  WaveFormat.FileSize = 0x001D4C00;    /* Total length of useful audio data (payload) */
 800ad96:	4b1c      	ldr	r3, [pc, #112]	; (800ae08 <WavProcess_EncInit+0x90>)
 800ad98:	4a1c      	ldr	r2, [pc, #112]	; (800ae0c <WavProcess_EncInit+0x94>)
 800ad9a:	605a      	str	r2, [r3, #4]
  WaveFormat.SubChunk1Size = 44;       /* The file header chunk size */
 800ad9c:	4b1a      	ldr	r3, [pc, #104]	; (800ae08 <WavProcess_EncInit+0x90>)
 800ad9e:	222c      	movs	r2, #44	; 0x2c
 800ada0:	611a      	str	r2, [r3, #16]
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800ada2:	4b19      	ldr	r3, [pc, #100]	; (800ae08 <WavProcess_EncInit+0x90>)
 800ada4:	699b      	ldr	r3, [r3, #24]
                        (WaveFormat.BitPerSample/8) * \
 800ada6:	4a18      	ldr	r2, [pc, #96]	; (800ae08 <WavProcess_EncInit+0x90>)
 800ada8:	8c52      	ldrh	r2, [r2, #34]	; 0x22
 800adaa:	08d2      	lsrs	r2, r2, #3
 800adac:	b292      	uxth	r2, r2
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800adae:	fb02 f303 	mul.w	r3, r2, r3
                         WaveFormat.NbrChannels);     /* Number of bytes per second  (sample rate * block align)  */
 800adb2:	4a15      	ldr	r2, [pc, #84]	; (800ae08 <WavProcess_EncInit+0x90>)
 800adb4:	8ad2      	ldrh	r2, [r2, #22]
                        (WaveFormat.BitPerSample/8) * \
 800adb6:	fb02 f303 	mul.w	r3, r2, r3
  WaveFormat.ByteRate = (WaveFormat.SampleRate * \
 800adba:	4a13      	ldr	r2, [pc, #76]	; (800ae08 <WavProcess_EncInit+0x90>)
 800adbc:	61d3      	str	r3, [r2, #28]
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800adbe:	4b12      	ldr	r3, [pc, #72]	; (800ae08 <WavProcess_EncInit+0x90>)
 800adc0:	8ada      	ldrh	r2, [r3, #22]
                         (WaveFormat.BitPerSample/8); /* channels * bits/sample / 8 */
 800adc2:	4b11      	ldr	r3, [pc, #68]	; (800ae08 <WavProcess_EncInit+0x90>)
 800adc4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
  WaveFormat.BlockAlign = WaveFormat.NbrChannels * \
 800adc6:	08db      	lsrs	r3, r3, #3
 800adc8:	b29b      	uxth	r3, r3
 800adca:	fb12 f303 	smulbb	r3, r2, r3
 800adce:	b29a      	uxth	r2, r3
 800add0:	4b0d      	ldr	r3, [pc, #52]	; (800ae08 <WavProcess_EncInit+0x90>)
 800add2:	841a      	strh	r2, [r3, #32]
  BufferCtl.size = BufferCtl.fptr * 2;
 800add4:	4b0e      	ldr	r3, [pc, #56]	; (800ae10 <WavProcess_EncInit+0x98>)
 800add6:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800adda:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800adde:	005b      	lsls	r3, r3, #1
 800ade0:	4a0b      	ldr	r2, [pc, #44]	; (800ae10 <WavProcess_EncInit+0x98>)
 800ade2:	f502 229c 	add.w	r2, r2, #319488	; 0x4e000
 800ade6:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  /* Parse the wav file header and extract required information */
  if(WavProcess_HeaderInit(pHeader, &WaveFormat, &BufferCtl))
 800adea:	4a09      	ldr	r2, [pc, #36]	; (800ae10 <WavProcess_EncInit+0x98>)
 800adec:	4906      	ldr	r1, [pc, #24]	; (800ae08 <WavProcess_EncInit+0x90>)
 800adee:	6838      	ldr	r0, [r7, #0]
 800adf0:	f000 f810 	bl	800ae14 <WavProcess_HeaderInit>
 800adf4:	4603      	mov	r3, r0
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d001      	beq.n	800adfe <WavProcess_EncInit+0x86>
  {
    return 1;
 800adfa:	2301      	movs	r3, #1
 800adfc:	e000      	b.n	800ae00 <WavProcess_EncInit+0x88>
  }
  return 0;
 800adfe:	2300      	movs	r3, #0
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3708      	adds	r7, #8
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}
 800ae08:	20004a90 	.word	0x20004a90
 800ae0c:	001d4c00 	.word	0x001d4c00
 800ae10:	20004abc 	.word	0x20004abc

0800ae14 <WavProcess_HeaderInit>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
uint32_t WavProcess_HeaderInit(uint8_t* pHeader, WAVE_FormatTypeDef* pWaveFormatStruct, AUDIO_IN_BufferTypeDef*  BufferCtl)
{
 800ae14:	b480      	push	{r7}
 800ae16:	b085      	sub	sp, #20
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	60f8      	str	r0, [r7, #12]
 800ae1c:	60b9      	str	r1, [r7, #8]
 800ae1e:	607a      	str	r2, [r7, #4]
  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2252      	movs	r2, #82	; 0x52
 800ae24:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	3301      	adds	r3, #1
 800ae2a:	2249      	movs	r2, #73	; 0x49
 800ae2c:	701a      	strb	r2, [r3, #0]
  pHeader[2] = 'F';
 800ae2e:	68fb      	ldr	r3, [r7, #12]
 800ae30:	3302      	adds	r3, #2
 800ae32:	2246      	movs	r2, #70	; 0x46
 800ae34:	701a      	strb	r2, [r3, #0]
  pHeader[3] = 'F';
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	3303      	adds	r3, #3
 800ae3a:	2246      	movs	r2, #70	; 0x46
 800ae3c:	701a      	strb	r2, [r3, #0]

  /* Write the file length ---------------------------------------------------*/
  /* The sampling time: this value will be written back at the end of the
     recording operation.  Example: 661500 Btyes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */

  pHeader[4] = (uint8_t)(BufferCtl->size);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ae44:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	3304      	adds	r3, #4
 800ae4c:	b2d2      	uxtb	r2, r2
 800ae4e:	701a      	strb	r2, [r3, #0]
  pHeader[5] = (uint8_t)(BufferCtl->size >> 8);
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ae56:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ae5a:	0a1a      	lsrs	r2, r3, #8
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	3305      	adds	r3, #5
 800ae60:	b2d2      	uxtb	r2, r2
 800ae62:	701a      	strb	r2, [r3, #0]
  pHeader[6] = (uint8_t)(BufferCtl->size >> 16);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ae6a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ae6e:	0c1a      	lsrs	r2, r3, #16
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	3306      	adds	r3, #6
 800ae74:	b2d2      	uxtb	r2, r2
 800ae76:	701a      	strb	r2, [r3, #0]
  pHeader[7] = (uint8_t)(BufferCtl->size >> 24);
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800ae7e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ae82:	0e1a      	lsrs	r2, r3, #24
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	3307      	adds	r3, #7
 800ae88:	b2d2      	uxtb	r2, r2
 800ae8a:	701a      	strb	r2, [r3, #0]

  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	3308      	adds	r3, #8
 800ae90:	2257      	movs	r2, #87	; 0x57
 800ae92:	701a      	strb	r2, [r3, #0]
  pHeader[9]  = 'A';
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	3309      	adds	r3, #9
 800ae98:	2241      	movs	r2, #65	; 0x41
 800ae9a:	701a      	strb	r2, [r3, #0]
  pHeader[10] = 'V';
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	330a      	adds	r3, #10
 800aea0:	2256      	movs	r2, #86	; 0x56
 800aea2:	701a      	strb	r2, [r3, #0]
  pHeader[11] = 'E';
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	330b      	adds	r3, #11
 800aea8:	2245      	movs	r2, #69	; 0x45
 800aeaa:	701a      	strb	r2, [r3, #0]

  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	330c      	adds	r3, #12
 800aeb0:	2266      	movs	r2, #102	; 0x66
 800aeb2:	701a      	strb	r2, [r3, #0]
  pHeader[13]  = 'm';
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	330d      	adds	r3, #13
 800aeb8:	226d      	movs	r2, #109	; 0x6d
 800aeba:	701a      	strb	r2, [r3, #0]
  pHeader[14]  = 't';
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	330e      	adds	r3, #14
 800aec0:	2274      	movs	r2, #116	; 0x74
 800aec2:	701a      	strb	r2, [r3, #0]
  pHeader[15]  = ' ';
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	330f      	adds	r3, #15
 800aec8:	2220      	movs	r2, #32
 800aeca:	701a      	strb	r2, [r3, #0]

  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	3310      	adds	r3, #16
 800aed0:	2210      	movs	r2, #16
 800aed2:	701a      	strb	r2, [r3, #0]
  pHeader[17]  = 0x00;
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	3311      	adds	r3, #17
 800aed8:	2200      	movs	r2, #0
 800aeda:	701a      	strb	r2, [r3, #0]
  pHeader[18]  = 0x00;
 800aedc:	68fb      	ldr	r3, [r7, #12]
 800aede:	3312      	adds	r3, #18
 800aee0:	2200      	movs	r2, #0
 800aee2:	701a      	strb	r2, [r3, #0]
  pHeader[19]  = 0x00;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	3313      	adds	r3, #19
 800aee8:	2200      	movs	r2, #0
 800aeea:	701a      	strb	r2, [r3, #0]

  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 800aeec:	68fb      	ldr	r3, [r7, #12]
 800aeee:	3314      	adds	r3, #20
 800aef0:	2201      	movs	r2, #1
 800aef2:	701a      	strb	r2, [r3, #0]
  pHeader[21]  = 0x00;
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	3315      	adds	r3, #21
 800aef8:	2200      	movs	r2, #0
 800aefa:	701a      	strb	r2, [r3, #0]

  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = pWaveFormatStruct->NbrChannels;
 800aefc:	68bb      	ldr	r3, [r7, #8]
 800aefe:	8ada      	ldrh	r2, [r3, #22]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	3316      	adds	r3, #22
 800af04:	b2d2      	uxtb	r2, r2
 800af06:	701a      	strb	r2, [r3, #0]
  pHeader[23]  = 0x00;
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	3317      	adds	r3, #23
 800af0c:	2200      	movs	r2, #0
 800af0e:	701a      	strb	r2, [r3, #0]

  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((pWaveFormatStruct->SampleRate & 0xFF));
 800af10:	68bb      	ldr	r3, [r7, #8]
 800af12:	699a      	ldr	r2, [r3, #24]
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	3318      	adds	r3, #24
 800af18:	b2d2      	uxtb	r2, r2
 800af1a:	701a      	strb	r2, [r3, #0]
  pHeader[25]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 8) & 0xFF);
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	699b      	ldr	r3, [r3, #24]
 800af20:	0a1a      	lsrs	r2, r3, #8
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	3319      	adds	r3, #25
 800af26:	b2d2      	uxtb	r2, r2
 800af28:	701a      	strb	r2, [r3, #0]
  pHeader[26]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 16) & 0xFF);
 800af2a:	68bb      	ldr	r3, [r7, #8]
 800af2c:	699b      	ldr	r3, [r3, #24]
 800af2e:	0c1a      	lsrs	r2, r3, #16
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	331a      	adds	r3, #26
 800af34:	b2d2      	uxtb	r2, r2
 800af36:	701a      	strb	r2, [r3, #0]
  pHeader[27]  = (uint8_t)((pWaveFormatStruct->SampleRate >> 24) & 0xFF);
 800af38:	68bb      	ldr	r3, [r7, #8]
 800af3a:	699b      	ldr	r3, [r3, #24]
 800af3c:	0e1a      	lsrs	r2, r3, #24
 800af3e:	68fb      	ldr	r3, [r7, #12]
 800af40:	331b      	adds	r3, #27
 800af42:	b2d2      	uxtb	r2, r2
 800af44:	701a      	strb	r2, [r3, #0]

  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)((pWaveFormatStruct->ByteRate & 0xFF));
 800af46:	68bb      	ldr	r3, [r7, #8]
 800af48:	69da      	ldr	r2, [r3, #28]
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	331c      	adds	r3, #28
 800af4e:	b2d2      	uxtb	r2, r2
 800af50:	701a      	strb	r2, [r3, #0]
  pHeader[29]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 8) & 0xFF);
 800af52:	68bb      	ldr	r3, [r7, #8]
 800af54:	69db      	ldr	r3, [r3, #28]
 800af56:	0a1a      	lsrs	r2, r3, #8
 800af58:	68fb      	ldr	r3, [r7, #12]
 800af5a:	331d      	adds	r3, #29
 800af5c:	b2d2      	uxtb	r2, r2
 800af5e:	701a      	strb	r2, [r3, #0]
  pHeader[30]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 16) & 0xFF);
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	69db      	ldr	r3, [r3, #28]
 800af64:	0c1a      	lsrs	r2, r3, #16
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	331e      	adds	r3, #30
 800af6a:	b2d2      	uxtb	r2, r2
 800af6c:	701a      	strb	r2, [r3, #0]
  pHeader[31]  = (uint8_t)((pWaveFormatStruct->ByteRate >> 24) & 0xFF);
 800af6e:	68bb      	ldr	r3, [r7, #8]
 800af70:	69db      	ldr	r3, [r3, #28]
 800af72:	0e1a      	lsrs	r2, r3, #24
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	331f      	adds	r3, #31
 800af78:	b2d2      	uxtb	r2, r2
 800af7a:	701a      	strb	r2, [r3, #0]

  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = pWaveFormatStruct->BlockAlign;
 800af7c:	68bb      	ldr	r3, [r7, #8]
 800af7e:	8c1a      	ldrh	r2, [r3, #32]
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	3320      	adds	r3, #32
 800af84:	b2d2      	uxtb	r2, r2
 800af86:	701a      	strb	r2, [r3, #0]
  pHeader[33]  = 0x00;
 800af88:	68fb      	ldr	r3, [r7, #12]
 800af8a:	3321      	adds	r3, #33	; 0x21
 800af8c:	2200      	movs	r2, #0
 800af8e:	701a      	strb	r2, [r3, #0]

  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = pWaveFormatStruct->BitPerSample;
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	3322      	adds	r3, #34	; 0x22
 800af98:	b2d2      	uxtb	r2, r2
 800af9a:	701a      	strb	r2, [r3, #0]
  pHeader[35]  = 0x00;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	3323      	adds	r3, #35	; 0x23
 800afa0:	2200      	movs	r2, #0
 800afa2:	701a      	strb	r2, [r3, #0]

  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	3324      	adds	r3, #36	; 0x24
 800afa8:	2264      	movs	r2, #100	; 0x64
 800afaa:	701a      	strb	r2, [r3, #0]
  pHeader[37]  = 'a';
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	3325      	adds	r3, #37	; 0x25
 800afb0:	2261      	movs	r2, #97	; 0x61
 800afb2:	701a      	strb	r2, [r3, #0]
  pHeader[38]  = 't';
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	3326      	adds	r3, #38	; 0x26
 800afb8:	2274      	movs	r2, #116	; 0x74
 800afba:	701a      	strb	r2, [r3, #0]
  pHeader[39]  = 'a';
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	3327      	adds	r3, #39	; 0x27
 800afc0:	2261      	movs	r2, #97	; 0x61
 800afc2:	701a      	strb	r2, [r3, #0]

  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  BufferCtl->size -=44;
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800afca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800afce:	3b2c      	subs	r3, #44	; 0x2c
 800afd0:	687a      	ldr	r2, [r7, #4]
 800afd2:	f502 229c 	add.w	r2, r2, #319488	; 0x4e000
 800afd6:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210
  pHeader[40] = (uint8_t)(BufferCtl->size);
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800afe0:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	3328      	adds	r3, #40	; 0x28
 800afe8:	b2d2      	uxtb	r2, r2
 800afea:	701a      	strb	r2, [r3, #0]
  pHeader[41] = (uint8_t)(BufferCtl->size >> 8);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800aff2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800aff6:	0a1a      	lsrs	r2, r3, #8
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	3329      	adds	r3, #41	; 0x29
 800affc:	b2d2      	uxtb	r2, r2
 800affe:	701a      	strb	r2, [r3, #0]
  pHeader[42] = (uint8_t)(BufferCtl->size >> 16);
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800b006:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b00a:	0c1a      	lsrs	r2, r3, #16
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	332a      	adds	r3, #42	; 0x2a
 800b010:	b2d2      	uxtb	r2, r2
 800b012:	701a      	strb	r2, [r3, #0]
  pHeader[43] = (uint8_t)(BufferCtl->size >> 24);
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	f503 239c 	add.w	r3, r3, #319488	; 0x4e000
 800b01a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800b01e:	0e1a      	lsrs	r2, r3, #24
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	332b      	adds	r3, #43	; 0x2b
 800b024:	b2d2      	uxtb	r2, r2
 800b026:	701a      	strb	r2, [r3, #0]

  /* Return 0 if all operations are OK */
  return 0;
 800b028:	2300      	movs	r3, #0
}
 800b02a:	4618      	mov	r0, r3
 800b02c:	3714      	adds	r7, #20
 800b02e:	46bd      	mov	sp, r7
 800b030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b034:	4770      	bx	lr
	...

0800b038 <__errno>:
 800b038:	4b01      	ldr	r3, [pc, #4]	; (800b040 <__errno+0x8>)
 800b03a:	6818      	ldr	r0, [r3, #0]
 800b03c:	4770      	bx	lr
 800b03e:	bf00      	nop
 800b040:	2000000c 	.word	0x2000000c

0800b044 <__libc_init_array>:
 800b044:	b570      	push	{r4, r5, r6, lr}
 800b046:	4d0d      	ldr	r5, [pc, #52]	; (800b07c <__libc_init_array+0x38>)
 800b048:	4c0d      	ldr	r4, [pc, #52]	; (800b080 <__libc_init_array+0x3c>)
 800b04a:	1b64      	subs	r4, r4, r5
 800b04c:	10a4      	asrs	r4, r4, #2
 800b04e:	2600      	movs	r6, #0
 800b050:	42a6      	cmp	r6, r4
 800b052:	d109      	bne.n	800b068 <__libc_init_array+0x24>
 800b054:	4d0b      	ldr	r5, [pc, #44]	; (800b084 <__libc_init_array+0x40>)
 800b056:	4c0c      	ldr	r4, [pc, #48]	; (800b088 <__libc_init_array+0x44>)
 800b058:	f000 fc8c 	bl	800b974 <_init>
 800b05c:	1b64      	subs	r4, r4, r5
 800b05e:	10a4      	asrs	r4, r4, #2
 800b060:	2600      	movs	r6, #0
 800b062:	42a6      	cmp	r6, r4
 800b064:	d105      	bne.n	800b072 <__libc_init_array+0x2e>
 800b066:	bd70      	pop	{r4, r5, r6, pc}
 800b068:	f855 3b04 	ldr.w	r3, [r5], #4
 800b06c:	4798      	blx	r3
 800b06e:	3601      	adds	r6, #1
 800b070:	e7ee      	b.n	800b050 <__libc_init_array+0xc>
 800b072:	f855 3b04 	ldr.w	r3, [r5], #4
 800b076:	4798      	blx	r3
 800b078:	3601      	adds	r6, #1
 800b07a:	e7f2      	b.n	800b062 <__libc_init_array+0x1e>
 800b07c:	0800bb00 	.word	0x0800bb00
 800b080:	0800bb00 	.word	0x0800bb00
 800b084:	0800bb00 	.word	0x0800bb00
 800b088:	0800bb04 	.word	0x0800bb04

0800b08c <memcpy>:
 800b08c:	440a      	add	r2, r1
 800b08e:	4291      	cmp	r1, r2
 800b090:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800b094:	d100      	bne.n	800b098 <memcpy+0xc>
 800b096:	4770      	bx	lr
 800b098:	b510      	push	{r4, lr}
 800b09a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b09e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0a2:	4291      	cmp	r1, r2
 800b0a4:	d1f9      	bne.n	800b09a <memcpy+0xe>
 800b0a6:	bd10      	pop	{r4, pc}

0800b0a8 <memset>:
 800b0a8:	4402      	add	r2, r0
 800b0aa:	4603      	mov	r3, r0
 800b0ac:	4293      	cmp	r3, r2
 800b0ae:	d100      	bne.n	800b0b2 <memset+0xa>
 800b0b0:	4770      	bx	lr
 800b0b2:	f803 1b01 	strb.w	r1, [r3], #1
 800b0b6:	e7f9      	b.n	800b0ac <memset+0x4>

0800b0b8 <_free_r>:
 800b0b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b0ba:	2900      	cmp	r1, #0
 800b0bc:	d044      	beq.n	800b148 <_free_r+0x90>
 800b0be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0c2:	9001      	str	r0, [sp, #4]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	f1a1 0404 	sub.w	r4, r1, #4
 800b0ca:	bfb8      	it	lt
 800b0cc:	18e4      	addlt	r4, r4, r3
 800b0ce:	f000 f903 	bl	800b2d8 <__malloc_lock>
 800b0d2:	4a1e      	ldr	r2, [pc, #120]	; (800b14c <_free_r+0x94>)
 800b0d4:	9801      	ldr	r0, [sp, #4]
 800b0d6:	6813      	ldr	r3, [r2, #0]
 800b0d8:	b933      	cbnz	r3, 800b0e8 <_free_r+0x30>
 800b0da:	6063      	str	r3, [r4, #4]
 800b0dc:	6014      	str	r4, [r2, #0]
 800b0de:	b003      	add	sp, #12
 800b0e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b0e4:	f000 b8fe 	b.w	800b2e4 <__malloc_unlock>
 800b0e8:	42a3      	cmp	r3, r4
 800b0ea:	d908      	bls.n	800b0fe <_free_r+0x46>
 800b0ec:	6825      	ldr	r5, [r4, #0]
 800b0ee:	1961      	adds	r1, r4, r5
 800b0f0:	428b      	cmp	r3, r1
 800b0f2:	bf01      	itttt	eq
 800b0f4:	6819      	ldreq	r1, [r3, #0]
 800b0f6:	685b      	ldreq	r3, [r3, #4]
 800b0f8:	1949      	addeq	r1, r1, r5
 800b0fa:	6021      	streq	r1, [r4, #0]
 800b0fc:	e7ed      	b.n	800b0da <_free_r+0x22>
 800b0fe:	461a      	mov	r2, r3
 800b100:	685b      	ldr	r3, [r3, #4]
 800b102:	b10b      	cbz	r3, 800b108 <_free_r+0x50>
 800b104:	42a3      	cmp	r3, r4
 800b106:	d9fa      	bls.n	800b0fe <_free_r+0x46>
 800b108:	6811      	ldr	r1, [r2, #0]
 800b10a:	1855      	adds	r5, r2, r1
 800b10c:	42a5      	cmp	r5, r4
 800b10e:	d10b      	bne.n	800b128 <_free_r+0x70>
 800b110:	6824      	ldr	r4, [r4, #0]
 800b112:	4421      	add	r1, r4
 800b114:	1854      	adds	r4, r2, r1
 800b116:	42a3      	cmp	r3, r4
 800b118:	6011      	str	r1, [r2, #0]
 800b11a:	d1e0      	bne.n	800b0de <_free_r+0x26>
 800b11c:	681c      	ldr	r4, [r3, #0]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	6053      	str	r3, [r2, #4]
 800b122:	4421      	add	r1, r4
 800b124:	6011      	str	r1, [r2, #0]
 800b126:	e7da      	b.n	800b0de <_free_r+0x26>
 800b128:	d902      	bls.n	800b130 <_free_r+0x78>
 800b12a:	230c      	movs	r3, #12
 800b12c:	6003      	str	r3, [r0, #0]
 800b12e:	e7d6      	b.n	800b0de <_free_r+0x26>
 800b130:	6825      	ldr	r5, [r4, #0]
 800b132:	1961      	adds	r1, r4, r5
 800b134:	428b      	cmp	r3, r1
 800b136:	bf04      	itt	eq
 800b138:	6819      	ldreq	r1, [r3, #0]
 800b13a:	685b      	ldreq	r3, [r3, #4]
 800b13c:	6063      	str	r3, [r4, #4]
 800b13e:	bf04      	itt	eq
 800b140:	1949      	addeq	r1, r1, r5
 800b142:	6021      	streq	r1, [r4, #0]
 800b144:	6054      	str	r4, [r2, #4]
 800b146:	e7ca      	b.n	800b0de <_free_r+0x26>
 800b148:	b003      	add	sp, #12
 800b14a:	bd30      	pop	{r4, r5, pc}
 800b14c:	20052cfc 	.word	0x20052cfc

0800b150 <sbrk_aligned>:
 800b150:	b570      	push	{r4, r5, r6, lr}
 800b152:	4e0e      	ldr	r6, [pc, #56]	; (800b18c <sbrk_aligned+0x3c>)
 800b154:	460c      	mov	r4, r1
 800b156:	6831      	ldr	r1, [r6, #0]
 800b158:	4605      	mov	r5, r0
 800b15a:	b911      	cbnz	r1, 800b162 <sbrk_aligned+0x12>
 800b15c:	f000 f88c 	bl	800b278 <_sbrk_r>
 800b160:	6030      	str	r0, [r6, #0]
 800b162:	4621      	mov	r1, r4
 800b164:	4628      	mov	r0, r5
 800b166:	f000 f887 	bl	800b278 <_sbrk_r>
 800b16a:	1c43      	adds	r3, r0, #1
 800b16c:	d00a      	beq.n	800b184 <sbrk_aligned+0x34>
 800b16e:	1cc4      	adds	r4, r0, #3
 800b170:	f024 0403 	bic.w	r4, r4, #3
 800b174:	42a0      	cmp	r0, r4
 800b176:	d007      	beq.n	800b188 <sbrk_aligned+0x38>
 800b178:	1a21      	subs	r1, r4, r0
 800b17a:	4628      	mov	r0, r5
 800b17c:	f000 f87c 	bl	800b278 <_sbrk_r>
 800b180:	3001      	adds	r0, #1
 800b182:	d101      	bne.n	800b188 <sbrk_aligned+0x38>
 800b184:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800b188:	4620      	mov	r0, r4
 800b18a:	bd70      	pop	{r4, r5, r6, pc}
 800b18c:	20052d00 	.word	0x20052d00

0800b190 <_malloc_r>:
 800b190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b194:	1ccd      	adds	r5, r1, #3
 800b196:	f025 0503 	bic.w	r5, r5, #3
 800b19a:	3508      	adds	r5, #8
 800b19c:	2d0c      	cmp	r5, #12
 800b19e:	bf38      	it	cc
 800b1a0:	250c      	movcc	r5, #12
 800b1a2:	2d00      	cmp	r5, #0
 800b1a4:	4607      	mov	r7, r0
 800b1a6:	db01      	blt.n	800b1ac <_malloc_r+0x1c>
 800b1a8:	42a9      	cmp	r1, r5
 800b1aa:	d905      	bls.n	800b1b8 <_malloc_r+0x28>
 800b1ac:	230c      	movs	r3, #12
 800b1ae:	603b      	str	r3, [r7, #0]
 800b1b0:	2600      	movs	r6, #0
 800b1b2:	4630      	mov	r0, r6
 800b1b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1b8:	4e2e      	ldr	r6, [pc, #184]	; (800b274 <_malloc_r+0xe4>)
 800b1ba:	f000 f88d 	bl	800b2d8 <__malloc_lock>
 800b1be:	6833      	ldr	r3, [r6, #0]
 800b1c0:	461c      	mov	r4, r3
 800b1c2:	bb34      	cbnz	r4, 800b212 <_malloc_r+0x82>
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4638      	mov	r0, r7
 800b1c8:	f7ff ffc2 	bl	800b150 <sbrk_aligned>
 800b1cc:	1c43      	adds	r3, r0, #1
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	d14d      	bne.n	800b26e <_malloc_r+0xde>
 800b1d2:	6834      	ldr	r4, [r6, #0]
 800b1d4:	4626      	mov	r6, r4
 800b1d6:	2e00      	cmp	r6, #0
 800b1d8:	d140      	bne.n	800b25c <_malloc_r+0xcc>
 800b1da:	6823      	ldr	r3, [r4, #0]
 800b1dc:	4631      	mov	r1, r6
 800b1de:	4638      	mov	r0, r7
 800b1e0:	eb04 0803 	add.w	r8, r4, r3
 800b1e4:	f000 f848 	bl	800b278 <_sbrk_r>
 800b1e8:	4580      	cmp	r8, r0
 800b1ea:	d13a      	bne.n	800b262 <_malloc_r+0xd2>
 800b1ec:	6821      	ldr	r1, [r4, #0]
 800b1ee:	3503      	adds	r5, #3
 800b1f0:	1a6d      	subs	r5, r5, r1
 800b1f2:	f025 0503 	bic.w	r5, r5, #3
 800b1f6:	3508      	adds	r5, #8
 800b1f8:	2d0c      	cmp	r5, #12
 800b1fa:	bf38      	it	cc
 800b1fc:	250c      	movcc	r5, #12
 800b1fe:	4629      	mov	r1, r5
 800b200:	4638      	mov	r0, r7
 800b202:	f7ff ffa5 	bl	800b150 <sbrk_aligned>
 800b206:	3001      	adds	r0, #1
 800b208:	d02b      	beq.n	800b262 <_malloc_r+0xd2>
 800b20a:	6823      	ldr	r3, [r4, #0]
 800b20c:	442b      	add	r3, r5
 800b20e:	6023      	str	r3, [r4, #0]
 800b210:	e00e      	b.n	800b230 <_malloc_r+0xa0>
 800b212:	6822      	ldr	r2, [r4, #0]
 800b214:	1b52      	subs	r2, r2, r5
 800b216:	d41e      	bmi.n	800b256 <_malloc_r+0xc6>
 800b218:	2a0b      	cmp	r2, #11
 800b21a:	d916      	bls.n	800b24a <_malloc_r+0xba>
 800b21c:	1961      	adds	r1, r4, r5
 800b21e:	42a3      	cmp	r3, r4
 800b220:	6025      	str	r5, [r4, #0]
 800b222:	bf18      	it	ne
 800b224:	6059      	strne	r1, [r3, #4]
 800b226:	6863      	ldr	r3, [r4, #4]
 800b228:	bf08      	it	eq
 800b22a:	6031      	streq	r1, [r6, #0]
 800b22c:	5162      	str	r2, [r4, r5]
 800b22e:	604b      	str	r3, [r1, #4]
 800b230:	4638      	mov	r0, r7
 800b232:	f104 060b 	add.w	r6, r4, #11
 800b236:	f000 f855 	bl	800b2e4 <__malloc_unlock>
 800b23a:	f026 0607 	bic.w	r6, r6, #7
 800b23e:	1d23      	adds	r3, r4, #4
 800b240:	1af2      	subs	r2, r6, r3
 800b242:	d0b6      	beq.n	800b1b2 <_malloc_r+0x22>
 800b244:	1b9b      	subs	r3, r3, r6
 800b246:	50a3      	str	r3, [r4, r2]
 800b248:	e7b3      	b.n	800b1b2 <_malloc_r+0x22>
 800b24a:	6862      	ldr	r2, [r4, #4]
 800b24c:	42a3      	cmp	r3, r4
 800b24e:	bf0c      	ite	eq
 800b250:	6032      	streq	r2, [r6, #0]
 800b252:	605a      	strne	r2, [r3, #4]
 800b254:	e7ec      	b.n	800b230 <_malloc_r+0xa0>
 800b256:	4623      	mov	r3, r4
 800b258:	6864      	ldr	r4, [r4, #4]
 800b25a:	e7b2      	b.n	800b1c2 <_malloc_r+0x32>
 800b25c:	4634      	mov	r4, r6
 800b25e:	6876      	ldr	r6, [r6, #4]
 800b260:	e7b9      	b.n	800b1d6 <_malloc_r+0x46>
 800b262:	230c      	movs	r3, #12
 800b264:	603b      	str	r3, [r7, #0]
 800b266:	4638      	mov	r0, r7
 800b268:	f000 f83c 	bl	800b2e4 <__malloc_unlock>
 800b26c:	e7a1      	b.n	800b1b2 <_malloc_r+0x22>
 800b26e:	6025      	str	r5, [r4, #0]
 800b270:	e7de      	b.n	800b230 <_malloc_r+0xa0>
 800b272:	bf00      	nop
 800b274:	20052cfc 	.word	0x20052cfc

0800b278 <_sbrk_r>:
 800b278:	b538      	push	{r3, r4, r5, lr}
 800b27a:	4d06      	ldr	r5, [pc, #24]	; (800b294 <_sbrk_r+0x1c>)
 800b27c:	2300      	movs	r3, #0
 800b27e:	4604      	mov	r4, r0
 800b280:	4608      	mov	r0, r1
 800b282:	602b      	str	r3, [r5, #0]
 800b284:	f7f6 fac8 	bl	8001818 <_sbrk>
 800b288:	1c43      	adds	r3, r0, #1
 800b28a:	d102      	bne.n	800b292 <_sbrk_r+0x1a>
 800b28c:	682b      	ldr	r3, [r5, #0]
 800b28e:	b103      	cbz	r3, 800b292 <_sbrk_r+0x1a>
 800b290:	6023      	str	r3, [r4, #0]
 800b292:	bd38      	pop	{r3, r4, r5, pc}
 800b294:	20052d04 	.word	0x20052d04

0800b298 <siprintf>:
 800b298:	b40e      	push	{r1, r2, r3}
 800b29a:	b500      	push	{lr}
 800b29c:	b09c      	sub	sp, #112	; 0x70
 800b29e:	ab1d      	add	r3, sp, #116	; 0x74
 800b2a0:	9002      	str	r0, [sp, #8]
 800b2a2:	9006      	str	r0, [sp, #24]
 800b2a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b2a8:	4809      	ldr	r0, [pc, #36]	; (800b2d0 <siprintf+0x38>)
 800b2aa:	9107      	str	r1, [sp, #28]
 800b2ac:	9104      	str	r1, [sp, #16]
 800b2ae:	4909      	ldr	r1, [pc, #36]	; (800b2d4 <siprintf+0x3c>)
 800b2b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800b2b4:	9105      	str	r1, [sp, #20]
 800b2b6:	6800      	ldr	r0, [r0, #0]
 800b2b8:	9301      	str	r3, [sp, #4]
 800b2ba:	a902      	add	r1, sp, #8
 800b2bc:	f000 f8a2 	bl	800b404 <_svfiprintf_r>
 800b2c0:	9b02      	ldr	r3, [sp, #8]
 800b2c2:	2200      	movs	r2, #0
 800b2c4:	701a      	strb	r2, [r3, #0]
 800b2c6:	b01c      	add	sp, #112	; 0x70
 800b2c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800b2cc:	b003      	add	sp, #12
 800b2ce:	4770      	bx	lr
 800b2d0:	2000000c 	.word	0x2000000c
 800b2d4:	ffff0208 	.word	0xffff0208

0800b2d8 <__malloc_lock>:
 800b2d8:	4801      	ldr	r0, [pc, #4]	; (800b2e0 <__malloc_lock+0x8>)
 800b2da:	f000 bb27 	b.w	800b92c <__retarget_lock_acquire_recursive>
 800b2de:	bf00      	nop
 800b2e0:	20052d08 	.word	0x20052d08

0800b2e4 <__malloc_unlock>:
 800b2e4:	4801      	ldr	r0, [pc, #4]	; (800b2ec <__malloc_unlock+0x8>)
 800b2e6:	f000 bb22 	b.w	800b92e <__retarget_lock_release_recursive>
 800b2ea:	bf00      	nop
 800b2ec:	20052d08 	.word	0x20052d08

0800b2f0 <_realloc_r>:
 800b2f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b2f4:	4680      	mov	r8, r0
 800b2f6:	4614      	mov	r4, r2
 800b2f8:	460e      	mov	r6, r1
 800b2fa:	b921      	cbnz	r1, 800b306 <_realloc_r+0x16>
 800b2fc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b300:	4611      	mov	r1, r2
 800b302:	f7ff bf45 	b.w	800b190 <_malloc_r>
 800b306:	b92a      	cbnz	r2, 800b314 <_realloc_r+0x24>
 800b308:	f7ff fed6 	bl	800b0b8 <_free_r>
 800b30c:	4625      	mov	r5, r4
 800b30e:	4628      	mov	r0, r5
 800b310:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b314:	f000 fb26 	bl	800b964 <_malloc_usable_size_r>
 800b318:	4284      	cmp	r4, r0
 800b31a:	4607      	mov	r7, r0
 800b31c:	d802      	bhi.n	800b324 <_realloc_r+0x34>
 800b31e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b322:	d812      	bhi.n	800b34a <_realloc_r+0x5a>
 800b324:	4621      	mov	r1, r4
 800b326:	4640      	mov	r0, r8
 800b328:	f7ff ff32 	bl	800b190 <_malloc_r>
 800b32c:	4605      	mov	r5, r0
 800b32e:	2800      	cmp	r0, #0
 800b330:	d0ed      	beq.n	800b30e <_realloc_r+0x1e>
 800b332:	42bc      	cmp	r4, r7
 800b334:	4622      	mov	r2, r4
 800b336:	4631      	mov	r1, r6
 800b338:	bf28      	it	cs
 800b33a:	463a      	movcs	r2, r7
 800b33c:	f7ff fea6 	bl	800b08c <memcpy>
 800b340:	4631      	mov	r1, r6
 800b342:	4640      	mov	r0, r8
 800b344:	f7ff feb8 	bl	800b0b8 <_free_r>
 800b348:	e7e1      	b.n	800b30e <_realloc_r+0x1e>
 800b34a:	4635      	mov	r5, r6
 800b34c:	e7df      	b.n	800b30e <_realloc_r+0x1e>

0800b34e <__ssputs_r>:
 800b34e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b352:	688e      	ldr	r6, [r1, #8]
 800b354:	429e      	cmp	r6, r3
 800b356:	4682      	mov	sl, r0
 800b358:	460c      	mov	r4, r1
 800b35a:	4690      	mov	r8, r2
 800b35c:	461f      	mov	r7, r3
 800b35e:	d838      	bhi.n	800b3d2 <__ssputs_r+0x84>
 800b360:	898a      	ldrh	r2, [r1, #12]
 800b362:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b366:	d032      	beq.n	800b3ce <__ssputs_r+0x80>
 800b368:	6825      	ldr	r5, [r4, #0]
 800b36a:	6909      	ldr	r1, [r1, #16]
 800b36c:	eba5 0901 	sub.w	r9, r5, r1
 800b370:	6965      	ldr	r5, [r4, #20]
 800b372:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b376:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b37a:	3301      	adds	r3, #1
 800b37c:	444b      	add	r3, r9
 800b37e:	106d      	asrs	r5, r5, #1
 800b380:	429d      	cmp	r5, r3
 800b382:	bf38      	it	cc
 800b384:	461d      	movcc	r5, r3
 800b386:	0553      	lsls	r3, r2, #21
 800b388:	d531      	bpl.n	800b3ee <__ssputs_r+0xa0>
 800b38a:	4629      	mov	r1, r5
 800b38c:	f7ff ff00 	bl	800b190 <_malloc_r>
 800b390:	4606      	mov	r6, r0
 800b392:	b950      	cbnz	r0, 800b3aa <__ssputs_r+0x5c>
 800b394:	230c      	movs	r3, #12
 800b396:	f8ca 3000 	str.w	r3, [sl]
 800b39a:	89a3      	ldrh	r3, [r4, #12]
 800b39c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b3a0:	81a3      	strh	r3, [r4, #12]
 800b3a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b3a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3aa:	6921      	ldr	r1, [r4, #16]
 800b3ac:	464a      	mov	r2, r9
 800b3ae:	f7ff fe6d 	bl	800b08c <memcpy>
 800b3b2:	89a3      	ldrh	r3, [r4, #12]
 800b3b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b3b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3bc:	81a3      	strh	r3, [r4, #12]
 800b3be:	6126      	str	r6, [r4, #16]
 800b3c0:	6165      	str	r5, [r4, #20]
 800b3c2:	444e      	add	r6, r9
 800b3c4:	eba5 0509 	sub.w	r5, r5, r9
 800b3c8:	6026      	str	r6, [r4, #0]
 800b3ca:	60a5      	str	r5, [r4, #8]
 800b3cc:	463e      	mov	r6, r7
 800b3ce:	42be      	cmp	r6, r7
 800b3d0:	d900      	bls.n	800b3d4 <__ssputs_r+0x86>
 800b3d2:	463e      	mov	r6, r7
 800b3d4:	6820      	ldr	r0, [r4, #0]
 800b3d6:	4632      	mov	r2, r6
 800b3d8:	4641      	mov	r1, r8
 800b3da:	f000 faa9 	bl	800b930 <memmove>
 800b3de:	68a3      	ldr	r3, [r4, #8]
 800b3e0:	1b9b      	subs	r3, r3, r6
 800b3e2:	60a3      	str	r3, [r4, #8]
 800b3e4:	6823      	ldr	r3, [r4, #0]
 800b3e6:	4433      	add	r3, r6
 800b3e8:	6023      	str	r3, [r4, #0]
 800b3ea:	2000      	movs	r0, #0
 800b3ec:	e7db      	b.n	800b3a6 <__ssputs_r+0x58>
 800b3ee:	462a      	mov	r2, r5
 800b3f0:	f7ff ff7e 	bl	800b2f0 <_realloc_r>
 800b3f4:	4606      	mov	r6, r0
 800b3f6:	2800      	cmp	r0, #0
 800b3f8:	d1e1      	bne.n	800b3be <__ssputs_r+0x70>
 800b3fa:	6921      	ldr	r1, [r4, #16]
 800b3fc:	4650      	mov	r0, sl
 800b3fe:	f7ff fe5b 	bl	800b0b8 <_free_r>
 800b402:	e7c7      	b.n	800b394 <__ssputs_r+0x46>

0800b404 <_svfiprintf_r>:
 800b404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b408:	4698      	mov	r8, r3
 800b40a:	898b      	ldrh	r3, [r1, #12]
 800b40c:	061b      	lsls	r3, r3, #24
 800b40e:	b09d      	sub	sp, #116	; 0x74
 800b410:	4607      	mov	r7, r0
 800b412:	460d      	mov	r5, r1
 800b414:	4614      	mov	r4, r2
 800b416:	d50e      	bpl.n	800b436 <_svfiprintf_r+0x32>
 800b418:	690b      	ldr	r3, [r1, #16]
 800b41a:	b963      	cbnz	r3, 800b436 <_svfiprintf_r+0x32>
 800b41c:	2140      	movs	r1, #64	; 0x40
 800b41e:	f7ff feb7 	bl	800b190 <_malloc_r>
 800b422:	6028      	str	r0, [r5, #0]
 800b424:	6128      	str	r0, [r5, #16]
 800b426:	b920      	cbnz	r0, 800b432 <_svfiprintf_r+0x2e>
 800b428:	230c      	movs	r3, #12
 800b42a:	603b      	str	r3, [r7, #0]
 800b42c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b430:	e0d1      	b.n	800b5d6 <_svfiprintf_r+0x1d2>
 800b432:	2340      	movs	r3, #64	; 0x40
 800b434:	616b      	str	r3, [r5, #20]
 800b436:	2300      	movs	r3, #0
 800b438:	9309      	str	r3, [sp, #36]	; 0x24
 800b43a:	2320      	movs	r3, #32
 800b43c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b440:	f8cd 800c 	str.w	r8, [sp, #12]
 800b444:	2330      	movs	r3, #48	; 0x30
 800b446:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b5f0 <_svfiprintf_r+0x1ec>
 800b44a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b44e:	f04f 0901 	mov.w	r9, #1
 800b452:	4623      	mov	r3, r4
 800b454:	469a      	mov	sl, r3
 800b456:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b45a:	b10a      	cbz	r2, 800b460 <_svfiprintf_r+0x5c>
 800b45c:	2a25      	cmp	r2, #37	; 0x25
 800b45e:	d1f9      	bne.n	800b454 <_svfiprintf_r+0x50>
 800b460:	ebba 0b04 	subs.w	fp, sl, r4
 800b464:	d00b      	beq.n	800b47e <_svfiprintf_r+0x7a>
 800b466:	465b      	mov	r3, fp
 800b468:	4622      	mov	r2, r4
 800b46a:	4629      	mov	r1, r5
 800b46c:	4638      	mov	r0, r7
 800b46e:	f7ff ff6e 	bl	800b34e <__ssputs_r>
 800b472:	3001      	adds	r0, #1
 800b474:	f000 80aa 	beq.w	800b5cc <_svfiprintf_r+0x1c8>
 800b478:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b47a:	445a      	add	r2, fp
 800b47c:	9209      	str	r2, [sp, #36]	; 0x24
 800b47e:	f89a 3000 	ldrb.w	r3, [sl]
 800b482:	2b00      	cmp	r3, #0
 800b484:	f000 80a2 	beq.w	800b5cc <_svfiprintf_r+0x1c8>
 800b488:	2300      	movs	r3, #0
 800b48a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b48e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b492:	f10a 0a01 	add.w	sl, sl, #1
 800b496:	9304      	str	r3, [sp, #16]
 800b498:	9307      	str	r3, [sp, #28]
 800b49a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b49e:	931a      	str	r3, [sp, #104]	; 0x68
 800b4a0:	4654      	mov	r4, sl
 800b4a2:	2205      	movs	r2, #5
 800b4a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b4a8:	4851      	ldr	r0, [pc, #324]	; (800b5f0 <_svfiprintf_r+0x1ec>)
 800b4aa:	f7f4 fec9 	bl	8000240 <memchr>
 800b4ae:	9a04      	ldr	r2, [sp, #16]
 800b4b0:	b9d8      	cbnz	r0, 800b4ea <_svfiprintf_r+0xe6>
 800b4b2:	06d0      	lsls	r0, r2, #27
 800b4b4:	bf44      	itt	mi
 800b4b6:	2320      	movmi	r3, #32
 800b4b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4bc:	0711      	lsls	r1, r2, #28
 800b4be:	bf44      	itt	mi
 800b4c0:	232b      	movmi	r3, #43	; 0x2b
 800b4c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b4c6:	f89a 3000 	ldrb.w	r3, [sl]
 800b4ca:	2b2a      	cmp	r3, #42	; 0x2a
 800b4cc:	d015      	beq.n	800b4fa <_svfiprintf_r+0xf6>
 800b4ce:	9a07      	ldr	r2, [sp, #28]
 800b4d0:	4654      	mov	r4, sl
 800b4d2:	2000      	movs	r0, #0
 800b4d4:	f04f 0c0a 	mov.w	ip, #10
 800b4d8:	4621      	mov	r1, r4
 800b4da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4de:	3b30      	subs	r3, #48	; 0x30
 800b4e0:	2b09      	cmp	r3, #9
 800b4e2:	d94e      	bls.n	800b582 <_svfiprintf_r+0x17e>
 800b4e4:	b1b0      	cbz	r0, 800b514 <_svfiprintf_r+0x110>
 800b4e6:	9207      	str	r2, [sp, #28]
 800b4e8:	e014      	b.n	800b514 <_svfiprintf_r+0x110>
 800b4ea:	eba0 0308 	sub.w	r3, r0, r8
 800b4ee:	fa09 f303 	lsl.w	r3, r9, r3
 800b4f2:	4313      	orrs	r3, r2
 800b4f4:	9304      	str	r3, [sp, #16]
 800b4f6:	46a2      	mov	sl, r4
 800b4f8:	e7d2      	b.n	800b4a0 <_svfiprintf_r+0x9c>
 800b4fa:	9b03      	ldr	r3, [sp, #12]
 800b4fc:	1d19      	adds	r1, r3, #4
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	9103      	str	r1, [sp, #12]
 800b502:	2b00      	cmp	r3, #0
 800b504:	bfbb      	ittet	lt
 800b506:	425b      	neglt	r3, r3
 800b508:	f042 0202 	orrlt.w	r2, r2, #2
 800b50c:	9307      	strge	r3, [sp, #28]
 800b50e:	9307      	strlt	r3, [sp, #28]
 800b510:	bfb8      	it	lt
 800b512:	9204      	strlt	r2, [sp, #16]
 800b514:	7823      	ldrb	r3, [r4, #0]
 800b516:	2b2e      	cmp	r3, #46	; 0x2e
 800b518:	d10c      	bne.n	800b534 <_svfiprintf_r+0x130>
 800b51a:	7863      	ldrb	r3, [r4, #1]
 800b51c:	2b2a      	cmp	r3, #42	; 0x2a
 800b51e:	d135      	bne.n	800b58c <_svfiprintf_r+0x188>
 800b520:	9b03      	ldr	r3, [sp, #12]
 800b522:	1d1a      	adds	r2, r3, #4
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	9203      	str	r2, [sp, #12]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	bfb8      	it	lt
 800b52c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800b530:	3402      	adds	r4, #2
 800b532:	9305      	str	r3, [sp, #20]
 800b534:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b600 <_svfiprintf_r+0x1fc>
 800b538:	7821      	ldrb	r1, [r4, #0]
 800b53a:	2203      	movs	r2, #3
 800b53c:	4650      	mov	r0, sl
 800b53e:	f7f4 fe7f 	bl	8000240 <memchr>
 800b542:	b140      	cbz	r0, 800b556 <_svfiprintf_r+0x152>
 800b544:	2340      	movs	r3, #64	; 0x40
 800b546:	eba0 000a 	sub.w	r0, r0, sl
 800b54a:	fa03 f000 	lsl.w	r0, r3, r0
 800b54e:	9b04      	ldr	r3, [sp, #16]
 800b550:	4303      	orrs	r3, r0
 800b552:	3401      	adds	r4, #1
 800b554:	9304      	str	r3, [sp, #16]
 800b556:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b55a:	4826      	ldr	r0, [pc, #152]	; (800b5f4 <_svfiprintf_r+0x1f0>)
 800b55c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b560:	2206      	movs	r2, #6
 800b562:	f7f4 fe6d 	bl	8000240 <memchr>
 800b566:	2800      	cmp	r0, #0
 800b568:	d038      	beq.n	800b5dc <_svfiprintf_r+0x1d8>
 800b56a:	4b23      	ldr	r3, [pc, #140]	; (800b5f8 <_svfiprintf_r+0x1f4>)
 800b56c:	bb1b      	cbnz	r3, 800b5b6 <_svfiprintf_r+0x1b2>
 800b56e:	9b03      	ldr	r3, [sp, #12]
 800b570:	3307      	adds	r3, #7
 800b572:	f023 0307 	bic.w	r3, r3, #7
 800b576:	3308      	adds	r3, #8
 800b578:	9303      	str	r3, [sp, #12]
 800b57a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b57c:	4433      	add	r3, r6
 800b57e:	9309      	str	r3, [sp, #36]	; 0x24
 800b580:	e767      	b.n	800b452 <_svfiprintf_r+0x4e>
 800b582:	fb0c 3202 	mla	r2, ip, r2, r3
 800b586:	460c      	mov	r4, r1
 800b588:	2001      	movs	r0, #1
 800b58a:	e7a5      	b.n	800b4d8 <_svfiprintf_r+0xd4>
 800b58c:	2300      	movs	r3, #0
 800b58e:	3401      	adds	r4, #1
 800b590:	9305      	str	r3, [sp, #20]
 800b592:	4619      	mov	r1, r3
 800b594:	f04f 0c0a 	mov.w	ip, #10
 800b598:	4620      	mov	r0, r4
 800b59a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b59e:	3a30      	subs	r2, #48	; 0x30
 800b5a0:	2a09      	cmp	r2, #9
 800b5a2:	d903      	bls.n	800b5ac <_svfiprintf_r+0x1a8>
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d0c5      	beq.n	800b534 <_svfiprintf_r+0x130>
 800b5a8:	9105      	str	r1, [sp, #20]
 800b5aa:	e7c3      	b.n	800b534 <_svfiprintf_r+0x130>
 800b5ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800b5b0:	4604      	mov	r4, r0
 800b5b2:	2301      	movs	r3, #1
 800b5b4:	e7f0      	b.n	800b598 <_svfiprintf_r+0x194>
 800b5b6:	ab03      	add	r3, sp, #12
 800b5b8:	9300      	str	r3, [sp, #0]
 800b5ba:	462a      	mov	r2, r5
 800b5bc:	4b0f      	ldr	r3, [pc, #60]	; (800b5fc <_svfiprintf_r+0x1f8>)
 800b5be:	a904      	add	r1, sp, #16
 800b5c0:	4638      	mov	r0, r7
 800b5c2:	f3af 8000 	nop.w
 800b5c6:	1c42      	adds	r2, r0, #1
 800b5c8:	4606      	mov	r6, r0
 800b5ca:	d1d6      	bne.n	800b57a <_svfiprintf_r+0x176>
 800b5cc:	89ab      	ldrh	r3, [r5, #12]
 800b5ce:	065b      	lsls	r3, r3, #25
 800b5d0:	f53f af2c 	bmi.w	800b42c <_svfiprintf_r+0x28>
 800b5d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b5d6:	b01d      	add	sp, #116	; 0x74
 800b5d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b5dc:	ab03      	add	r3, sp, #12
 800b5de:	9300      	str	r3, [sp, #0]
 800b5e0:	462a      	mov	r2, r5
 800b5e2:	4b06      	ldr	r3, [pc, #24]	; (800b5fc <_svfiprintf_r+0x1f8>)
 800b5e4:	a904      	add	r1, sp, #16
 800b5e6:	4638      	mov	r0, r7
 800b5e8:	f000 f87a 	bl	800b6e0 <_printf_i>
 800b5ec:	e7eb      	b.n	800b5c6 <_svfiprintf_r+0x1c2>
 800b5ee:	bf00      	nop
 800b5f0:	0800bac4 	.word	0x0800bac4
 800b5f4:	0800bace 	.word	0x0800bace
 800b5f8:	00000000 	.word	0x00000000
 800b5fc:	0800b34f 	.word	0x0800b34f
 800b600:	0800baca 	.word	0x0800baca

0800b604 <_printf_common>:
 800b604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b608:	4616      	mov	r6, r2
 800b60a:	4699      	mov	r9, r3
 800b60c:	688a      	ldr	r2, [r1, #8]
 800b60e:	690b      	ldr	r3, [r1, #16]
 800b610:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b614:	4293      	cmp	r3, r2
 800b616:	bfb8      	it	lt
 800b618:	4613      	movlt	r3, r2
 800b61a:	6033      	str	r3, [r6, #0]
 800b61c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b620:	4607      	mov	r7, r0
 800b622:	460c      	mov	r4, r1
 800b624:	b10a      	cbz	r2, 800b62a <_printf_common+0x26>
 800b626:	3301      	adds	r3, #1
 800b628:	6033      	str	r3, [r6, #0]
 800b62a:	6823      	ldr	r3, [r4, #0]
 800b62c:	0699      	lsls	r1, r3, #26
 800b62e:	bf42      	ittt	mi
 800b630:	6833      	ldrmi	r3, [r6, #0]
 800b632:	3302      	addmi	r3, #2
 800b634:	6033      	strmi	r3, [r6, #0]
 800b636:	6825      	ldr	r5, [r4, #0]
 800b638:	f015 0506 	ands.w	r5, r5, #6
 800b63c:	d106      	bne.n	800b64c <_printf_common+0x48>
 800b63e:	f104 0a19 	add.w	sl, r4, #25
 800b642:	68e3      	ldr	r3, [r4, #12]
 800b644:	6832      	ldr	r2, [r6, #0]
 800b646:	1a9b      	subs	r3, r3, r2
 800b648:	42ab      	cmp	r3, r5
 800b64a:	dc26      	bgt.n	800b69a <_printf_common+0x96>
 800b64c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b650:	1e13      	subs	r3, r2, #0
 800b652:	6822      	ldr	r2, [r4, #0]
 800b654:	bf18      	it	ne
 800b656:	2301      	movne	r3, #1
 800b658:	0692      	lsls	r2, r2, #26
 800b65a:	d42b      	bmi.n	800b6b4 <_printf_common+0xb0>
 800b65c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b660:	4649      	mov	r1, r9
 800b662:	4638      	mov	r0, r7
 800b664:	47c0      	blx	r8
 800b666:	3001      	adds	r0, #1
 800b668:	d01e      	beq.n	800b6a8 <_printf_common+0xa4>
 800b66a:	6823      	ldr	r3, [r4, #0]
 800b66c:	68e5      	ldr	r5, [r4, #12]
 800b66e:	6832      	ldr	r2, [r6, #0]
 800b670:	f003 0306 	and.w	r3, r3, #6
 800b674:	2b04      	cmp	r3, #4
 800b676:	bf08      	it	eq
 800b678:	1aad      	subeq	r5, r5, r2
 800b67a:	68a3      	ldr	r3, [r4, #8]
 800b67c:	6922      	ldr	r2, [r4, #16]
 800b67e:	bf0c      	ite	eq
 800b680:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b684:	2500      	movne	r5, #0
 800b686:	4293      	cmp	r3, r2
 800b688:	bfc4      	itt	gt
 800b68a:	1a9b      	subgt	r3, r3, r2
 800b68c:	18ed      	addgt	r5, r5, r3
 800b68e:	2600      	movs	r6, #0
 800b690:	341a      	adds	r4, #26
 800b692:	42b5      	cmp	r5, r6
 800b694:	d11a      	bne.n	800b6cc <_printf_common+0xc8>
 800b696:	2000      	movs	r0, #0
 800b698:	e008      	b.n	800b6ac <_printf_common+0xa8>
 800b69a:	2301      	movs	r3, #1
 800b69c:	4652      	mov	r2, sl
 800b69e:	4649      	mov	r1, r9
 800b6a0:	4638      	mov	r0, r7
 800b6a2:	47c0      	blx	r8
 800b6a4:	3001      	adds	r0, #1
 800b6a6:	d103      	bne.n	800b6b0 <_printf_common+0xac>
 800b6a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b6ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b6b0:	3501      	adds	r5, #1
 800b6b2:	e7c6      	b.n	800b642 <_printf_common+0x3e>
 800b6b4:	18e1      	adds	r1, r4, r3
 800b6b6:	1c5a      	adds	r2, r3, #1
 800b6b8:	2030      	movs	r0, #48	; 0x30
 800b6ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b6be:	4422      	add	r2, r4
 800b6c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b6c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b6c8:	3302      	adds	r3, #2
 800b6ca:	e7c7      	b.n	800b65c <_printf_common+0x58>
 800b6cc:	2301      	movs	r3, #1
 800b6ce:	4622      	mov	r2, r4
 800b6d0:	4649      	mov	r1, r9
 800b6d2:	4638      	mov	r0, r7
 800b6d4:	47c0      	blx	r8
 800b6d6:	3001      	adds	r0, #1
 800b6d8:	d0e6      	beq.n	800b6a8 <_printf_common+0xa4>
 800b6da:	3601      	adds	r6, #1
 800b6dc:	e7d9      	b.n	800b692 <_printf_common+0x8e>
	...

0800b6e0 <_printf_i>:
 800b6e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b6e4:	7e0f      	ldrb	r7, [r1, #24]
 800b6e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b6e8:	2f78      	cmp	r7, #120	; 0x78
 800b6ea:	4691      	mov	r9, r2
 800b6ec:	4680      	mov	r8, r0
 800b6ee:	460c      	mov	r4, r1
 800b6f0:	469a      	mov	sl, r3
 800b6f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b6f6:	d807      	bhi.n	800b708 <_printf_i+0x28>
 800b6f8:	2f62      	cmp	r7, #98	; 0x62
 800b6fa:	d80a      	bhi.n	800b712 <_printf_i+0x32>
 800b6fc:	2f00      	cmp	r7, #0
 800b6fe:	f000 80d8 	beq.w	800b8b2 <_printf_i+0x1d2>
 800b702:	2f58      	cmp	r7, #88	; 0x58
 800b704:	f000 80a3 	beq.w	800b84e <_printf_i+0x16e>
 800b708:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b70c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b710:	e03a      	b.n	800b788 <_printf_i+0xa8>
 800b712:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b716:	2b15      	cmp	r3, #21
 800b718:	d8f6      	bhi.n	800b708 <_printf_i+0x28>
 800b71a:	a101      	add	r1, pc, #4	; (adr r1, 800b720 <_printf_i+0x40>)
 800b71c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b720:	0800b779 	.word	0x0800b779
 800b724:	0800b78d 	.word	0x0800b78d
 800b728:	0800b709 	.word	0x0800b709
 800b72c:	0800b709 	.word	0x0800b709
 800b730:	0800b709 	.word	0x0800b709
 800b734:	0800b709 	.word	0x0800b709
 800b738:	0800b78d 	.word	0x0800b78d
 800b73c:	0800b709 	.word	0x0800b709
 800b740:	0800b709 	.word	0x0800b709
 800b744:	0800b709 	.word	0x0800b709
 800b748:	0800b709 	.word	0x0800b709
 800b74c:	0800b899 	.word	0x0800b899
 800b750:	0800b7bd 	.word	0x0800b7bd
 800b754:	0800b87b 	.word	0x0800b87b
 800b758:	0800b709 	.word	0x0800b709
 800b75c:	0800b709 	.word	0x0800b709
 800b760:	0800b8bb 	.word	0x0800b8bb
 800b764:	0800b709 	.word	0x0800b709
 800b768:	0800b7bd 	.word	0x0800b7bd
 800b76c:	0800b709 	.word	0x0800b709
 800b770:	0800b709 	.word	0x0800b709
 800b774:	0800b883 	.word	0x0800b883
 800b778:	682b      	ldr	r3, [r5, #0]
 800b77a:	1d1a      	adds	r2, r3, #4
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	602a      	str	r2, [r5, #0]
 800b780:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b784:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b788:	2301      	movs	r3, #1
 800b78a:	e0a3      	b.n	800b8d4 <_printf_i+0x1f4>
 800b78c:	6820      	ldr	r0, [r4, #0]
 800b78e:	6829      	ldr	r1, [r5, #0]
 800b790:	0606      	lsls	r6, r0, #24
 800b792:	f101 0304 	add.w	r3, r1, #4
 800b796:	d50a      	bpl.n	800b7ae <_printf_i+0xce>
 800b798:	680e      	ldr	r6, [r1, #0]
 800b79a:	602b      	str	r3, [r5, #0]
 800b79c:	2e00      	cmp	r6, #0
 800b79e:	da03      	bge.n	800b7a8 <_printf_i+0xc8>
 800b7a0:	232d      	movs	r3, #45	; 0x2d
 800b7a2:	4276      	negs	r6, r6
 800b7a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7a8:	485e      	ldr	r0, [pc, #376]	; (800b924 <_printf_i+0x244>)
 800b7aa:	230a      	movs	r3, #10
 800b7ac:	e019      	b.n	800b7e2 <_printf_i+0x102>
 800b7ae:	680e      	ldr	r6, [r1, #0]
 800b7b0:	602b      	str	r3, [r5, #0]
 800b7b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b7b6:	bf18      	it	ne
 800b7b8:	b236      	sxthne	r6, r6
 800b7ba:	e7ef      	b.n	800b79c <_printf_i+0xbc>
 800b7bc:	682b      	ldr	r3, [r5, #0]
 800b7be:	6820      	ldr	r0, [r4, #0]
 800b7c0:	1d19      	adds	r1, r3, #4
 800b7c2:	6029      	str	r1, [r5, #0]
 800b7c4:	0601      	lsls	r1, r0, #24
 800b7c6:	d501      	bpl.n	800b7cc <_printf_i+0xec>
 800b7c8:	681e      	ldr	r6, [r3, #0]
 800b7ca:	e002      	b.n	800b7d2 <_printf_i+0xf2>
 800b7cc:	0646      	lsls	r6, r0, #25
 800b7ce:	d5fb      	bpl.n	800b7c8 <_printf_i+0xe8>
 800b7d0:	881e      	ldrh	r6, [r3, #0]
 800b7d2:	4854      	ldr	r0, [pc, #336]	; (800b924 <_printf_i+0x244>)
 800b7d4:	2f6f      	cmp	r7, #111	; 0x6f
 800b7d6:	bf0c      	ite	eq
 800b7d8:	2308      	moveq	r3, #8
 800b7da:	230a      	movne	r3, #10
 800b7dc:	2100      	movs	r1, #0
 800b7de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b7e2:	6865      	ldr	r5, [r4, #4]
 800b7e4:	60a5      	str	r5, [r4, #8]
 800b7e6:	2d00      	cmp	r5, #0
 800b7e8:	bfa2      	ittt	ge
 800b7ea:	6821      	ldrge	r1, [r4, #0]
 800b7ec:	f021 0104 	bicge.w	r1, r1, #4
 800b7f0:	6021      	strge	r1, [r4, #0]
 800b7f2:	b90e      	cbnz	r6, 800b7f8 <_printf_i+0x118>
 800b7f4:	2d00      	cmp	r5, #0
 800b7f6:	d04d      	beq.n	800b894 <_printf_i+0x1b4>
 800b7f8:	4615      	mov	r5, r2
 800b7fa:	fbb6 f1f3 	udiv	r1, r6, r3
 800b7fe:	fb03 6711 	mls	r7, r3, r1, r6
 800b802:	5dc7      	ldrb	r7, [r0, r7]
 800b804:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b808:	4637      	mov	r7, r6
 800b80a:	42bb      	cmp	r3, r7
 800b80c:	460e      	mov	r6, r1
 800b80e:	d9f4      	bls.n	800b7fa <_printf_i+0x11a>
 800b810:	2b08      	cmp	r3, #8
 800b812:	d10b      	bne.n	800b82c <_printf_i+0x14c>
 800b814:	6823      	ldr	r3, [r4, #0]
 800b816:	07de      	lsls	r6, r3, #31
 800b818:	d508      	bpl.n	800b82c <_printf_i+0x14c>
 800b81a:	6923      	ldr	r3, [r4, #16]
 800b81c:	6861      	ldr	r1, [r4, #4]
 800b81e:	4299      	cmp	r1, r3
 800b820:	bfde      	ittt	le
 800b822:	2330      	movle	r3, #48	; 0x30
 800b824:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b828:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b82c:	1b52      	subs	r2, r2, r5
 800b82e:	6122      	str	r2, [r4, #16]
 800b830:	f8cd a000 	str.w	sl, [sp]
 800b834:	464b      	mov	r3, r9
 800b836:	aa03      	add	r2, sp, #12
 800b838:	4621      	mov	r1, r4
 800b83a:	4640      	mov	r0, r8
 800b83c:	f7ff fee2 	bl	800b604 <_printf_common>
 800b840:	3001      	adds	r0, #1
 800b842:	d14c      	bne.n	800b8de <_printf_i+0x1fe>
 800b844:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b848:	b004      	add	sp, #16
 800b84a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b84e:	4835      	ldr	r0, [pc, #212]	; (800b924 <_printf_i+0x244>)
 800b850:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b854:	6829      	ldr	r1, [r5, #0]
 800b856:	6823      	ldr	r3, [r4, #0]
 800b858:	f851 6b04 	ldr.w	r6, [r1], #4
 800b85c:	6029      	str	r1, [r5, #0]
 800b85e:	061d      	lsls	r5, r3, #24
 800b860:	d514      	bpl.n	800b88c <_printf_i+0x1ac>
 800b862:	07df      	lsls	r7, r3, #31
 800b864:	bf44      	itt	mi
 800b866:	f043 0320 	orrmi.w	r3, r3, #32
 800b86a:	6023      	strmi	r3, [r4, #0]
 800b86c:	b91e      	cbnz	r6, 800b876 <_printf_i+0x196>
 800b86e:	6823      	ldr	r3, [r4, #0]
 800b870:	f023 0320 	bic.w	r3, r3, #32
 800b874:	6023      	str	r3, [r4, #0]
 800b876:	2310      	movs	r3, #16
 800b878:	e7b0      	b.n	800b7dc <_printf_i+0xfc>
 800b87a:	6823      	ldr	r3, [r4, #0]
 800b87c:	f043 0320 	orr.w	r3, r3, #32
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	2378      	movs	r3, #120	; 0x78
 800b884:	4828      	ldr	r0, [pc, #160]	; (800b928 <_printf_i+0x248>)
 800b886:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b88a:	e7e3      	b.n	800b854 <_printf_i+0x174>
 800b88c:	0659      	lsls	r1, r3, #25
 800b88e:	bf48      	it	mi
 800b890:	b2b6      	uxthmi	r6, r6
 800b892:	e7e6      	b.n	800b862 <_printf_i+0x182>
 800b894:	4615      	mov	r5, r2
 800b896:	e7bb      	b.n	800b810 <_printf_i+0x130>
 800b898:	682b      	ldr	r3, [r5, #0]
 800b89a:	6826      	ldr	r6, [r4, #0]
 800b89c:	6961      	ldr	r1, [r4, #20]
 800b89e:	1d18      	adds	r0, r3, #4
 800b8a0:	6028      	str	r0, [r5, #0]
 800b8a2:	0635      	lsls	r5, r6, #24
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	d501      	bpl.n	800b8ac <_printf_i+0x1cc>
 800b8a8:	6019      	str	r1, [r3, #0]
 800b8aa:	e002      	b.n	800b8b2 <_printf_i+0x1d2>
 800b8ac:	0670      	lsls	r0, r6, #25
 800b8ae:	d5fb      	bpl.n	800b8a8 <_printf_i+0x1c8>
 800b8b0:	8019      	strh	r1, [r3, #0]
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	6123      	str	r3, [r4, #16]
 800b8b6:	4615      	mov	r5, r2
 800b8b8:	e7ba      	b.n	800b830 <_printf_i+0x150>
 800b8ba:	682b      	ldr	r3, [r5, #0]
 800b8bc:	1d1a      	adds	r2, r3, #4
 800b8be:	602a      	str	r2, [r5, #0]
 800b8c0:	681d      	ldr	r5, [r3, #0]
 800b8c2:	6862      	ldr	r2, [r4, #4]
 800b8c4:	2100      	movs	r1, #0
 800b8c6:	4628      	mov	r0, r5
 800b8c8:	f7f4 fcba 	bl	8000240 <memchr>
 800b8cc:	b108      	cbz	r0, 800b8d2 <_printf_i+0x1f2>
 800b8ce:	1b40      	subs	r0, r0, r5
 800b8d0:	6060      	str	r0, [r4, #4]
 800b8d2:	6863      	ldr	r3, [r4, #4]
 800b8d4:	6123      	str	r3, [r4, #16]
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8dc:	e7a8      	b.n	800b830 <_printf_i+0x150>
 800b8de:	6923      	ldr	r3, [r4, #16]
 800b8e0:	462a      	mov	r2, r5
 800b8e2:	4649      	mov	r1, r9
 800b8e4:	4640      	mov	r0, r8
 800b8e6:	47d0      	blx	sl
 800b8e8:	3001      	adds	r0, #1
 800b8ea:	d0ab      	beq.n	800b844 <_printf_i+0x164>
 800b8ec:	6823      	ldr	r3, [r4, #0]
 800b8ee:	079b      	lsls	r3, r3, #30
 800b8f0:	d413      	bmi.n	800b91a <_printf_i+0x23a>
 800b8f2:	68e0      	ldr	r0, [r4, #12]
 800b8f4:	9b03      	ldr	r3, [sp, #12]
 800b8f6:	4298      	cmp	r0, r3
 800b8f8:	bfb8      	it	lt
 800b8fa:	4618      	movlt	r0, r3
 800b8fc:	e7a4      	b.n	800b848 <_printf_i+0x168>
 800b8fe:	2301      	movs	r3, #1
 800b900:	4632      	mov	r2, r6
 800b902:	4649      	mov	r1, r9
 800b904:	4640      	mov	r0, r8
 800b906:	47d0      	blx	sl
 800b908:	3001      	adds	r0, #1
 800b90a:	d09b      	beq.n	800b844 <_printf_i+0x164>
 800b90c:	3501      	adds	r5, #1
 800b90e:	68e3      	ldr	r3, [r4, #12]
 800b910:	9903      	ldr	r1, [sp, #12]
 800b912:	1a5b      	subs	r3, r3, r1
 800b914:	42ab      	cmp	r3, r5
 800b916:	dcf2      	bgt.n	800b8fe <_printf_i+0x21e>
 800b918:	e7eb      	b.n	800b8f2 <_printf_i+0x212>
 800b91a:	2500      	movs	r5, #0
 800b91c:	f104 0619 	add.w	r6, r4, #25
 800b920:	e7f5      	b.n	800b90e <_printf_i+0x22e>
 800b922:	bf00      	nop
 800b924:	0800bad5 	.word	0x0800bad5
 800b928:	0800bae6 	.word	0x0800bae6

0800b92c <__retarget_lock_acquire_recursive>:
 800b92c:	4770      	bx	lr

0800b92e <__retarget_lock_release_recursive>:
 800b92e:	4770      	bx	lr

0800b930 <memmove>:
 800b930:	4288      	cmp	r0, r1
 800b932:	b510      	push	{r4, lr}
 800b934:	eb01 0402 	add.w	r4, r1, r2
 800b938:	d902      	bls.n	800b940 <memmove+0x10>
 800b93a:	4284      	cmp	r4, r0
 800b93c:	4623      	mov	r3, r4
 800b93e:	d807      	bhi.n	800b950 <memmove+0x20>
 800b940:	1e43      	subs	r3, r0, #1
 800b942:	42a1      	cmp	r1, r4
 800b944:	d008      	beq.n	800b958 <memmove+0x28>
 800b946:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b94a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b94e:	e7f8      	b.n	800b942 <memmove+0x12>
 800b950:	4402      	add	r2, r0
 800b952:	4601      	mov	r1, r0
 800b954:	428a      	cmp	r2, r1
 800b956:	d100      	bne.n	800b95a <memmove+0x2a>
 800b958:	bd10      	pop	{r4, pc}
 800b95a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b95e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b962:	e7f7      	b.n	800b954 <memmove+0x24>

0800b964 <_malloc_usable_size_r>:
 800b964:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b968:	1f18      	subs	r0, r3, #4
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	bfbc      	itt	lt
 800b96e:	580b      	ldrlt	r3, [r1, r0]
 800b970:	18c0      	addlt	r0, r0, r3
 800b972:	4770      	bx	lr

0800b974 <_init>:
 800b974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b976:	bf00      	nop
 800b978:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b97a:	bc08      	pop	{r3}
 800b97c:	469e      	mov	lr, r3
 800b97e:	4770      	bx	lr

0800b980 <_fini>:
 800b980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b982:	bf00      	nop
 800b984:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b986:	bc08      	pop	{r3}
 800b988:	469e      	mov	lr, r3
 800b98a:	4770      	bx	lr
