// Seed: 3825339458
module module_0 (
    input  wor  id_0,
    output wire id_1,
    output wor  module_0,
    input  tri0 id_3,
    input  wire id_4,
    input  wand id_5,
    input  wor  id_6,
    output wor  id_7,
    output tri  id_8,
    output wand id_9
);
  logic [1 'b0 : 1] id_11;
endmodule
module module_1 #(
    parameter id_0 = 32'd62
) (
    input tri1 _id_0,
    output wor id_1,
    input wire id_2
    , id_16,
    input uwire id_3,
    input tri1 id_4,
    input wand id_5,
    output tri id_6,
    input wand id_7,
    input wand id_8,
    output uwire id_9,
    output tri0 id_10,
    output tri0 id_11,
    input tri id_12,
    output wor id_13
    , id_17,
    output supply0 id_14
);
  wire ["" ==  1 'b0 : id_0] id_18;
  assign id_10 = id_7;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_14,
      id_5,
      id_4,
      id_5,
      id_8,
      id_13,
      id_10,
      id_14
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : id_0] id_19 = id_8;
endmodule
