{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1766858692566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1766858692566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 28 02:04:52 2025 " "Processing started: Sun Dec 28 02:04:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1766858692566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858692566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DevelopmentBoard -c DevelopmentBoard " "Command: quartus_map --read_settings_files=on --write_settings_files=off DevelopmentBoard -c DevelopmentBoard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858692566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1766858692732 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1766858692732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/developmentboard.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/developmentboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 DevelopmentBoard " "Found entity 1: DevelopmentBoard" {  } { { "../Rtl/DevelopmentBoard.v" "" { Text "D:/abc/fp1/Rtl/DevelopmentBoard.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../Rtl/pll.v" "" { Text "D:/abc/fp1/Rtl/pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../Rtl/vga_ctrl.v" "" { Text "D:/abc/fp1/Rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/vga_pic_start.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/vga_pic_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic_start " "Found entity 1: vga_pic_start" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697930 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_pic_g.v(119) " "Verilog HDL information at vga_pic_g.v(119): always construct contains both blocking and non-blocking assignments" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 119 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1766858697932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "GAME_DIV game_div vga_pic_g.v(33) " "Verilog HDL Declaration information at vga_pic_g.v(33): object \"GAME_DIV\" differs only in case from object \"game_div\" in the same scope" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1766858697932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/vga_pic_g.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/vga_pic_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic_g " "Found entity 1: vga_pic_g" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/vga_pic_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/vga_pic_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic_ctrl " "Found entity 1: vga_pic_ctrl" {  } { { "../Rtl/vga_pic_ctrl.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/vga_pic_end.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/vga_pic_end.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic_end " "Found entity 1: vga_pic_end" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_end.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/breakout_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/breakout_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Breakout_top " "Found entity 1: Breakout_top" {  } { { "../Rtl/Breakout_top.v" "" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../Rtl/key_filter.v" "" { Text "D:/abc/fp1/Rtl/key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/abc/fp1/sim/tb_key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /abc/fp1/sim/tb_key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_key_filter " "Found entity 1: tb_key_filter" {  } { { "../Sim/tb_key_filter.v" "" { Text "D:/abc/fp1/Sim/tb_key_filter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858697939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858697939 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Breakout_top " "Elaborating entity \"Breakout_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1766858697982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../Rtl/Breakout_top.v" "pll_inst" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858697984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl vga_ctrl:u_vga " "Elaborating entity \"vga_ctrl\" for hierarchy \"vga_ctrl:u_vga\"" {  } { { "../Rtl/Breakout_top.v" "u_vga" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858697985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter key_filter:u_key_left " "Elaborating entity \"key_filter\" for hierarchy \"key_filter:u_key_left\"" {  } { { "../Rtl/Breakout_top.v" "u_key_left" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858697986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic_start vga_pic_start:u_start " "Elaborating entity \"vga_pic_start\" for hierarchy \"vga_pic_start:u_start\"" {  } { { "../Rtl/Breakout_top.v" "u_start" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858697995 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sx vga_pic_start.v(179) " "Verilog HDL Always Construct warning at vga_pic_start.v(179): inferring latch(es) for variable \"sx\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858697996 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sy vga_pic_start.v(179) " "Verilog HDL Always Construct warning at vga_pic_start.v(179): inferring latch(es) for variable \"sy\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858697996 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bx vga_pic_start.v(179) " "Verilog HDL Always Construct warning at vga_pic_start.v(179): inferring latch(es) for variable \"bx\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858697996 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "by vga_pic_start.v(179) " "Verilog HDL Always Construct warning at vga_pic_start.v(179): inferring latch(es) for variable \"by\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858697996 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "idx vga_pic_start.v(179) " "Verilog HDL Always Construct warning at vga_pic_start.v(179): inferring latch(es) for variable \"idx\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858697996 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bit_x vga_pic_start.v(179) " "Verilog HDL Always Construct warning at vga_pic_start.v(179): inferring latch(es) for variable \"bit_x\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 179 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858697997 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bitmap_mem.waddr_a 0 vga_pic_start.v(25) " "Net \"bitmap_mem.waddr_a\" at vga_pic_start.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766858697997 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bitmap_mem.data_a 0 vga_pic_start.v(25) " "Net \"bitmap_mem.data_a\" at vga_pic_start.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766858697997 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bitmap_mem.we_a 0 vga_pic_start.v(25) " "Net \"bitmap_mem.we_a\" at vga_pic_start.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766858697997 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_start:u_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic_g vga_pic_g:u_game " "Elaborating entity \"vga_pic_g\" for hierarchy \"vga_pic_g:u_game\"" {  } { { "../Rtl/Breakout_top.v" "u_game" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858697997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 vga_pic_g.v(114) " "Verilog HDL assignment warning at vga_pic_g.v(114): truncated value with size 32 to match size of target (6)" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766858698003 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "xr brick_index vga_pic_g.v(105) " "Verilog HDL warning at vga_pic_g.v(105): variable xr in static task or function brick_index may have unintended latch behavior" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 105 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "yr brick_index vga_pic_g.v(105) " "Verilog HDL warning at vga_pic_g.v(105): variable yr in static task or function brick_index may have unintended latch behavior" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 105 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "c brick_index vga_pic_g.v(105) " "Verilog HDL warning at vga_pic_g.v(105): variable c in static task or function brick_index may have unintended latch behavior" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 105 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "r brick_index vga_pic_g.v(105) " "Verilog HDL warning at vga_pic_g.v(105): variable r in static task or function brick_index may have unintended latch behavior" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 105 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "xr_px vga_pic_g.v(243) " "Verilog HDL Always Construct warning at vga_pic_g.v(243): inferring latch(es) for variable \"xr_px\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yr_px vga_pic_g.v(243) " "Verilog HDL Always Construct warning at vga_pic_g.v(243): inferring latch(es) for variable \"yr_px\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cc_px vga_pic_g.v(243) " "Verilog HDL Always Construct warning at vga_pic_g.v(243): inferring latch(es) for variable \"cc_px\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rr_px vga_pic_g.v(243) " "Verilog HDL Always Construct warning at vga_pic_g.v(243): inferring latch(es) for variable \"rr_px\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ii_px vga_pic_g.v(243) " "Verilog HDL Always Construct warning at vga_pic_g.v(243): inferring latch(es) for variable \"ii_px\", which holds its previous value in one or more paths through the always construct" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 243 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1766858698004 "|DevelopmentBoard|Breakout_top:u_breakout|vga_pic_g:u_game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic_end vga_pic_end:u_end " "Elaborating entity \"vga_pic_end\" for hierarchy \"vga_pic_end:u_end\"" {  } { { "../Rtl/Breakout_top.v" "u_end" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858698005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_pic_end.v(111) " "Verilog HDL assignment warning at vga_pic_end.v(111): truncated value with size 32 to match size of target (11)" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_end.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1766858698005 "|DevelopmentBoard|vga_pic_end:u_end"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.waddr_a 0 vga_pic_end.v(88) " "Net \"bmp.waddr_a\" at vga_pic_end.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_end.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766858698005 "|DevelopmentBoard|vga_pic_end:u_end"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.data_a 0 vga_pic_end.v(88) " "Net \"bmp.data_a\" at vga_pic_end.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_end.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766858698005 "|DevelopmentBoard|vga_pic_end:u_end"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp.we_a 0 vga_pic_end.v(88) " "Net \"bmp.we_a\" at vga_pic_end.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "../Rtl/vga_pic_end.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_end.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1766858698005 "|DevelopmentBoard|vga_pic_end:u_end"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pic_ctrl vga_pic_ctrl:u_pic_ctrl " "Elaborating entity \"vga_pic_ctrl\" for hierarchy \"vga_pic_ctrl:u_pic_ctrl\"" {  } { { "../Rtl/Breakout_top.v" "u_pic_ctrl" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858698006 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_pic_start:u_start\|bitmap_mem " "RAM logic \"vga_pic_start:u_start\|bitmap_mem\" is uninferred due to asynchronous read logic" {  } { { "../Rtl/vga_pic_start.v" "bitmap_mem" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1766858699855 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "vga_pic_end:u_end\|bmp " "RAM logic \"vga_pic_end:u_end\|bmp\" is uninferred due to asynchronous read logic" {  } { { "../Rtl/vga_pic_end.v" "bmp" { Text "D:/abc/fp1/Rtl/vga_pic_end.v" 88 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1766858699855 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1766858699855 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "DevelopmentBoard.ram0_vga_pic_start_62e67b9d.hdl.mif " "Width of data items in \"DevelopmentBoard.ram0_vga_pic_start_62e67b9d.hdl.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "D:/abc/fp1/Quartus_prj/db/DevelopmentBoard.ram0_vga_pic_start_62e67b9d.hdl.mif" "" { Text "D:/abc/fp1/Quartus_prj/db/DevelopmentBoard.ram0_vga_pic_start_62e67b9d.hdl.mif" 10 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Analysis & Synthesis" 0 -1 1766858699856 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 256 D:/abc/fp1/Quartus_prj/db/DevelopmentBoard.ram0_vga_pic_start_62e67b9d.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (256) in the Memory Initialization File \"D:/abc/fp1/Quartus_prj/db/DevelopmentBoard.ram0_vga_pic_start_62e67b9d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1766858699857 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult10\"" {  } { { "../Rtl/vga_pic_g.v" "Mult10" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult11\"" {  } { { "../Rtl/vga_pic_g.v" "Mult11" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic_start:u_start\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic_start:u_start\|Mod0\"" {  } { { "../Rtl/vga_pic_start.v" "Mod0" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 191 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_pic_start:u_start\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_pic_start:u_start\|Div0\"" {  } { { "../Rtl/vga_pic_start.v" "Div0" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 190 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult1\"" {  } { { "../Rtl/vga_pic_g.v" "Mult1" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult0\"" {  } { { "../Rtl/vga_pic_g.v" "Mult0" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult4\"" {  } { { "../Rtl/vga_pic_g.v" "Mult4" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult3\"" {  } { { "../Rtl/vga_pic_g.v" "Mult3" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult6\"" {  } { { "../Rtl/vga_pic_g.v" "Mult6" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult5\"" {  } { { "../Rtl/vga_pic_g.v" "Mult5" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult9\"" {  } { { "../Rtl/vga_pic_g.v" "Mult9" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult8\"" {  } { { "../Rtl/vga_pic_g.v" "Mult8" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult2\"" {  } { { "../Rtl/vga_pic_g.v" "Mult2" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 158 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_pic_g:u_game\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_pic_g:u_game\|Mult7\"" {  } { { "../Rtl/vga_pic_g.v" "Mult7" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 196 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858701698 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1766858701698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_g:u_game\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult10\"" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 232 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858701734 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_g:u_game\|lpm_mult:Mult10 " "Instantiated megafunction \"vga_pic_g:u_game\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701734 ""}  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 232 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858701734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t5t " "Found entity 1: mult_t5t" {  } { { "db/mult_t5t.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/mult_t5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858701778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858701778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_start:u_start\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_pic_start:u_start\|lpm_divide:Mod0\"" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 191 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858701811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_start:u_start\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_pic_start:u_start\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858701811 ""}  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 191 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858701811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_poo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_poo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_poo " "Found entity 1: lpm_divide_poo" {  } { { "db/lpm_divide_poo.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/lpm_divide_poo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858701868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858701868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_hbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_hbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_hbg " "Found entity 1: abs_divider_hbg" {  } { { "db/abs_divider_hbg.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/abs_divider_hbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858701881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858701881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858701927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858701927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858701986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858701986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1v9 " "Found entity 1: lpm_abs_1v9" {  } { { "db/lpm_abs_1v9.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/lpm_abs_1v9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_g0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_g0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_g0a " "Found entity 1: lpm_abs_g0a" {  } { { "db/lpm_abs_g0a.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/lpm_abs_g0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_start:u_start\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_pic_start:u_start\|lpm_divide:Div0\"" {  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 190 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_start:u_start\|lpm_divide:Div0 " "Instantiated megafunction \"vga_pic_start:u_start\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 30 " "Parameter \"LPM_WIDTHN\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702058 ""}  } { { "../Rtl/vga_pic_start.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_start.v" 190 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858702058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m0p " "Found entity 1: lpm_divide_m0p" {  } { { "db/lpm_divide_m0p.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/lpm_divide_m0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_g:u_game\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult1\"" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_g:u_game\|lpm_mult:Mult1 " "Instantiated megafunction \"vga_pic_g:u_game\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702112 ""}  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858702112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5t " "Found entity 1: mult_p5t" {  } { { "db/mult_p5t.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/mult_p5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_g:u_game\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult0\"" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_g:u_game\|lpm_mult:Mult0 " "Instantiated megafunction \"vga_pic_g:u_game\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702161 ""}  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858702161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_g:u_game\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult3\"" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_g:u_game\|lpm_mult:Mult3 " "Instantiated megafunction \"vga_pic_g:u_game\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702212 ""}  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858702212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v5t " "Found entity 1: mult_v5t" {  } { { "db/mult_v5t.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/mult_v5t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_g:u_game\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult9\"" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_g:u_game\|lpm_mult:Mult9 " "Instantiated megafunction \"vga_pic_g:u_game\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702263 ""}  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858702263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_16t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_16t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_16t " "Found entity 1: mult_16t" {  } { { "db/mult_16t.tdf" "" { Text "D:/abc/fp1/Quartus_prj/db/mult_16t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1766858702309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858702309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pic_g:u_game\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult2\"" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 158 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pic_g:u_game\|lpm_mult:Mult2 " "Instantiated megafunction \"vga_pic_g:u_game\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 3 " "Parameter \"LPM_WIDTHB\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1766858702318 ""}  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 158 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1766858702318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic_g:u_game\|lpm_mult:Mult2\|multcore:mult_core vga_pic_g:u_game\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 158 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic_g:u_game\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder vga_pic_g:u_game\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 158 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702350 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_pic_g:u_game\|lpm_mult:Mult2\|altshift:external_latency_ffs vga_pic_g:u_game\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga_pic_g:u_game\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 158 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858702358 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "18 " "Ignored 18 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "18 " "Ignored 18 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1766858702865 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1766858702865 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 127 -1 0 } } { "../Rtl/vga_pic_g.v" "" { Text "D:/abc/fp1/Rtl/vga_pic_g.v" 55 -1 0 } } { "../Rtl/key_filter.v" "" { Text "D:/abc/fp1/Rtl/key_filter.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1766858702880 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1766858702880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1766858703854 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/abc/fp1/Quartus_prj/output_files/DevelopmentBoard.map.smsg " "Generated suppressed messages file D:/abc/fp1/Quartus_prj/output_files/DevelopmentBoard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858705471 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1766858705650 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1766858705650 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B5 " "No output dependent on input pin \"B5\"" {  } { { "../Rtl/Breakout_top.v" "" { Text "D:/abc/fp1/Rtl/Breakout_top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1766858705779 "|Breakout_top|B5"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1766858705779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1953 " "Implemented 1953 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1766858705779 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1766858705779 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1909 " "Implemented 1909 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1766858705779 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "20 " "Implemented 20 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1766858705779 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1766858705779 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1766858705811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 28 02:05:05 2025 " "Processing ended: Sun Dec 28 02:05:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1766858705811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1766858705811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1766858705811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1766858705811 ""}
