
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.98

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.25

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.25

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][20]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[4]$_DFF_P_/CK (DFF_X1)
     1    2.32    0.01    0.06    0.06 ^ u0.u1.d[4]$_DFF_P_/QN (DFF_X1)
                                         _00428_ (net)
                  0.01    0.00    0.06 ^ _15930_/A (XNOR2_X1)
     2    4.00    0.01    0.02    0.08 v _15930_/ZN (XNOR2_X1)
                                         _06762_ (net)
                  0.01    0.00    0.08 v _16023_/B1 (AOI21_X1)
     1    1.28    0.01    0.02    0.11 ^ _16023_/ZN (AOI21_X1)
                                         _00333_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][20]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][20]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.77    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   27.09    0.02    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.12 ^ _18259_/A (BUF_X8)
    10   41.13    0.01    0.03    0.15 ^ _18259_/Z (BUF_X8)
                                         _08971_ (net)
                  0.02    0.01    0.16 ^ _18260_/A (BUF_X8)
    10   26.33    0.01    0.03    0.19 ^ _18260_/Z (BUF_X8)
                                         _08972_ (net)
                  0.01    0.00    0.19 ^ _18261_/A (BUF_X4)
    10   36.75    0.02    0.04    0.22 ^ _18261_/Z (BUF_X4)
                                         _08973_ (net)
                  0.02    0.00    0.23 ^ _18262_/A (BUF_X8)
    10   40.35    0.01    0.03    0.26 ^ _18262_/Z (BUF_X8)
                                         _08974_ (net)
                  0.01    0.00    0.26 ^ _19130_/A (BUF_X4)
    10   37.32    0.02    0.04    0.30 ^ _19130_/Z (BUF_X4)
                                         _09823_ (net)
                  0.02    0.00    0.30 ^ _25917_/A2 (NOR2_X1)
     1    1.06    0.01    0.01    0.31 v _25917_/ZN (NOR2_X1)
                                         _02926_ (net)
                  0.01    0.00    0.31 v _25923_/B (MUX2_X1)
     1    2.87    0.01    0.06    0.38 v _25923_/Z (MUX2_X1)
                                         _02932_ (net)
                  0.01    0.00    0.38 v _25927_/A1 (NOR2_X2)
     4    9.81    0.03    0.04    0.42 ^ _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.03    0.00    0.42 ^ _25966_/A (BUF_X2)
    10   28.03    0.03    0.06    0.47 ^ _25966_/Z (BUF_X2)
                                         _02972_ (net)
                  0.03    0.00    0.47 ^ _25967_/A (BUF_X8)
    16   46.86    0.02    0.04    0.51 ^ _25967_/Z (BUF_X8)
                                         _15159_ (net)
                  0.02    0.00    0.51 ^ _29755_/B (HA_X1)
     1    1.91    0.02    0.05    0.56 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.56 ^ _26032_/A (BUF_X2)
     9   18.88    0.02    0.04    0.61 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.02    0.00    0.61 ^ _26354_/A1 (NAND3_X1)
     5   10.57    0.03    0.05    0.66 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.66 v _26521_/A2 (AND3_X1)
     1    0.99    0.01    0.04    0.70 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.70 v _26523_/A2 (OR3_X1)
     1    1.63    0.01    0.07    0.77 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.77 v _26524_/A3 (NAND3_X1)
     1    1.85    0.01    0.02    0.80 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.01    0.00    0.80 ^ _26530_/B1 (AOI21_X1)
     1    1.98    0.01    0.02    0.81 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.81 v _26531_/A4 (NOR4_X1)
     1   13.43    0.15    0.20    1.02 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.15    0.00    1.02 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  1.02   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    3.77    0.01    0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 ^ _18258_/A (BUF_X4)
     5   27.09    0.02    0.03    0.12 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.02    0.00    0.12 ^ _18259_/A (BUF_X8)
    10   41.13    0.01    0.03    0.15 ^ _18259_/Z (BUF_X8)
                                         _08971_ (net)
                  0.02    0.01    0.16 ^ _18260_/A (BUF_X8)
    10   26.33    0.01    0.03    0.19 ^ _18260_/Z (BUF_X8)
                                         _08972_ (net)
                  0.01    0.00    0.19 ^ _18261_/A (BUF_X4)
    10   36.75    0.02    0.04    0.22 ^ _18261_/Z (BUF_X4)
                                         _08973_ (net)
                  0.02    0.00    0.23 ^ _18262_/A (BUF_X8)
    10   40.35    0.01    0.03    0.26 ^ _18262_/Z (BUF_X8)
                                         _08974_ (net)
                  0.01    0.00    0.26 ^ _19130_/A (BUF_X4)
    10   37.32    0.02    0.04    0.30 ^ _19130_/Z (BUF_X4)
                                         _09823_ (net)
                  0.02    0.00    0.30 ^ _25917_/A2 (NOR2_X1)
     1    1.06    0.01    0.01    0.31 v _25917_/ZN (NOR2_X1)
                                         _02926_ (net)
                  0.01    0.00    0.31 v _25923_/B (MUX2_X1)
     1    2.87    0.01    0.06    0.38 v _25923_/Z (MUX2_X1)
                                         _02932_ (net)
                  0.01    0.00    0.38 v _25927_/A1 (NOR2_X2)
     4    9.81    0.03    0.04    0.42 ^ _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.03    0.00    0.42 ^ _25966_/A (BUF_X2)
    10   28.03    0.03    0.06    0.47 ^ _25966_/Z (BUF_X2)
                                         _02972_ (net)
                  0.03    0.00    0.47 ^ _25967_/A (BUF_X8)
    16   46.86    0.02    0.04    0.51 ^ _25967_/Z (BUF_X8)
                                         _15159_ (net)
                  0.02    0.00    0.51 ^ _29755_/B (HA_X1)
     1    1.91    0.02    0.05    0.56 ^ _29755_/S (HA_X1)
                                         _15161_ (net)
                  0.02    0.00    0.56 ^ _26032_/A (BUF_X2)
     9   18.88    0.02    0.04    0.61 ^ _26032_/Z (BUF_X2)
                                         _03036_ (net)
                  0.02    0.00    0.61 ^ _26354_/A1 (NAND3_X1)
     5   10.57    0.03    0.05    0.66 v _26354_/ZN (NAND3_X1)
                                         _03354_ (net)
                  0.03    0.00    0.66 v _26521_/A2 (AND3_X1)
     1    0.99    0.01    0.04    0.70 v _26521_/ZN (AND3_X1)
                                         _03518_ (net)
                  0.01    0.00    0.70 v _26523_/A2 (OR3_X1)
     1    1.63    0.01    0.07    0.77 v _26523_/ZN (OR3_X1)
                                         _03520_ (net)
                  0.01    0.00    0.77 v _26524_/A3 (NAND3_X1)
     1    1.85    0.01    0.02    0.80 ^ _26524_/ZN (NAND3_X1)
                                         _03521_ (net)
                  0.01    0.00    0.80 ^ _26530_/B1 (AOI21_X1)
     1    1.98    0.01    0.02    0.81 v _26530_/ZN (AOI21_X1)
                                         _03527_ (net)
                  0.01    0.00    0.81 v _26531_/A4 (NOR4_X1)
     1   13.43    0.15    0.20    1.02 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.15    0.00    1.02 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  1.02   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                 -0.25   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_26531_/ZN                             10.47   13.43   -2.96 (VIOLATED)
_28807_/ZN                             16.02   16.85   -0.83 (VIOLATED)
_17290_/ZN                             10.47   10.55   -0.07 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.049654003232717514

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2501

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-2.9593136310577393

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2826

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 3

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 ^ _18258_/Z (BUF_X4)
   0.03    0.15 ^ _18259_/Z (BUF_X8)
   0.03    0.19 ^ _18260_/Z (BUF_X8)
   0.04    0.22 ^ _18261_/Z (BUF_X4)
   0.04    0.26 ^ _18262_/Z (BUF_X8)
   0.04    0.30 ^ _19130_/Z (BUF_X4)
   0.01    0.31 v _25917_/ZN (NOR2_X1)
   0.06    0.38 v _25923_/Z (MUX2_X1)
   0.04    0.42 ^ _25927_/ZN (NOR2_X2)
   0.06    0.47 ^ _25966_/Z (BUF_X2)
   0.04    0.51 ^ _25967_/Z (BUF_X8)
   0.05    0.56 ^ _29755_/S (HA_X1)
   0.04    0.61 ^ _26032_/Z (BUF_X2)
   0.05    0.66 v _26354_/ZN (NAND3_X1)
   0.04    0.70 v _26521_/ZN (AND3_X1)
   0.07    0.77 v _26523_/ZN (OR3_X1)
   0.02    0.80 ^ _26524_/ZN (NAND3_X1)
   0.02    0.81 v _26530_/ZN (AOI21_X1)
   0.20    1.02 ^ _26531_/ZN (NOR4_X1)
   0.00    1.02 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
           1.02   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -1.02   data arrival time
---------------------------------------------------------
          -0.25   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][20]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[4]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[4]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15930_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16023_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][20]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][20]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.0188

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.2501

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-24.548488

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.00e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.43e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.76e-01   5.51e-04   3.53e-01 100.0%
                          49.9%      50.0%       0.2%
