#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000027068f98cb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000027068f98e40 .scope module, "tb" "tb" 3 22;
 .timescale -12 -12;
L_00000270690c3c70 .functor NOT 1, L_000002706911fa70, C4<0>, C4<0>, C4<0>;
L_00000270691209d0 .functor XOR 1, L_000002706911f6b0, L_000002706911e990, C4<0>, C4<0>;
L_0000027069120ab0 .functor XOR 1, L_00000270691209d0, L_000002706911ea30, C4<0>, C4<0>;
v000002706911e350_0 .net *"_ivl_10", 0 0, L_000002706911ea30;  1 drivers
v000002706911e710_0 .net *"_ivl_12", 0 0, L_0000027069120ab0;  1 drivers
v000002706911f2f0_0 .net *"_ivl_2", 0 0, L_000002706911f110;  1 drivers
v000002706911e8f0_0 .net *"_ivl_4", 0 0, L_000002706911f6b0;  1 drivers
v000002706911f070_0 .net *"_ivl_6", 0 0, L_000002706911e990;  1 drivers
v000002706911e7b0_0 .net *"_ivl_8", 0 0, L_00000270691209d0;  1 drivers
v000002706911fb10_0 .var "clk", 0 0;
v000002706911f9d0_0 .var/2u "stats1", 159 0;
v000002706911fed0_0 .var/2u "strobe", 0 0;
v000002706911e670_0 .net "tb_match", 0 0, L_000002706911fa70;  1 drivers
v000002706911f570_0 .net "tb_mismatch", 0 0, L_00000270690c3c70;  1 drivers
v000002706911e850_0 .net "x", 0 0, v00000270690ab1f0_0;  1 drivers
v000002706911e2b0_0 .net "y", 0 0, v00000270690aa7f0_0;  1 drivers
v000002706911ff70_0 .net "z_dut", 0 0, L_0000027069120f10;  1 drivers
v000002706911efd0_0 .net "z_ref", 0 0, L_00000270690c3d50;  1 drivers
L_000002706911f110 .concat [ 1 0 0 0], L_00000270690c3d50;
L_000002706911f6b0 .concat [ 1 0 0 0], L_00000270690c3d50;
L_000002706911e990 .concat [ 1 0 0 0], L_0000027069120f10;
L_000002706911ea30 .concat [ 1 0 0 0], L_00000270690c3d50;
L_000002706911fa70 .cmp/eeq 1, L_000002706911f110, L_0000027069120ab0;
S_00000270690af4d0 .scope module, "good1" "RefModule" 3 63, 4 2 0, S_0000027068f98e40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_00000270690c3420 .functor NOT 1, v00000270690aa7f0_0, C4<0>, C4<0>, C4<0>;
L_00000270690c3d50 .functor OR 1, v00000270690ab1f0_0, L_00000270690c3420, C4<0>, C4<0>;
v00000270690ab470_0 .net *"_ivl_0", 0 0, L_00000270690c3420;  1 drivers
v00000270690aa6b0_0 .net "x", 0 0, v00000270690ab1f0_0;  alias, 1 drivers
v00000270690aa890_0 .net "y", 0 0, v00000270690aa7f0_0;  alias, 1 drivers
v00000270690aaf70_0 .net "z", 0 0, L_00000270690c3d50;  alias, 1 drivers
S_00000270690af660 .scope module, "stim1" "stimulus_gen" 3 58, 3 6 0, S_0000027068f98e40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
v00000270690ab5b0_0 .net "clk", 0 0, v000002706911fb10_0;  1 drivers
v00000270690ab1f0_0 .var "x", 0 0;
v00000270690aa7f0_0 .var "y", 0 0;
E_00000270690b1580 .event negedge, v00000270690ab5b0_0;
E_00000270690b0c80/0 .event negedge, v00000270690ab5b0_0;
E_00000270690b0c80/1 .event posedge, v00000270690ab5b0_0;
E_00000270690b0c80 .event/or E_00000270690b0c80/0, E_00000270690b0c80/1;
S_00000270690c5570 .scope module, "top_module1" "TopModule" 3 68, 5 3 0, S_0000027068f98e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0000027069120ea0 .functor OR 1, L_00000270690c3030, v00000270690ab0b0_0, C4<0>, C4<0>;
L_0000027069120dc0 .functor AND 1, L_00000270690bc0e0, v000002706911f890_0, C4<1>, C4<1>;
L_0000027069120f10 .functor XOR 1, L_0000027069120ea0, L_0000027069120dc0, C4<0>, C4<0>;
v000002706911f750_0 .net "a1_out", 0 0, L_00000270690c3030;  1 drivers
v000002706911ecb0_0 .net "a2_out", 0 0, L_00000270690bc0e0;  1 drivers
v000002706911ed50_0 .net "and_out", 0 0, L_0000027069120dc0;  1 drivers
v000002706911edf0_0 .net "b1_out", 0 0, v00000270690ab0b0_0;  1 drivers
v000002706911f7f0_0 .net "b2_out", 0 0, v000002706911f890_0;  1 drivers
v000002706911ef30_0 .net "or_out", 0 0, L_0000027069120ea0;  1 drivers
v000002706911f930_0 .net "x", 0 0, v00000270690ab1f0_0;  alias, 1 drivers
v000002706911f610_0 .net "y", 0 0, v00000270690aa7f0_0;  alias, 1 drivers
v000002706911fd90_0 .net "z", 0 0, L_0000027069120f10;  alias, 1 drivers
S_00000270690c5700 .scope module, "uut_a1" "A" 5 13, 5 27 0, S_00000270690c5570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_00000270690c2fc0 .functor XOR 1, v00000270690ab1f0_0, v00000270690aa7f0_0, C4<0>, C4<0>;
L_00000270690c3030 .functor AND 1, L_00000270690c2fc0, v00000270690ab1f0_0, C4<1>, C4<1>;
v00000270690aa930_0 .net *"_ivl_0", 0 0, L_00000270690c2fc0;  1 drivers
v00000270690aa9d0_0 .net "x", 0 0, v00000270690ab1f0_0;  alias, 1 drivers
v00000270690ab290_0 .net "y", 0 0, v00000270690aa7f0_0;  alias, 1 drivers
v00000270690aaa70_0 .net "z", 0 0, L_00000270690c3030;  alias, 1 drivers
S_00000270690c5890 .scope module, "uut_a2" "A" 5 16, 5 27 0, S_00000270690c5570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_00000270690c30a0 .functor XOR 1, v00000270690ab1f0_0, v00000270690aa7f0_0, C4<0>, C4<0>;
L_00000270690bc0e0 .functor AND 1, L_00000270690c30a0, v00000270690ab1f0_0, C4<1>, C4<1>;
v00000270690ab330_0 .net *"_ivl_0", 0 0, L_00000270690c30a0;  1 drivers
v00000270690ab010_0 .net "x", 0 0, v00000270690ab1f0_0;  alias, 1 drivers
v00000270690ab150_0 .net "y", 0 0, v00000270690aa7f0_0;  alias, 1 drivers
v00000270690aac50_0 .net "z", 0 0, L_00000270690bc0e0;  alias, 1 drivers
S_0000027068f9dbb0 .scope module, "uut_b1" "B" 5 14, 5 36 0, S_00000270690c5570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v00000270690aacf0_0 .net "x", 0 0, v00000270690ab1f0_0;  alias, 1 drivers
v00000270690aad90_0 .net "y", 0 0, v00000270690aa7f0_0;  alias, 1 drivers
v00000270690ab0b0_0 .var "z", 0 0;
E_00000270690b0900 .event edge, v00000270690aa6b0_0, v00000270690aa890_0;
S_0000027068f9dd40 .scope module, "uut_b2" "B" 5 17, 5 36 0, S_00000270690c5570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
v000002706911ee90_0 .net "x", 0 0, v00000270690ab1f0_0;  alias, 1 drivers
v000002706911e5d0_0 .net "y", 0 0, v00000270690aa7f0_0;  alias, 1 drivers
v000002706911f890_0 .var "z", 0 0;
S_0000027068f9ded0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 75, 3 75 0, S_0000027068f98e40;
 .timescale -12 -12;
E_00000270690b1700 .event edge, v000002706911fed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002706911fed0_0;
    %nor/r;
    %assign/vec4 v000002706911fed0_0, 0;
    %wait E_00000270690b1700;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000270690af660;
T_1 ;
    %wait E_00000270690b0c80;
    %vpi_func 3 13 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v00000270690aa7f0_0, 0;
    %assign/vec4 v00000270690ab1f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_00000270690af660;
T_2 ;
    %pushi/vec4 100, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000270690b1580;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 17 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000027068f9dbb0;
T_3 ;
    %wait E_00000270690b0900;
    %load/vec4 v00000270690aacf0_0;
    %load/vec4 v00000270690aad90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270690ab0b0_0, 0, 1;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270690ab0b0_0, 0, 1;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000270690ab0b0_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000270690ab0b0_0, 0, 1;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027068f9dd40;
T_4 ;
    %wait E_00000270690b0900;
    %load/vec4 v000002706911ee90_0;
    %load/vec4 v000002706911e5d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002706911f890_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002706911f890_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002706911f890_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002706911f890_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000027068f98e40;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002706911fb10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002706911fed0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0000027068f98e40;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000002706911fb10_0;
    %inv;
    %store/vec4 v000002706911fb10_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000027068f98e40;
T_7 ;
    %vpi_call/w 3 50 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000001, v00000270690ab5b0_0, v000002706911f570_0, v000002706911e850_0, v000002706911e2b0_0, v000002706911efd0_0, v000002706911ff70_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0000027068f98e40;
T_8 ;
    %load/vec4 v000002706911f9d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 84 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000002706911f9d0_0, 64, 32>, &PV<v000002706911f9d0_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 85 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 87 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002706911f9d0_0, 128, 32>, &PV<v000002706911f9d0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 88 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 89 "$display", "Mismatches: %1d in %1d samples", &PV<v000002706911f9d0_0, 128, 32>, &PV<v000002706911f9d0_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0000027068f98e40;
T_9 ;
    %wait E_00000270690b0c80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002706911f9d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002706911f9d0_0, 4, 32;
    %load/vec4 v000002706911e670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000002706911f9d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 100 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002706911f9d0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002706911f9d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002706911f9d0_0, 4, 32;
T_9.0 ;
    %load/vec4 v000002706911efd0_0;
    %load/vec4 v000002706911efd0_0;
    %load/vec4 v000002706911ff70_0;
    %xor;
    %load/vec4 v000002706911efd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v000002706911f9d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 104 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002706911f9d0_0, 4, 32;
T_9.6 ;
    %load/vec4 v000002706911f9d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002706911f9d0_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027068f98e40;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 112 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 113 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob131_mt2015_q4_test.sv";
    "dataset_code-complete-iccad2023/Prob131_mt2015_q4_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob131_mt2015_q4/Prob131_mt2015_q4_sample01.sv";
