{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Lab: Practice the FPGA Development Flow"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "##### Sections\n",
    "\n",
    "- [Development Flow for Using oneAPI with Intel® FPGAs](#Development-Flow-for-Using-oneAPI-with-Intel®-FPGAs)\n",
    "- [Anatomy of a Compilation Command](#Anatomy-of-a-Compilation-Command)\n",
    "- [Stage 1: Emulation](#Stage-1:-Emulation)\n",
    "- [Stage 2: Optimization Report Generation](#Stage-2:-Optimization-Report-Generation)\n",
    "- [Stage 3: Full Compile](#Stage-3:-Full-Compile)\n",
    "- [To Learn More](#To-Learn-More)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Learning Objectives\n",
    "\n",
    "* Understand the development flow for Intel® FPGAs with the Intel® oneAPI Toolkits\n",
    "* Practice using the flow\n",
    "* Know where to go to continue your learning\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "# Development Flow for Using oneAPI with Intel® FPGAs\n",
    "\n",
    "<img src=\"Assets/fpga_flow.png\">\n",
    "\n",
    "The development flow for Intel FPGAs with oneAPI involves several stages. The purpose of these stages is so that you can\n",
    "* Ensure functionality of your code (you get the correct answers from your computation)\n",
    "* Ensure the custom hardware built to implement your code has optimal performance\n",
    "\n",
    "Without having to endure the lengthy compile to a full FPGA executable each time.\n",
    "\n",
    "In this lab, we will practice the 3 stages of the flow - emulating your code to make sure your code is function, compiling to an early design representation to generate an optimization report, and compiling to an executable that includes an FPGA bitstream. The last stage will be done like a cooking show - I've got the bitstream fully compiled already to demonstrate."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "# Anatomy of a Compilation Command\n",
    "\n",
    "<img src=\"Assets/command_anatomy.png\">"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "# Stage 1: Emulation\n",
    "\n",
    "__Seconds of Compilation__\n",
    "\n",
    "<img src=\"Assets/emulation.png\">\n",
    "\n",
    "The first stage of development for FPGAs with oneAPI is __emulation__. The purpose of emulation is to make sure that your code is __functional__, or in other words, that you __get the correct answers from your computations__.\n",
    "\n",
    "For this stage, your kernel will be compiled into an x86 executable that will be run on the host. Since it is a software compile, the compile time for this stage will be very quick, usually seconds.\n",
    "\n",
    "This quick compile time allows you to iterate through this stage many times, until your code is functionally correct.\n",
    "\n",
    "Some more things that are quick and easy during emulation:\n",
    "* Identify quickly syntax and pointer implementation errors\n",
    "* Ability to debug with GDB, even within the kernel scope\n",
    "* Functional debug of SYCL code with FPGA extensions\n",
    "\n",
    "Emulation is enabled by choosing a special FPGA emulator device as your device selector within your DPC++ code. The snippet below shows how we recommend writing your DPC++ code to easily allow compiling either for a real FPGA or an emulation device.\n",
    "\n",
    "<img src=\"Assets/emulation_code.png\">\n",
    "\n",
    "The compilation command used is shown below.\n",
    "\n",
    "<img src=\"Assets/emulation_command.png\">\n",
    "\n",
    "__Now, let's give it a try!__\n",
    "\n",
    "The code below implements a simple cumulative sum on an array of values.\n",
    "\n",
    "The code is heavily commented, so please look back at it later if you'd like to understand what it is doing. (Also - keep in mind this is a simple example. It wouldn't be worth it to ever use a lookaside acceleator to sum 1024 integers!)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__First, write the code to a file__\n",
    "\n",
    "Things to notice in the code:\n",
    "* Lines 39-43: Pre-compiler directive determining whether this will be compiled for emulation or a true bitstream\n",
    "* Lines 81-85: The vector add kernel that is the portion of code that would be compiled for the FPGA in a full bitstream compile\n",
    "\n",
    "__Before we write the file, do a clean start of the Python kernel to prevent any issues with the notebook.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "os._exit(00)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile lab/fpga_compile.cpp\n",
    "//==============================================================\n",
    "// Copyright Intel Corporation\n",
    "//\n",
    "// SPDX-License-Identifier: MIT\n",
    "// =============================================================\n",
    "#include <CL/sycl.hpp>\n",
    "#include <sycl/ext/intel/fpga_extensions.hpp>\n",
    "#include <iostream>\n",
    "#include <vector>\n",
    "\n",
    "// dpc_common.hpp can be found in the dev-utilities include folder.\n",
    "// e.g., $ONEAPI_ROOT/dev-utilities//include/dpc_common.hpp\n",
    "#include \"dpc_common.hpp\"\n",
    "\n",
    "using namespace sycl;\n",
    "\n",
    "// Vector size for this example\n",
    "constexpr size_t kSize = 1024;\n",
    "\n",
    "// Forward declare the kernel name in the global scope to reduce name mangling. \n",
    "// This is an FPGA best practice that makes it easier to identify the kernel in \n",
    "// the optimization reports.\n",
    "class VectorAdd;\n",
    "\n",
    "\n",
    "int main() {\n",
    "\n",
    "  // Set up three vectors and fill two with random values.\n",
    "  std::vector<int> vec_a(kSize), vec_b(kSize), vec_r(kSize);\n",
    "  for (int i = 0; i < kSize; i++) {\n",
    "    vec_a[i] = rand();\n",
    "    vec_b[i] = rand();\n",
    "  }\n",
    "\n",
    "  // Select either:\n",
    "  //  - the FPGA emulator device (CPU emulation of the FPGA)\n",
    "  //  - the FPGA device (a real FPGA)\n",
    "#if defined(FPGA_EMULATOR)\n",
    "  ext::intel::fpga_emulator_selector device_selector;\n",
    "#else\n",
    "  ext::intel::fpga_selector device_selector;\n",
    "#endif\n",
    "\n",
    "  try {\n",
    "\n",
    "    // Create a queue bound to the chosen device.\n",
    "    // If the device is unavailable, a SYCL runtime exception is thrown.\n",
    "    queue q(device_selector, dpc_common::exception_handler);\n",
    "\n",
    "    // Print out the device information.\n",
    "    std::cout << \"Running on device: \"\n",
    "              << q.get_device().get_info<info::device::name>() << \"\\n\";\n",
    "\n",
    "    {\n",
    "      // Create buffers to share data between host and device.\n",
    "      // The runtime will copy the necessary data to the FPGA device memory\n",
    "      // when the kernel is launched.\n",
    "      buffer buf_a(vec_a);\n",
    "      buffer buf_b(vec_b);\n",
    "      buffer buf_r(vec_r);\n",
    "\n",
    "\n",
    "      // Submit a command group to the device queue.\n",
    "      q.submit([&](handler& h) {\n",
    "\n",
    "        // The SYCL runtime uses the accessors to infer data dependencies.\n",
    "        // A \"read\" accessor must wait for data to be copied to the device\n",
    "        // before the kernel can start. A \"write no_init\" accessor does not.\n",
    "        accessor a(buf_a, h, read_only);\n",
    "        accessor b(buf_b, h, read_only);\n",
    "        accessor r(buf_r, h, write_only, no_init);\n",
    "\n",
    "        // The kernel uses single_task rather than parallel_for.\n",
    "        // The task's for loop is executed in pipeline parallel on the FPGA,\n",
    "        // exploiting the same parallelism as an equivalent parallel_for.\n",
    "        //\n",
    "        // The \"kernel_args_restrict\" tells the compiler that a, b, and r\n",
    "        // do not alias. For a full explanation, see:\n",
    "        //    DPC++FPGA/Tutorials/Features/kernel_args_restrict\n",
    "        h.single_task<VectorAdd>([=]() [[intel::kernel_args_restrict]] {\n",
    "          for (int i = 0; i < kSize; ++i) {\n",
    "            r[i] = a[i] + b[i];\n",
    "          }\n",
    "        });\n",
    "      });\n",
    "\n",
    "      // The buffer destructor is invoked when the buffers pass out of scope.\n",
    "      // buf_r's destructor updates the content of vec_r on the host.\n",
    "    }\n",
    "\n",
    "    // The queue destructor is invoked when q passes out of scope.\n",
    "    // q's destructor invokes q's exception handler on any device exceptions.\n",
    "  }\n",
    "  catch (sycl::exception const& e) {\n",
    "    // Catches exceptions in the host code\n",
    "    std::cerr << \"Caught a SYCL host exception:\\n\" << e.what() << \"\\n\";\n",
    "\n",
    "    // Most likely the runtime couldn't find FPGA hardware!\n",
    "    if (e.get_cl_code() == CL_DEVICE_NOT_FOUND) {\n",
    "      std::cerr << \"If you are targeting an FPGA, please ensure that your \"\n",
    "                   \"system has a correctly configured FPGA board.\\n\";\n",
    "      std::cerr << \"Run sys_check in the oneAPI root directory to verify.\\n\";\n",
    "      std::cerr << \"If you are targeting the FPGA emulator, compile with \"\n",
    "                   \"-DFPGA_EMULATOR.\\n\";\n",
    "    }\n",
    "    std::terminate();\n",
    "  }\n",
    "\n",
    "  // Check the results.\n",
    "  int correct = 0;\n",
    "  for (int i = 0; i < kSize; i++) {\n",
    "    if ( vec_r[i] == vec_a[i] + vec_b[i] ) {\n",
    "      correct++;\n",
    "    }\n",
    "  }\n",
    "\n",
    "  // Summarize and return.\n",
    "  if (correct == kSize) {\n",
    "    std::cout << \"PASSED: results are correct\\n\";\n",
    "  } else {\n",
    "    std::cout << \"FAILED: results are incorrect\\n\";\n",
    "  }\n",
    "\n",
    "  return !(correct == kSize);\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Now, we will compile the code using the fpga_emulator_selector.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! dpcpp -fintelfpga -DFPGA_EMULATOR lab/fpga_compile.cpp -o bin/fpga_compile.emu"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! bin/fpga_compile.emu"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__You should have seen output that looked like the below:__\n",
    "\n",
    "Running on device: Intel(R) FPGA Emulation Device<br>\n",
    "PASSED: results are correct\n",
    "\n",
    "__It's always useful to see what happens when things don't go perfectly.__\n",
    "\n",
    "When you have time, go back to the code you just executed and introduce a syntax error (or a few). Then, click ▶ for the section of the notebook with the code, and ▶ for the section of the notebook to compile and execute the code with the FPGA emulator.\n",
    "\n",
    "__You can see how fast and easy emulating your code is!__\n",
    "\n",
    "That was fast, like the software compiles most software developers are used to! This fast compile and execution are why you stay at this stage until your code is functional. (ie - You're getting the correct answers from your code!)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## Stage 2: Optimization Report Generation\n",
    "__Minutes of Compilation__\n",
    "\n",
    "<img src=\"Assets/optimization_report_stage.png\">\n",
    "\n",
    "In this next section of the lab, you will compile the kernel using command line options to create an optimization report.\n",
    "\n",
    "The optimization report is an HTML report that will be quickly generated, and give you information to guide your optimization efforts.\n",
    "\n",
    "More specifically, the report will provide information to\n",
    "* Identify any memory, performance, data-flow bottlenecks in their design\n",
    "* Receive suggestions for optimization techniques to resolve said bottlenecks\n",
    "* Get area and timing estimates of their designs for the desired FPGA\n",
    "\n",
    "For this part of the lab, we'll need to work with a more complicated piece of code to demonstrate the usefulness of the optimization report. A very high-level explanation of what the code is doing is explained below. If you'd like to learn more, you can download read this <a href=\"Assets/hough_explanation.pdf\">document</a>. Or, you can just simply think of this as a convenient piece of code at the correct difficulty level to demonstrate optimization.\n",
    "\n",
    "The Hough Transform is a computer algorithm that transforms pixels into votes for lines. It is used as a step in edge detection.\n",
    "\n",
    "**Image**\n",
    "\n",
    "<img src=\"Assets/pic.bmp\" width=\"300\">\n",
    "\n",
    "**Line Votes**\n",
    "\n",
    "<img src=\"Assets/line_votes.png\" width=\"300\">\n",
    "\n",
    "The command to compile to an early image with an optimization report output is shown below.\n",
    "\n",
    "<img src=\"Assets/optimization_command.png\">\n",
    "\n",
    "__Now, let's try it.__\n",
    "\n",
    "__First, write the program to a file.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile lab/hough_transform.cpp\n",
    "//==============================================================\n",
    "// Copyright © 2021 Intel Corporation\n",
    "//\n",
    "// SPDX-License-Identifier: MIT\n",
    "// =============================================================\n",
    "\n",
    "#include <vector>\n",
    "#include <CL/sycl.hpp>\n",
    "#include <sycl/ext/intel/fpga_extensions.hpp>\n",
    "#include <chrono>\n",
    "#include <fstream>\n",
    "\n",
    "// This file defines the sin and cos values for each degree up to 180\n",
    "#include \"sin_cos_values.h\"\n",
    "\n",
    "#define WIDTH 180\n",
    "#define HEIGHT 120\n",
    "#define IMAGE_SIZE WIDTH*HEIGHT\n",
    "#define THETAS 180\n",
    "#define RHOS 217 //Size of the image diagonally: (sqrt(180^2+120^2))\n",
    "#define NS (1000000000.0) // number of nanoseconds in a second\n",
    "\n",
    "using namespace std;\n",
    "using namespace sycl;\n",
    "\n",
    "// This function reads in a bitmap and outputs an array of pixels\n",
    "void read_image(char *image_array);\n",
    "\n",
    "class Hough_Transform_kernel;\n",
    "\n",
    "int main() {\n",
    "\n",
    "  //Declare arrays\n",
    "  char pixels[IMAGE_SIZE];\n",
    "  short accumulators[THETAS*RHOS*2];\n",
    "\n",
    "  //Initialize the accumulators\n",
    "  fill(accumulators, accumulators + THETAS*RHOS*2, 0);\n",
    "\n",
    "  //Read bitmap\n",
    "  //Read in the bitmap file and get a vector of pixels\n",
    "  read_image(pixels);\n",
    "\n",
    "  //Block off this code\n",
    "  //Putting all SYCL work within here ensures it concludes before this block\n",
    "  //  goes out of scope. Destruction of the buffers is blocking until the\n",
    "  //  host retrieves data from the buffer.\n",
    "  {\n",
    "    //Profiling setup\n",
    "    //Set things up for profiling at the host\n",
    "    chrono::high_resolution_clock::time_point t1_host, t2_host;\n",
    "    event queue_event;\n",
    "    cl_ulong t1_kernel, t2_kernel;\n",
    "    double time_kernel;\n",
    "    auto property_list = sycl::property_list{sycl::property::queue::enable_profiling()};\n",
    "\n",
    "    //Buffer setup\n",
    "    //Define the sizes of the buffers\n",
    "    //The sycl buffer creation expects a type of sycl:: range for the size\n",
    "    range<1> num_pixels{IMAGE_SIZE};\n",
    "    range<1> num_accumulators{THETAS*RHOS*2};\n",
    "    range<1> num_table_values{180};\n",
    "\n",
    "    //Create the buffers which will pass data between the host and FPGA\n",
    "    sycl::buffer<char, 1> pixels_buf(pixels, num_pixels);\n",
    "    sycl::buffer<short, 1> accumulators_buf(accumulators,num_accumulators);\n",
    "    sycl::buffer<float, 1> sin_table_buf(sinvals,num_table_values);\n",
    "    sycl::buffer<float, 1> cos_table_buf(cosvals,num_table_values);\n",
    "  \n",
    "    //Device selection\n",
    "    //We will explicitly compile for the FPGA_EMULATOR, CPU_HOST, or FPGA\n",
    "    #if defined(FPGA_EMULATOR)\n",
    "      ext::intel::fpga_emulator_selector device_selector;\n",
    "    #else\n",
    "      ext::intel::fpga_selector device_selector;\n",
    "    #endif\n",
    "\n",
    "    //Create queue\n",
    "    sycl::queue device_queue(device_selector,NULL,property_list);\n",
    "  \n",
    "    //Query platform and device\n",
    "    sycl::platform platform = device_queue.get_context().get_platform();\n",
    "    sycl::device device = device_queue.get_device();\n",
    "    std::cout << \"Platform name: \" <<  platform.get_info<sycl::info::platform::name>().c_str() << std::endl;\n",
    "    std::cout << \"Device name: \" <<  device.get_info<sycl::info::device::name>().c_str() << std::endl;\n",
    "\n",
    "    //Device queue submit\n",
    "    queue_event = device_queue.submit([&](sycl::handler &cgh) {\n",
    "      //Uncomment if you need to output to the screen within your kernel\n",
    "      //sycl::stream os(1024,128,cgh);\n",
    "      //Example of how to output to the screen\n",
    "      //os<<\"Hello world \"<<8+5<<sycl::endl;\n",
    "    \n",
    "      //Create accessors\n",
    "      auto _pixels = pixels_buf.get_access<sycl::access::mode::read>(cgh);\n",
    "      auto _sin_table = sin_table_buf.get_access<sycl::access::mode::read>(cgh);\n",
    "      auto _cos_table = cos_table_buf.get_access<sycl::access::mode::read>(cgh);\n",
    "      auto _accumulators = accumulators_buf.get_access<sycl::access::mode::read_write>(cgh);\n",
    "\n",
    "      //Call the kernel\n",
    "      cgh.single_task<class Hough_Transform_kernel>([=]() [[intel::kernel_args_restrict]] {\n",
    "        for (uint y=0; y<HEIGHT; y++) {\n",
    "          for (uint x=0; x<WIDTH; x++){\n",
    "            unsigned short int increment = 0;\n",
    "            if (_pixels[(WIDTH*y)+x] != 0) {\n",
    "              increment = 1;\n",
    "            } else {\n",
    "              increment = 0;\n",
    "            }\n",
    "            for (int theta=0; theta<THETAS; theta++){\n",
    "              int rho = x*_cos_table[theta] + y*_sin_table[theta];\n",
    "              _accumulators[(THETAS*(rho+RHOS))+theta] += increment;\n",
    "            }\n",
    "          }\n",
    "        }\n",
    "   \n",
    "      });\n",
    "  \n",
    "    });\n",
    "\n",
    "    //Wait for the kernel to get finished before reporting the profiling\n",
    "    device_queue.wait();\n",
    "\n",
    "    // Report kernel execution time and throughput\n",
    "    t1_kernel = queue_event.get_profiling_info<sycl::info::event_profiling::command_start>();\n",
    "    t2_kernel = queue_event.get_profiling_info<sycl::info::event_profiling::command_end>();\n",
    "    time_kernel = (t2_kernel - t1_kernel) / NS;\n",
    "    std::cout << \"Kernel execution time: \" << time_kernel << \" seconds\" << std::endl;\n",
    "  }\n",
    "\n",
    "  //Test the results against the golden results\n",
    "  ifstream myFile;\n",
    "  myFile.open(\"golden_check_file.txt\",ifstream::in);\n",
    "  ofstream checkFile;\n",
    "  checkFile.open(\"compare_results.txt\",ofstream::out);\n",
    "  vector<int> myList;\n",
    "\n",
    "  int number;\n",
    "  while (myFile >> number) {\n",
    "    myList.push_back(number);\n",
    "  }\n",
    "\n",
    "  bool failed = false;\n",
    "  for (int i=0; i<THETAS*RHOS*2; i++) {\n",
    "    if ((myList[i]>accumulators[i]+1) || (myList[i]<accumulators[i]-1)) {\n",
    "      failed = true;\n",
    "      checkFile << \"Failed at \" << i << \". Expected: \" << myList[i] << \", Actual: \"\n",
    "        << accumulators[i] << std::endl;\n",
    "    }\n",
    "  }\n",
    "\n",
    "  myFile.close();\n",
    "  checkFile.close();\n",
    "\n",
    "  if (failed) {printf(\"FAILED\\n\");}\n",
    "  else {printf(\"VERIFICATION PASSED!!\\n\");}\n",
    "\n",
    "  return 1;\n",
    "\n",
    "\n",
    "}\n",
    "\n",
    "/* This function reads in a bitmap file and puts it into a vector for processing */\n",
    "\n",
    "//Struct of 3 bytes for R,G,B components\n",
    "typedef struct __attribute__((__packed__)) {\n",
    "  unsigned char  b;\n",
    "  unsigned char  g;\n",
    "  unsigned char  r;\n",
    "} PIXEL;\n",
    "\n",
    "void read_image(char *image_array) {\n",
    "  //Declare a vector to hold the pixels read from the image\n",
    "  //The image is 720x480 so the CPU runtimes are not too long for emulation\n",
    "  PIXEL im[WIDTH*HEIGHT];\n",
    "\n",
    "  //Open the image file for reading\n",
    "  ifstream img;\n",
    "  img.open(\"pic.bmp\",ios::in);\n",
    "\n",
    "  //The next part reads the image file into memory\n",
    "  \n",
    "  //Bitmap files have a 54-byte header. Skip these bits\n",
    "  img.seekg(54,ios::beg);\n",
    "    \n",
    "  //Loop through the img stream and store pixels in an array\n",
    "  for (uint i = 0; i < WIDTH*HEIGHT; i++) {\n",
    "    img.read(reinterpret_cast<char*>(&im[i]),sizeof(PIXEL));\n",
    "\n",
    "    //The image is black and white (passed through a Sobel filter already)\n",
    "    //Store 1 in the array for a white pixel, 0 for a black pixel\n",
    "    if (im[i].r==0 && im[i].g==0 && im[i].b==0) {\n",
    "      image_array[i] = 0;\n",
    "    } else {\n",
    "      image_array[i] = 1;\n",
    "    }\n",
    "\n",
    "  }\n",
    "\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Now, we'll run the command to compile to an early image and take a look at the resulting optimization report.__\n",
    "\n",
    "__This compilation takes a couple of minutes.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! dpcpp -fintelfpga lab/hough_transform.cpp -fsycl-link=early -Xshardware -o bin/hough_transform.a\n",
    "! echo \"The compile is finished.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__When you see \"The compile is finished.\" above, an optimization report file will have been generated for the code.__\n",
    "\n",
    "__Run the following command to zip the optimization report so you can look at it locally.__\n",
    "__Important note: The optimization reports will show up as empty in the JupyterLab environment. They must be looked at locally.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! cd bin/hough_transform.prj; zip -r ../../report.zip reports > /dev/null\n",
    "! echo \"The zipped report file will appear in the file browser pane.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Now, let's examine that report file.__\n",
    "\n",
    "Within the Jupyter Lab environment, you will see a file browser pane on the left side. Right-click the file report.zip and select download.\n",
    "\n",
    "On your local machine, put the report.zip file in a working directory, and unzip it. Then, double-click on the file report.html.\n",
    "\n",
    "It should look like the picture shown below.\n",
    "\n",
    "<img src=\"Assets/report_image.png\">\n",
    "\n",
    "In the report, navigate to the **Loops Analysis** section of the report by pulling down the **Throughput Analysis** menu at the top. Select Hough_Transform_kernel.B1 in the menu at the left.\n",
    "\n",
    "You will see a matrix of metrics relating to the performance of your loops. II, which stands for initiation interval, is a measure corresponding to how often the pipeline built from your loop can be fed new data. Or, in other words, how often a new iteration of your loop can be launched. This metric is like golf, a low number is good, and 1 is the best you can do. Notice the number is 233. That is a very bad number, and something you will want to optimize if this is a loop that gets executed many times in your code. (In this particular piece of code, this loop is executed many times.)\n",
    "\n",
    "<img src=\"Assets/loops_analysis.png\">\n",
    "\n",
    "__We won't go deeply into the optimization technique here (Shameless plug: take one of our free workshops to learn more about optimization when targetting FPGAs!), but moving the operation from operating on an accessor to a buffer to working on an array which gets implemented as on-chip memory in the FPGA will greatly improve this situation. Let's compile that improved code now and re-examine the report.__\n",
    "\n",
    "This compile will take a couple of minutes."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! dpcpp -fintelfpga lab/hough_transform_local_mem.cpp -fsycl-link=early -Xshardware -o bin/hough_transform_local_mem.a\n",
    "! echo \"The compile is finished.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Run the following command to create a zip file that includes the report, like you did before.__"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! cd bin/hough_transform_local_mem.prj; zip -r ../../report_improved.zip reports > /dev/null\n",
    "! echo \"The zipped report file will appear in the file browser pane.\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__Open up the report locally like you did before, and browse to the Loops Analysis section.__\n",
    "\n",
    "The II metrics have gone down considerably. Our highest is now just 2 clock cycles. Much better! Can you do more to improve the kernel performance? (Yes! And shameless plug :) Attend a free workshop to learn more!)\n",
    "\n",
    "The report is shown in the screenshot below.\n",
    "\n",
    "<img src=\"Assets/improved_loops_report.png\">"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## Stage 3: Full Compile\n",
    "\n",
    "**Hours of compilation**\n",
    "\n",
    "<img src=\"Assets/full_compile.png\">\n",
    "\n",
    "The next step is to do a full compile of your code resulting in an executable that will contain an FPGA bitstream. When run, this executable will execute the portion of code within the kernel scope on the FPGA.\n",
    "\n",
    "During this stage, you can\n",
    "* Compile an FPGA bitstream for your design and run it on an FPGA\n",
    "* Attain automated timing closure\n",
    "* Obtain In-hardware verification\n",
    "* Take advantage of Intel® VTune™ Profiler for real-time analysis of design.\n",
    "\n",
    "The command to run this stage of the compilation is shown below.\n",
    "\n",
    "<img src=\"Assets/full_compile_cmd.png\">\n",
    "\n",
    "Full compiles on the DevCloud must be done on nodes with the fpga_compile attribute. The command to do this is done below.\n",
    "\n",
    "The build_fpga_hw_s10.sh script contains the command shown above within it. The qsub command is used to submit the job to the work queue of the DevCloud.\n",
    "\n",
    "To learn more about running on the DevCloud including the types of nodes and more about the qsub command, see the Hello World! tutorial at <a href=\"https://devcloud.intel.com/oneapi/get_started/baseToolkitSamples/https://devcloud.intel.com/oneapi/get_started/baseToolkitSamples/\"> this link</a>.\n",
    "\n",
    "__This command will not be executed during the live demonstration due to time constraints. Please do this on your own when you have time.__\n",
    "<br>\n",
    "When you execute the cell below, it will give you a job ID as output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! qsub -l nodes=1:fpga_compile:ppn=2 -l walltime=24:00:00 -d . build_fpga_hw_s10.sh"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__To check the status of the compilation kicked off above while it is running, execute the cell below.__<br>\n",
    "When you execute the cell below, if you still see the job ID from the last code cell in the list, the job is still executing. If it is missing, the job is done.<br>\n",
    "Check the files build_fpga_hw_s10.sh.o(job ID) and build_fpga_hw_s10.sh.e(job ID) to assess any errors that might occur."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! qstat -n -1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Now it's time to run the kernel on the FPGA!\n",
    "\n",
    "To run on the FPGA, you must run on an fpga_runtime node with the correct board. Since the code was compiled using the default board, which is a board containing an Stratix 10 FPGA, we choose a Stratix10 board.\n",
    "\n",
    "Since the code was compiled with the -Xsprofile switch, you can profile it using VTune. Read more about using VTune with FPGA in the <a href=\"https://www.intel.com/content/www/us/en/develop/documentation/oneapi-fpga-optimization-guide/top/analyze-your-design/analyze-the-fpga-image/intel-fpga-dynamic-profiler-for-dpc.html\">Intel® oneAPI DPC++ FPGA Optimization Guide</a>.\n",
    "\n",
    "__The command below will cause the compiled code to be run on a host with an FPGA attached, and the code in the kernel scope will run on the FPGA.__\n",
    "<br>The command is submitted to the queue for the node using the qsub command. The shell script being run here simply contains a cd command to the directory, and a call to the executable. When you run the executable, the code in kernel scope is being run on the FPGA with the custom bitstream that was built from your code.<br>\n",
    "When you execute the cell below, it will give you a job ID as output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! qsub -l nodes=1:fpga_runtime:stratix10:ppn=2 -d . run_fpga_hw_s10.sh"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "__To check the status of the compilation kicked off above while it is running, execute the cell below.__<br>\n",
    "When you execute the cell below, if you still see the job ID from the last code cell in the list, the job is still executing. If it is missing, the job is done.<br>\n",
    "Check the files build_fpga_hw_s10.sh.o(job ID) and build_fpga_hw_s10.sh.e(job ID) to assess any errors that might occur."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! qstat -n -1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "***\n",
    "## To Learn More\n",
    "\n",
    "The next best step in your learning is to work through the tutorials available at our <a href=\"https://github.com/oneapi-src/oneAPI-samples/tree/master/DirectProgramming/DPC%2B%2BFPGA\">GitHub</a>. These are also available by running the **oneapi-cli** command within a terminal on a host where the Base Toolkit is installed.\n",
    "\n",
    "Use the <a href=\"https://www.intel.com/content/www/us/en/developer/articles/code-sample/explore-dpcpp-through-intel-fpga-code-samples.html\">Samples Navigation Guide</a> to know which tutorials to run as you progress in your learning, and the <a href=\"https://www.intel.com/content/www/us/en/develop/documentation/oneapi-fpga-optimization-guide/top.html\"> Intel® oneAPI DPC++ FPGA Optimization Guide</a> to learn about the techniques more deeply."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.7 (Intel® oneAPI)",
   "language": "python",
   "name": "c009-intel_distribution_of_python_3_oneapi-beta05-python"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.11"
  },
  "toc": {
   "base_numbering": 1,
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "title_cell": "Table of Contents",
   "title_sidebar": "Contents",
   "toc_cell": false,
   "toc_position": {
    "height": "525.6px",
    "left": "28px",
    "top": "137.8px",
    "width": "301.109px"
   },
   "toc_section_display": true,
   "toc_window_display": true
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
