###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =        67426   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =        92429   # Number of read requests issued
num_writes_done                =           58   # Number of read requests issued
num_cycles                     =      5860604   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =            4   # Number of epochs
num_read_cmds                  =        92429   # Number of READ/READP commands
num_act_cmds                   =        25078   # Number of ACT commands
num_write_row_hits             =           20   # Number of write row buffer hits
num_pre_cmds                   =        25063   # Number of PRE commands
num_write_cmds                 =           54   # Number of WRITE/WRITEP commands
num_ondemand_pres              =        15814   # Number of ondemend PRE commands
num_ref_cmds                   =         1127   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =       630752   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       601349   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =      5229852   # Cyles of rank active rank.0
rank_active_cycles.1           =      5259255   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        21858   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12322   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10774   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7839   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6756   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4925   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4253   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7911   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2207   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2648   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        10994   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        66776   # Read request latency (cycles)
read_latency[40-59]            =         7830   # Read request latency (cycles)
read_latency[60-79]            =        14803   # Read request latency (cycles)
read_latency[80-99]            =          506   # Read request latency (cycles)
read_latency[100-119]          =          488   # Read request latency (cycles)
read_latency[120-139]          =          214   # Read request latency (cycles)
read_latency[140-159]          =           70   # Read request latency (cycles)
read_latency[160-179]          =           34   # Read request latency (cycles)
read_latency[180-199]          =           52   # Read request latency (cycles)
read_latency[200-]             =         1656   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            1   # Write cmd latency (cycles)
write_latency[140-159]         =            3   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =           48   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  2.11197e+09   # Refresh energy
write_energy                   =       294451   # Write energy
act_energy                     =  2.04155e+08   # Activation energy
read_energy                    =  5.67884e+08   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  4.11694e+09   # Active standby energy rank.0
act_stb_energy.1               =  4.14009e+09   # Active standby energy rank.1
pre_stb_energy.0               =  4.23865e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04107e+08   # Precharge standby energy rank.1
average_interarrival           =      63.3655   # Average request interarrival latency (cycles)
average_read_latency           =      40.8137   # Average read request latency (cycles)
average_power                  =      2042.33   # Average power (mW)
average_bandwidth              =      1.34666   # Average bandwidth
total_energy                   =  1.19693e+10   # Total energy (pJ)
