{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 14:28:07 2009 " "Info: Processing started: Tue Nov 03 14:28:07 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA_m4k -c DE2_TOP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA_m4k -c DE2_TOP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register disp_bit register VGA_Controller:u1\|Cur_Color_R\[9\] 5.028 ns " "Info: Slack time is 5.028 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"disp_bit\" and destination register \"VGA_Controller:u1\|Cur_Color_R\[9\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.391 ns + Largest register register " "Info: + Largest register to register requirement is 6.391 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.614 ns + " "Info: + Setup relationship between source and destination is 6.614 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.843 ns " "Info: + Latch edge is 10.843 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.229 ns " "Info: - Launch edge is 4.229 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 13.227 ns 4.229 ns inverted 50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 13.227 ns with inverted offset of 4.229 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns + Largest " "Info: + Largest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.632 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 42 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 42; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.632 ns VGA_Controller:u1\|Cur_Color_R\[9\] 3 REG LCFF_X20_Y16_N25 1 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X20_Y16_N25; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[9\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 2.641 ns - Longest register " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 2337 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 2337; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.641 ns disp_bit 3 REG LCFF_X24_Y18_N5 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X24_Y18_N5; Fanout = 1; REG Node = 'disp_bit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 349 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.363 ns - Longest register register " "Info: - Longest register to register delay is 1.363 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns disp_bit 1 REG LCFF_X24_Y18_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N5; Fanout = 1; REG Node = 'disp_bit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { disp_bit } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.366 ns) 1.363 ns VGA_Controller:u1\|Cur_Color_R\[9\] 2 REG LCFF_X20_Y16_N25 1 " "Info: 2: + IC(0.997 ns) + CELL(0.366 ns) = 1.363 ns; Loc. = LCFF_X20_Y16_N25; Fanout = 1; REG Node = 'VGA_Controller:u1\|Cur_Color_R\[9\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { disp_bit VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 26.85 % ) " "Info: Total cell delay = 0.366 ns ( 26.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 73.15 % ) " "Info: Total interconnect delay = 0.997 ns ( 73.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { disp_bit VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.363 ns" { disp_bit {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 0.997ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { disp_bit VGA_Controller:u1|Cur_Color_R[9] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.363 ns" { disp_bit {} VGA_Controller:u1|Cur_Color_R[9] {} } { 0.000ns 0.997ns } { 0.000ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 memory vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~portb_address_reg11 register disp_bit -1.504 ns " "Info: Slack time is -1.504 ns for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source memory \"vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~portb_address_reg11\" and destination register \"disp_bit\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "61.6 MHz 16.234 ns " "Info: Fmax is 61.6 MHz (period= 16.234 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.397 ns + Largest memory register " "Info: + Largest memory to register requirement is 6.397 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.613 ns + " "Info: + Setup relationship between source and destination is 6.613 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.229 ns " "Info: + Latch edge is 4.229 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 13.227 ns 4.229 ns inverted 50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 13.227 ns with inverted offset of 4.229 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 13.227 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 13.227 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.043 ns + Largest " "Info: + Largest clock skew is -0.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 2.641 ns + Shortest register " "Info: + Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 2337 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 2337; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.641 ns disp_bit 3 REG LCFF_X24_Y18_N5 1 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X24_Y18_N5; Fanout = 1; REG Node = 'disp_bit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 2.684 ns - Longest memory " "Info: - Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source memory is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 2337 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 2337; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.689 ns) 2.684 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~portb_address_reg11 3 MEM M4K_X52_Y26 1 " "Info: 3: + IC(0.920 ns) + CELL(0.689 ns) = 2.684 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~portb_address_reg11'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 713 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.67 % ) " "Info: Total cell delay = 0.689 ns ( 25.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 74.33 % ) " "Info: Total interconnect delay = 1.995 ns ( 74.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 713 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 349 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.901 ns - Longest memory register " "Info: - Longest memory to register delay is 7.901 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~portb_address_reg11 1 MEM M4K_X52_Y26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~portb_address_reg11'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 713 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~PORTBDATAOUT0 2 MEM M4K_X52_Y26 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X52_Y26; Fanout = 1; MEM Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|ram_block1a22~PORTBDATAOUT0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~PORTBDATAOUT0 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 713 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.275 ns) 5.134 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|_~6234 3 COMB LCCOMB_X25_Y26_N22 1 " "Info: 3: + IC(1.868 ns) + CELL(0.275 ns) = 5.134 ns; Loc. = LCCOMB_X25_Y26_N22; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|_~6234'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.143 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~PORTBDATAOUT0 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6234 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.528 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|_~6235 4 COMB LCCOMB_X25_Y26_N8 1 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 5.528 ns; Loc. = LCCOMB_X25_Y26_N8; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|_~6235'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6234 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6235 } "NODE_NAME" } } { "db/altsyncram_m352.tdf" "" { Text "C:/DE2/VGA_m4k/db/altsyncram_m352.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.275 ns) 6.057 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|result_node\[0\]~1706 5 COMB LCCOMB_X25_Y26_N10 1 " "Info: 5: + IC(0.254 ns) + CELL(0.275 ns) = 6.057 ns; Loc. = LCCOMB_X25_Y26_N10; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|result_node\[0\]~1706'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6235 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1706 } "NODE_NAME" } } { "db/mux_bkb.tdf" "" { Text "C:/DE2/VGA_m4k/db/mux_bkb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 6.448 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|result_node\[0\]~1707 6 COMB LCCOMB_X25_Y26_N16 1 " "Info: 6: + IC(0.241 ns) + CELL(0.150 ns) = 6.448 ns; Loc. = LCCOMB_X25_Y26_N16; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|result_node\[0\]~1707'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1706 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1707 } "NODE_NAME" } } { "db/mux_bkb.tdf" "" { Text "C:/DE2/VGA_m4k/db/mux_bkb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.271 ns) 7.817 ns vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|result_node\[0\]~1708 7 COMB LCCOMB_X24_Y18_N4 1 " "Info: 7: + IC(1.098 ns) + CELL(0.271 ns) = 7.817 ns; Loc. = LCCOMB_X24_Y18_N4; Fanout = 1; COMB Node = 'vga_buffer:display\|altsyncram:altsyncram_component\|altsyncram_m352:auto_generated\|mux_bkb:mux5\|result_node\[0\]~1708'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1707 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1708 } "NODE_NAME" } } { "db/mux_bkb.tdf" "" { Text "C:/DE2/VGA_m4k/db/mux_bkb.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.901 ns disp_bit 8 REG LCFF_X24_Y18_N5 1 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 7.901 ns; Loc. = LCFF_X24_Y18_N5; Fanout = 1; REG Node = 'disp_bit'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1708 disp_bit } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 349 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.196 ns ( 53.11 % ) " "Info: Total cell delay = 4.196 ns ( 53.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.705 ns ( 46.89 % ) " "Info: Total interconnect delay = 3.705 ns ( 46.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~PORTBDATAOUT0 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6234 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6235 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1706 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1707 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1708 disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.901 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~PORTBDATAOUT0 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6234 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6235 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1706 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1707 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1708 {} disp_bit {} } { 0.000ns 0.000ns 1.868ns 0.244ns 0.254ns 0.241ns 1.098ns 0.000ns } { 0.000ns 2.991ns 0.275ns 0.150ns 0.275ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.641 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} disp_bit {} } { 0.000ns 1.075ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 {} } { 0.000ns 1.075ns 0.920ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.901 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~PORTBDATAOUT0 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6234 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6235 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1706 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1707 vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1708 disp_bit } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.901 ns" { vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~portb_address_reg11 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|ram_block1a22~PORTBDATAOUT0 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6234 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|_~6235 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1706 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1707 {} vga_buffer:display|altsyncram:altsyncram_component|altsyncram_m352:auto_generated|mux_bkb:mux5|result_node[0]~1708 {} disp_bit {} } { 0.000ns 0.000ns 1.868ns 0.244ns 0.254ns 0.241ns 1.098ns 0.000ns } { 0.000ns 2.991ns 0.275ns 0.150ns 0.275ns 0.150ns 0.271ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1' 912 " "Warning: Can't achieve timing requirement Clock Setup: 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1' along 912 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 " "Info: No valid register-to-register data paths exist for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Reset_Delay:r0\|Cont\[6\] register Reset_Delay:r0\|Cont\[3\] 239.12 MHz 4.182 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 239.12 MHz between source register \"Reset_Delay:r0\|Cont\[6\]\" and destination register \"Reset_Delay:r0\|Cont\[3\]\" (period= 4.182 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.968 ns + Longest register register " "Info: + Longest register to register delay is 3.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reset_Delay:r0\|Cont\[6\] 1 REG LCFF_X33_Y2_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 3; REG Node = 'Reset_Delay:r0\|Cont\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.410 ns) 0.753 ns Reset_Delay:r0\|Equal0~192 2 COMB LCCOMB_X33_Y2_N12 1 " "Info: 2: + IC(0.343 ns) + CELL(0.410 ns) = 0.753 ns; Loc. = LCCOMB_X33_Y2_N12; Fanout = 1; COMB Node = 'Reset_Delay:r0\|Equal0~192'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { Reset_Delay:r0|Cont[6] Reset_Delay:r0|Equal0~192 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.410 ns) 1.427 ns Reset_Delay:r0\|Equal0~193 3 COMB LCCOMB_X33_Y2_N2 1 " "Info: 3: + IC(0.264 ns) + CELL(0.410 ns) = 1.427 ns; Loc. = LCCOMB_X33_Y2_N2; Fanout = 1; COMB Node = 'Reset_Delay:r0\|Equal0~193'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { Reset_Delay:r0|Equal0~192 Reset_Delay:r0|Equal0~193 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.438 ns) 2.582 ns Reset_Delay:r0\|Equal0~197 4 COMB LCCOMB_X33_Y1_N24 21 " "Info: 4: + IC(0.717 ns) + CELL(0.438 ns) = 2.582 ns; Loc. = LCCOMB_X33_Y1_N24; Fanout = 21; COMB Node = 'Reset_Delay:r0\|Equal0~197'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.155 ns" { Reset_Delay:r0|Equal0~193 Reset_Delay:r0|Equal0~197 } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.726 ns) + CELL(0.660 ns) 3.968 ns Reset_Delay:r0\|Cont\[3\] 5 REG LCFF_X33_Y2_N19 3 " "Info: 5: + IC(0.726 ns) + CELL(0.660 ns) = 3.968 ns; Loc. = LCFF_X33_Y2_N19; Fanout = 3; REG Node = 'Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { Reset_Delay:r0|Equal0~197 Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.918 ns ( 48.34 % ) " "Info: Total cell delay = 1.918 ns ( 48.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.050 ns ( 51.66 % ) " "Info: Total interconnect delay = 2.050 ns ( 51.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { Reset_Delay:r0|Cont[6] Reset_Delay:r0|Equal0~192 Reset_Delay:r0|Equal0~193 Reset_Delay:r0|Equal0~197 Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { Reset_Delay:r0|Cont[6] {} Reset_Delay:r0|Equal0~192 {} Reset_Delay:r0|Equal0~193 {} Reset_Delay:r0|Equal0~197 {} Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.343ns 0.264ns 0.717ns 0.726ns } { 0.000ns 0.410ns 0.410ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns Reset_Delay:r0\|Cont\[3\] 3 REG LCFF_X33_Y2_N19 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X33_Y2_N19; Fanout = 3; REG Node = 'Reset_Delay:r0\|Cont\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 21 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 21; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns Reset_Delay:r0\|Cont\[6\] 3 REG LCFF_X33_Y2_N25 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 3; REG Node = 'Reset_Delay:r0\|Cont\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|Cont[6] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|Cont[6] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Reset_Delay.v" "" { Text "C:/DE2/VGA_m4k/Reset_Delay.v" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.968 ns" { Reset_Delay:r0|Cont[6] Reset_Delay:r0|Equal0~192 Reset_Delay:r0|Equal0~193 Reset_Delay:r0|Equal0~197 Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.968 ns" { Reset_Delay:r0|Cont[6] {} Reset_Delay:r0|Equal0~192 {} Reset_Delay:r0|Equal0~193 {} Reset_Delay:r0|Equal0~197 {} Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.343ns 0.264ns 0.717ns 0.726ns } { 0.000ns 0.410ns 0.410ns 0.438ns 0.660ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|Cont[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|Cont[3] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl Reset_Delay:r0|Cont[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} Reset_Delay:r0|Cont[6] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register VGA_Controller:u1\|oVGA_V_SYNC register VGA_Controller:u1\|oVGA_V_SYNC 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Controller:u1\|oVGA_V_SYNC\" and destination register \"VGA_Controller:u1\|oVGA_V_SYNC\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|oVGA_V_SYNC 1 REG LCFF_X20_Y16_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns VGA_Controller:u1\|oVGA_V_SYNC~182 2 COMB LCCOMB_X20_Y16_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X20_Y16_N4; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_V_SYNC~182'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~182 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X20_Y16_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_Controller:u1|oVGA_V_SYNC~182 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~182 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC {} VGA_Controller:u1|oVGA_V_SYNC~182 {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 39.682 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 39.682 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.632 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 42 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 42; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.632 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X20_Y16_N5 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.632 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 42 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 42; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.632 ns VGA_Controller:u1\|oVGA_V_SYNC 3 REG LCFF_X20_Y16_N5 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.632 ns; Loc. = LCFF_X20_Y16_N5; Fanout = 3; REG Node = 'VGA_Controller:u1\|oVGA_V_SYNC'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.40 % ) " "Info: Total cell delay = 0.537 ns ( 20.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.095 ns ( 79.60 % ) " "Info: Total interconnect delay = 2.095 ns ( 79.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC VGA_Controller:u1|oVGA_V_SYNC~182 VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { VGA_Controller:u1|oVGA_V_SYNC {} VGA_Controller:u1|oVGA_V_SYNC~182 {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|oVGA_V_SYNC } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.632 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|oVGA_V_SYNC {} } { 0.000ns 1.075ns 1.020ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 register data_reg register data_reg 391 ps " "Info: Minimum slack time is 391 ps for clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" between source register \"data_reg\" and destination register \"data_reg\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_reg 1 REG LCFF_X24_Y17_N5 77 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y17_N5; Fanout = 77; REG Node = 'data_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_reg } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns data_reg~47 2 COMB LCCOMB_X24_Y17_N4 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 1; COMB Node = 'data_reg~47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { data_reg data_reg~47 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns data_reg 3 REG LCFF_X24_Y17_N5 77 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y17_N5; Fanout = 77; REG Node = 'data_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { data_reg~47 data_reg } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { data_reg data_reg~47 data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { data_reg {} data_reg~47 {} data_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.384 ns " "Info: + Latch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 13.227 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 13.227 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.384 ns " "Info: - Launch edge is -2.384 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 13.227 ns -2.384 ns  50 " "Info: Clock period of Source clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is 13.227 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 2.639 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 2337 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 2337; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.639 ns data_reg 3 REG LCFF_X24_Y17_N5 77 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X24_Y17_N5; Fanout = 77; REG Node = 'data_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl data_reg } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.35 % ) " "Info: Total cell delay = 0.537 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.102 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} data_reg {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 source 2.639 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to source register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 2337 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 2337; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.639 ns data_reg 3 REG LCFF_X24_Y17_N5 77 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X24_Y17_N5; Fanout = 77; REG Node = 'data_reg'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl data_reg } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 319 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.35 % ) " "Info: Total cell delay = 0.537 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.102 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} data_reg {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} data_reg {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 319 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 319 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} data_reg {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { data_reg data_reg~47 data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { data_reg {} data_reg~47 {} data_reg {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl data_reg } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} data_reg {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "addr_reg\[5\] KEY\[0\] CLOCK_27 9.952 ns register " "Info: tsu for register \"addr_reg\[5\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_27\") is 9.952 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.243 ns + Longest pin register " "Info: + Longest pin to register delay is 10.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 106 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 106; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.490 ns) + CELL(0.275 ns) 7.627 ns addr_reg\[8\]~816 2 COMB LCCOMB_X23_Y17_N8 10 " "Info: 2: + IC(6.490 ns) + CELL(0.275 ns) = 7.627 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 10; COMB Node = 'addr_reg\[8\]~816'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.765 ns" { KEY[0] addr_reg[8]~816 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.398 ns) 8.487 ns addr_reg\[8\]~817 3 COMB LCCOMB_X23_Y17_N26 9 " "Info: 3: + IC(0.462 ns) + CELL(0.398 ns) = 8.487 ns; Loc. = LCCOMB_X23_Y17_N26; Fanout = 9; COMB Node = 'addr_reg\[8\]~817'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { addr_reg[8]~816 addr_reg[8]~817 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.437 ns) 10.159 ns addr_reg~51 4 COMB LCCOMB_X22_Y18_N20 1 " "Info: 4: + IC(1.235 ns) + CELL(0.437 ns) = 10.159 ns; Loc. = LCCOMB_X22_Y18_N20; Fanout = 1; COMB Node = 'addr_reg~51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { addr_reg[8]~817 addr_reg~51 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 318 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.243 ns addr_reg\[5\] 5 REG LCFF_X22_Y18_N21 76 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 10.243 ns; Loc. = LCFF_X22_Y18_N21; Fanout = 76; REG Node = 'addr_reg\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { addr_reg~51 addr_reg[5] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.056 ns ( 20.07 % ) " "Info: Total cell delay = 2.056 ns ( 20.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.187 ns ( 79.93 % ) " "Info: Total interconnect delay = 8.187 ns ( 79.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.243 ns" { KEY[0] addr_reg[8]~816 addr_reg[8]~817 addr_reg~51 addr_reg[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.243 ns" { KEY[0] {} KEY[0]~combout {} addr_reg[8]~816 {} addr_reg[8]~817 {} addr_reg~51 {} addr_reg[5] {} } { 0.000ns 0.000ns 6.490ns 0.462ns 1.235ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.398ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is -2.384 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 16 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 2.639 ns - Shortest register " "Info: - Shortest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 2.639 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 2337 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 2337; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.639 ns addr_reg\[5\] 3 REG LCFF_X22_Y18_N21 76 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.639 ns; Loc. = LCFF_X22_Y18_N21; Fanout = 76; REG Node = 'addr_reg\[5\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl addr_reg[5] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.35 % ) " "Info: Total cell delay = 0.537 ns ( 20.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.102 ns ( 79.65 % ) " "Info: Total interconnect delay = 2.102 ns ( 79.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl addr_reg[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} addr_reg[5] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.243 ns" { KEY[0] addr_reg[8]~816 addr_reg[8]~817 addr_reg~51 addr_reg[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.243 ns" { KEY[0] {} KEY[0]~combout {} addr_reg[8]~816 {} addr_reg[8]~817 {} addr_reg~51 {} addr_reg[5] {} } { 0.000ns 0.000ns 6.490ns 0.462ns 1.235ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.398ns 0.437ns 0.084ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl addr_reg[5] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.639 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} addr_reg[5] {} } { 0.000ns 1.075ns 1.027ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_B\[4\] VGA_Controller:u1\|V_Cont\[1\] 10.541 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_B\[4\]\" through register \"VGA_Controller:u1\|V_Cont\[1\]\" is 10.541 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 16 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.634 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 42 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 42; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 900 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.634 ns VGA_Controller:u1\|V_Cont\[1\] 3 REG LCFF_X20_Y17_N7 6 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X20_Y17_N7; Fanout = 6; REG Node = 'VGA_Controller:u1\|V_Cont\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[1] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.097 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[1] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 196 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.041 ns + Longest register pin " "Info: + Longest register to pin delay is 10.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Controller:u1\|V_Cont\[1\] 1 REG LCFF_X20_Y17_N7 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y17_N7; Fanout = 6; REG Node = 'VGA_Controller:u1\|V_Cont\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Controller:u1|V_Cont[1] } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.398 ns) 0.757 ns VGA_Controller:u1\|LessThan4~136 2 COMB LCCOMB_X20_Y17_N2 2 " "Info: 2: + IC(0.359 ns) + CELL(0.398 ns) = 0.757 ns; Loc. = LCCOMB_X20_Y17_N2; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan4~136'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { VGA_Controller:u1|V_Cont[1] VGA_Controller:u1|LessThan4~136 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.744 ns) + CELL(0.438 ns) 1.939 ns VGA_Controller:u1\|LessThan5~106 3 COMB LCCOMB_X20_Y16_N20 2 " "Info: 3: + IC(0.744 ns) + CELL(0.438 ns) = 1.939 ns; Loc. = LCCOMB_X20_Y16_N20; Fanout = 2; COMB Node = 'VGA_Controller:u1\|LessThan5~106'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.182 ns" { VGA_Controller:u1|LessThan4~136 VGA_Controller:u1|LessThan5~106 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 2.650 ns VGA_Controller:u1\|oVGA_R\[0\]~264 4 COMB LCCOMB_X20_Y16_N10 2 " "Info: 4: + IC(0.273 ns) + CELL(0.438 ns) = 2.650 ns; Loc. = LCCOMB_X20_Y16_N10; Fanout = 2; COMB Node = 'VGA_Controller:u1\|oVGA_R\[0\]~264'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { VGA_Controller:u1|LessThan5~106 VGA_Controller:u1|oVGA_R[0]~264 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 3.053 ns VGA_Controller:u1\|oVGA_R\[0\]~265 5 COMB LCCOMB_X20_Y16_N6 1 " "Info: 5: + IC(0.253 ns) + CELL(0.150 ns) = 3.053 ns; Loc. = LCCOMB_X20_Y16_N6; Fanout = 1; COMB Node = 'VGA_Controller:u1\|oVGA_R\[0\]~265'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { VGA_Controller:u1|oVGA_R[0]~264 VGA_Controller:u1|oVGA_R[0]~265 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.438 ns) 3.764 ns VGA_Controller:u1\|oVGA_R\[0\]~266 6 COMB LCCOMB_X20_Y16_N24 30 " "Info: 6: + IC(0.273 ns) + CELL(0.438 ns) = 3.764 ns; Loc. = LCCOMB_X20_Y16_N24; Fanout = 30; COMB Node = 'VGA_Controller:u1\|oVGA_R\[0\]~266'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.711 ns" { VGA_Controller:u1|oVGA_R[0]~265 VGA_Controller:u1|oVGA_R[0]~266 } "NODE_NAME" } } { "VGA_Controller/VGA_Controller.v" "" { Text "C:/DE2/VGA_m4k/VGA_Controller/VGA_Controller.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.449 ns) + CELL(2.828 ns) 10.041 ns VGA_B\[4\] 7 PIN PIN_J10 0 " "Info: 7: + IC(3.449 ns) + CELL(2.828 ns) = 10.041 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'VGA_B\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.277 ns" { VGA_Controller:u1|oVGA_R[0]~266 VGA_B[4] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 115 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.690 ns ( 46.71 % ) " "Info: Total cell delay = 4.690 ns ( 46.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.351 ns ( 53.29 % ) " "Info: Total interconnect delay = 5.351 ns ( 53.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.041 ns" { VGA_Controller:u1|V_Cont[1] VGA_Controller:u1|LessThan4~136 VGA_Controller:u1|LessThan5~106 VGA_Controller:u1|oVGA_R[0]~264 VGA_Controller:u1|oVGA_R[0]~265 VGA_Controller:u1|oVGA_R[0]~266 VGA_B[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.041 ns" { VGA_Controller:u1|V_Cont[1] {} VGA_Controller:u1|LessThan4~136 {} VGA_Controller:u1|LessThan5~106 {} VGA_Controller:u1|oVGA_R[0]~264 {} VGA_Controller:u1|oVGA_R[0]~265 {} VGA_Controller:u1|oVGA_R[0]~266 {} VGA_B[4] {} } { 0.000ns 0.359ns 0.744ns 0.273ns 0.253ns 0.273ns 3.449ns } { 0.000ns 0.398ns 0.438ns 0.438ns 0.150ns 0.438ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl VGA_Controller:u1|V_Cont[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} VGA_Controller:u1|V_Cont[1] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "10.041 ns" { VGA_Controller:u1|V_Cont[1] VGA_Controller:u1|LessThan4~136 VGA_Controller:u1|LessThan5~106 VGA_Controller:u1|oVGA_R[0]~264 VGA_Controller:u1|oVGA_R[0]~265 VGA_Controller:u1|oVGA_R[0]~266 VGA_B[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "10.041 ns" { VGA_Controller:u1|V_Cont[1] {} VGA_Controller:u1|LessThan4~136 {} VGA_Controller:u1|LessThan5~106 {} VGA_Controller:u1|oVGA_R[0]~264 {} VGA_Controller:u1|oVGA_R[0]~265 {} VGA_Controller:u1|oVGA_R[0]~266 {} VGA_B[4] {} } { 0.000ns 0.359ns 0.744ns 0.273ns 0.253ns 0.273ns 3.449ns } { 0.000ns 0.398ns 0.438ns 0.438ns 0.150ns 0.438ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "AUD_DACLRCK AUD_ADCLRCK 8.809 ns Longest " "Info: Longest tpd from source pin \"AUD_DACLRCK\" to destination pin \"AUD_ADCLRCK\" is 8.809 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns AUD_DACLRCK 1 PIN PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_C6; Fanout = 1; PIN Node = 'AUD_DACLRCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLRCK~0 2 COMB IOC_X1_Y36_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X1_Y36_N2; Fanout = 1; COMB Node = 'AUD_DACLRCK~0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { AUD_DACLRCK AUD_DACLRCK~0 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.141 ns) + CELL(2.808 ns) 8.809 ns AUD_ADCLRCK 3 PIN PIN_C5 0 " "Info: 3: + IC(5.141 ns) + CELL(2.808 ns) = 8.809 ns; Loc. = PIN_C5; Fanout = 0; PIN Node = 'AUD_ADCLRCK'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.949 ns" { AUD_DACLRCK~0 AUD_ADCLRCK } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 126 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.668 ns ( 41.64 % ) " "Info: Total cell delay = 3.668 ns ( 41.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.141 ns ( 58.36 % ) " "Info: Total interconnect delay = 5.141 ns ( 58.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.809 ns" { AUD_DACLRCK AUD_DACLRCK~0 AUD_ADCLRCK } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.809 ns" { AUD_DACLRCK {} AUD_DACLRCK~0 {} AUD_ADCLRCK {} } { 0.000ns 0.000ns 5.141ns } { 0.000ns 0.860ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "y_rand\[8\] KEY\[0\] CLOCK_27 -6.830 ns register " "Info: th for register \"y_rand\[8\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_27\") is -6.830 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" is -2.384 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 16 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 destination 2.636 ns + Longest register " "Info: + Longest clock path from clock \"VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 2337 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 2337; COMB Node = 'VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/80/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns y_rand\[8\] 3 REG LCFF_X23_Y21_N1 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X23_Y21_N1; Fanout = 1; REG Node = 'y_rand\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl y_rand[8] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl y_rand[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} y_rand[8] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.348 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 106 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 106; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.127 ns) + CELL(0.275 ns) 7.264 ns y_rand~635 2 COMB LCCOMB_X23_Y21_N0 1 " "Info: 2: + IC(6.127 ns) + CELL(0.275 ns) = 7.264 ns; Loc. = LCCOMB_X23_Y21_N0; Fanout = 1; COMB Node = 'y_rand~635'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.402 ns" { KEY[0] y_rand~635 } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.348 ns y_rand\[8\] 3 REG LCFF_X23_Y21_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.348 ns; Loc. = LCFF_X23_Y21_N1; Fanout = 1; REG Node = 'y_rand\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { y_rand~635 y_rand[8] } "NODE_NAME" } } { "VGA_640x480_m4k_DLA.v" "" { Text "C:/DE2/VGA_m4k/VGA_640x480_m4k_DLA.v" 356 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.221 ns ( 16.62 % ) " "Info: Total cell delay = 1.221 ns ( 16.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.127 ns ( 83.38 % ) " "Info: Total interconnect delay = 6.127 ns ( 83.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { KEY[0] y_rand~635 y_rand[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { KEY[0] {} KEY[0]~combout {} y_rand~635 {} y_rand[8] {} } { 0.000ns 0.000ns 6.127ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl y_rand[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 {} VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl {} y_rand[8] {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { KEY[0] y_rand~635 y_rand[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.348 ns" { KEY[0] {} KEY[0]~combout {} y_rand~635 {} y_rand[8] {} } { 0.000ns 0.000ns 6.127ns 0.000ns } { 0.000ns 0.862ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 14:28:11 2009 " "Info: Processing ended: Tue Nov 03 14:28:11 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
