git clone --depth 1 --no-tags https://github.com/yttnn/our_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/759320806
git clone --depth 1 --no-tags https://github.com/adithyapuvvada/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758166955
git clone --depth 1 --no-tags https://github.com/IMFeeferz/HDL_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765375523
git clone --depth 1 --no-tags https://github.com/Chiper27/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051638
git clone --depth 1 --no-tags https://github.com/jblol17/pipelined-riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765451343
git clone --depth 1 --no-tags https://github.com/Yuboeee/DSP_series.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752107161
git clone --depth 1 --no-tags https://github.com/Danna112002/Sync_arith_unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751006948
git clone --depth 1 --no-tags https://github.com/vladimirkuzia/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750974125
git clone --depth 1 --no-tags https://github.com/grishechkin/verilog-cache-simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752724706
git clone --depth 1 --no-tags https://github.com/MahmoudMohamed9988/UART_transmitter_and_receiver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751868074
git clone --depth 1 --no-tags https://github.com/ab2514/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754960622
git clone --depth 1 --no-tags https://github.com/hafizmuhammadahmad01/dsdlab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756487564
git clone --depth 1 --no-tags https://github.com/Artemmida/TM1638.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755616407
git clone --depth 1 --no-tags https://github.com/Asadd1503/DSD2022-EE-169.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756420527
git clone --depth 1 --no-tags https://github.com/Ammar-Bin-Amir/RV32I_5-Stage_Pipelined_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755021245
git clone --depth 1 --no-tags https://github.com/sumanthbs17/s_r_latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757269402
git clone --depth 1 --no-tags https://github.com/footbooller/aps_new.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757549826
git clone --depth 1 --no-tags https://github.com/GaalElbaz/Verification-environment-for-Half-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758631849
git clone --depth 1 --no-tags https://github.com/ethan4984/caput.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757907447
git clone --depth 1 --no-tags https://github.com/max2win/apb_uvc_example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763222940
git clone --depth 1 --no-tags https://github.com/FlamingSaint/Ethernet_Nic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763964922
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763957543
git clone --depth 1 --no-tags https://github.com/Ajay1995iitr/FIFO-design-and-verification-using-Verilog-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764014841
git clone --depth 1 --no-tags https://github.com/deardansouza/PipelineRiscV-InfraHardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763804650
git clone --depth 1 --no-tags https://github.com/haseeb-hassan/lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767330874
git clone --depth 1 --no-tags https://github.com/pulp-platform/cluster_icache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758506587
git clone --depth 1 --no-tags https://github.com/kencycheng/Systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751752247
git clone --depth 1 --no-tags https://github.com/jwang2863123/DAV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762898149
git clone --depth 1 --no-tags https://github.com/ritwikgoel/Prj3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764951293
git clone --depth 1 --no-tags https://github.com/TomasNsantos/IH-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766142795
git clone --depth 1 --no-tags https://github.com/bakadachi/myiplibrary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767161830
git clone --depth 1 --no-tags https://github.com/alexngys/Sysverlog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762212269
git clone --depth 1 --no-tags https://github.com/Deepak-1159/SV_PROJECT_TEAM-14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762436925
git clone --depth 1 --no-tags https://github.com/harshvardhan189/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750352314
git clone --depth 1 --no-tags https://github.com/jeras/synthesis-optimizations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757159345
git clone --depth 1 --no-tags https://github.com/andreeapascociu/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051331
git clone --depth 1 --no-tags https://github.com/andrei-eduard-s/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761051832
git clone --depth 1 --no-tags https://github.com/AnaMPopa23/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761053081
git clone --depth 1 --no-tags https://github.com/Emkot87/Fifo_and_Counter_DesignVerification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748753577
git clone --depth 1 --no-tags https://github.com/Powerage1978/pulsesync_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749496842
git clone --depth 1 --no-tags https://github.com/harshvardhan189/MOD-12-Counter-Verify-Using-SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750358268
git clone --depth 1 --no-tags https://github.com/tthanhnick/Thanh_Work_Electronics_RMIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751414561
git clone --depth 1 --no-tags https://github.com/lblQubic/gateware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753434865
git clone --depth 1 --no-tags https://github.com/DanielaPavlenco/UART-Communication-Protocol-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/753815363
git clone --depth 1 --no-tags https://github.com/satyaprakashakula/Synchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755791014
git clone --depth 1 --no-tags https://github.com/anupkumarreddy/generic_metric_analyzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755423753
git clone --depth 1 --no-tags https://github.com/Dinesh-9999/ROUTER-1X3-VERIFICATION-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756911377
git clone --depth 1 --no-tags https://github.com/ninju08/Universal_Shift_Reg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756497601
git clone --depth 1 --no-tags https://github.com/MAHANTHADEEKSHA-SB/address_filter_tb_combined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758393061
git clone --depth 1 --no-tags https://github.com/sivabararthi/TBlint.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757349372
git clone --depth 1 --no-tags https://github.com/perlindgren/can-clic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/756623253
git clone --depth 1 --no-tags https://github.com/RyanHunter-DV/ResetGen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761275243
git clone --depth 1 --no-tags https://github.com/Zelmoghazy/APB-GPIO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764223630
git clone --depth 1 --no-tags https://github.com/hafizmuhammadahmad01/dsdlab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767111622
git clone --depth 1 --no-tags https://github.com/steins-ut/UARTMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/767156294
git clone --depth 1 --no-tags https://github.com/BatyaPng/RISCV_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752387463
git clone --depth 1 --no-tags https://github.com/SidK123/I2C_SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755808424
git clone --depth 1 --no-tags https://github.com/lukemorrison1341/SerDes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/752002135
git clone --depth 1 --no-tags https://github.com/KarthikReddy1911/Technical-Papers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763679911
git clone --depth 1 --no-tags https://github.com/ahmedashrafalaaser/ALU-Verification-plan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766861695
git clone --depth 1 --no-tags https://github.com/allenlyj/SequenceParser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762012688
git clone --depth 1 --no-tags https://github.com/M0rp/Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762401905
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/CND-training-verification-course-assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754246943
git clone --depth 1 --no-tags https://github.com/9z9z9z9z/APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/765348108
git clone --depth 1 --no-tags https://github.com/suriyasaiyan/70_day_Design-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/766182707
git clone --depth 1 --no-tags https://github.com/Sandeepan26/Verifcation_SV_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758947193
git clone --depth 1 --no-tags https://github.com/DeflateAwning/eaglesong-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748839911
git clone --depth 1 --no-tags https://github.com/weichung1008/simple-UVM-environment-for-synchronizing-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758780931
git clone --depth 1 --no-tags https://github.com/jasonhsu93/CPU-Classic-RISC-Pipeline-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750172999
git clone --depth 1 --no-tags https://github.com/MCR748/100line-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755885277
git clone --depth 1 --no-tags https://github.com/gvGabi/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761052111
git clone --depth 1 --no-tags https://github.com/Lcgunn/552-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762849091
git clone --depth 1 --no-tags https://github.com/saifalomari99/FPGA_Projects_SaifAlomari.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761555994
git clone --depth 1 --no-tags https://github.com/IlyaFonichev/Verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/764241037
git clone --depth 1 --no-tags https://github.com/saibhargav5/Asynchronous_FIFO_ECE593_Group4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/748932006
git clone --depth 1 --no-tags https://github.com/LordR31/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/762638969
git clone --depth 1 --no-tags https://github.com/bgelb/gpsrx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751629460
git clone --depth 1 --no-tags https://github.com/Allicai/EECE-LabWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/758089511
git clone --depth 1 --no-tags https://github.com/jameswbaker/cis5710-hw2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751543904
git clone --depth 1 --no-tags https://github.com/pchar4/tetris-chip-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/763296714
git clone --depth 1 --no-tags https://github.com/oleg1322/Verilog-SPI-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749766841
git clone --depth 1 --no-tags https://github.com/CoraYi/Coding_Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750586330
git clone --depth 1 --no-tags https://github.com/KaS1999/Universal-Verification-Methodology.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750974334
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-9-sushanTamu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751126436
git clone --depth 1 --no-tags https://github.com/mingo99/RU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/750286084
git clone --depth 1 --no-tags https://github.com/idsyr/exp_mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751480382
git clone --depth 1 --no-tags https://github.com/awise03/EECE2323.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/751994416
git clone --depth 1 --no-tags https://github.com/AndrewRatkov/curcuit_stack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755105794
git clone --depth 1 --no-tags https://github.com/marnovandermaas/ibex-scorecard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/754112162
git clone --depth 1 --no-tags https://github.com/omerbdemir/packet_parser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/749359203
git clone --depth 1 --no-tags https://github.com/dhanasekarp03/dpram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757881133
git clone --depth 1 --no-tags https://github.com/PeterDing372/digital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/755260615
git clone --depth 1 --no-tags https://github.com/Sameekshapu/sr_latch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757346575
git clone --depth 1 --no-tags https://github.com/tms4517/logicLocking.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/761727336
git clone --depth 1 --no-tags https://github.com/valmyr/SystemVerilog_Embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/757281082
