// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="toplevel_toplevel,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=98,HLS_SYN_DSP=0,HLS_SYN_FF=5749,HLS_SYN_LUT=16779,HLS_VERSION=2020_2}" *)

module toplevel (
        ap_clk,
        ap_rst_n,
        m_axi_MAXI_AWVALID,
        m_axi_MAXI_AWREADY,
        m_axi_MAXI_AWADDR,
        m_axi_MAXI_AWID,
        m_axi_MAXI_AWLEN,
        m_axi_MAXI_AWSIZE,
        m_axi_MAXI_AWBURST,
        m_axi_MAXI_AWLOCK,
        m_axi_MAXI_AWCACHE,
        m_axi_MAXI_AWPROT,
        m_axi_MAXI_AWQOS,
        m_axi_MAXI_AWREGION,
        m_axi_MAXI_AWUSER,
        m_axi_MAXI_WVALID,
        m_axi_MAXI_WREADY,
        m_axi_MAXI_WDATA,
        m_axi_MAXI_WSTRB,
        m_axi_MAXI_WLAST,
        m_axi_MAXI_WID,
        m_axi_MAXI_WUSER,
        m_axi_MAXI_ARVALID,
        m_axi_MAXI_ARREADY,
        m_axi_MAXI_ARADDR,
        m_axi_MAXI_ARID,
        m_axi_MAXI_ARLEN,
        m_axi_MAXI_ARSIZE,
        m_axi_MAXI_ARBURST,
        m_axi_MAXI_ARLOCK,
        m_axi_MAXI_ARCACHE,
        m_axi_MAXI_ARPROT,
        m_axi_MAXI_ARQOS,
        m_axi_MAXI_ARREGION,
        m_axi_MAXI_ARUSER,
        m_axi_MAXI_RVALID,
        m_axi_MAXI_RREADY,
        m_axi_MAXI_RDATA,
        m_axi_MAXI_RLAST,
        m_axi_MAXI_RID,
        m_axi_MAXI_RUSER,
        m_axi_MAXI_RRESP,
        m_axi_MAXI_BVALID,
        m_axi_MAXI_BREADY,
        m_axi_MAXI_BRESP,
        m_axi_MAXI_BID,
        m_axi_MAXI_BUSER,
        s_axi_AXILiteS_AWVALID,
        s_axi_AXILiteS_AWREADY,
        s_axi_AXILiteS_AWADDR,
        s_axi_AXILiteS_WVALID,
        s_axi_AXILiteS_WREADY,
        s_axi_AXILiteS_WDATA,
        s_axi_AXILiteS_WSTRB,
        s_axi_AXILiteS_ARVALID,
        s_axi_AXILiteS_ARREADY,
        s_axi_AXILiteS_ARADDR,
        s_axi_AXILiteS_RVALID,
        s_axi_AXILiteS_RREADY,
        s_axi_AXILiteS_RDATA,
        s_axi_AXILiteS_RRESP,
        s_axi_AXILiteS_BVALID,
        s_axi_AXILiteS_BREADY,
        s_axi_AXILiteS_BRESP,
        interrupt,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP
);

parameter    ap_ST_fsm_state1 = 135'd1;
parameter    ap_ST_fsm_state2 = 135'd2;
parameter    ap_ST_fsm_state3 = 135'd4;
parameter    ap_ST_fsm_state4 = 135'd8;
parameter    ap_ST_fsm_state5 = 135'd16;
parameter    ap_ST_fsm_state6 = 135'd32;
parameter    ap_ST_fsm_state7 = 135'd64;
parameter    ap_ST_fsm_state8 = 135'd128;
parameter    ap_ST_fsm_pp0_stage0 = 135'd256;
parameter    ap_ST_fsm_state12 = 135'd512;
parameter    ap_ST_fsm_state13 = 135'd1024;
parameter    ap_ST_fsm_state14 = 135'd2048;
parameter    ap_ST_fsm_pp1_stage0 = 135'd4096;
parameter    ap_ST_fsm_state17 = 135'd8192;
parameter    ap_ST_fsm_state18 = 135'd16384;
parameter    ap_ST_fsm_state19 = 135'd32768;
parameter    ap_ST_fsm_state20 = 135'd65536;
parameter    ap_ST_fsm_state21 = 135'd131072;
parameter    ap_ST_fsm_state22 = 135'd262144;
parameter    ap_ST_fsm_state23 = 135'd524288;
parameter    ap_ST_fsm_state24 = 135'd1048576;
parameter    ap_ST_fsm_state25 = 135'd2097152;
parameter    ap_ST_fsm_state26 = 135'd4194304;
parameter    ap_ST_fsm_state27 = 135'd8388608;
parameter    ap_ST_fsm_state28 = 135'd16777216;
parameter    ap_ST_fsm_state29 = 135'd33554432;
parameter    ap_ST_fsm_state30 = 135'd67108864;
parameter    ap_ST_fsm_state31 = 135'd134217728;
parameter    ap_ST_fsm_state32 = 135'd268435456;
parameter    ap_ST_fsm_state33 = 135'd536870912;
parameter    ap_ST_fsm_state34 = 135'd1073741824;
parameter    ap_ST_fsm_state35 = 135'd2147483648;
parameter    ap_ST_fsm_state36 = 135'd4294967296;
parameter    ap_ST_fsm_state37 = 135'd8589934592;
parameter    ap_ST_fsm_state38 = 135'd17179869184;
parameter    ap_ST_fsm_state39 = 135'd34359738368;
parameter    ap_ST_fsm_state40 = 135'd68719476736;
parameter    ap_ST_fsm_state41 = 135'd137438953472;
parameter    ap_ST_fsm_state42 = 135'd274877906944;
parameter    ap_ST_fsm_state43 = 135'd549755813888;
parameter    ap_ST_fsm_state44 = 135'd1099511627776;
parameter    ap_ST_fsm_state45 = 135'd2199023255552;
parameter    ap_ST_fsm_state46 = 135'd4398046511104;
parameter    ap_ST_fsm_state47 = 135'd8796093022208;
parameter    ap_ST_fsm_state48 = 135'd17592186044416;
parameter    ap_ST_fsm_state49 = 135'd35184372088832;
parameter    ap_ST_fsm_state50 = 135'd70368744177664;
parameter    ap_ST_fsm_state51 = 135'd140737488355328;
parameter    ap_ST_fsm_state52 = 135'd281474976710656;
parameter    ap_ST_fsm_state53 = 135'd562949953421312;
parameter    ap_ST_fsm_state54 = 135'd1125899906842624;
parameter    ap_ST_fsm_state55 = 135'd2251799813685248;
parameter    ap_ST_fsm_state56 = 135'd4503599627370496;
parameter    ap_ST_fsm_state57 = 135'd9007199254740992;
parameter    ap_ST_fsm_state58 = 135'd18014398509481984;
parameter    ap_ST_fsm_state59 = 135'd36028797018963968;
parameter    ap_ST_fsm_state60 = 135'd72057594037927936;
parameter    ap_ST_fsm_state61 = 135'd144115188075855872;
parameter    ap_ST_fsm_state62 = 135'd288230376151711744;
parameter    ap_ST_fsm_state63 = 135'd576460752303423488;
parameter    ap_ST_fsm_state64 = 135'd1152921504606846976;
parameter    ap_ST_fsm_state65 = 135'd2305843009213693952;
parameter    ap_ST_fsm_state66 = 135'd4611686018427387904;
parameter    ap_ST_fsm_state67 = 135'd9223372036854775808;
parameter    ap_ST_fsm_state68 = 135'd18446744073709551616;
parameter    ap_ST_fsm_state69 = 135'd36893488147419103232;
parameter    ap_ST_fsm_state70 = 135'd73786976294838206464;
parameter    ap_ST_fsm_state71 = 135'd147573952589676412928;
parameter    ap_ST_fsm_state72 = 135'd295147905179352825856;
parameter    ap_ST_fsm_state73 = 135'd590295810358705651712;
parameter    ap_ST_fsm_state74 = 135'd1180591620717411303424;
parameter    ap_ST_fsm_state75 = 135'd2361183241434822606848;
parameter    ap_ST_fsm_state76 = 135'd4722366482869645213696;
parameter    ap_ST_fsm_state77 = 135'd9444732965739290427392;
parameter    ap_ST_fsm_state78 = 135'd18889465931478580854784;
parameter    ap_ST_fsm_state79 = 135'd37778931862957161709568;
parameter    ap_ST_fsm_state80 = 135'd75557863725914323419136;
parameter    ap_ST_fsm_state81 = 135'd151115727451828646838272;
parameter    ap_ST_fsm_state82 = 135'd302231454903657293676544;
parameter    ap_ST_fsm_state83 = 135'd604462909807314587353088;
parameter    ap_ST_fsm_state84 = 135'd1208925819614629174706176;
parameter    ap_ST_fsm_state85 = 135'd2417851639229258349412352;
parameter    ap_ST_fsm_state86 = 135'd4835703278458516698824704;
parameter    ap_ST_fsm_state87 = 135'd9671406556917033397649408;
parameter    ap_ST_fsm_state88 = 135'd19342813113834066795298816;
parameter    ap_ST_fsm_state89 = 135'd38685626227668133590597632;
parameter    ap_ST_fsm_state90 = 135'd77371252455336267181195264;
parameter    ap_ST_fsm_state91 = 135'd154742504910672534362390528;
parameter    ap_ST_fsm_state92 = 135'd309485009821345068724781056;
parameter    ap_ST_fsm_state93 = 135'd618970019642690137449562112;
parameter    ap_ST_fsm_state94 = 135'd1237940039285380274899124224;
parameter    ap_ST_fsm_state95 = 135'd2475880078570760549798248448;
parameter    ap_ST_fsm_state96 = 135'd4951760157141521099596496896;
parameter    ap_ST_fsm_state97 = 135'd9903520314283042199192993792;
parameter    ap_ST_fsm_state98 = 135'd19807040628566084398385987584;
parameter    ap_ST_fsm_state99 = 135'd39614081257132168796771975168;
parameter    ap_ST_fsm_state100 = 135'd79228162514264337593543950336;
parameter    ap_ST_fsm_state101 = 135'd158456325028528675187087900672;
parameter    ap_ST_fsm_state102 = 135'd316912650057057350374175801344;
parameter    ap_ST_fsm_state103 = 135'd633825300114114700748351602688;
parameter    ap_ST_fsm_state104 = 135'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state105 = 135'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state106 = 135'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state107 = 135'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state108 = 135'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state109 = 135'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state110 = 135'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state111 = 135'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state112 = 135'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state113 = 135'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state114 = 135'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state115 = 135'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state116 = 135'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state117 = 135'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state118 = 135'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state119 = 135'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state120 = 135'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state121 = 135'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state122 = 135'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state123 = 135'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state124 = 135'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state125 = 135'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_pp3_stage0 = 135'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state129 = 135'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state130 = 135'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state131 = 135'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state132 = 135'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state133 = 135'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state134 = 135'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state135 = 135'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state136 = 135'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state137 = 135'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state138 = 135'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state139 = 135'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state140 = 135'd21778071482940061661655974875633165533184;
parameter    C_S_AXI_AXILITES_DATA_WIDTH = 32;
parameter    C_S_AXI_AXILITES_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_M_AXI_MAXI_ID_WIDTH = 1;
parameter    C_M_AXI_MAXI_ADDR_WIDTH = 64;
parameter    C_M_AXI_MAXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MAXI_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_WUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_RUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_BUSER_WIDTH = 1;
parameter    C_M_AXI_MAXI_USER_VALUE = 0;
parameter    C_M_AXI_MAXI_PROT_VALUE = 0;
parameter    C_M_AXI_MAXI_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_AXILITES_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MAXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_MAXI_AWVALID;
input   m_axi_MAXI_AWREADY;
output  [C_M_AXI_MAXI_ADDR_WIDTH - 1:0] m_axi_MAXI_AWADDR;
output  [C_M_AXI_MAXI_ID_WIDTH - 1:0] m_axi_MAXI_AWID;
output  [7:0] m_axi_MAXI_AWLEN;
output  [2:0] m_axi_MAXI_AWSIZE;
output  [1:0] m_axi_MAXI_AWBURST;
output  [1:0] m_axi_MAXI_AWLOCK;
output  [3:0] m_axi_MAXI_AWCACHE;
output  [2:0] m_axi_MAXI_AWPROT;
output  [3:0] m_axi_MAXI_AWQOS;
output  [3:0] m_axi_MAXI_AWREGION;
output  [C_M_AXI_MAXI_AWUSER_WIDTH - 1:0] m_axi_MAXI_AWUSER;
output   m_axi_MAXI_WVALID;
input   m_axi_MAXI_WREADY;
output  [C_M_AXI_MAXI_DATA_WIDTH - 1:0] m_axi_MAXI_WDATA;
output  [C_M_AXI_MAXI_WSTRB_WIDTH - 1:0] m_axi_MAXI_WSTRB;
output   m_axi_MAXI_WLAST;
output  [C_M_AXI_MAXI_ID_WIDTH - 1:0] m_axi_MAXI_WID;
output  [C_M_AXI_MAXI_WUSER_WIDTH - 1:0] m_axi_MAXI_WUSER;
output   m_axi_MAXI_ARVALID;
input   m_axi_MAXI_ARREADY;
output  [C_M_AXI_MAXI_ADDR_WIDTH - 1:0] m_axi_MAXI_ARADDR;
output  [C_M_AXI_MAXI_ID_WIDTH - 1:0] m_axi_MAXI_ARID;
output  [7:0] m_axi_MAXI_ARLEN;
output  [2:0] m_axi_MAXI_ARSIZE;
output  [1:0] m_axi_MAXI_ARBURST;
output  [1:0] m_axi_MAXI_ARLOCK;
output  [3:0] m_axi_MAXI_ARCACHE;
output  [2:0] m_axi_MAXI_ARPROT;
output  [3:0] m_axi_MAXI_ARQOS;
output  [3:0] m_axi_MAXI_ARREGION;
output  [C_M_AXI_MAXI_ARUSER_WIDTH - 1:0] m_axi_MAXI_ARUSER;
input   m_axi_MAXI_RVALID;
output   m_axi_MAXI_RREADY;
input  [C_M_AXI_MAXI_DATA_WIDTH - 1:0] m_axi_MAXI_RDATA;
input   m_axi_MAXI_RLAST;
input  [C_M_AXI_MAXI_ID_WIDTH - 1:0] m_axi_MAXI_RID;
input  [C_M_AXI_MAXI_RUSER_WIDTH - 1:0] m_axi_MAXI_RUSER;
input  [1:0] m_axi_MAXI_RRESP;
input   m_axi_MAXI_BVALID;
output   m_axi_MAXI_BREADY;
input  [1:0] m_axi_MAXI_BRESP;
input  [C_M_AXI_MAXI_ID_WIDTH - 1:0] m_axi_MAXI_BID;
input  [C_M_AXI_MAXI_BUSER_WIDTH - 1:0] m_axi_MAXI_BUSER;
input   s_axi_AXILiteS_AWVALID;
output   s_axi_AXILiteS_AWREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_AWADDR;
input   s_axi_AXILiteS_WVALID;
output   s_axi_AXILiteS_WREADY;
input  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_WDATA;
input  [C_S_AXI_AXILITES_WSTRB_WIDTH - 1:0] s_axi_AXILiteS_WSTRB;
input   s_axi_AXILiteS_ARVALID;
output   s_axi_AXILiteS_ARREADY;
input  [C_S_AXI_AXILITES_ADDR_WIDTH - 1:0] s_axi_AXILiteS_ARADDR;
output   s_axi_AXILiteS_RVALID;
input   s_axi_AXILiteS_RREADY;
output  [C_S_AXI_AXILITES_DATA_WIDTH - 1:0] s_axi_AXILiteS_RDATA;
output  [1:0] s_axi_AXILiteS_RRESP;
output   s_axi_AXILiteS_BVALID;
input   s_axi_AXILiteS_BREADY;
output  [1:0] s_axi_AXILiteS_BRESP;
output   interrupt;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [134:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] ram;
reg    code_ap_vld;
reg   [15:0] open_set_size;
reg   [13:0] local_ram_address0;
reg    local_ram_ce0;
reg    local_ram_we0;
reg   [31:0] local_ram_d0;
wire   [31:0] local_ram_q0;
reg   [7:0] waypoint_count;
reg   [3:0] waypoints_x_V_address0;
reg    waypoints_x_V_ce0;
reg    waypoints_x_V_we0;
wire   [8:0] waypoints_x_V_d0;
wire   [8:0] waypoints_x_V_q0;
reg   [3:0] waypoints_x_V_address1;
reg    waypoints_x_V_ce1;
wire   [8:0] waypoints_x_V_q1;
reg   [3:0] waypoints_y_V_address0;
reg    waypoints_y_V_ce0;
reg    waypoints_y_V_we0;
wire   [8:0] waypoints_y_V_d0;
wire   [8:0] waypoints_y_V_q0;
reg   [3:0] waypoints_y_V_address1;
reg    waypoints_y_V_ce1;
wire   [8:0] waypoints_y_V_q1;
reg   [14:0] grid_info_address0;
reg    grid_info_ce0;
reg    grid_info_we0;
reg   [31:0] grid_info_d0;
wire   [31:0] grid_info_q0;
reg   [14:0] grid_info_address1;
reg    grid_info_ce1;
reg    grid_info_we1;
reg   [31:0] grid_info_d1;
wire   [31:0] grid_info_q1;
reg   [10:0] open_set_heap_f_score_V_address0;
reg    open_set_heap_f_score_V_ce0;
reg    open_set_heap_f_score_V_we0;
reg   [10:0] open_set_heap_f_score_V_d0;
wire   [10:0] open_set_heap_f_score_V_q0;
reg   [10:0] open_set_heap_g_score_V_address0;
reg    open_set_heap_g_score_V_ce0;
reg    open_set_heap_g_score_V_we0;
reg   [10:0] open_set_heap_g_score_V_d0;
wire   [10:0] open_set_heap_g_score_V_q0;
reg   [10:0] open_set_heap_x_V_address0;
reg    open_set_heap_x_V_ce0;
reg    open_set_heap_x_V_we0;
reg   [8:0] open_set_heap_x_V_d0;
wire   [8:0] open_set_heap_x_V_q0;
reg   [10:0] open_set_heap_y_V_address0;
reg    open_set_heap_y_V_ce0;
reg    open_set_heap_y_V_we0;
reg   [8:0] open_set_heap_y_V_d0;
wire   [8:0] open_set_heap_y_V_q0;
wire   [1:0] dx_address0;
reg    dx_ce0;
wire   [1:0] dx_q0;
wire   [1:0] dy_address0;
reg    dy_ce0;
wire   [1:0] dy_q0;
reg    MAXI_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    MAXI_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln468_reg_3946;
reg    MAXI_blk_n_AW;
wire    ap_CS_fsm_state134;
reg    MAXI_blk_n_W;
wire    ap_CS_fsm_state135;
reg    MAXI_blk_n_B;
wire    ap_CS_fsm_state140;
wire    ap_CS_fsm_state117;
wire    ap_CS_fsm_state118;
wire    ap_CS_fsm_state123;
wire    ap_CS_fsm_state125;
reg    ap_enable_reg_pp3_iter2;
wire    ap_block_pp3_stage0;
reg   [0:0] icmp_ln522_1_reg_5007;
reg   [0:0] icmp_ln522_1_reg_5007_pp3_iter1_reg;
wire    ap_CS_fsm_state133;
reg   [0:0] or_ln475_1_reg_3968;
reg   [0:0] icmp_ln521_reg_4978;
reg   [0:0] icmp_ln522_reg_4982;
reg    MAXI_AWVALID;
wire    MAXI_AWREADY;
reg   [63:0] MAXI_AWADDR;
reg   [31:0] MAXI_AWLEN;
reg    MAXI_WVALID;
wire    MAXI_WREADY;
reg   [31:0] MAXI_WDATA;
reg    MAXI_ARVALID;
wire    MAXI_ARREADY;
wire    MAXI_RVALID;
reg    MAXI_RREADY;
wire   [31:0] MAXI_RDATA;
wire    MAXI_RLAST;
wire   [0:0] MAXI_RID;
wire   [0:0] MAXI_RUSER;
wire   [1:0] MAXI_RRESP;
wire    MAXI_BVALID;
reg    MAXI_BREADY;
wire   [1:0] MAXI_BRESP;
wire   [0:0] MAXI_BID;
wire   [0:0] MAXI_BUSER;
reg   [13:0] i_reg_1187;
reg   [13:0] i_reg_1187_pp0_iter1_reg;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] i_2_reg_1199;
reg   [9:0] i_15_reg_1682;
reg   [31:0] reg_1813;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state92;
wire    ap_CS_fsm_pp3_stage0;
reg    ap_enable_reg_pp3_iter1;
wire    ap_block_state126_pp3_stage0_iter0;
wire    ap_block_state127_pp3_stage0_iter1;
wire    ap_block_state128_pp3_stage0_iter2;
reg    ap_block_state128_io;
reg    ap_block_pp3_stage0_11001;
reg   [31:0] reg_1818;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state94;
wire    ap_CS_fsm_state113;
reg   [63:0] ram_read_reg_3929;
reg   [63:0] MAXI_addr_reg_3935;
wire   [13:0] i_1_fu_1849_p2;
reg   [13:0] i_1_reg_3941;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln468_fu_1855_p2;
reg   [0:0] icmp_ln468_reg_3946_pp0_iter1_reg;
reg   [31:0] MAXI_addr_read_reg_3950;
reg   [15:0] op2_assign_reg_3955;
wire   [7:0] trunc_ln473_fu_1876_p1;
reg   [7:0] trunc_ln473_reg_3962;
wire   [0:0] or_ln475_1_fu_1917_p2;
wire    ap_CS_fsm_state14;
reg   [63:0] MAXI_addr_1_reg_3972;
wire   [7:0] i_3_fu_1933_p2;
reg   [7:0] i_3_reg_3978;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_state15_pp1_stage0_iter0;
wire    ap_block_state16_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [0:0] icmp_ln481_fu_1939_p2;
reg   [0:0] icmp_ln481_reg_3983;
reg   [8:0] trunc_ln3_reg_3992;
wire    ap_CS_fsm_state17;
wire   [17:0] zext_ln338_fu_1991_p1;
reg   [17:0] zext_ln338_reg_4002;
wire   [17:0] grp_fu_3893_p2;
reg   [17:0] iteration_limit_reg_4012;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln342_fu_1994_p2;
reg   [0:0] icmp_ln342_reg_4017;
wire   [0:0] icmp_ln493_fu_2017_p2;
reg   [0:0] icmp_ln493_reg_4021;
wire    ap_CS_fsm_state21;
wire   [7:0] i_6_fu_2023_p2;
reg   [7:0] i_6_reg_4025;
reg   [3:0] waypoints_x_V_addr_2_reg_4041;
reg   [3:0] waypoints_y_V_addr_2_reg_4047;
reg   [8:0] start_x_V_reg_4053;
wire    ap_CS_fsm_state22;
reg   [8:0] start_y_V_reg_4060;
reg   [8:0] goal_x_V_reg_4067;
reg   [8:0] goal_y_V_reg_4077;
wire   [14:0] or_ln315_1_fu_2057_p2;
reg   [14:0] or_ln315_1_reg_4087;
wire    ap_CS_fsm_state23;
wire   [14:0] add_ln315_fu_2194_p2;
wire    ap_CS_fsm_state30;
wire   [9:0] zext_ln123_1_fu_2229_p1;
reg   [9:0] zext_ln123_1_reg_4100;
wire    ap_CS_fsm_state31;
wire   [9:0] zext_ln123_3_fu_2263_p1;
reg   [9:0] zext_ln123_3_reg_4112;
wire   [0:0] icmp_ln342_1_fu_2303_p2;
reg   [0:0] icmp_ln342_1_reg_4124;
wire    ap_CS_fsm_state32;
wire   [17:0] iteration_1_fu_2308_p2;
reg   [17:0] iteration_1_reg_4128;
wire   [10:0] trunc_ln345_fu_2314_p1;
reg   [10:0] trunc_ln345_reg_4133;
wire   [0:0] grp_fu_1762_p2;
reg   [0:0] icmp_ln345_reg_4138;
wire   [0:0] icmp_ln288_fu_2340_p2;
reg   [0:0] icmp_ln288_reg_4142;
reg   [10:0] current_g_score_V_reg_4146;
wire    ap_CS_fsm_state33;
reg   [8:0] current_x_V_4_reg_4154;
reg   [8:0] current_y_V_4_reg_4169;
wire   [17:0] zext_ln870_fu_2359_p1;
reg   [17:0] zext_ln870_reg_4204;
wire    ap_CS_fsm_state36;
wire   [0:0] and_ln350_fu_2373_p2;
reg   [0:0] and_ln350_reg_4216;
wire   [17:0] grp_fu_3900_p2;
reg   [17:0] mul_ln83_reg_4220;
wire    ap_CS_fsm_state39;
(* use_dsp48 = "no" *) wire   [17:0] idx_fu_2379_p2;
reg   [17:0] idx_reg_4227;
wire    ap_CS_fsm_state40;
reg   [14:0] grid_info_addr_1_reg_4232;
wire   [31:0] or_ln86_fu_2419_p2;
reg   [31:0] or_ln86_reg_4238;
wire    ap_CS_fsm_state41;
wire   [0:0] cmp_i_i239_i_fu_2425_p2;
reg   [0:0] cmp_i_i239_i_reg_4243;
wire    ap_CS_fsm_state42;
wire   [0:0] cmp_i_i233_i_fu_2430_p2;
reg   [0:0] cmp_i_i233_i_reg_4247;
wire   [10:0] n_g_score_V_fu_2435_p2;
reg   [10:0] n_g_score_V_reg_4251;
wire   [8:0] n_y_V_fu_2440_p2;
reg   [8:0] n_y_V_reg_4260;
wire   [0:0] or_ln374_fu_2466_p2;
reg   [0:0] or_ln374_reg_4273;
wire   [17:0] grp_fu_3905_p3;
reg   [17:0] idx_1_reg_4277;
wire    ap_CS_fsm_state45;
wire   [4:0] bit_fu_2472_p1;
reg   [4:0] bit_reg_4283;
reg   [12:0] trunc_ln7_reg_4288;
wire    ap_CS_fsm_state46;
wire   [0:0] trunc_ln70_fu_2503_p1;
reg   [0:0] trunc_ln70_reg_4298;
wire    ap_CS_fsm_state48;
wire   [2:0] trunc_ln77_fu_2516_p1;
reg   [2:0] trunc_ln77_reg_4302;
reg   [14:0] grid_info_addr_2_reg_4307;
wire   [31:0] zext_ln77_fu_2531_p1;
reg   [31:0] zext_ln77_reg_4313;
wire    ap_CS_fsm_state50;
wire   [0:0] trunc_ln78_fu_2541_p1;
reg   [0:0] trunc_ln78_reg_4318;
wire   [10:0] n_f_score_V_fu_2604_p2;
reg   [10:0] n_f_score_V_reg_4322;
wire   [0:0] n_open_fu_2610_p3;
reg   [0:0] n_open_reg_4328;
reg   [15:0] open_set_size_load_2_reg_4332;
reg   [0:0] icmp_ln300_reg_4340;
wire   [15:0] i_8_fu_2623_p2;
reg   [15:0] i_8_reg_4347;
wire    ap_CS_fsm_state51;
wire   [63:0] zext_ln302_fu_2629_p1;
reg   [63:0] zext_ln302_reg_4352;
wire   [0:0] icmp_ln300_1_fu_2618_p2;
wire   [0:0] grp_fu_1776_p2;
reg   [0:0] icmp_ln870_2_reg_4362;
wire    ap_CS_fsm_state52;
wire   [0:0] icmp_ln399_fu_2639_p2;
reg   [0:0] icmp_ln399_reg_4374;
wire    ap_CS_fsm_state54;
wire   [15:0] grp_fu_1787_p2;
wire   [0:0] grp_fu_1781_p2;
wire   [63:0] zext_ln402_fu_2682_p1;
reg   [63:0] zext_ln402_reg_4391;
reg   [10:0] open_set_heap_f_score_V_addr_1_reg_4396;
wire   [0:0] icmp_ln273_fu_2697_p2;
reg   [0:0] icmp_ln273_reg_4401;
wire    ap_CS_fsm_state55;
wire   [15:0] add_ln274_fu_2703_p2;
reg   [15:0] add_ln274_reg_4405;
wire    ap_CS_fsm_state56;
wire   [8:0] n_x_V_fu_2716_p2;
reg   [8:0] n_x_V_reg_4413;
wire    ap_CS_fsm_state57;
wire   [0:0] icmp_ln428_fu_2710_p2;
wire   [0:0] icmp_ln878_fu_2721_p2;
reg   [0:0] icmp_ln878_reg_4423;
wire    ap_CS_fsm_state58;
wire   [0:0] or_ln374_1_fu_2745_p2;
reg   [0:0] or_ln374_1_reg_4427;
wire    ap_CS_fsm_state60;
(* use_dsp48 = "no" *) wire   [17:0] idx_3_fu_2751_p2;
reg   [17:0] idx_3_reg_4431;
wire   [4:0] bit_1_fu_2756_p1;
reg   [4:0] bit_1_reg_4437;
wire   [0:0] trunc_ln70_1_fu_2790_p1;
reg   [0:0] trunc_ln70_1_reg_4447;
wire    ap_CS_fsm_state62;
wire   [2:0] trunc_ln77_1_fu_2803_p1;
reg   [2:0] trunc_ln77_1_reg_4451;
reg   [14:0] grid_info_addr_4_reg_4456;
wire   [31:0] zext_ln77_1_fu_2818_p1;
reg   [31:0] zext_ln77_1_reg_4462;
wire    ap_CS_fsm_state64;
wire   [0:0] trunc_ln78_1_fu_2828_p1;
reg   [0:0] trunc_ln78_1_reg_4468;
wire   [10:0] n_f_score_V_1_fu_2891_p2;
reg   [10:0] n_f_score_V_1_reg_4472;
wire   [0:0] n_open_1_fu_2897_p3;
reg   [0:0] n_open_1_reg_4478;
reg   [15:0] open_set_size_load_4_reg_4482;
reg   [0:0] icmp_ln300_2_reg_4490;
wire   [15:0] i_10_fu_2910_p2;
reg   [15:0] i_10_reg_4497;
wire    ap_CS_fsm_state65;
wire   [63:0] zext_ln302_1_fu_2916_p1;
reg   [63:0] zext_ln302_1_reg_4502;
wire   [0:0] icmp_ln300_3_fu_2905_p2;
wire   [0:0] icmp_ln870_4_fu_2921_p2;
reg   [0:0] icmp_ln870_4_reg_4512;
wire    ap_CS_fsm_state66;
wire   [0:0] icmp_ln399_1_fu_2926_p2;
reg   [0:0] icmp_ln399_1_reg_4524;
wire    ap_CS_fsm_state68;
wire   [63:0] zext_ln402_1_fu_2969_p1;
reg   [63:0] zext_ln402_1_reg_4541;
reg   [10:0] open_set_heap_f_score_V_addr_4_reg_4546;
wire   [0:0] icmp_ln273_1_fu_2984_p2;
reg   [0:0] icmp_ln273_1_reg_4551;
wire    ap_CS_fsm_state69;
wire   [15:0] add_ln274_1_fu_2990_p2;
reg   [15:0] add_ln274_1_reg_4555;
wire    ap_CS_fsm_state70;
wire   [8:0] n_y_V_1_fu_3003_p2;
reg   [8:0] n_y_V_1_reg_4563;
wire    ap_CS_fsm_state71;
wire   [0:0] icmp_ln428_1_fu_2997_p2;
wire   [0:0] or_ln374_2_fu_3029_p2;
reg   [0:0] or_ln374_2_reg_4576;
wire   [0:0] icmp_ln878_1_fu_3035_p2;
reg   [0:0] icmp_ln878_1_reg_4580;
wire    ap_CS_fsm_state72;
wire   [31:0] or_ln118_1_fu_3045_p2;
reg   [31:0] or_ln118_1_reg_4584;
wire   [17:0] grp_fu_3913_p3;
reg   [17:0] idx_4_reg_4589;
wire    ap_CS_fsm_state76;
wire   [4:0] bit_2_fu_3051_p1;
reg   [4:0] bit_2_reg_4595;
reg   [12:0] trunc_ln68_2_reg_4600;
wire    ap_CS_fsm_state77;
wire   [0:0] trunc_ln70_2_fu_3082_p1;
reg   [0:0] trunc_ln70_2_reg_4610;
wire    ap_CS_fsm_state79;
wire   [2:0] trunc_ln77_2_fu_3095_p1;
reg   [2:0] trunc_ln77_2_reg_4614;
reg   [14:0] grid_info_addr_5_reg_4619;
wire   [31:0] zext_ln77_2_fu_3110_p1;
reg   [31:0] zext_ln77_2_reg_4625;
wire    ap_CS_fsm_state81;
wire   [0:0] trunc_ln78_2_fu_3120_p1;
reg   [0:0] trunc_ln78_2_reg_4631;
wire   [10:0] n_f_score_V_2_fu_3183_p2;
reg   [10:0] n_f_score_V_2_reg_4635;
wire   [0:0] n_open_2_fu_3189_p3;
reg   [0:0] n_open_2_reg_4641;
reg   [15:0] open_set_size_load_6_reg_4645;
reg   [0:0] icmp_ln300_4_reg_4653;
wire   [15:0] i_12_fu_3202_p2;
reg   [15:0] i_12_reg_4660;
wire    ap_CS_fsm_state82;
wire   [63:0] zext_ln302_2_fu_3208_p1;
reg   [63:0] zext_ln302_2_reg_4665;
wire   [0:0] icmp_ln300_5_fu_3197_p2;
reg   [0:0] icmp_ln870_6_reg_4675;
wire    ap_CS_fsm_state83;
wire   [0:0] icmp_ln399_2_fu_3218_p2;
reg   [0:0] icmp_ln399_2_reg_4687;
wire    ap_CS_fsm_state85;
wire   [63:0] zext_ln402_2_fu_3261_p1;
reg   [63:0] zext_ln402_2_reg_4704;
reg   [10:0] open_set_heap_f_score_V_addr_7_reg_4709;
wire   [0:0] icmp_ln273_2_fu_3276_p2;
reg   [0:0] icmp_ln273_2_reg_4714;
wire    ap_CS_fsm_state86;
wire   [15:0] add_ln274_2_fu_3282_p2;
reg   [15:0] add_ln274_2_reg_4718;
wire    ap_CS_fsm_state87;
wire   [8:0] n_x_V_2_fu_3295_p2;
reg   [8:0] n_x_V_2_reg_4726;
wire    ap_CS_fsm_state88;
wire   [0:0] icmp_ln428_2_fu_3289_p2;
wire   [0:0] or_ln374_3_fu_3317_p2;
reg   [0:0] or_ln374_3_reg_4735;
wire   [0:0] icmp_ln878_2_fu_3323_p2;
reg   [0:0] icmp_ln878_2_reg_4739;
wire    ap_CS_fsm_state89;
wire   [31:0] or_ln118_3_fu_3333_p2;
reg   [31:0] or_ln118_3_reg_4743;
(* use_dsp48 = "no" *) wire   [17:0] idx_5_fu_3342_p2;
reg   [17:0] idx_5_reg_4748;
wire    ap_CS_fsm_state91;
wire   [4:0] bit_3_fu_3347_p1;
reg   [4:0] bit_3_reg_4754;
wire   [2:0] trunc_ln77_3_fu_3394_p1;
reg   [2:0] trunc_ln77_3_reg_4767;
wire    ap_CS_fsm_state93;
wire   [0:0] trunc_ln70_3_fu_3381_p1;
reg   [14:0] grid_info_addr_6_reg_4772;
wire   [31:0] zext_ln77_3_fu_3409_p1;
reg   [31:0] zext_ln77_3_reg_4778;
wire    ap_CS_fsm_state95;
wire   [10:0] n_f_score_V_3_fu_3482_p2;
reg   [10:0] n_f_score_V_3_reg_4787;
wire   [0:0] trunc_ln78_3_fu_3419_p1;
wire   [0:0] n_open_3_fu_3488_p3;
reg   [0:0] n_open_3_reg_4793;
reg   [15:0] open_set_size_load_8_reg_4797;
reg   [0:0] icmp_ln300_6_reg_4805;
wire   [15:0] i_14_fu_3501_p2;
reg   [15:0] i_14_reg_4812;
wire    ap_CS_fsm_state96;
wire   [63:0] zext_ln302_3_fu_3507_p1;
reg   [63:0] zext_ln302_3_reg_4817;
wire   [0:0] icmp_ln300_7_fu_3496_p2;
wire   [0:0] icmp_ln870_8_fu_3512_p2;
reg   [0:0] icmp_ln870_8_reg_4827;
wire    ap_CS_fsm_state97;
wire   [0:0] icmp_ln273_3_fu_3570_p2;
reg   [0:0] icmp_ln273_3_reg_4845;
wire    ap_CS_fsm_state99;
wire   [0:0] icmp_ln399_3_fu_3517_p2;
wire   [63:0] zext_ln402_3_fu_3576_p1;
reg   [63:0] zext_ln402_3_reg_4849;
reg   [10:0] open_set_heap_f_score_V_addr_10_reg_4854;
wire   [15:0] add_ln274_3_fu_3581_p2;
reg   [15:0] add_ln274_3_reg_4859;
wire    ap_CS_fsm_state100;
wire   [31:0] add_ln500_fu_3597_p2;
wire    ap_CS_fsm_state102;
reg   [63:0] MAXI_addr_2_reg_4872;
wire   [0:0] icmp_ln878_3_fu_3613_p2;
reg   [0:0] icmp_ln878_3_reg_4878;
wire    ap_CS_fsm_state103;
wire   [31:0] or_ln118_5_fu_3623_p2;
reg   [31:0] or_ln118_5_reg_4882;
wire   [19:0] total_length_2_fu_3642_p2;
reg   [19:0] total_length_2_reg_4887;
wire    ap_CS_fsm_state107;
wire   [0:0] icmp_ln505_fu_3660_p2;
reg   [0:0] icmp_ln505_reg_4896;
wire   [0:0] icmp_ln499_fu_3654_p2;
wire   [11:0] add_ln507_fu_3666_p2;
reg   [11:0] add_ln507_reg_4900;
wire   [13:0] path_index_fu_3672_p2;
reg   [13:0] path_index_reg_4905;
wire    ap_CS_fsm_state108;
wire   [11:0] add_ln507_1_fu_3678_p2;
reg   [11:0] add_ln507_1_reg_4920;
wire    ap_CS_fsm_state109;
wire   [0:0] icmp_ln507_fu_3684_p2;
wire    ap_CS_fsm_state111;
wire   [17:0] grp_fu_3921_p3;
reg   [17:0] idx_2_reg_4938;
wire    ap_CS_fsm_state112;
wire    ap_CS_fsm_state114;
wire   [8:0] current_x_V_3_fu_3791_p2;
wire    ap_CS_fsm_state115;
wire   [8:0] current_y_V_3_fu_3801_p2;
wire   [31:0] select_ln444_fu_3807_p3;
wire    ap_CS_fsm_state116;
wire   [31:0] zext_ln491_fu_3815_p1;
reg   [31:0] zext_ln491_reg_4973;
wire   [0:0] icmp_ln521_fu_3820_p2;
wire   [0:0] icmp_ln522_fu_3826_p2;
wire   [9:0] trunc_ln522_fu_3832_p1;
reg   [9:0] trunc_ln522_reg_4986;
reg   [63:0] MAXI_addr_3_reg_4991;
wire   [31:0] add_ln527_fu_3861_p2;
wire    ap_CS_fsm_state124;
wire   [9:0] add_ln522_1_fu_3867_p2;
reg    ap_enable_reg_pp3_iter0;
wire   [0:0] icmp_ln522_1_fu_3873_p2;
wire    ap_CS_fsm_state8;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state9;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state15;
reg    ap_enable_reg_pp1_iter1;
reg    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state126;
wire    grp_os_sift_down_fu_1711_ap_start;
wire    grp_os_sift_down_fu_1711_ap_done;
wire    grp_os_sift_down_fu_1711_ap_idle;
wire    grp_os_sift_down_fu_1711_ap_ready;
wire   [10:0] grp_os_sift_down_fu_1711_open_set_heap_f_score_V_address0;
wire    grp_os_sift_down_fu_1711_open_set_heap_f_score_V_ce0;
wire    grp_os_sift_down_fu_1711_open_set_heap_f_score_V_we0;
wire   [10:0] grp_os_sift_down_fu_1711_open_set_heap_f_score_V_d0;
wire   [10:0] grp_os_sift_down_fu_1711_open_set_heap_g_score_V_address0;
wire    grp_os_sift_down_fu_1711_open_set_heap_g_score_V_ce0;
wire    grp_os_sift_down_fu_1711_open_set_heap_g_score_V_we0;
wire   [10:0] grp_os_sift_down_fu_1711_open_set_heap_g_score_V_d0;
wire   [10:0] grp_os_sift_down_fu_1711_open_set_heap_x_V_address0;
wire    grp_os_sift_down_fu_1711_open_set_heap_x_V_ce0;
wire    grp_os_sift_down_fu_1711_open_set_heap_x_V_we0;
wire   [8:0] grp_os_sift_down_fu_1711_open_set_heap_x_V_d0;
wire   [10:0] grp_os_sift_down_fu_1711_open_set_heap_y_V_address0;
wire    grp_os_sift_down_fu_1711_open_set_heap_y_V_ce0;
wire    grp_os_sift_down_fu_1711_open_set_heap_y_V_we0;
wire   [8:0] grp_os_sift_down_fu_1711_open_set_heap_y_V_d0;
wire    grp_os_sift_up_fu_1725_ap_start;
wire    grp_os_sift_up_fu_1725_ap_done;
wire    grp_os_sift_up_fu_1725_ap_idle;
wire    grp_os_sift_up_fu_1725_ap_ready;
reg   [15:0] grp_os_sift_up_fu_1725_idx;
wire   [10:0] grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0;
wire    grp_os_sift_up_fu_1725_open_set_heap_f_score_V_ce0;
wire    grp_os_sift_up_fu_1725_open_set_heap_f_score_V_we0;
wire   [10:0] grp_os_sift_up_fu_1725_open_set_heap_f_score_V_d0;
wire   [10:0] grp_os_sift_up_fu_1725_open_set_heap_g_score_V_address0;
wire    grp_os_sift_up_fu_1725_open_set_heap_g_score_V_ce0;
wire    grp_os_sift_up_fu_1725_open_set_heap_g_score_V_we0;
wire   [10:0] grp_os_sift_up_fu_1725_open_set_heap_g_score_V_d0;
wire   [10:0] grp_os_sift_up_fu_1725_open_set_heap_x_V_address0;
wire    grp_os_sift_up_fu_1725_open_set_heap_x_V_ce0;
wire    grp_os_sift_up_fu_1725_open_set_heap_x_V_we0;
wire   [8:0] grp_os_sift_up_fu_1725_open_set_heap_x_V_d0;
wire   [10:0] grp_os_sift_up_fu_1725_open_set_heap_y_V_address0;
wire    grp_os_sift_up_fu_1725_open_set_heap_y_V_ce0;
wire    grp_os_sift_up_fu_1725_open_set_heap_y_V_we0;
wire   [8:0] grp_os_sift_up_fu_1725_open_set_heap_y_V_d0;
reg   [13:0] ap_phi_mux_i_phi_fu_1191_p4;
reg   [7:0] ap_phi_mux_i_2_phi_fu_1203_p4;
wire    ap_block_pp1_stage0;
reg   [19:0] total_length_reg_1211;
reg   [7:0] i_4_reg_1223;
reg   [14:0] i_5_0_reg_1234;
reg   [31:0] error_flag_1_reg_1246;
wire    ap_CS_fsm_state106;
reg   [17:0] iteration_reg_1258;
reg   [15:0] i_7_reg_1269;
wire    ap_CS_fsm_state53;
wire   [0:0] icmp_ln870_3_fu_2634_p2;
reg   [15:0] existing_idx_ph_reg_1281;
reg   [15:0] ap_phi_mux_existing_idx_phi_fu_1294_p4;
reg   [15:0] existing_idx_reg_1291;
reg   [31:0] error_flag_2_reg_1302;
reg   [15:0] empty_35_reg_1315;
reg   [31:0] ap_phi_mux_error_flag_3_phi_fu_1328_p12;
reg   [31:0] error_flag_3_reg_1325;
reg    ap_predicate_op534_call_state57;
reg    ap_predicate_op538_call_state57;
reg    ap_block_state57_on_subcall_done;
reg   [15:0] i_9_reg_1349;
wire    ap_CS_fsm_state67;
wire   [0:0] grp_fu_1808_p2;
reg   [15:0] existing_idx_1_ph_reg_1361;
reg   [15:0] ap_phi_mux_existing_idx_1_phi_fu_1374_p4;
reg   [15:0] existing_idx_1_reg_1371;
reg   [31:0] error_flag_4_reg_1382;
reg   [15:0] empty_40_reg_1395;
reg   [31:0] ap_phi_mux_error_flag_5_phi_fu_1408_p12;
reg   [31:0] error_flag_5_reg_1405;
reg    ap_predicate_op664_call_state71;
reg    ap_predicate_op668_call_state71;
reg    ap_block_state71_on_subcall_done;
reg   [15:0] i_11_reg_1429;
wire    ap_CS_fsm_state84;
wire   [0:0] icmp_ln870_7_fu_3213_p2;
reg   [15:0] existing_idx_2_ph_reg_1441;
reg   [15:0] ap_phi_mux_existing_idx_2_phi_fu_1454_p4;
reg   [15:0] existing_idx_2_reg_1451;
reg   [31:0] error_flag_6_reg_1462;
reg   [15:0] empty_41_reg_1475;
wire   [31:0] ap_phi_mux_error_flag_7_phi_fu_1488_p10;
reg   [31:0] error_flag_7_reg_1485;
reg    ap_predicate_op800_call_state88;
reg    ap_predicate_op804_call_state88;
reg    ap_block_state88_on_subcall_done;
reg   [15:0] i_13_reg_1506;
wire    ap_CS_fsm_state98;
reg   [15:0] existing_idx_3_ph_reg_1518;
reg   [15:0] ap_phi_mux_existing_idx_3_phi_fu_1531_p4;
reg   [15:0] existing_idx_3_reg_1528;
reg   [31:0] error_flag_8_reg_1539;
reg   [15:0] ap_phi_mux_empty_42_phi_fu_1554_p4;
reg   [15:0] empty_42_reg_1551;
reg   [31:0] p_ph_reg_1561;
wire    ap_CS_fsm_state101;
reg    ap_block_state101_on_subcall_done;
wire   [0:0] icmp_ln428_3_fu_3588_p2;
reg   [19:0] ap_phi_mux_add42668_phi_fu_1581_p6;
reg   [19:0] add42668_reg_1578;
reg   [31:0] ap_phi_mux_empty_36_phi_fu_1595_p6;
reg   [31:0] empty_36_reg_1592;
reg   [31:0] error_flag_9_reg_1605;
wire    ap_CS_fsm_state105;
reg    ap_block_state105_on_subcall_done;
reg   [11:0] i_5_reg_1627;
reg   [8:0] current_y_V_1_reg_1638;
reg   [8:0] current_x_V_1_reg_1648;
reg   [19:0] total_length_1_reg_1658;
wire   [31:0] ap_phi_mux_empty_37_phi_fu_1674_p4;
reg   [31:0] empty_37_reg_1670;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_1697_p8;
reg   [31:0] storemerge_reg_1693;
reg    ap_predicate_op1074_writeresp_state133;
reg    ap_block_state133;
reg    grp_os_sift_down_fu_1711_ap_start_reg;
wire    ap_CS_fsm_state35;
reg    grp_os_sift_up_fu_1725_ap_start_reg;
wire    ap_CS_fsm_state59;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state104;
wire   [63:0] zext_ln469_fu_1861_p1;
wire   [63:0] zext_ln482_fu_1954_p1;
wire   [63:0] zext_ln483_fu_1970_p1;
wire   [63:0] zext_ln496_fu_2029_p1;
wire   [63:0] zext_ln496_1_fu_2035_p1;
wire   [63:0] i_5_0_cast_fu_2041_p1;
wire   [63:0] zext_ln318_fu_2052_p1;
wire   [63:0] zext_ln315_fu_2069_p1;
wire    ap_CS_fsm_state24;
wire   [63:0] zext_ln318_1_fu_2079_p1;
wire   [63:0] zext_ln318_2_fu_2090_p1;
wire    ap_CS_fsm_state25;
wire   [63:0] zext_ln318_3_fu_2101_p1;
wire   [63:0] zext_ln318_4_fu_2112_p1;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln318_5_fu_2123_p1;
wire   [63:0] zext_ln318_6_fu_2134_p1;
wire    ap_CS_fsm_state27;
wire   [63:0] zext_ln318_7_fu_2145_p1;
wire   [63:0] zext_ln318_8_fu_2156_p1;
wire    ap_CS_fsm_state28;
wire   [63:0] zext_ln318_9_fu_2167_p1;
wire   [63:0] zext_ln318_10_fu_2178_p1;
wire    ap_CS_fsm_state29;
wire   [63:0] zext_ln318_11_fu_2189_p1;
wire   [63:0] zext_ln318_12_fu_2206_p1;
wire   [63:0] zext_ln318_13_fu_2217_p1;
wire   [63:0] zext_ln283_fu_2351_p1;
wire   [63:0] zext_ln86_fu_2393_p1;
wire   [63:0] zext_ln70_fu_2489_p1;
wire   [63:0] zext_ln78_fu_2519_p1;
wire   [63:0] zext_ln267_fu_2660_p1;
wire   [63:0] zext_ln261_fu_2674_p1;
wire   [63:0] zext_ln70_1_fu_2776_p1;
wire   [63:0] zext_ln78_1_fu_2806_p1;
wire   [63:0] zext_ln267_1_fu_2947_p1;
wire   [63:0] zext_ln261_1_fu_2961_p1;
wire   [63:0] zext_ln70_2_fu_3068_p1;
wire   [63:0] zext_ln78_2_fu_3098_p1;
wire   [63:0] zext_ln267_2_fu_3239_p1;
wire   [63:0] zext_ln261_2_fu_3253_p1;
wire   [63:0] zext_ln70_3_fu_3367_p1;
wire   [63:0] zext_ln78_3_fu_3397_p1;
wire   [63:0] zext_ln267_3_fu_3538_p1;
wire   [63:0] zext_ln261_3_fu_3552_p1;
wire   [63:0] zext_ln511_2_fu_3721_p1;
wire   [63:0] zext_ln110_fu_3739_p1;
wire   [63:0] zext_ln534_fu_3781_p1;
wire   [63:0] zext_ln524_fu_3888_p1;
wire  signed [63:0] sext_ln468_fu_1833_p1;
wire  signed [63:0] sext_ln476_fu_1923_p1;
wire  signed [63:0] sext_ln519_fu_3603_p1;
wire  signed [63:0] sext_ln522_fu_3851_p1;
wire    ap_block_pp3_stage0_01001;
wire   [15:0] add_ln284_fu_2318_p2;
wire    ap_CS_fsm_state12;
wire   [31:0] zext_ln511_3_fu_3711_p1;
wire   [31:0] or_ln102_fu_2649_p2;
wire   [31:0] or_ln118_fu_2936_p2;
wire   [31:0] or_ln118_2_fu_3228_p2;
wire   [31:0] or_ln118_4_fu_3527_p2;
wire   [10:0] h_start_V_fu_2290_p2;
wire    ap_CS_fsm_state34;
wire   [63:0] grp_fu_1742_p2;
wire   [61:0] trunc_ln_fu_1823_p4;
wire   [8:0] zext_ln475_fu_1896_p1;
wire   [8:0] add_ln475_fu_1899_p2;
wire   [0:0] icmp_ln475_1_fu_1891_p2;
wire   [0:0] icmp_ln475_2_fu_1905_p2;
wire   [0:0] or_ln475_fu_1911_p2;
wire   [0:0] icmp_ln475_fu_1886_p2;
wire   [61:0] grp_fu_1747_p4;
wire   [8:0] zext_ln481_fu_1944_p1;
wire   [8:0] add_ln482_fu_1948_p2;
wire   [8:0] zext_ln493_1_fu_2007_p1;
wire   [8:0] zext_ln493_fu_1999_p1;
wire   [8:0] add_ln493_fu_2011_p2;
wire   [14:0] or_ln315_fu_2046_p2;
wire   [14:0] or_ln315_2_fu_2073_p2;
wire   [14:0] or_ln315_3_fu_2084_p2;
wire   [14:0] or_ln315_4_fu_2095_p2;
wire   [14:0] or_ln315_5_fu_2106_p2;
wire   [14:0] or_ln315_6_fu_2117_p2;
wire   [14:0] or_ln315_7_fu_2128_p2;
wire   [14:0] or_ln315_8_fu_2139_p2;
wire   [14:0] or_ln315_9_fu_2150_p2;
wire   [14:0] or_ln315_10_fu_2161_p2;
wire   [14:0] or_ln315_11_fu_2172_p2;
wire   [14:0] or_ln315_12_fu_2183_p2;
wire   [14:0] or_ln315_13_fu_2200_p2;
wire   [14:0] or_ln315_14_fu_2211_p2;
wire   [9:0] zext_ln123_fu_2226_p1;
wire   [0:0] icmp_ln123_fu_2222_p2;
wire   [9:0] sub_ln123_fu_2232_p2;
wire   [9:0] sub_ln123_1_fu_2238_p2;
wire   [9:0] select_ln123_fu_2244_p3;
wire   [9:0] zext_ln123_2_fu_2260_p1;
wire   [0:0] icmp_ln123_1_fu_2256_p2;
wire   [9:0] sub_ln123_2_fu_2266_p2;
wire   [9:0] sub_ln123_3_fu_2272_p2;
wire   [9:0] select_ln123_1_fu_2278_p3;
wire  signed [10:0] sext_ln300_fu_2286_p1;
wire  signed [10:0] sext_ln123_fu_2252_p1;
wire   [14:0] tmp_1_fu_2330_p4;
wire   [10:0] add_ln283_fu_2346_p2;
wire   [0:0] icmp_ln870_fu_2362_p2;
wire   [0:0] icmp_ln870_1_fu_2369_p2;
wire   [14:0] word_fu_2383_p4;
wire   [2:0] trunc_ln85_fu_2398_p1;
wire   [4:0] offset_fu_2401_p3;
wire   [31:0] zext_ln85_fu_2409_p1;
wire   [31:0] shl_ln86_fu_2413_p2;
wire   [0:0] grp_fu_1768_p2;
wire   [0:0] icmp_ln882_1_fu_2455_p2;
wire   [0:0] xor_ln882_fu_2445_p2;
wire   [0:0] xor_ln882_1_fu_2460_p2;
wire   [12:0] add_ln70_fu_2484_p2;
wire   [31:0] zext_ln69_fu_2494_p1;
wire   [31:0] lshr_ln70_fu_2497_p2;
wire   [14:0] word_2_fu_2507_p4;
wire   [4:0] offset_1_fu_2524_p3;
wire   [31:0] lshr_ln78_fu_2535_p2;
wire   [9:0] zext_ln123_4_fu_2545_p1;
wire   [0:0] grp_fu_1772_p2;
wire   [9:0] sub_ln123_4_fu_2548_p2;
wire   [9:0] sub_ln123_5_fu_2553_p2;
wire   [9:0] select_ln123_2_fu_2558_p3;
wire   [9:0] zext_ln123_5_fu_2574_p1;
wire   [0:0] icmp_ln123_3_fu_2570_p2;
wire   [9:0] sub_ln123_6_fu_2577_p2;
wire   [9:0] sub_ln123_7_fu_2582_p2;
wire   [9:0] select_ln123_3_fu_2587_p3;
wire  signed [10:0] sext_ln391_fu_2595_p1;
wire   [10:0] add_ln208_fu_2599_p2;
wire  signed [10:0] sext_ln123_1_fu_2566_p1;
wire   [31:0] shl_ln102_fu_2644_p2;
wire   [10:0] trunc_ln260_fu_2656_p1;
wire   [10:0] add_ln261_fu_2668_p2;
wire   [14:0] tmp_3_fu_2687_p4;
wire   [0:0] icmp_ln882_2_fu_2729_p2;
wire   [0:0] grp_fu_1800_p2;
wire   [0:0] xor_ln882_2_fu_2733_p2;
wire   [0:0] xor_ln882_3_fu_2739_p2;
wire   [17:0] zext_ln882_1_fu_2726_p1;
wire   [12:0] trunc_ln68_1_fu_2760_p4;
wire   [12:0] add_ln70_1_fu_2770_p2;
wire   [31:0] zext_ln69_1_fu_2781_p1;
wire   [31:0] lshr_ln70_1_fu_2784_p2;
wire   [14:0] word_5_fu_2794_p4;
wire   [4:0] offset_3_fu_2811_p3;
wire   [31:0] lshr_ln78_1_fu_2822_p2;
wire   [9:0] zext_ln123_6_fu_2836_p1;
wire   [0:0] icmp_ln123_4_fu_2832_p2;
wire   [9:0] sub_ln123_8_fu_2839_p2;
wire   [9:0] sub_ln123_9_fu_2844_p2;
wire   [9:0] select_ln123_4_fu_2849_p3;
wire   [9:0] zext_ln123_7_fu_2861_p1;
wire   [0:0] grp_fu_1804_p2;
wire   [9:0] sub_ln123_10_fu_2864_p2;
wire   [9:0] sub_ln123_11_fu_2869_p2;
wire   [9:0] select_ln123_5_fu_2874_p3;
wire  signed [10:0] sext_ln391_1_fu_2882_p1;
wire   [10:0] add_ln208_2_fu_2886_p2;
wire  signed [10:0] sext_ln123_2_fu_2857_p1;
wire   [31:0] shl_ln102_1_fu_2931_p2;
wire   [10:0] trunc_ln260_1_fu_2943_p1;
wire   [10:0] add_ln261_1_fu_2955_p2;
wire   [14:0] tmp_5_fu_2974_p4;
wire   [0:0] icmp_ln882_5_fu_3018_p2;
wire   [0:0] xor_ln882_4_fu_3008_p2;
wire   [0:0] xor_ln882_5_fu_3023_p2;
wire   [31:0] shl_ln118_fu_3040_p2;
wire   [12:0] add_ln70_2_fu_3063_p2;
wire   [31:0] zext_ln69_2_fu_3073_p1;
wire   [31:0] lshr_ln70_2_fu_3076_p2;
wire   [14:0] word_7_fu_3086_p4;
wire   [4:0] offset_4_fu_3103_p3;
wire   [31:0] lshr_ln78_2_fu_3114_p2;
wire   [9:0] zext_ln123_8_fu_3124_p1;
wire   [9:0] sub_ln123_12_fu_3127_p2;
wire   [9:0] sub_ln123_13_fu_3132_p2;
wire   [9:0] select_ln123_6_fu_3137_p3;
wire   [9:0] zext_ln123_9_fu_3153_p1;
wire   [0:0] icmp_ln123_7_fu_3149_p2;
wire   [9:0] sub_ln123_14_fu_3156_p2;
wire   [9:0] sub_ln123_15_fu_3161_p2;
wire   [9:0] select_ln123_7_fu_3166_p3;
wire  signed [10:0] sext_ln391_2_fu_3174_p1;
wire   [10:0] add_ln208_4_fu_3178_p2;
wire  signed [10:0] sext_ln123_3_fu_3145_p1;
wire   [31:0] shl_ln102_2_fu_3223_p2;
wire   [10:0] trunc_ln260_2_fu_3235_p1;
wire   [10:0] add_ln261_2_fu_3247_p2;
wire   [14:0] tmp_7_fu_3266_p4;
wire   [0:0] icmp_ln882_6_fu_3300_p2;
wire   [0:0] xor_ln882_6_fu_3305_p2;
wire   [0:0] xor_ln882_7_fu_3311_p2;
wire   [31:0] shl_ln118_1_fu_3328_p2;
wire   [17:0] zext_ln882_3_fu_3339_p1;
wire   [12:0] trunc_ln68_3_fu_3351_p4;
wire   [12:0] add_ln70_3_fu_3361_p2;
wire   [31:0] zext_ln69_3_fu_3372_p1;
wire   [31:0] lshr_ln70_3_fu_3375_p2;
wire   [14:0] word_9_fu_3385_p4;
wire   [4:0] offset_5_fu_3402_p3;
wire   [31:0] lshr_ln78_3_fu_3413_p2;
wire   [9:0] zext_ln123_10_fu_3427_p1;
wire   [0:0] icmp_ln123_8_fu_3423_p2;
wire   [9:0] sub_ln123_16_fu_3430_p2;
wire   [9:0] sub_ln123_17_fu_3435_p2;
wire   [9:0] select_ln123_8_fu_3440_p3;
wire   [9:0] zext_ln123_11_fu_3452_p1;
wire   [9:0] sub_ln123_18_fu_3455_p2;
wire   [9:0] sub_ln123_19_fu_3460_p2;
wire   [9:0] select_ln123_9_fu_3465_p3;
wire  signed [10:0] sext_ln391_3_fu_3473_p1;
wire   [10:0] add_ln208_6_fu_3477_p2;
wire  signed [10:0] sext_ln123_4_fu_3448_p1;
wire   [31:0] shl_ln102_3_fu_3522_p2;
wire   [10:0] trunc_ln260_3_fu_3534_p1;
wire   [10:0] add_ln261_3_fu_3546_p2;
wire   [14:0] tmp_9_fu_3560_p4;
wire   [31:0] zext_ln496_3_fu_3594_p1;
wire   [31:0] shl_ln118_2_fu_3618_p2;
wire   [19:0] zext_ln496_2_fu_3632_p1;
wire   [13:0] zext_ln497_fu_3639_p1;
wire   [13:0] trunc_ln497_fu_3635_p1;
wire   [11:0] zext_ln351_fu_3629_p1;
wire   [13:0] add_ln491_fu_3648_p2;
wire   [10:0] trunc_ln509_fu_3689_p1;
wire   [24:0] tmp_fu_3701_p4;
wire   [13:0] zext_ln509_fu_3693_p1;
wire   [13:0] sub_ln511_fu_3716_p2;
wire   [14:0] word_3_fu_3730_p4;
wire   [2:0] trunc_ln109_fu_3744_p1;
wire   [4:0] offset_2_fu_3747_p3;
wire   [31:0] zext_ln109_fu_3755_p1;
wire   [31:0] lshr_ln110_fu_3759_p2;
wire   [1:0] trunc_ln1_fu_3765_p4;
wire   [1:0] back_dir_fu_3775_p2;
wire  signed [8:0] sext_ln691_fu_3787_p1;
wire  signed [8:0] sext_ln691_1_fu_3797_p1;
wire   [63:0] add_ln522_fu_3836_p2;
wire   [61:0] trunc_ln6_fu_3841_p4;
wire   [13:0] zext_ln524_1_fu_3878_p1;
wire   [13:0] add_ln524_fu_3882_p2;
wire   [15:0] grp_fu_3893_p0;
wire   [15:0] grp_fu_3893_p1;
wire   [15:0] grp_fu_3900_p0;
wire   [8:0] grp_fu_3900_p1;
wire   [15:0] grp_fu_3905_p0;
wire   [8:0] grp_fu_3905_p1;
wire   [8:0] grp_fu_3905_p2;
wire    ap_CS_fsm_state44;
wire   [15:0] grp_fu_3913_p0;
wire   [8:0] grp_fu_3913_p1;
wire   [8:0] grp_fu_3913_p2;
wire    ap_CS_fsm_state75;
wire   [15:0] grp_fu_3921_p0;
wire   [8:0] grp_fu_3921_p1;
wire   [8:0] grp_fu_3921_p2;
wire   [0:0] icmp_ln315_fu_2063_p2;
reg    ap_block_state36_on_subcall_done;
reg    grp_fu_3900_ce;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
reg    grp_fu_3913_ce;
wire    ap_CS_fsm_state74;
reg   [134:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
wire   [17:0] grp_fu_3900_p10;
wire   [17:0] grp_fu_3905_p10;
wire   [17:0] grp_fu_3913_p10;
wire   [17:0] grp_fu_3921_p10;
wire   [17:0] grp_fu_3921_p20;
reg    ap_condition_1995;
reg    ap_condition_1999;
reg    ap_condition_1768;
reg    ap_condition_1755;
reg    ap_condition_1863;
reg    ap_condition_1850;
reg    ap_condition_1724;
reg    ap_condition_956;
reg    ap_condition_1813;
reg    ap_condition_1104;
reg    ap_condition_1908;
reg    ap_condition_1254;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 135'd1;
#0 open_set_size = 16'd0;
#0 waypoint_count = 8'd0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp3_iter2 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 grp_os_sift_down_fu_1711_ap_start_reg = 1'b0;
#0 grp_os_sift_up_fu_1725_ap_start_reg = 1'b0;
end

toplevel_local_ram #(
    .DataWidth( 32 ),
    .AddressRange( 8631 ),
    .AddressWidth( 14 ))
local_ram_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(local_ram_address0),
    .ce0(local_ram_ce0),
    .we0(local_ram_we0),
    .d0(local_ram_d0),
    .q0(local_ram_q0)
);

toplevel_waypoints_x_V #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
waypoints_x_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(waypoints_x_V_address0),
    .ce0(waypoints_x_V_ce0),
    .we0(waypoints_x_V_we0),
    .d0(waypoints_x_V_d0),
    .q0(waypoints_x_V_q0),
    .address1(waypoints_x_V_address1),
    .ce1(waypoints_x_V_ce1),
    .q1(waypoints_x_V_q1)
);

toplevel_waypoints_x_V #(
    .DataWidth( 9 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
waypoints_y_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(waypoints_y_V_address0),
    .ce0(waypoints_y_V_ce0),
    .we0(waypoints_y_V_we0),
    .d0(waypoints_y_V_d0),
    .q0(waypoints_y_V_q0),
    .address1(waypoints_y_V_address1),
    .ce1(waypoints_y_V_ce1),
    .q1(waypoints_y_V_q1)
);

toplevel_grid_info #(
    .DataWidth( 32 ),
    .AddressRange( 31250 ),
    .AddressWidth( 15 ))
grid_info_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grid_info_address0),
    .ce0(grid_info_ce0),
    .we0(grid_info_we0),
    .d0(grid_info_d0),
    .q0(grid_info_q0),
    .address1(grid_info_address1),
    .ce1(grid_info_ce1),
    .we1(grid_info_we1),
    .d1(grid_info_d1),
    .q1(grid_info_q1)
);

toplevel_open_set_heap_f_score_V #(
    .DataWidth( 11 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
open_set_heap_f_score_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(open_set_heap_f_score_V_address0),
    .ce0(open_set_heap_f_score_V_ce0),
    .we0(open_set_heap_f_score_V_we0),
    .d0(open_set_heap_f_score_V_d0),
    .q0(open_set_heap_f_score_V_q0)
);

toplevel_open_set_heap_f_score_V #(
    .DataWidth( 11 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
open_set_heap_g_score_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(open_set_heap_g_score_V_address0),
    .ce0(open_set_heap_g_score_V_ce0),
    .we0(open_set_heap_g_score_V_we0),
    .d0(open_set_heap_g_score_V_d0),
    .q0(open_set_heap_g_score_V_q0)
);

toplevel_open_set_heap_x_V #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
open_set_heap_x_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(open_set_heap_x_V_address0),
    .ce0(open_set_heap_x_V_ce0),
    .we0(open_set_heap_x_V_we0),
    .d0(open_set_heap_x_V_d0),
    .q0(open_set_heap_x_V_q0)
);

toplevel_open_set_heap_x_V #(
    .DataWidth( 9 ),
    .AddressRange( 1500 ),
    .AddressWidth( 11 ))
open_set_heap_y_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(open_set_heap_y_V_address0),
    .ce0(open_set_heap_y_V_ce0),
    .we0(open_set_heap_y_V_we0),
    .d0(open_set_heap_y_V_d0),
    .q0(open_set_heap_y_V_q0)
);

toplevel_dx #(
    .DataWidth( 2 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
dx_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dx_address0),
    .ce0(dx_ce0),
    .q0(dx_q0)
);

toplevel_dy #(
    .DataWidth( 2 ),
    .AddressRange( 4 ),
    .AddressWidth( 2 ))
dy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(dy_address0),
    .ce0(dy_ce0),
    .q0(dy_q0)
);

toplevel_AXILiteS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_AXILITES_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_AXILITES_DATA_WIDTH ))
AXILiteS_s_axi_U(
    .AWVALID(s_axi_AXILiteS_AWVALID),
    .AWREADY(s_axi_AXILiteS_AWREADY),
    .AWADDR(s_axi_AXILiteS_AWADDR),
    .WVALID(s_axi_AXILiteS_WVALID),
    .WREADY(s_axi_AXILiteS_WREADY),
    .WDATA(s_axi_AXILiteS_WDATA),
    .WSTRB(s_axi_AXILiteS_WSTRB),
    .ARVALID(s_axi_AXILiteS_ARVALID),
    .ARREADY(s_axi_AXILiteS_ARREADY),
    .ARADDR(s_axi_AXILiteS_ARADDR),
    .RVALID(s_axi_AXILiteS_RVALID),
    .RREADY(s_axi_AXILiteS_RREADY),
    .RDATA(s_axi_AXILiteS_RDATA),
    .RRESP(s_axi_AXILiteS_RRESP),
    .BVALID(s_axi_AXILiteS_BVALID),
    .BREADY(s_axi_AXILiteS_BREADY),
    .BRESP(s_axi_AXILiteS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .code(ap_phi_mux_storemerge_phi_fu_1697_p8),
    .code_ap_vld(code_ap_vld),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

toplevel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ram(ram)
);

toplevel_MAXI_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MAXI_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MAXI_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MAXI_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MAXI_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MAXI_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MAXI_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MAXI_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MAXI_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MAXI_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MAXI_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MAXI_CACHE_VALUE ))
MAXI_m_axi_U(
    .AWVALID(m_axi_MAXI_AWVALID),
    .AWREADY(m_axi_MAXI_AWREADY),
    .AWADDR(m_axi_MAXI_AWADDR),
    .AWID(m_axi_MAXI_AWID),
    .AWLEN(m_axi_MAXI_AWLEN),
    .AWSIZE(m_axi_MAXI_AWSIZE),
    .AWBURST(m_axi_MAXI_AWBURST),
    .AWLOCK(m_axi_MAXI_AWLOCK),
    .AWCACHE(m_axi_MAXI_AWCACHE),
    .AWPROT(m_axi_MAXI_AWPROT),
    .AWQOS(m_axi_MAXI_AWQOS),
    .AWREGION(m_axi_MAXI_AWREGION),
    .AWUSER(m_axi_MAXI_AWUSER),
    .WVALID(m_axi_MAXI_WVALID),
    .WREADY(m_axi_MAXI_WREADY),
    .WDATA(m_axi_MAXI_WDATA),
    .WSTRB(m_axi_MAXI_WSTRB),
    .WLAST(m_axi_MAXI_WLAST),
    .WID(m_axi_MAXI_WID),
    .WUSER(m_axi_MAXI_WUSER),
    .ARVALID(m_axi_MAXI_ARVALID),
    .ARREADY(m_axi_MAXI_ARREADY),
    .ARADDR(m_axi_MAXI_ARADDR),
    .ARID(m_axi_MAXI_ARID),
    .ARLEN(m_axi_MAXI_ARLEN),
    .ARSIZE(m_axi_MAXI_ARSIZE),
    .ARBURST(m_axi_MAXI_ARBURST),
    .ARLOCK(m_axi_MAXI_ARLOCK),
    .ARCACHE(m_axi_MAXI_ARCACHE),
    .ARPROT(m_axi_MAXI_ARPROT),
    .ARQOS(m_axi_MAXI_ARQOS),
    .ARREGION(m_axi_MAXI_ARREGION),
    .ARUSER(m_axi_MAXI_ARUSER),
    .RVALID(m_axi_MAXI_RVALID),
    .RREADY(m_axi_MAXI_RREADY),
    .RDATA(m_axi_MAXI_RDATA),
    .RLAST(m_axi_MAXI_RLAST),
    .RID(m_axi_MAXI_RID),
    .RUSER(m_axi_MAXI_RUSER),
    .RRESP(m_axi_MAXI_RRESP),
    .BVALID(m_axi_MAXI_BVALID),
    .BREADY(m_axi_MAXI_BREADY),
    .BRESP(m_axi_MAXI_BRESP),
    .BID(m_axi_MAXI_BID),
    .BUSER(m_axi_MAXI_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(MAXI_ARVALID),
    .I_ARREADY(MAXI_ARREADY),
    .I_ARADDR(MAXI_addr_reg_3935),
    .I_ARID(1'd0),
    .I_ARLEN(32'd8631),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(MAXI_RVALID),
    .I_RREADY(MAXI_RREADY),
    .I_RDATA(MAXI_RDATA),
    .I_RID(MAXI_RID),
    .I_RUSER(MAXI_RUSER),
    .I_RRESP(MAXI_RRESP),
    .I_RLAST(MAXI_RLAST),
    .I_AWVALID(MAXI_AWVALID),
    .I_AWREADY(MAXI_AWREADY),
    .I_AWADDR(MAXI_AWADDR),
    .I_AWID(1'd0),
    .I_AWLEN(MAXI_AWLEN),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(MAXI_WVALID),
    .I_WREADY(MAXI_WREADY),
    .I_WDATA(MAXI_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(4'd15),
    .I_BVALID(MAXI_BVALID),
    .I_BREADY(MAXI_BREADY),
    .I_BRESP(MAXI_BRESP),
    .I_BID(MAXI_BID),
    .I_BUSER(MAXI_BUSER)
);

toplevel_os_sift_down grp_os_sift_down_fu_1711(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_os_sift_down_fu_1711_ap_start),
    .ap_done(grp_os_sift_down_fu_1711_ap_done),
    .ap_idle(grp_os_sift_down_fu_1711_ap_idle),
    .ap_ready(grp_os_sift_down_fu_1711_ap_ready),
    .open_set_size(open_set_size),
    .open_set_heap_f_score_V_address0(grp_os_sift_down_fu_1711_open_set_heap_f_score_V_address0),
    .open_set_heap_f_score_V_ce0(grp_os_sift_down_fu_1711_open_set_heap_f_score_V_ce0),
    .open_set_heap_f_score_V_we0(grp_os_sift_down_fu_1711_open_set_heap_f_score_V_we0),
    .open_set_heap_f_score_V_d0(grp_os_sift_down_fu_1711_open_set_heap_f_score_V_d0),
    .open_set_heap_f_score_V_q0(open_set_heap_f_score_V_q0),
    .open_set_heap_g_score_V_address0(grp_os_sift_down_fu_1711_open_set_heap_g_score_V_address0),
    .open_set_heap_g_score_V_ce0(grp_os_sift_down_fu_1711_open_set_heap_g_score_V_ce0),
    .open_set_heap_g_score_V_we0(grp_os_sift_down_fu_1711_open_set_heap_g_score_V_we0),
    .open_set_heap_g_score_V_d0(grp_os_sift_down_fu_1711_open_set_heap_g_score_V_d0),
    .open_set_heap_g_score_V_q0(open_set_heap_g_score_V_q0),
    .open_set_heap_x_V_address0(grp_os_sift_down_fu_1711_open_set_heap_x_V_address0),
    .open_set_heap_x_V_ce0(grp_os_sift_down_fu_1711_open_set_heap_x_V_ce0),
    .open_set_heap_x_V_we0(grp_os_sift_down_fu_1711_open_set_heap_x_V_we0),
    .open_set_heap_x_V_d0(grp_os_sift_down_fu_1711_open_set_heap_x_V_d0),
    .open_set_heap_x_V_q0(open_set_heap_x_V_q0),
    .open_set_heap_y_V_address0(grp_os_sift_down_fu_1711_open_set_heap_y_V_address0),
    .open_set_heap_y_V_ce0(grp_os_sift_down_fu_1711_open_set_heap_y_V_ce0),
    .open_set_heap_y_V_we0(grp_os_sift_down_fu_1711_open_set_heap_y_V_we0),
    .open_set_heap_y_V_d0(grp_os_sift_down_fu_1711_open_set_heap_y_V_d0),
    .open_set_heap_y_V_q0(open_set_heap_y_V_q0)
);

toplevel_os_sift_up grp_os_sift_up_fu_1725(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_os_sift_up_fu_1725_ap_start),
    .ap_done(grp_os_sift_up_fu_1725_ap_done),
    .ap_idle(grp_os_sift_up_fu_1725_ap_idle),
    .ap_ready(grp_os_sift_up_fu_1725_ap_ready),
    .idx(grp_os_sift_up_fu_1725_idx),
    .open_set_heap_f_score_V_address0(grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0),
    .open_set_heap_f_score_V_ce0(grp_os_sift_up_fu_1725_open_set_heap_f_score_V_ce0),
    .open_set_heap_f_score_V_we0(grp_os_sift_up_fu_1725_open_set_heap_f_score_V_we0),
    .open_set_heap_f_score_V_d0(grp_os_sift_up_fu_1725_open_set_heap_f_score_V_d0),
    .open_set_heap_f_score_V_q0(open_set_heap_f_score_V_q0),
    .open_set_heap_g_score_V_address0(grp_os_sift_up_fu_1725_open_set_heap_g_score_V_address0),
    .open_set_heap_g_score_V_ce0(grp_os_sift_up_fu_1725_open_set_heap_g_score_V_ce0),
    .open_set_heap_g_score_V_we0(grp_os_sift_up_fu_1725_open_set_heap_g_score_V_we0),
    .open_set_heap_g_score_V_d0(grp_os_sift_up_fu_1725_open_set_heap_g_score_V_d0),
    .open_set_heap_g_score_V_q0(open_set_heap_g_score_V_q0),
    .open_set_heap_x_V_address0(grp_os_sift_up_fu_1725_open_set_heap_x_V_address0),
    .open_set_heap_x_V_ce0(grp_os_sift_up_fu_1725_open_set_heap_x_V_ce0),
    .open_set_heap_x_V_we0(grp_os_sift_up_fu_1725_open_set_heap_x_V_we0),
    .open_set_heap_x_V_d0(grp_os_sift_up_fu_1725_open_set_heap_x_V_d0),
    .open_set_heap_x_V_q0(open_set_heap_x_V_q0),
    .open_set_heap_y_V_address0(grp_os_sift_up_fu_1725_open_set_heap_y_V_address0),
    .open_set_heap_y_V_ce0(grp_os_sift_up_fu_1725_open_set_heap_y_V_ce0),
    .open_set_heap_y_V_we0(grp_os_sift_up_fu_1725_open_set_heap_y_V_we0),
    .open_set_heap_y_V_d0(grp_os_sift_up_fu_1725_open_set_heap_y_V_d0),
    .open_set_heap_y_V_q0(open_set_heap_y_V_q0)
);

toplevel_mul_mul_16ns_16ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 18 ))
mul_mul_16ns_16ns_18_4_1_U13(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3893_p0),
    .din1(grp_fu_3893_p1),
    .ce(1'b1),
    .dout(grp_fu_3893_p2)
);

toplevel_mul_mul_16ns_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mul_mul_16ns_9ns_18_4_1_U14(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3900_p0),
    .din1(grp_fu_3900_p1),
    .ce(grp_fu_3900_ce),
    .dout(grp_fu_3900_p2)
);

toplevel_mac_muladd_16ns_9ns_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mac_muladd_16ns_9ns_9ns_18_4_1_U15(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3905_p0),
    .din1(grp_fu_3905_p1),
    .din2(grp_fu_3905_p2),
    .ce(1'b1),
    .dout(grp_fu_3905_p3)
);

toplevel_mac_muladd_16ns_9ns_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mac_muladd_16ns_9ns_9ns_18_4_1_U16(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3913_p0),
    .din1(grp_fu_3913_p1),
    .din2(grp_fu_3913_p2),
    .ce(grp_fu_3913_ce),
    .dout(grp_fu_3913_p3)
);

toplevel_mac_muladd_16ns_9ns_9ns_18_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
mac_muladd_16ns_9ns_9ns_18_4_1_U17(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_3921_p0),
    .din1(grp_fu_3921_p1),
    .din2(grp_fu_3921_p2),
    .ce(1'b1),
    .dout(grp_fu_3921_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state9))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state9)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_condition_pp1_exit_iter0_state15))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((or_ln475_1_fu_1917_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state15);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((or_ln475_1_fu_1917_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state126))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state125))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp3_exit_iter0_state126)) begin
                ap_enable_reg_pp3_iter1 <= (1'b1 ^ ap_condition_pp3_exit_iter0_state126);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp3_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp3_stage0_subdone)) begin
            ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
        end else if (((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state125))) begin
            ap_enable_reg_pp3_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_os_sift_down_fu_1711_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_os_sift_down_fu_1711_ap_start_reg <= 1'b1;
        end else if ((grp_os_sift_down_fu_1711_ap_ready == 1'b1)) begin
            grp_os_sift_down_fu_1711_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_os_sift_up_fu_1725_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state100) | (1'b1 == ap_CS_fsm_state87) | (1'b1 == ap_CS_fsm_state70))) begin
            grp_os_sift_up_fu_1725_ap_start_reg <= 1'b1;
        end else if ((grp_os_sift_up_fu_1725_ap_ready == 1'b1)) begin
            grp_os_sift_up_fu_1725_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state107) & (icmp_ln499_fu_3654_p2 == 1'd0))) begin
        add42668_reg_1578 <= total_length_2_fu_3642_p2;
    end else if (((1'b1 == ap_CS_fsm_state116) | ((icmp_ln345_reg_4138 == 1'd0) & (icmp_ln342_1_reg_4124 == 1'd1) & (icmp_ln493_reg_4021 == 1'd1) & (icmp_ln342_reg_4017 == 1'd0) & (1'd0 == and_ln350_reg_4216) & (1'b1 == ap_CS_fsm_state102)))) begin
        add42668_reg_1578 <= total_length_reg_1211;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        current_x_V_1_reg_1648 <= waypoints_x_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        current_x_V_1_reg_1648 <= current_x_V_3_fu_3791_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        current_y_V_1_reg_1638 <= waypoints_y_V_q1;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        current_y_V_1_reg_1638 <= current_y_V_3_fu_3801_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        if ((1'b1 == ap_condition_956)) begin
            empty_35_reg_1315 <= grp_fu_1787_p2;
        end else if ((1'b1 == ap_condition_1724)) begin
            empty_35_reg_1315 <= open_set_size;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state107) & (icmp_ln499_fu_3654_p2 == 1'd0))) begin
        empty_36_reg_1592 <= error_flag_1_reg_1246;
    end else if (((icmp_ln345_reg_4138 == 1'd0) & (icmp_ln342_1_reg_4124 == 1'd1) & (icmp_ln493_reg_4021 == 1'd1) & (icmp_ln342_reg_4017 == 1'd0) & (1'd0 == and_ln350_reg_4216) & (1'b1 == ap_CS_fsm_state102))) begin
        empty_36_reg_1592 <= p_ph_reg_1561;
    end else if ((1'b1 == ap_CS_fsm_state116)) begin
        empty_36_reg_1592 <= select_ln444_fu_3807_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln493_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        empty_37_reg_1670 <= 32'd0;
    end else if (((icmp_ln493_reg_4021 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
        empty_37_reg_1670 <= add_ln500_fu_3597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        if ((1'b1 == ap_condition_1104)) begin
            empty_40_reg_1395 <= grp_fu_1787_p2;
        end else if ((1'b1 == ap_condition_1813)) begin
            empty_40_reg_1395 <= open_set_size;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        if ((1'b1 == ap_condition_1254)) begin
            empty_41_reg_1475 <= grp_fu_1787_p2;
        end else if ((1'b1 == ap_condition_1908)) begin
            empty_41_reg_1475 <= open_set_size;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        if ((1'b1 == ap_condition_1999)) begin
            empty_42_reg_1551 <= grp_fu_1787_p2;
        end else if ((1'b1 == ap_condition_1995)) begin
            empty_42_reg_1551 <= open_set_size;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln342_reg_4017 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        error_flag_1_reg_1246 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        error_flag_1_reg_1246 <= error_flag_9_reg_1605;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        if ((1'b1 == ap_condition_956)) begin
            error_flag_2_reg_1302 <= error_flag_1_reg_1246;
        end else if ((1'b1 == ap_condition_1724)) begin
            error_flag_2_reg_1302 <= 32'd20000;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57) & (((icmp_ln428_fu_2710_p2 == 1'd1) & (n_open_reg_4328 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0)) | ((icmp_ln428_fu_2710_p2 == 1'd1) & (icmp_ln399_reg_4374 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0))))) begin
        error_flag_3_reg_1325 <= error_flag_2_reg_1302;
    end else if ((((icmp_ln399_reg_4374 == 1'd1) & (n_open_reg_4328 == 1'd1) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0) & (1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57)) | ((trunc_ln70_fu_2503_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state48)) | ((trunc_ln78_fu_2541_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state50)) | ((or_ln374_fu_2466_p2 == 1'd1) & (cmp_i_i233_i_fu_2430_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42)) | ((cmp_i_i233_i_fu_2430_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state42)))) begin
        error_flag_3_reg_1325 <= error_flag_1_reg_1246;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        if ((1'b1 == ap_condition_1104)) begin
            error_flag_4_reg_1382 <= error_flag_3_reg_1325;
        end else if ((1'b1 == ap_condition_1813)) begin
            error_flag_4_reg_1382 <= 32'd20000;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & (((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd1) & (icmp_ln399_1_reg_4524 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)) | ((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0))))) begin
        error_flag_5_reg_1405 <= error_flag_4_reg_1382;
    end else if ((((cmp_i_i239_i_reg_4243 == 1'd0) & (1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & (icmp_ln399_1_reg_4524 == 1'd1) & (n_open_1_reg_4478 == 1'd1) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)) | ((1'b1 == ap_CS_fsm_state64) & (trunc_ln78_1_fu_2828_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state62) & (trunc_ln70_1_fu_2790_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state60) & (or_ln374_1_fu_2745_p2 == 1'd1)))) begin
        error_flag_5_reg_1405 <= error_flag_3_reg_1325;
    end else if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57) & (((((((icmp_ln399_reg_4374 == 1'd1) & (n_open_reg_4328 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1)) | ((icmp_ln428_fu_2710_p2 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((trunc_ln78_reg_4318 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((trunc_ln70_reg_4298 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((or_ln374_reg_4273 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((cmp_i_i233_i_reg_4247 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))))) begin
        error_flag_5_reg_1405 <= ap_phi_mux_error_flag_3_phi_fu_1328_p12;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        if ((1'b1 == ap_condition_1254)) begin
            error_flag_6_reg_1462 <= error_flag_5_reg_1405;
        end else if ((1'b1 == ap_condition_1908)) begin
            error_flag_6_reg_1462 <= 32'd20000;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state88_on_subcall_done) & (1'b1 == ap_CS_fsm_state88) & (icmp_ln399_2_reg_4687 == 1'd1) & (n_open_2_reg_4641 == 1'd1) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0)) | ((1'b1 == ap_CS_fsm_state81) & (trunc_ln78_2_fu_3120_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state79) & (trunc_ln70_2_fu_3082_p1 == 1'd1)))) begin
        error_flag_7_reg_1485 <= error_flag_5_reg_1405;
    end else if (((1'b0 == ap_block_state88_on_subcall_done) & (1'b1 == ap_CS_fsm_state88) & (((icmp_ln428_2_fu_3289_p2 == 1'd1) & (icmp_ln399_2_reg_4687 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0)) | ((icmp_ln428_2_fu_3289_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0))))) begin
        error_flag_7_reg_1485 <= error_flag_6_reg_1462;
    end else if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & (((((((or_ln374_2_fu_3029_p2 == 1'd1) & (icmp_ln399_1_reg_4524 == 1'd1) & (n_open_1_reg_4478 == 1'd1)) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (icmp_ln428_1_fu_2997_p2 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (trunc_ln78_1_reg_4468 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (trunc_ln70_1_reg_4447 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (or_ln374_1_reg_4427 == 1'd1))) | ((cmp_i_i239_i_reg_4243 == 1'd1) & (or_ln374_2_fu_3029_p2 == 1'd1))))) begin
        error_flag_7_reg_1485 <= ap_phi_mux_error_flag_5_phi_fu_1408_p12;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        if ((1'b1 == ap_condition_1999)) begin
            error_flag_8_reg_1539 <= error_flag_7_reg_1485;
        end else if ((1'b1 == ap_condition_1995)) begin
            error_flag_8_reg_1539 <= 32'd20000;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_state105_on_subcall_done) & (1'b1 == ap_CS_fsm_state105)) | ((1'b1 == ap_CS_fsm_state95) & (trunc_ln78_3_fu_3419_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state93) & (trunc_ln70_3_fu_3381_p1 == 1'd1)))) begin
        error_flag_9_reg_1605 <= error_flag_7_reg_1485;
    end else if (((1'b0 == ap_block_state101_on_subcall_done) & (icmp_ln428_3_fu_3588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
        error_flag_9_reg_1605 <= error_flag_8_reg_1539;
    end else if (((1'b1 == ap_CS_fsm_state91) & (or_ln374_3_reg_4735 == 1'd1))) begin
        error_flag_9_reg_1605 <= ap_phi_mux_error_flag_7_phi_fu_1488_p10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (grp_fu_1808_p2 == 1'd1) & (icmp_ln870_4_reg_4512 == 1'd1))) begin
        existing_idx_1_ph_reg_1361 <= i_9_reg_1349;
    end else if (((1'b1 == ap_CS_fsm_state65) & (icmp_ln300_3_fu_2905_p2 == 1'd0))) begin
        existing_idx_1_ph_reg_1361 <= open_set_size_load_4_reg_4482;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (icmp_ln300_2_reg_4490 == 1'd0) & (n_open_1_reg_4478 == 1'd1))) begin
        existing_idx_1_reg_1371 <= existing_idx_1_ph_reg_1361;
    end else if (((grp_fu_1762_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state64) & (n_open_1_fu_2897_p3 == 1'd1) & (trunc_ln78_1_fu_2828_p1 == 1'd0))) begin
        existing_idx_1_reg_1371 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state84) & (icmp_ln870_7_fu_3213_p2 == 1'd1) & (icmp_ln870_6_reg_4675 == 1'd1))) begin
        existing_idx_2_ph_reg_1441 <= i_11_reg_1429;
    end else if (((1'b1 == ap_CS_fsm_state82) & (icmp_ln300_5_fu_3197_p2 == 1'd0))) begin
        existing_idx_2_ph_reg_1441 <= open_set_size_load_6_reg_4645;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) & (icmp_ln300_4_reg_4653 == 1'd0) & (n_open_2_reg_4641 == 1'd1))) begin
        existing_idx_2_reg_1451 <= existing_idx_2_ph_reg_1441;
    end else if (((grp_fu_1762_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state81) & (n_open_2_fu_3189_p3 == 1'd1) & (trunc_ln78_2_fu_3120_p1 == 1'd0))) begin
        existing_idx_2_reg_1451 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state98) & (grp_fu_1808_p2 == 1'd1) & (icmp_ln870_8_reg_4827 == 1'd1))) begin
        existing_idx_3_ph_reg_1518 <= i_13_reg_1506;
    end else if (((1'b1 == ap_CS_fsm_state96) & (icmp_ln300_7_fu_3496_p2 == 1'd0))) begin
        existing_idx_3_ph_reg_1518 <= open_set_size_load_8_reg_4797;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state99) & (icmp_ln300_6_reg_4805 == 1'd0) & (n_open_3_reg_4793 == 1'd1))) begin
        existing_idx_3_reg_1528 <= existing_idx_3_ph_reg_1518;
    end else if (((grp_fu_1762_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state95) & (n_open_3_fu_3488_p3 == 1'd1) & (trunc_ln78_3_fu_3419_p1 == 1'd0))) begin
        existing_idx_3_reg_1528 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_2_reg_4362 == 1'd1) & (1'b1 == ap_CS_fsm_state53) & (icmp_ln870_3_fu_2634_p2 == 1'd1))) begin
        existing_idx_ph_reg_1281 <= i_7_reg_1269;
    end else if (((icmp_ln300_1_fu_2618_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        existing_idx_ph_reg_1281 <= open_set_size_load_2_reg_4332;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln300_reg_4340 == 1'd0) & (n_open_reg_4328 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        existing_idx_reg_1291 <= existing_idx_ph_reg_1281;
    end else if (((n_open_fu_2610_p3 == 1'd1) & (trunc_ln78_fu_2541_p1 == 1'd0) & (grp_fu_1762_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        existing_idx_reg_1291 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81) & (n_open_2_fu_3189_p3 == 1'd1) & (trunc_ln78_2_fu_3120_p1 == 1'd0))) begin
        i_11_reg_1429 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state84) & ((icmp_ln870_7_fu_3213_p2 == 1'd0) | (icmp_ln870_6_reg_4675 == 1'd0)))) begin
        i_11_reg_1429 <= i_12_reg_4660;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state95) & (n_open_3_fu_3488_p3 == 1'd1) & (trunc_ln78_3_fu_3419_p1 == 1'd0))) begin
        i_13_reg_1506 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state98) & ((grp_fu_1808_p2 == 1'd0) | (icmp_ln870_8_reg_4827 == 1'd0)))) begin
        i_13_reg_1506 <= i_14_reg_4812;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state125))) begin
        i_15_reg_1682 <= 10'd0;
    end else if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln522_1_fu_3873_p2 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        i_15_reg_1682 <= add_ln522_1_fu_3867_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln475_1_fu_1917_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        i_2_reg_1199 <= 8'd0;
    end else if (((icmp_ln481_reg_3983 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        i_2_reg_1199 <= i_3_reg_3978;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_4_reg_1223 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state109) & ((icmp_ln507_fu_3684_p2 == 1'd1) | (icmp_ln505_reg_4896 == 1'd0)))) begin
        i_4_reg_1223 <= i_6_reg_4025;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        i_5_0_reg_1234 <= add_ln315_fu_2194_p2;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        i_5_0_reg_1234 <= 15'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        i_5_reg_1627 <= 12'd0;
    end else if ((1'b1 == ap_CS_fsm_state115)) begin
        i_5_reg_1627 <= add_ln507_1_reg_4920;
    end
end

always @ (posedge ap_clk) begin
    if (((n_open_fu_2610_p3 == 1'd1) & (trunc_ln78_fu_2541_p1 == 1'd0) & (grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        i_7_reg_1269 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state53) & ((icmp_ln870_2_reg_4362 == 1'd0) | (icmp_ln870_3_fu_2634_p2 == 1'd0)))) begin
        i_7_reg_1269 <= i_8_reg_4347;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state64) & (n_open_1_fu_2897_p3 == 1'd1) & (trunc_ln78_1_fu_2828_p1 == 1'd0))) begin
        i_9_reg_1349 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state67) & ((grp_fu_1808_p2 == 1'd0) | (icmp_ln870_4_reg_4512 == 1'd0)))) begin
        i_9_reg_1349 <= i_10_reg_4497;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_3946 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1187 <= i_1_reg_3941;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        i_reg_1187 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln342_reg_4017 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        iteration_reg_1258 <= 18'd0;
    end else if ((1'b1 == ap_CS_fsm_state106)) begin
        iteration_reg_1258 <= iteration_1_reg_4128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        open_set_size <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        open_set_size <= 16'd1;
    end else if (((grp_fu_1762_p2 == 1'd0) & (icmp_ln342_1_fu_2303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        open_set_size <= add_ln284_fu_2318_p2;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_size <= grp_fu_1787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state101_on_subcall_done) & (icmp_ln428_3_fu_3588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
        p_ph_reg_1561 <= error_flag_8_reg_1539;
    end else if (((1'b0 == ap_block_state88_on_subcall_done) & (1'b1 == ap_CS_fsm_state88) & (((icmp_ln428_2_fu_3289_p2 == 1'd0) & (icmp_ln399_2_reg_4687 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0)) | ((icmp_ln428_2_fu_3289_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0))))) begin
        p_ph_reg_1561 <= error_flag_6_reg_1462;
    end else if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & (((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd0) & (icmp_ln399_1_reg_4524 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)) | ((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0))))) begin
        p_ph_reg_1561 <= error_flag_4_reg_1382;
    end else if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57) & (((icmp_ln428_fu_2710_p2 == 1'd0) & (n_open_reg_4328 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0)) | ((icmp_ln428_fu_2710_p2 == 1'd0) & (icmp_ln399_reg_4374 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0))))) begin
        p_ph_reg_1561 <= error_flag_2_reg_1302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state113) | (1'b1 == ap_CS_fsm_state80))) begin
        reg_1818 <= grid_info_q1;
    end else if (((1'b1 == ap_CS_fsm_state94) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state49))) begin
        reg_1818 <= grid_info_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state123) & (icmp_ln522_fu_3826_p2 == 1'd1) & (icmp_ln521_fu_3820_p2 == 1'd1))) begin
        storemerge_reg_1693 <= ap_phi_mux_empty_37_phi_fu_1674_p4;
    end else if ((~((1'b0 == MAXI_BVALID) & (ap_predicate_op1074_writeresp_state133 == 1'b1)) & (icmp_ln522_reg_4982 == 1'd0) & (icmp_ln521_reg_4978 == 1'd1) & (or_ln475_1_reg_3968 == 1'd0) & (1'b1 == ap_CS_fsm_state133))) begin
        storemerge_reg_1693 <= empty_37_reg_1670;
    end else if ((1'b1 == ap_CS_fsm_state124)) begin
        storemerge_reg_1693 <= add_ln527_fu_3861_p2;
    end else if (((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state140))) begin
        storemerge_reg_1693 <= 32'd10000;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln493_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
        total_length_1_reg_1658 <= total_length_reg_1211;
    end else if (((icmp_ln493_reg_4021 == 1'd1) & (1'b1 == ap_CS_fsm_state102))) begin
        total_length_1_reg_1658 <= ap_phi_mux_add42668_phi_fu_1581_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        total_length_reg_1211 <= 20'd0;
    end else if (((1'b1 == ap_CS_fsm_state109) & ((icmp_ln507_fu_3684_p2 == 1'd1) | (icmp_ln505_reg_4896 == 1'd0)))) begin
        total_length_reg_1211 <= total_length_2_reg_4887;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln475_1_fu_1917_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        MAXI_addr_1_reg_3972 <= sext_ln476_fu_1923_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        MAXI_addr_2_reg_4872 <= sext_ln519_fu_3603_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state123) & (icmp_ln522_fu_3826_p2 == 1'd0) & (icmp_ln521_fu_3820_p2 == 1'd1))) begin
        MAXI_addr_3_reg_4991 <= sext_ln522_fu_3851_p1;
        trunc_ln522_reg_4986 <= trunc_ln522_fu_3832_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln468_reg_3946 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MAXI_addr_read_reg_3950 <= MAXI_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        MAXI_addr_reg_3935 <= sext_ln468_fu_1833_p1;
        ram_read_reg_3929 <= ram;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        add_ln274_1_reg_4555 <= add_ln274_1_fu_2990_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        add_ln274_2_reg_4718 <= add_ln274_2_fu_3282_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state100)) begin
        add_ln274_3_reg_4859 <= add_ln274_3_fu_3581_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        add_ln274_reg_4405 <= add_ln274_fu_2703_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state109) & (icmp_ln505_reg_4896 == 1'd1))) begin
        add_ln507_1_reg_4920 <= add_ln507_1_fu_3678_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state107) & (icmp_ln499_fu_3654_p2 == 1'd1) & (icmp_ln505_fu_3660_p2 == 1'd1))) begin
        add_ln507_reg_4900 <= add_ln507_fu_3666_p2;
        path_index_reg_4905 <= path_index_fu_3672_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        and_ln350_reg_4216 <= and_ln350_fu_2373_p2;
        zext_ln870_reg_4204[8 : 0] <= zext_ln870_fu_2359_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) & (or_ln374_1_fu_2745_p2 == 1'd0))) begin
        bit_1_reg_4437 <= bit_1_fu_2756_p1;
        idx_3_reg_4431 <= idx_3_fu_2751_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        bit_2_reg_4595 <= bit_2_fu_3051_p1;
        idx_4_reg_4589 <= grp_fu_3913_p3;
        trunc_ln68_2_reg_4600 <= {{grp_fu_3913_p3[17:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state91) & (or_ln374_3_reg_4735 == 1'd0))) begin
        bit_3_reg_4754 <= bit_3_fu_3347_p1;
        idx_5_reg_4748 <= idx_5_fu_3342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        bit_reg_4283 <= bit_fu_2472_p1;
        idx_1_reg_4277 <= grp_fu_3905_p3;
        trunc_ln7_reg_4288 <= {{grp_fu_3905_p3[17:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        cmp_i_i233_i_reg_4247 <= cmp_i_i233_i_fu_2430_p2;
        cmp_i_i239_i_reg_4243 <= cmp_i_i239_i_fu_2425_p2;
        n_g_score_V_reg_4251 <= n_g_score_V_fu_2435_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        current_g_score_V_reg_4146 <= open_set_heap_g_score_V_q0;
        current_x_V_4_reg_4154 <= open_set_heap_x_V_q0;
        current_y_V_4_reg_4169 <= open_set_heap_y_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        goal_x_V_reg_4067 <= waypoints_x_V_q0;
        goal_y_V_reg_4077 <= waypoints_y_V_q0;
        start_x_V_reg_4053 <= waypoints_x_V_q1;
        start_y_V_reg_4060 <= waypoints_y_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        grid_info_addr_1_reg_4232 <= zext_ln86_fu_2393_p1;
        idx_reg_4227 <= idx_fu_2379_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln70_fu_2503_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        grid_info_addr_2_reg_4307 <= zext_ln78_fu_2519_p1;
        trunc_ln77_reg_4302 <= trunc_ln77_fu_2516_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & (trunc_ln70_1_fu_2790_p1 == 1'd0))) begin
        grid_info_addr_4_reg_4456 <= zext_ln78_1_fu_2806_p1;
        trunc_ln77_1_reg_4451 <= trunc_ln77_1_fu_2803_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state79) & (trunc_ln70_2_fu_3082_p1 == 1'd0))) begin
        grid_info_addr_5_reg_4619 <= zext_ln78_2_fu_3098_p1;
        trunc_ln77_2_reg_4614 <= trunc_ln77_2_fu_3095_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state93) & (trunc_ln70_3_fu_3381_p1 == 1'd0))) begin
        grid_info_addr_6_reg_4772 <= zext_ln78_3_fu_3397_p1;
        trunc_ln77_3_reg_4767 <= trunc_ln77_3_fu_3394_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        i_10_reg_4497 <= i_10_fu_2910_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        i_12_reg_4660 <= i_12_fu_3202_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state96)) begin
        i_14_reg_4812 <= i_14_fu_3501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_1_reg_3941 <= i_1_fu_1849_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        i_3_reg_3978 <= i_3_fu_1933_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_6_reg_4025 <= i_6_fu_2023_p2;
        icmp_ln493_reg_4021 <= icmp_ln493_fu_2017_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        i_8_reg_4347 <= i_8_fu_2623_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_1187_pp0_iter1_reg <= i_reg_1187;
        icmp_ln468_reg_3946 <= icmp_ln468_fu_1855_p2;
        icmp_ln468_reg_3946_pp0_iter1_reg <= icmp_ln468_reg_3946;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        icmp_ln273_1_reg_4551 <= icmp_ln273_1_fu_2984_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        icmp_ln273_2_reg_4714 <= icmp_ln273_2_fu_3276_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state99) & ((icmp_ln399_3_fu_3517_p2 == 1'd0) | (n_open_3_reg_4793 == 1'd0)))) begin
        icmp_ln273_3_reg_4845 <= icmp_ln273_3_fu_3570_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        icmp_ln273_reg_4401 <= icmp_ln273_fu_2697_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_1762_p2 == 1'd0) & (icmp_ln342_1_fu_2303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        icmp_ln288_reg_4142 <= icmp_ln288_fu_2340_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) & (n_open_1_fu_2897_p3 == 1'd1) & (trunc_ln78_1_fu_2828_p1 == 1'd0))) begin
        icmp_ln300_2_reg_4490 <= grp_fu_1762_p2;
        open_set_size_load_4_reg_4482 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state81) & (n_open_2_fu_3189_p3 == 1'd1) & (trunc_ln78_2_fu_3120_p1 == 1'd0))) begin
        icmp_ln300_4_reg_4653 <= grp_fu_1762_p2;
        open_set_size_load_6_reg_4645 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state95) & (n_open_3_fu_3488_p3 == 1'd1) & (trunc_ln78_3_fu_3419_p1 == 1'd0))) begin
        icmp_ln300_6_reg_4805 <= grp_fu_1762_p2;
        open_set_size_load_8_reg_4797 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if (((n_open_fu_2610_p3 == 1'd1) & (trunc_ln78_fu_2541_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        icmp_ln300_reg_4340 <= grp_fu_1762_p2;
        open_set_size_load_2_reg_4332 <= open_set_size;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        icmp_ln342_1_reg_4124 <= icmp_ln342_1_fu_2303_p2;
        iteration_1_reg_4128 <= iteration_1_fu_2308_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        icmp_ln342_reg_4017 <= icmp_ln342_fu_1994_p2;
        iteration_limit_reg_4012 <= grp_fu_3893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln342_1_fu_2303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state32))) begin
        icmp_ln345_reg_4138 <= grp_fu_1762_p2;
        trunc_ln345_reg_4133 <= trunc_ln345_fu_2314_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (n_open_1_reg_4478 == 1'd1))) begin
        icmp_ln399_1_reg_4524 <= icmp_ln399_1_fu_2926_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) & (n_open_2_reg_4641 == 1'd1))) begin
        icmp_ln399_2_reg_4687 <= icmp_ln399_2_fu_3218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((n_open_reg_4328 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        icmp_ln399_reg_4374 <= icmp_ln399_fu_2639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        icmp_ln481_reg_3983 <= icmp_ln481_fu_1939_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state107) & (icmp_ln499_fu_3654_p2 == 1'd1))) begin
        icmp_ln505_reg_4896 <= icmp_ln505_fu_3660_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state123)) begin
        icmp_ln521_reg_4978 <= icmp_ln521_fu_3820_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln522_1_reg_5007 <= icmp_ln522_1_fu_3873_p2;
        icmp_ln522_1_reg_5007_pp3_iter1_reg <= icmp_ln522_1_reg_5007;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state123) & (icmp_ln521_fu_3820_p2 == 1'd1))) begin
        icmp_ln522_reg_4982 <= icmp_ln522_fu_3826_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        icmp_ln870_2_reg_4362 <= grp_fu_1776_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        icmp_ln870_4_reg_4512 <= icmp_ln870_4_fu_2921_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        icmp_ln870_6_reg_4675 <= grp_fu_1776_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state97)) begin
        icmp_ln870_8_reg_4827 <= icmp_ln870_8_fu_3512_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        icmp_ln878_1_reg_4580 <= icmp_ln878_1_fu_3035_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        icmp_ln878_2_reg_4739 <= icmp_ln878_2_fu_3323_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        icmp_ln878_3_reg_4878 <= icmp_ln878_3_fu_3613_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        icmp_ln878_reg_4423 <= icmp_ln878_fu_2721_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        idx_2_reg_4938 <= grp_fu_3921_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        mul_ln83_reg_4220 <= grp_fu_3900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) & (trunc_ln78_1_fu_2828_p1 == 1'd0))) begin
        n_f_score_V_1_reg_4472 <= n_f_score_V_1_fu_2891_p2;
        n_open_1_reg_4478 <= lshr_ln78_1_fu_2822_p2[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state81) & (trunc_ln78_2_fu_3120_p1 == 1'd0))) begin
        n_f_score_V_2_reg_4635 <= n_f_score_V_2_fu_3183_p2;
        n_open_2_reg_4641 <= lshr_ln78_2_fu_3114_p2[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state95) & (trunc_ln78_3_fu_3419_p1 == 1'd0))) begin
        n_f_score_V_3_reg_4787 <= n_f_score_V_3_fu_3482_p2;
        n_open_3_reg_4793 <= lshr_ln78_3_fu_3413_p2[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln78_fu_2541_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        n_f_score_V_reg_4322 <= n_f_score_V_fu_2604_p2;
        n_open_reg_4328 <= lshr_ln78_fu_2535_p2[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state88) & ((or_ln374_2_reg_4576 == 1'd1) | ((trunc_ln70_2_reg_4610 == 1'd1) | ((trunc_ln78_2_reg_4631 == 1'd1) | ((icmp_ln428_2_fu_3289_p2 == 1'd1) | ((icmp_ln399_2_reg_4687 == 1'd1) & (n_open_2_reg_4641 == 1'd1)))))))) begin
        n_x_V_2_reg_4726 <= n_x_V_2_fu_3295_p2;
        or_ln374_3_reg_4735 <= or_ln374_3_fu_3317_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (((((((icmp_ln399_reg_4374 == 1'd1) & (n_open_reg_4328 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0)) | ((icmp_ln428_fu_2710_p2 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((trunc_ln78_reg_4318 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((trunc_ln70_reg_4298 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((or_ln374_reg_4273 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((cmp_i_i233_i_reg_4247 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))))) begin
        n_x_V_reg_4413 <= n_x_V_fu_2716_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & ((cmp_i_i239_i_reg_4243 == 1'd1) | ((or_ln374_1_reg_4427 == 1'd1) | ((trunc_ln70_1_reg_4447 == 1'd1) | ((trunc_ln78_1_reg_4468 == 1'd1) | ((icmp_ln428_1_fu_2997_p2 == 1'd1) | ((icmp_ln399_1_reg_4524 == 1'd1) & (n_open_1_reg_4478 == 1'd1))))))))) begin
        n_y_V_1_reg_4563 <= n_y_V_1_fu_3003_p2;
        or_ln374_2_reg_4576 <= or_ln374_2_fu_3029_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp_i_i233_i_fu_2430_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        n_y_V_reg_4260 <= n_y_V_fu_2440_p2;
        or_ln374_reg_4273 <= or_ln374_fu_2466_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        op2_assign_reg_3955 <= {{local_ram_q0[31:16]}};
        trunc_ln473_reg_3962 <= trunc_ln473_fu_1876_p1;
        waypoint_count <= trunc_ln473_fu_1876_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state99) & (icmp_ln399_3_fu_3517_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd1))) begin
        open_set_heap_f_score_V_addr_10_reg_4854 <= zext_ln402_3_fu_3576_p1;
        zext_ln402_3_reg_4849[15 : 0] <= zext_ln402_3_fu_3576_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln399_fu_2639_p2 == 1'd1) & (n_open_reg_4328 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        open_set_heap_f_score_V_addr_1_reg_4396 <= zext_ln402_fu_2682_p1;
        zext_ln402_reg_4391[15 : 0] <= zext_ln402_fu_2682_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (icmp_ln399_1_fu_2926_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd1))) begin
        open_set_heap_f_score_V_addr_4_reg_4546 <= zext_ln402_1_fu_2969_p1;
        zext_ln402_1_reg_4541[15 : 0] <= zext_ln402_1_fu_2969_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state85) & (icmp_ln399_2_fu_3218_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd1))) begin
        open_set_heap_f_score_V_addr_7_reg_4709 <= zext_ln402_2_fu_3261_p1;
        zext_ln402_2_reg_4704[15 : 0] <= zext_ln402_2_fu_3261_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state72) & (icmp_ln878_1_fu_3035_p2 == 1'd1))) begin
        or_ln118_1_reg_4584 <= or_ln118_1_fu_3045_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state89) & (icmp_ln878_2_fu_3323_p2 == 1'd1))) begin
        or_ln118_3_reg_4743 <= or_ln118_3_fu_3333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state103) & (icmp_ln878_3_fu_3613_p2 == 1'd1))) begin
        or_ln118_5_reg_4882 <= or_ln118_5_fu_3623_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        or_ln315_1_reg_4087[0] <= or_ln315_1_fu_2057_p2[0];
or_ln315_1_reg_4087[14 : 2] <= or_ln315_1_fu_2057_p2[14 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        or_ln374_1_reg_4427 <= or_ln374_1_fu_2745_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        or_ln475_1_reg_3968 <= or_ln475_1_fu_1917_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        or_ln86_reg_4238 <= or_ln86_fu_2419_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state92) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state13) | ((ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln522_1_reg_5007 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0)))) begin
        reg_1813 <= local_ram_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state107)) begin
        total_length_2_reg_4887 <= total_length_2_fu_3642_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        trunc_ln3_reg_3992 <= {{reg_1813[24:16]}};
        zext_ln338_reg_4002[15 : 0] <= zext_ln338_fu_1991_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        trunc_ln70_1_reg_4447 <= trunc_ln70_1_fu_2790_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        trunc_ln70_2_reg_4610 <= trunc_ln70_2_fu_3082_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        trunc_ln70_reg_4298 <= trunc_ln70_fu_2503_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        trunc_ln78_1_reg_4468 <= trunc_ln78_1_fu_2828_p1;
        zext_ln77_1_reg_4462[4 : 2] <= zext_ln77_1_fu_2818_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        trunc_ln78_2_reg_4631 <= trunc_ln78_2_fu_3120_p1;
        zext_ln77_2_reg_4625[4 : 2] <= zext_ln77_2_fu_3110_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        trunc_ln78_reg_4318 <= trunc_ln78_fu_2541_p1;
        zext_ln77_reg_4313[4 : 2] <= zext_ln77_fu_2531_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln493_fu_2017_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state21))) begin
        waypoints_x_V_addr_2_reg_4041 <= zext_ln496_1_fu_2035_p1;
        waypoints_y_V_addr_2_reg_4047 <= zext_ln496_1_fu_2035_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        zext_ln123_1_reg_4100[8 : 0] <= zext_ln123_1_fu_2229_p1[8 : 0];
        zext_ln123_3_reg_4112[8 : 0] <= zext_ln123_3_fu_2263_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state65) & (icmp_ln300_3_fu_2905_p2 == 1'd1))) begin
        zext_ln302_1_reg_4502[15 : 0] <= zext_ln302_1_fu_2916_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (icmp_ln300_5_fu_3197_p2 == 1'd1))) begin
        zext_ln302_2_reg_4665[15 : 0] <= zext_ln302_2_fu_3208_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state96) & (icmp_ln300_7_fu_3496_p2 == 1'd1))) begin
        zext_ln302_3_reg_4817[15 : 0] <= zext_ln302_3_fu_3507_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln300_1_fu_2618_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        zext_ln302_reg_4352[15 : 0] <= zext_ln302_fu_2629_p1[15 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state118)) begin
        zext_ln491_reg_4973[19 : 0] <= zext_ln491_fu_3815_p1[19 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state95)) begin
        zext_ln77_3_reg_4778[4 : 2] <= zext_ln77_3_fu_3409_p1[4 : 2];
    end
end

always @ (*) begin
    if (((1'b1 == MAXI_ARREADY) & (1'b1 == ap_CS_fsm_state2))) begin
        MAXI_ARVALID = 1'b1;
    end else begin
        MAXI_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == MAXI_AWREADY)) begin
        if ((1'b1 == ap_CS_fsm_state134)) begin
            MAXI_AWADDR = MAXI_addr_1_reg_3972;
        end else if ((1'b1 == ap_CS_fsm_state125)) begin
            MAXI_AWADDR = MAXI_addr_3_reg_4991;
        end else if ((1'b1 == ap_CS_fsm_state117)) begin
            MAXI_AWADDR = MAXI_addr_2_reg_4872;
        end else begin
            MAXI_AWADDR = 'bx;
        end
    end else begin
        MAXI_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state125))) begin
        MAXI_AWLEN = zext_ln491_reg_4973;
    end else if ((((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state117)) | ((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state134)))) begin
        MAXI_AWLEN = 32'd1;
    end else begin
        MAXI_AWLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state125)) | ((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state117)) | ((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state134)))) begin
        MAXI_AWVALID = 1'b1;
    end else begin
        MAXI_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((~((1'b0 == MAXI_BVALID) & (ap_predicate_op1074_writeresp_state133 == 1'b1)) & (ap_predicate_op1074_writeresp_state133 == 1'b1) & (1'b1 == ap_CS_fsm_state133)) | ((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state123)) | ((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state140)))) begin
        MAXI_BREADY = 1'b1;
    end else begin
        MAXI_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_3946 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MAXI_RREADY = 1'b1;
    end else begin
        MAXI_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state135)) begin
        MAXI_WDATA = 32'd0;
    end else if (((icmp_ln522_1_reg_5007_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_01001))) begin
        MAXI_WDATA = reg_1813;
    end else if ((1'b1 == ap_CS_fsm_state118)) begin
        MAXI_WDATA = zext_ln491_fu_3815_p1;
    end else begin
        MAXI_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln522_1_reg_5007_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b1 == MAXI_WREADY) & (1'b1 == ap_CS_fsm_state118)) | ((1'b1 == MAXI_WREADY) & (1'b1 == ap_CS_fsm_state135)))) begin
        MAXI_WVALID = 1'b1;
    end else begin
        MAXI_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        MAXI_blk_n_AR = m_axi_MAXI_ARREADY;
    end else begin
        MAXI_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state125) | (1'b1 == ap_CS_fsm_state117) | (1'b1 == ap_CS_fsm_state134))) begin
        MAXI_blk_n_AW = m_axi_MAXI_AWREADY;
    end else begin
        MAXI_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state123) | (1'b1 == ap_CS_fsm_state140) | ((icmp_ln522_reg_4982 == 1'd0) & (icmp_ln521_reg_4978 == 1'd1) & (or_ln475_1_reg_3968 == 1'd0) & (1'b1 == ap_CS_fsm_state133)))) begin
        MAXI_blk_n_B = m_axi_MAXI_BVALID;
    end else begin
        MAXI_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_3946 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        MAXI_blk_n_R = m_axi_MAXI_RVALID;
    end else begin
        MAXI_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state118) | (1'b1 == ap_CS_fsm_state135) | ((icmp_ln522_1_reg_5007_pp3_iter1_reg == 1'd0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0)))) begin
        MAXI_blk_n_W = m_axi_MAXI_WREADY;
    end else begin
        MAXI_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((icmp_ln468_fu_1855_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln481_fu_1939_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln522_1_fu_3873_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state126 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state126 = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == MAXI_BVALID) & (ap_predicate_op1074_writeresp_state133 == 1'b1)) & (1'b1 == ap_CS_fsm_state133))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_4138 == 1'd0) & (icmp_ln342_1_reg_4124 == 1'd1) & (icmp_ln493_reg_4021 == 1'd1) & (icmp_ln342_reg_4017 == 1'd0) & (1'd0 == and_ln350_reg_4216) & (1'b1 == ap_CS_fsm_state102))) begin
        ap_phi_mux_add42668_phi_fu_1581_p6 = total_length_reg_1211;
    end else begin
        ap_phi_mux_add42668_phi_fu_1581_p6 = add42668_reg_1578;
    end
end

always @ (*) begin
    if (((icmp_ln345_reg_4138 == 1'd0) & (icmp_ln342_1_reg_4124 == 1'd1) & (icmp_ln493_reg_4021 == 1'd1) & (icmp_ln342_reg_4017 == 1'd0) & (1'd0 == and_ln350_reg_4216) & (1'b1 == ap_CS_fsm_state102))) begin
        ap_phi_mux_empty_36_phi_fu_1595_p6 = p_ph_reg_1561;
    end else begin
        ap_phi_mux_empty_36_phi_fu_1595_p6 = empty_36_reg_1592;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        if ((1'b1 == ap_condition_1999)) begin
            ap_phi_mux_empty_42_phi_fu_1554_p4 = grp_fu_1787_p2;
        end else if ((1'b1 == ap_condition_1995)) begin
            ap_phi_mux_empty_42_phi_fu_1554_p4 = open_set_size;
        end else begin
            ap_phi_mux_empty_42_phi_fu_1554_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_42_phi_fu_1554_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        if ((1'b1 == ap_condition_1755)) begin
            ap_phi_mux_error_flag_3_phi_fu_1328_p12 = error_flag_1_reg_1246;
        end else if ((1'b1 == ap_condition_1768)) begin
            ap_phi_mux_error_flag_3_phi_fu_1328_p12 = error_flag_2_reg_1302;
        end else begin
            ap_phi_mux_error_flag_3_phi_fu_1328_p12 = error_flag_3_reg_1325;
        end
    end else begin
        ap_phi_mux_error_flag_3_phi_fu_1328_p12 = error_flag_3_reg_1325;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        if ((1'b1 == ap_condition_1850)) begin
            ap_phi_mux_error_flag_5_phi_fu_1408_p12 = error_flag_3_reg_1325;
        end else if ((1'b1 == ap_condition_1863)) begin
            ap_phi_mux_error_flag_5_phi_fu_1408_p12 = error_flag_4_reg_1382;
        end else begin
            ap_phi_mux_error_flag_5_phi_fu_1408_p12 = error_flag_5_reg_1405;
        end
    end else begin
        ap_phi_mux_error_flag_5_phi_fu_1408_p12 = error_flag_5_reg_1405;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) & (icmp_ln300_2_reg_4490 == 1'd0) & (n_open_1_reg_4478 == 1'd1))) begin
        ap_phi_mux_existing_idx_1_phi_fu_1374_p4 = existing_idx_1_ph_reg_1361;
    end else begin
        ap_phi_mux_existing_idx_1_phi_fu_1374_p4 = existing_idx_1_reg_1371;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) & (icmp_ln300_4_reg_4653 == 1'd0) & (n_open_2_reg_4641 == 1'd1))) begin
        ap_phi_mux_existing_idx_2_phi_fu_1454_p4 = existing_idx_2_ph_reg_1441;
    end else begin
        ap_phi_mux_existing_idx_2_phi_fu_1454_p4 = existing_idx_2_reg_1451;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) & (icmp_ln300_6_reg_4805 == 1'd0) & (n_open_3_reg_4793 == 1'd1))) begin
        ap_phi_mux_existing_idx_3_phi_fu_1531_p4 = existing_idx_3_ph_reg_1518;
    end else begin
        ap_phi_mux_existing_idx_3_phi_fu_1531_p4 = existing_idx_3_reg_1528;
    end
end

always @ (*) begin
    if (((icmp_ln300_reg_4340 == 1'd0) & (n_open_reg_4328 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        ap_phi_mux_existing_idx_phi_fu_1294_p4 = existing_idx_ph_reg_1281;
    end else begin
        ap_phi_mux_existing_idx_phi_fu_1294_p4 = existing_idx_reg_1291;
    end
end

always @ (*) begin
    if (((icmp_ln481_reg_3983 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        ap_phi_mux_i_2_phi_fu_1203_p4 = i_3_reg_3978;
    end else begin
        ap_phi_mux_i_2_phi_fu_1203_p4 = i_2_reg_1199;
    end
end

always @ (*) begin
    if (((icmp_ln468_reg_3946 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_1191_p4 = i_1_reg_3941;
    end else begin
        ap_phi_mux_i_phi_fu_1191_p4 = i_reg_1187;
    end
end

always @ (*) begin
    if (((icmp_ln522_reg_4982 == 1'd0) & (icmp_ln521_reg_4978 == 1'd1) & (or_ln475_1_reg_3968 == 1'd0) & (1'b1 == ap_CS_fsm_state133))) begin
        ap_phi_mux_storemerge_phi_fu_1697_p8 = empty_37_reg_1670;
    end else begin
        ap_phi_mux_storemerge_phi_fu_1697_p8 = storemerge_reg_1693;
    end
end

always @ (*) begin
    if ((~((1'b0 == MAXI_BVALID) & (ap_predicate_op1074_writeresp_state133 == 1'b1)) & (1'b1 == ap_CS_fsm_state133))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b0 == MAXI_BVALID) & (ap_predicate_op1074_writeresp_state133 == 1'b1)) & (1'b1 == ap_CS_fsm_state133))) begin
        code_ap_vld = 1'b1;
    end else begin
        code_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        dx_ce0 = 1'b1;
    end else begin
        dx_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state114)) begin
        dy_ce0 = 1'b1;
    end else begin
        dy_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        grid_info_address0 = grid_info_addr_6_reg_4772;
    end else if ((1'b1 == ap_CS_fsm_state93)) begin
        grid_info_address0 = zext_ln78_3_fu_3397_p1;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        grid_info_address0 = grid_info_addr_5_reg_4619;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grid_info_address0 = grid_info_addr_4_reg_4456;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grid_info_address0 = zext_ln78_1_fu_2806_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grid_info_address0 = zext_ln78_fu_2519_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grid_info_address0 = zext_ln86_fu_2393_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grid_info_address0 = zext_ln318_13_fu_2217_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grid_info_address0 = zext_ln318_11_fu_2189_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grid_info_address0 = zext_ln318_9_fu_2167_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grid_info_address0 = zext_ln318_7_fu_2145_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grid_info_address0 = zext_ln318_5_fu_2123_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grid_info_address0 = zext_ln318_3_fu_2101_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grid_info_address0 = zext_ln318_1_fu_2079_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grid_info_address0 = zext_ln318_fu_2052_p1;
    end else begin
        grid_info_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state112)) begin
        grid_info_address1 = zext_ln110_fu_3739_p1;
    end else if ((1'b1 == ap_CS_fsm_state99)) begin
        grid_info_address1 = grid_info_addr_6_reg_4772;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        grid_info_address1 = grid_info_addr_5_reg_4619;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        grid_info_address1 = zext_ln78_2_fu_3098_p1;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grid_info_address1 = grid_info_addr_4_reg_4456;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grid_info_address1 = grid_info_addr_2_reg_4307;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grid_info_address1 = grid_info_addr_1_reg_4232;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grid_info_address1 = zext_ln318_12_fu_2206_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        grid_info_address1 = zext_ln318_10_fu_2178_p1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grid_info_address1 = zext_ln318_8_fu_2156_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grid_info_address1 = zext_ln318_6_fu_2134_p1;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grid_info_address1 = zext_ln318_4_fu_2112_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        grid_info_address1 = zext_ln318_2_fu_2090_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grid_info_address1 = zext_ln315_fu_2069_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grid_info_address1 = i_5_0_cast_fu_2041_p1;
    end else begin
        grid_info_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state93) | (1'b1 == ap_CS_fsm_state85) | (1'b1 == ap_CS_fsm_state62))) begin
        grid_info_ce0 = 1'b1;
    end else begin
        grid_info_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state112) | (1'b1 == ap_CS_fsm_state99) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state68))) begin
        grid_info_ce1 = 1'b1;
    end else begin
        grid_info_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        grid_info_d0 = or_ln118_5_reg_4882;
    end else if ((1'b1 == ap_CS_fsm_state85)) begin
        grid_info_d0 = or_ln118_2_fu_3228_p2;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        grid_info_d0 = or_ln118_1_reg_4584;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        grid_info_d0 = 32'd0;
    end else begin
        grid_info_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        grid_info_d1 = or_ln118_4_fu_3527_p2;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        grid_info_d1 = or_ln118_3_reg_4743;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grid_info_d1 = or_ln118_fu_2936_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        grid_info_d1 = or_ln102_fu_2649_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grid_info_d1 = or_ln86_reg_4238;
    end else if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24))) begin
        grid_info_d1 = 32'd0;
    end else begin
        grid_info_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state104) | (1'b1 == ap_CS_fsm_state73) | ((1'b1 == ap_CS_fsm_state85) & ((icmp_ln399_2_fu_3218_p2 == 1'd0) | (n_open_2_reg_4641 == 1'd0))))) begin
        grid_info_we0 = 1'b1;
    end else begin
        grid_info_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state90) | ((1'b1 == ap_CS_fsm_state54) & ((icmp_ln399_fu_2639_p2 == 1'd0) | (n_open_reg_4328 == 1'd0))) | ((1'b1 == ap_CS_fsm_state99) & ((icmp_ln399_3_fu_3517_p2 == 1'd0) | (n_open_3_reg_4793 == 1'd0))) | ((1'b1 == ap_CS_fsm_state68) & ((icmp_ln399_1_fu_2926_p2 == 1'd0) | (n_open_1_reg_4478 == 1'd0))))) begin
        grid_info_we1 = 1'b1;
    end else begin
        grid_info_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | ((1'b0 == ap_block_state36_on_subcall_done) & (1'b1 == ap_CS_fsm_state36)))) begin
        grp_fu_3900_ce = 1'b1;
    end else begin
        grp_fu_3900_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state76) | ((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71)))) begin
        grp_fu_3913_ce = 1'b1;
    end else begin
        grp_fu_3913_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1))) begin
        grp_os_sift_up_fu_1725_idx = existing_idx_3_reg_1528;
    end else if (((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0))) begin
        grp_os_sift_up_fu_1725_idx = add_ln274_3_reg_4859;
    end else if (((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1))) begin
        grp_os_sift_up_fu_1725_idx = existing_idx_2_reg_1451;
    end else if (((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1))) begin
        grp_os_sift_up_fu_1725_idx = add_ln274_2_reg_4718;
    end else if (((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1))) begin
        grp_os_sift_up_fu_1725_idx = existing_idx_1_reg_1371;
    end else if (((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1))) begin
        grp_os_sift_up_fu_1725_idx = add_ln274_1_reg_4555;
    end else if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1))) begin
        grp_os_sift_up_fu_1725_idx = existing_idx_reg_1291;
    end else if (((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1))) begin
        grp_os_sift_up_fu_1725_idx = add_ln274_reg_4405;
    end else begin
        grp_os_sift_up_fu_1725_idx = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        local_ram_address0 = zext_ln524_fu_3888_p1;
    end else if ((1'b1 == ap_CS_fsm_state109)) begin
        local_ram_address0 = zext_ln511_2_fu_3721_p1;
    end else if ((1'b1 == ap_CS_fsm_state91)) begin
        local_ram_address0 = zext_ln70_3_fu_3367_p1;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        local_ram_address0 = zext_ln70_2_fu_3068_p1;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        local_ram_address0 = zext_ln70_1_fu_2776_p1;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        local_ram_address0 = zext_ln70_fu_2489_p1;
    end else if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        local_ram_address0 = zext_ln482_fu_1954_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        local_ram_address0 = 14'd0;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_ram_address0 = zext_ln469_fu_1861_p1;
    end else begin
        local_ram_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state109) | (1'b1 == ap_CS_fsm_state91) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state60) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        local_ram_ce0 = 1'b1;
    end else begin
        local_ram_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state109)) begin
        local_ram_d0 = zext_ln511_3_fu_3711_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        local_ram_d0 = MAXI_addr_read_reg_3950;
    end else begin
        local_ram_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln468_reg_3946_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b1 == ap_CS_fsm_state109) & (icmp_ln507_fu_3684_p2 == 1'd0) & (icmp_ln505_reg_4896 == 1'd1)))) begin
        local_ram_we0 = 1'b1;
    end else begin
        local_ram_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        open_set_heap_f_score_V_address0 = open_set_heap_f_score_V_addr_10_reg_4854;
    end else if (((1'b1 == ap_CS_fsm_state99) & (icmp_ln399_3_fu_3517_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd1))) begin
        open_set_heap_f_score_V_address0 = zext_ln402_3_fu_3576_p1;
    end else if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln261_3_fu_3552_p1;
    end else if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln267_3_fu_3538_p1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        open_set_heap_f_score_V_address0 = open_set_heap_f_score_V_addr_7_reg_4709;
    end else if (((1'b1 == ap_CS_fsm_state85) & (icmp_ln399_2_fu_3218_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd1))) begin
        open_set_heap_f_score_V_address0 = zext_ln402_2_fu_3261_p1;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln261_2_fu_3253_p1;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln267_2_fu_3239_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_f_score_V_address0 = open_set_heap_f_score_V_addr_4_reg_4546;
    end else if (((1'b1 == ap_CS_fsm_state68) & (icmp_ln399_1_fu_2926_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd1))) begin
        open_set_heap_f_score_V_address0 = zext_ln402_1_fu_2969_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln261_1_fu_2961_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln267_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        open_set_heap_f_score_V_address0 = open_set_heap_f_score_V_addr_1_reg_4396;
    end else if (((icmp_ln399_fu_2639_p2 == 1'd1) & (n_open_reg_4328 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
        open_set_heap_f_score_V_address0 = zext_ln402_fu_2682_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln261_fu_2674_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_f_score_V_address0 = zext_ln267_fu_2660_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        open_set_heap_f_score_V_address0 = zext_ln283_fu_2351_p1;
    end else if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34))) begin
        open_set_heap_f_score_V_address0 = 11'd0;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_f_score_V_address0 = grp_os_sift_up_fu_1725_open_set_heap_f_score_V_address0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_f_score_V_address0 = grp_os_sift_down_fu_1711_open_set_heap_f_score_V_address0;
    end else begin
        open_set_heap_f_score_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state58) | ((icmp_ln399_fu_2639_p2 == 1'd1) & (n_open_reg_4328 == 1'd1) & (1'b1 == ap_CS_fsm_state54)) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (icmp_ln399_3_fu_3517_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd1)) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (icmp_ln399_2_fu_3218_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd1)) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (icmp_ln399_1_fu_2926_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd1)) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_f_score_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_f_score_V_ce0 = grp_os_sift_up_fu_1725_open_set_heap_f_score_V_ce0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_f_score_V_ce0 = grp_os_sift_down_fu_1711_open_set_heap_f_score_V_ce0;
    end else begin
        open_set_heap_f_score_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))))) begin
        open_set_heap_f_score_V_d0 = n_f_score_V_3_reg_4787;
    end else if (((1'b1 == ap_CS_fsm_state89) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))))) begin
        open_set_heap_f_score_V_d0 = n_f_score_V_2_reg_4635;
    end else if (((1'b1 == ap_CS_fsm_state72) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_f_score_V_d0 = n_f_score_V_1_reg_4472;
    end else if (((1'b1 == ap_CS_fsm_state58) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))))) begin
        open_set_heap_f_score_V_d0 = n_f_score_V_reg_4322;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        open_set_heap_f_score_V_d0 = open_set_heap_f_score_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        open_set_heap_f_score_V_d0 = h_start_V_fu_2290_p2;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_f_score_V_d0 = grp_os_sift_up_fu_1725_open_set_heap_f_score_V_d0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_f_score_V_d0 = grp_os_sift_down_fu_1711_open_set_heap_f_score_V_d0;
    end else begin
        open_set_heap_f_score_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state103) & (icmp_ln878_3_fu_3613_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state89) & (icmp_ln878_2_fu_3323_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state72) & (icmp_ln878_1_fu_3035_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state58) & (icmp_ln878_fu_2721_p2 == 1'd1)))) begin
        open_set_heap_f_score_V_we0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_f_score_V_we0 = grp_os_sift_up_fu_1725_open_set_heap_f_score_V_we0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_f_score_V_we0 = grp_os_sift_down_fu_1711_open_set_heap_f_score_V_we0;
    end else begin
        open_set_heap_f_score_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state103)) begin
        open_set_heap_g_score_V_address0 = zext_ln402_3_reg_4849;
    end else if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln261_3_fu_3552_p1;
    end else if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln267_3_fu_3538_p1;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        open_set_heap_g_score_V_address0 = zext_ln402_2_reg_4704;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln261_2_fu_3253_p1;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln267_2_fu_3239_p1;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        open_set_heap_g_score_V_address0 = zext_ln402_1_reg_4541;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln261_1_fu_2961_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln267_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        open_set_heap_g_score_V_address0 = zext_ln402_reg_4391;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln261_fu_2674_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_g_score_V_address0 = zext_ln267_fu_2660_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        open_set_heap_g_score_V_address0 = zext_ln283_fu_2351_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34))) begin
        open_set_heap_g_score_V_address0 = 11'd0;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_g_score_V_address0 = grp_os_sift_up_fu_1725_open_set_heap_g_score_V_address0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_g_score_V_address0 = grp_os_sift_down_fu_1711_open_set_heap_g_score_V_address0;
    end else begin
        open_set_heap_g_score_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state58) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_g_score_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_g_score_V_ce0 = grp_os_sift_up_fu_1725_open_set_heap_g_score_V_ce0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_g_score_V_ce0 = grp_os_sift_down_fu_1711_open_set_heap_g_score_V_ce0;
    end else begin
        open_set_heap_g_score_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | (1'b1 == ap_CS_fsm_state89) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state58) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_g_score_V_d0 = n_g_score_V_reg_4251;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        open_set_heap_g_score_V_d0 = open_set_heap_g_score_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        open_set_heap_g_score_V_d0 = 11'd0;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_g_score_V_d0 = grp_os_sift_up_fu_1725_open_set_heap_g_score_V_d0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_g_score_V_d0 = grp_os_sift_down_fu_1711_open_set_heap_g_score_V_d0;
    end else begin
        open_set_heap_g_score_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state103) & (icmp_ln878_3_fu_3613_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state89) & (icmp_ln878_2_fu_3323_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state72) & (icmp_ln878_1_fu_3035_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state58) & (icmp_ln878_fu_2721_p2 == 1'd1)))) begin
        open_set_heap_g_score_V_we0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_g_score_V_we0 = grp_os_sift_up_fu_1725_open_set_heap_g_score_V_we0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_g_score_V_we0 = grp_os_sift_down_fu_1711_open_set_heap_g_score_V_we0;
    end else begin
        open_set_heap_g_score_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln261_3_fu_3552_p1;
    end else if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln267_3_fu_3538_p1;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        open_set_heap_x_V_address0 = zext_ln302_3_fu_3507_p1;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln261_2_fu_3253_p1;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln267_2_fu_3239_p1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        open_set_heap_x_V_address0 = zext_ln302_2_fu_3208_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln261_1_fu_2961_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln267_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        open_set_heap_x_V_address0 = zext_ln302_1_fu_2916_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln261_fu_2674_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_x_V_address0 = zext_ln267_fu_2660_p1;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        open_set_heap_x_V_address0 = zext_ln302_fu_2629_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        open_set_heap_x_V_address0 = zext_ln283_fu_2351_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34))) begin
        open_set_heap_x_V_address0 = 11'd0;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_x_V_address0 = grp_os_sift_up_fu_1725_open_set_heap_x_V_address0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_x_V_address0 = grp_os_sift_down_fu_1711_open_set_heap_x_V_address0;
    end else begin
        open_set_heap_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state82) | (1'b1 == ap_CS_fsm_state65) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_x_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_x_V_ce0 = grp_os_sift_up_fu_1725_open_set_heap_x_V_ce0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_x_V_ce0 = grp_os_sift_down_fu_1711_open_set_heap_x_V_ce0;
    end else begin
        open_set_heap_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))))) begin
        open_set_heap_x_V_d0 = n_x_V_2_reg_4726;
    end else if ((((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_x_V_d0 = n_x_V_reg_4413;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))))) begin
        open_set_heap_x_V_d0 = current_x_V_4_reg_4154;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        open_set_heap_x_V_d0 = open_set_heap_x_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        open_set_heap_x_V_d0 = start_x_V_reg_4053;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_x_V_d0 = grp_os_sift_up_fu_1725_open_set_heap_x_V_d0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_x_V_d0 = grp_os_sift_down_fu_1711_open_set_heap_x_V_d0;
    end else begin
        open_set_heap_x_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_x_V_we0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_x_V_we0 = grp_os_sift_up_fu_1725_open_set_heap_x_V_we0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_x_V_we0 = grp_os_sift_down_fu_1711_open_set_heap_x_V_we0;
    end else begin
        open_set_heap_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln261_3_fu_3552_p1;
    end else if (((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln267_3_fu_3538_p1;
    end else if ((1'b1 == ap_CS_fsm_state97)) begin
        open_set_heap_y_V_address0 = zext_ln302_3_reg_4817;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln261_2_fu_3253_p1;
    end else if (((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln267_2_fu_3239_p1;
    end else if ((1'b1 == ap_CS_fsm_state83)) begin
        open_set_heap_y_V_address0 = zext_ln302_2_reg_4665;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln261_1_fu_2961_p1;
    end else if (((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln267_1_fu_2947_p1;
    end else if ((1'b1 == ap_CS_fsm_state66)) begin
        open_set_heap_y_V_address0 = zext_ln302_1_reg_4502;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln261_fu_2674_p1;
    end else if (((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0))))) begin
        open_set_heap_y_V_address0 = zext_ln267_fu_2660_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        open_set_heap_y_V_address0 = zext_ln302_reg_4352;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        open_set_heap_y_V_address0 = zext_ln283_fu_2351_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34))) begin
        open_set_heap_y_V_address0 = 11'd0;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_y_V_address0 = grp_os_sift_up_fu_1725_open_set_heap_y_V_address0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_y_V_address0 = grp_os_sift_down_fu_1711_open_set_heap_y_V_address0;
    end else begin
        open_set_heap_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state97) | (1'b1 == ap_CS_fsm_state83) | (1'b1 == ap_CS_fsm_state66) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_y_V_ce0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_y_V_ce0 = grp_os_sift_up_fu_1725_open_set_heap_y_V_ce0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_y_V_ce0 = grp_os_sift_down_fu_1711_open_set_heap_y_V_ce0;
    end else begin
        open_set_heap_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))))) begin
        open_set_heap_y_V_d0 = n_y_V_1_reg_4563;
    end else if ((((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_y_V_d0 = current_y_V_4_reg_4169;
    end else if ((((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))))) begin
        open_set_heap_y_V_d0 = n_y_V_reg_4260;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        open_set_heap_y_V_d0 = open_set_heap_y_V_q0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        open_set_heap_y_V_d0 = start_y_V_reg_4060;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_y_V_d0 = grp_os_sift_up_fu_1725_open_set_heap_y_V_d0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_y_V_d0 = grp_os_sift_down_fu_1711_open_set_heap_y_V_d0;
    end else begin
        open_set_heap_y_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state34) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state54) & (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state99) & (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state85) & (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))) | ((1'b1 == ap_CS_fsm_state68) & (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)))))) begin
        open_set_heap_y_V_we0 = 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op538_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state57) & (ap_predicate_op534_call_state57 == 1'b1)) | ((1'b1 == ap_CS_fsm_state105) & (icmp_ln878_3_reg_4878 == 1'd1)) | ((1'b1 == ap_CS_fsm_state101) & (icmp_ln273_3_reg_4845 == 1'd0)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op804_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state88) & (ap_predicate_op800_call_state88 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op668_call_state71 == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (ap_predicate_op664_call_state71 == 1'b1)))) begin
        open_set_heap_y_V_we0 = grp_os_sift_up_fu_1725_open_set_heap_y_V_we0;
    end else if (((icmp_ln288_reg_4142 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        open_set_heap_y_V_we0 = grp_os_sift_down_fu_1711_open_set_heap_y_V_we0;
    end else begin
        open_set_heap_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        waypoints_x_V_address0 = zext_ln496_1_fu_2035_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        waypoints_x_V_address0 = zext_ln483_fu_1970_p1;
    end else begin
        waypoints_x_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state107)) begin
        waypoints_x_V_address1 = waypoints_x_V_addr_2_reg_4041;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        waypoints_x_V_address1 = zext_ln496_fu_2029_p1;
    end else begin
        waypoints_x_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        waypoints_x_V_ce0 = 1'b1;
    end else begin
        waypoints_x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state107))) begin
        waypoints_x_V_ce1 = 1'b1;
    end else begin
        waypoints_x_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln481_reg_3983 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        waypoints_x_V_we0 = 1'b1;
    end else begin
        waypoints_x_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        waypoints_y_V_address0 = zext_ln496_1_fu_2035_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        waypoints_y_V_address0 = zext_ln483_fu_1970_p1;
    end else begin
        waypoints_y_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state107)) begin
        waypoints_y_V_address1 = waypoints_y_V_addr_2_reg_4047;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        waypoints_y_V_address1 = zext_ln496_fu_2029_p1;
    end else begin
        waypoints_y_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | ((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1)))) begin
        waypoints_y_V_ce0 = 1'b1;
    end else begin
        waypoints_y_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state107))) begin
        waypoints_y_V_ce1 = 1'b1;
    end else begin
        waypoints_y_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln481_reg_3983 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1))) begin
        waypoints_y_V_we0 = 1'b1;
    end else begin
        waypoints_y_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == MAXI_ARREADY) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln468_fu_1855_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln468_fu_1855_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((or_ln475_1_fu_1917_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state134;
            end
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((icmp_ln481_fu_1939_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((icmp_ln481_fu_1939_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((icmp_ln493_fu_2017_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln315_fu_2063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state31 : begin
            if (((icmp_ln342_reg_4017 == 1'd1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & ((grp_fu_1762_p2 == 1'd1) | (icmp_ln342_1_fu_2303_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state116;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((icmp_ln288_reg_4142 == 1'd1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'd1 == and_ln350_fu_2373_p2) & (1'b0 == ap_block_state36_on_subcall_done) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end else if (((1'd0 == and_ln350_fu_2373_p2) & (1'b0 == ap_block_state36_on_subcall_done) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((or_ln374_fu_2466_p2 == 1'd0) & (cmp_i_i233_i_fu_2430_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((trunc_ln70_fu_2503_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((n_open_fu_2610_p3 == 1'd1) & (trunc_ln78_fu_2541_p1 == 1'd0) & (grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((1'b1 == ap_CS_fsm_state50) & (((trunc_ln78_fu_2541_p1 == 1'd0) & (grp_fu_1762_p2 == 1'd1)) | ((n_open_fu_2610_p3 == 1'd0) & (trunc_ln78_fu_2541_p1 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((icmp_ln300_1_fu_2618_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & ((icmp_ln870_2_reg_4362 == 1'd0) | (icmp_ln870_3_fu_2634_p2 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & ((icmp_ln399_fu_2639_p2 == 1'd0) | (n_open_reg_4328 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state55 : begin
            if (((icmp_ln273_fu_2697_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57) & (((((((icmp_ln399_reg_4374 == 1'd1) & (n_open_reg_4328 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1)) | ((icmp_ln428_fu_2710_p2 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((trunc_ln78_reg_4318 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((trunc_ln70_reg_4298 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((or_ln374_reg_4273 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))) | ((cmp_i_i233_i_reg_4247 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57) & (((((((icmp_ln399_reg_4374 == 1'd1) & (n_open_reg_4328 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0)) | ((icmp_ln428_fu_2710_p2 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((trunc_ln78_reg_4318 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((trunc_ln70_reg_4298 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((or_ln374_reg_4273 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))) | ((cmp_i_i233_i_reg_4247 == 1'd1) & (cmp_i_i239_i_reg_4243 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else if (((1'b0 == ap_block_state57_on_subcall_done) & (1'b1 == ap_CS_fsm_state57) & (((icmp_ln428_fu_2710_p2 == 1'd0) & (n_open_reg_4328 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0)) | ((icmp_ln428_fu_2710_p2 == 1'd0) & (icmp_ln399_reg_4374 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (icmp_ln878_fu_2721_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state60 : begin
            if (((1'b1 == ap_CS_fsm_state60) & (or_ln374_1_fu_2745_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & (trunc_ln70_1_fu_2790_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            if (((grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state64) & (n_open_1_fu_2897_p3 == 1'd1) & (trunc_ln78_1_fu_2828_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else if (((1'b1 == ap_CS_fsm_state64) & (((n_open_1_fu_2897_p3 == 1'd0) & (trunc_ln78_1_fu_2828_p1 == 1'd0)) | ((grp_fu_1762_p2 == 1'd1) & (trunc_ln78_1_fu_2828_p1 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state65 : begin
            if (((1'b1 == ap_CS_fsm_state65) & (icmp_ln300_3_fu_2905_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & ((grp_fu_1808_p2 == 1'd0) | (icmp_ln870_4_reg_4512 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            if (((1'b1 == ap_CS_fsm_state68) & ((icmp_ln399_1_fu_2926_p2 == 1'd0) | (n_open_1_reg_4478 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (icmp_ln273_1_fu_2984_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & (((((((or_ln374_2_fu_3029_p2 == 1'd1) & (icmp_ln399_1_reg_4524 == 1'd1) & (n_open_1_reg_4478 == 1'd1)) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (icmp_ln428_1_fu_2997_p2 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (trunc_ln78_1_reg_4468 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (trunc_ln70_1_reg_4447 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd1) & (or_ln374_1_reg_4427 == 1'd1))) | ((cmp_i_i239_i_reg_4243 == 1'd1) & (or_ln374_2_fu_3029_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & (((((((or_ln374_2_fu_3029_p2 == 1'd0) & (icmp_ln399_1_reg_4524 == 1'd1) & (n_open_1_reg_4478 == 1'd1)) | ((or_ln374_2_fu_3029_p2 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd1))) | ((or_ln374_2_fu_3029_p2 == 1'd0) & (or_ln374_1_reg_4427 == 1'd1))) | ((cmp_i_i239_i_reg_4243 == 1'd1) & (or_ln374_2_fu_3029_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else if (((1'b0 == ap_block_state71_on_subcall_done) & (1'b1 == ap_CS_fsm_state71) & (((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd0) & (icmp_ln399_1_reg_4524 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)) | ((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            if (((1'b1 == ap_CS_fsm_state72) & (icmp_ln878_1_fu_3035_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & (trunc_ln70_2_fu_3082_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            if (((grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81) & (n_open_2_fu_3189_p3 == 1'd1) & (trunc_ln78_2_fu_3120_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else if (((1'b1 == ap_CS_fsm_state81) & (((n_open_2_fu_3189_p3 == 1'd0) & (trunc_ln78_2_fu_3120_p1 == 1'd0)) | ((grp_fu_1762_p2 == 1'd1) & (trunc_ln78_2_fu_3120_p1 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state82 : begin
            if (((1'b1 == ap_CS_fsm_state82) & (icmp_ln300_5_fu_3197_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            if (((1'b1 == ap_CS_fsm_state84) & ((icmp_ln870_7_fu_3213_p2 == 1'd0) | (icmp_ln870_6_reg_4675 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state85 : begin
            if (((1'b1 == ap_CS_fsm_state85) & ((icmp_ln399_2_fu_3218_p2 == 1'd0) | (n_open_2_reg_4641 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state86 : begin
            if (((1'b1 == ap_CS_fsm_state86) & (icmp_ln273_2_fu_3276_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            if (((1'b0 == ap_block_state88_on_subcall_done) & (1'b1 == ap_CS_fsm_state88) & (((icmp_ln428_2_fu_3289_p2 == 1'd0) & (icmp_ln399_2_reg_4687 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0)) | ((icmp_ln428_2_fu_3289_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else if (((1'b0 == ap_block_state88_on_subcall_done) & (1'b1 == ap_CS_fsm_state88) & ((or_ln374_2_reg_4576 == 1'd1) | ((trunc_ln70_2_reg_4610 == 1'd1) | ((trunc_ln78_2_reg_4631 == 1'd1) | ((icmp_ln428_2_fu_3289_p2 == 1'd1) | ((icmp_ln399_2_reg_4687 == 1'd1) & (n_open_2_reg_4641 == 1'd1)))))))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state89 : begin
            if (((1'b1 == ap_CS_fsm_state89) & (icmp_ln878_2_fu_3323_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state91 : begin
            if (((1'b1 == ap_CS_fsm_state91) & (or_ln374_3_reg_4735 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            if (((1'b1 == ap_CS_fsm_state93) & (trunc_ln70_3_fu_3381_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            if (((grp_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state95) & (n_open_3_fu_3488_p3 == 1'd1) & (trunc_ln78_3_fu_3419_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else if (((1'b1 == ap_CS_fsm_state95) & (((n_open_3_fu_3488_p3 == 1'd0) & (trunc_ln78_3_fu_3419_p1 == 1'd0)) | ((grp_fu_1762_p2 == 1'd1) & (trunc_ln78_3_fu_3419_p1 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
        end
        ap_ST_fsm_state96 : begin
            if (((1'b1 == ap_CS_fsm_state96) & (icmp_ln300_7_fu_3496_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            if (((1'b1 == ap_CS_fsm_state98) & ((grp_fu_1808_p2 == 1'd0) | (icmp_ln870_8_reg_4827 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
        end
        ap_ST_fsm_state99 : begin
            if (((1'b1 == ap_CS_fsm_state99) & (((icmp_ln273_3_fu_3570_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((icmp_ln399_3_fu_3517_p2 == 1'd0) & (icmp_ln273_3_fu_3570_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else if (((1'b1 == ap_CS_fsm_state99) & (((icmp_ln273_3_fu_3570_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((icmp_ln399_3_fu_3517_p2 == 1'd0) & (icmp_ln273_3_fu_3570_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            if (((1'b0 == ap_block_state101_on_subcall_done) & (icmp_ln428_3_fu_3588_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end else if (((1'b0 == ap_block_state101_on_subcall_done) & (icmp_ln428_3_fu_3588_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state101))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state103 : begin
            if (((1'b1 == ap_CS_fsm_state103) & (icmp_ln878_3_fu_3613_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            if (((1'b0 == ap_block_state105_on_subcall_done) & (1'b1 == ap_CS_fsm_state105))) begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state107 : begin
            if (((1'b1 == ap_CS_fsm_state107) & (icmp_ln499_fu_3654_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else if (((1'b1 == ap_CS_fsm_state107) & (icmp_ln499_fu_3654_p2 == 1'd1) & (icmp_ln505_fu_3660_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state109;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            if (((1'b1 == ap_CS_fsm_state109) & ((icmp_ln507_fu_3684_p2 == 1'd1) | (icmp_ln505_reg_4896 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state110;
            end
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state117 : begin
            if (((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state117))) begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state117;
            end
        end
        ap_ST_fsm_state118 : begin
            if (((1'b1 == MAXI_WREADY) & (1'b1 == ap_CS_fsm_state118))) begin
                ap_NS_fsm = ap_ST_fsm_state119;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state118;
            end
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            if (((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state123) & (icmp_ln522_fu_3826_p2 == 1'd1) & (icmp_ln521_fu_3820_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else if (((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state123) & (icmp_ln522_fu_3826_p2 == 1'd0) & (icmp_ln521_fu_3820_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end else if (((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state123) & (icmp_ln521_fu_3820_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state124;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state123;
            end
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state125 : begin
            if (((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state125))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln522_1_fu_3873_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)) & ~((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if ((((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter2 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((ap_enable_reg_pp3_iter1 == 1'b0) & (1'b0 == ap_block_pp3_stage0_subdone) & (icmp_ln522_1_fu_3873_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state129;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            if ((~((1'b0 == MAXI_BVALID) & (ap_predicate_op1074_writeresp_state133 == 1'b1)) & (1'b1 == ap_CS_fsm_state133))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end
        end
        ap_ST_fsm_state134 : begin
            if (((1'b1 == MAXI_AWREADY) & (1'b1 == ap_CS_fsm_state134))) begin
                ap_NS_fsm = ap_ST_fsm_state135;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state134;
            end
        end
        ap_ST_fsm_state135 : begin
            if (((1'b1 == MAXI_WREADY) & (1'b1 == ap_CS_fsm_state135))) begin
                ap_NS_fsm = ap_ST_fsm_state136;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state135;
            end
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            if (((1'b1 == MAXI_BVALID) & (1'b1 == ap_CS_fsm_state140))) begin
                ap_NS_fsm = ap_ST_fsm_state133;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln208_2_fu_2886_p2 = ($signed(n_g_score_V_reg_4251) + $signed(sext_ln391_1_fu_2882_p1));

assign add_ln208_4_fu_3178_p2 = ($signed(n_g_score_V_reg_4251) + $signed(sext_ln391_2_fu_3174_p1));

assign add_ln208_6_fu_3477_p2 = ($signed(n_g_score_V_reg_4251) + $signed(sext_ln391_3_fu_3473_p1));

assign add_ln208_fu_2599_p2 = ($signed(n_g_score_V_reg_4251) + $signed(sext_ln391_fu_2595_p1));

assign add_ln261_1_fu_2955_p2 = ($signed(trunc_ln260_1_fu_2943_p1) + $signed(11'd2047));

assign add_ln261_2_fu_3247_p2 = ($signed(trunc_ln260_2_fu_3235_p1) + $signed(11'd2047));

assign add_ln261_3_fu_3546_p2 = ($signed(trunc_ln260_3_fu_3534_p1) + $signed(11'd2047));

assign add_ln261_fu_2668_p2 = ($signed(trunc_ln260_fu_2656_p1) + $signed(11'd2047));

assign add_ln274_1_fu_2990_p2 = ($signed(empty_40_reg_1395) + $signed(16'd65535));

assign add_ln274_2_fu_3282_p2 = ($signed(empty_41_reg_1475) + $signed(16'd65535));

assign add_ln274_3_fu_3581_p2 = ($signed(empty_42_reg_1551) + $signed(16'd65535));

assign add_ln274_fu_2703_p2 = ($signed(empty_35_reg_1315) + $signed(16'd65535));

assign add_ln283_fu_2346_p2 = ($signed(trunc_ln345_reg_4133) + $signed(11'd2047));

assign add_ln284_fu_2318_p2 = ($signed(open_set_size) + $signed(16'd65535));

assign add_ln315_fu_2194_p2 = (i_5_0_reg_1234 + 15'd16);

assign add_ln475_fu_1899_p2 = ($signed(zext_ln475_fu_1896_p1) + $signed(9'd510));

assign add_ln482_fu_1948_p2 = (zext_ln481_fu_1944_p1 + 9'd2);

assign add_ln491_fu_3648_p2 = (zext_ln497_fu_3639_p1 + trunc_ln497_fu_3635_p1);

assign add_ln493_fu_2011_p2 = ($signed(zext_ln493_1_fu_2007_p1) + $signed(9'd511));

assign add_ln500_fu_3597_p2 = (ap_phi_mux_empty_36_phi_fu_1595_p6 + zext_ln496_3_fu_3594_p1);

assign add_ln507_1_fu_3678_p2 = (i_5_reg_1627 + 12'd1);

assign add_ln507_fu_3666_p2 = (zext_ln351_fu_3629_p1 + 12'd1);

assign add_ln522_1_fu_3867_p2 = (i_15_reg_1682 + 10'd1);

assign add_ln522_fu_3836_p2 = (ram_read_reg_3929 + 64'd31324);

assign add_ln524_fu_3882_p2 = (zext_ln524_1_fu_3878_p1 + 14'd7831);

assign add_ln527_fu_3861_p2 = (empty_37_reg_1670 + 32'd500);

assign add_ln70_1_fu_2770_p2 = (trunc_ln68_1_fu_2760_p4 + 13'd18);

assign add_ln70_2_fu_3063_p2 = (trunc_ln68_2_reg_4600 + 13'd18);

assign add_ln70_3_fu_3361_p2 = (trunc_ln68_3_fu_3351_p4 + 13'd18);

assign add_ln70_fu_2484_p2 = (trunc_ln7_reg_4288 + 13'd18);

assign and_ln350_fu_2373_p2 = (icmp_ln870_fu_2362_p2 & icmp_ln870_1_fu_2369_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd122];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd98];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state107 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state109 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state111 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state112 = ap_CS_fsm[32'd108];

assign ap_CS_fsm_state113 = ap_CS_fsm[32'd109];

assign ap_CS_fsm_state114 = ap_CS_fsm[32'd110];

assign ap_CS_fsm_state115 = ap_CS_fsm[32'd111];

assign ap_CS_fsm_state116 = ap_CS_fsm[32'd112];

assign ap_CS_fsm_state117 = ap_CS_fsm[32'd113];

assign ap_CS_fsm_state118 = ap_CS_fsm[32'd114];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state123 = ap_CS_fsm[32'd119];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd120];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd121];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state133 = ap_CS_fsm[32'd127];

assign ap_CS_fsm_state134 = ap_CS_fsm[32'd128];

assign ap_CS_fsm_state135 = ap_CS_fsm[32'd129];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd134];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd84];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state92 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state93 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state94 = ap_CS_fsm[32'd90];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd91];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd92];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd93];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd95];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln468_reg_3946 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == MAXI_RVALID));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln468_reg_3946 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == MAXI_RVALID));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage0_11001 = ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_block_state128_io));
end

always @ (*) begin
    ap_block_pp3_stage0_subdone = ((ap_enable_reg_pp3_iter2 == 1'b1) & (1'b1 == ap_block_state128_io));
end

always @ (*) begin
    ap_block_state101_on_subcall_done = ((grp_os_sift_up_fu_1725_ap_done == 1'b0) & (icmp_ln273_3_reg_4845 == 1'd0));
end

always @ (*) begin
    ap_block_state105_on_subcall_done = ((grp_os_sift_up_fu_1725_ap_done == 1'b0) & (icmp_ln878_3_reg_4878 == 1'd1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((icmp_ln468_reg_3946 == 1'd0) & (1'b0 == MAXI_RVALID));
end

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state128_io = ((icmp_ln522_1_reg_5007_pp3_iter1_reg == 1'd0) & (1'b0 == MAXI_WREADY));
end

assign ap_block_state128_pp3_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state133 = ((1'b0 == MAXI_BVALID) & (ap_predicate_op1074_writeresp_state133 == 1'b1));
end

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state36_on_subcall_done = ((icmp_ln288_reg_4142 == 1'd0) & (grp_os_sift_down_fu_1711_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state57_on_subcall_done = (((ap_predicate_op538_call_state57 == 1'b1) & (grp_os_sift_up_fu_1725_ap_done == 1'b0)) | ((ap_predicate_op534_call_state57 == 1'b1) & (grp_os_sift_up_fu_1725_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state71_on_subcall_done = (((ap_predicate_op668_call_state71 == 1'b1) & (grp_os_sift_up_fu_1725_ap_done == 1'b0)) | ((ap_predicate_op664_call_state71 == 1'b1) & (grp_os_sift_up_fu_1725_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state88_on_subcall_done = (((ap_predicate_op804_call_state88 == 1'b1) & (grp_os_sift_up_fu_1725_ap_done == 1'b0)) | ((ap_predicate_op800_call_state88 == 1'b1) & (grp_os_sift_up_fu_1725_ap_done == 1'b0)));
end

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1104 = (((grp_fu_1781_p2 == 1'd0) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_1_fu_2926_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1254 = (((grp_fu_1781_p2 == 1'd0) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_2_fu_3218_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1724 = (((grp_fu_1781_p2 == 1'd1) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_fu_2639_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1755 = ((icmp_ln399_reg_4374 == 1'd1) & (n_open_reg_4328 == 1'd1) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0));
end

always @ (*) begin
    ap_condition_1768 = (((icmp_ln428_fu_2710_p2 == 1'd1) & (n_open_reg_4328 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0)) | ((icmp_ln428_fu_2710_p2 == 1'd1) & (icmp_ln399_reg_4374 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0)));
end

always @ (*) begin
    ap_condition_1813 = (((grp_fu_1781_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_1_fu_2926_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1850 = ((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln399_1_reg_4524 == 1'd1) & (n_open_1_reg_4478 == 1'd1) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0));
end

always @ (*) begin
    ap_condition_1863 = (((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd1) & (icmp_ln399_1_reg_4524 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)) | ((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln428_1_fu_2997_p2 == 1'd1) & (n_open_1_reg_4478 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)));
end

always @ (*) begin
    ap_condition_1908 = (((grp_fu_1781_p2 == 1'd1) & (n_open_2_reg_4641 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_2_fu_3218_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1995 = (((grp_fu_1781_p2 == 1'd1) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd1) & (icmp_ln399_3_fu_3517_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_1999 = (((grp_fu_1781_p2 == 1'd0) & (n_open_3_reg_4793 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_3_fu_3517_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_956 = (((grp_fu_1781_p2 == 1'd0) & (n_open_reg_4328 == 1'd0)) | ((grp_fu_1781_p2 == 1'd0) & (icmp_ln399_fu_2639_p2 == 1'd0)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_phi_mux_empty_37_phi_fu_1674_p4 = empty_37_reg_1670;

assign ap_phi_mux_error_flag_7_phi_fu_1488_p10 = error_flag_7_reg_1485;

always @ (*) begin
    ap_predicate_op1074_writeresp_state133 = ((icmp_ln522_reg_4982 == 1'd0) & (icmp_ln521_reg_4978 == 1'd1) & (or_ln475_1_reg_3968 == 1'd0));
end

always @ (*) begin
    ap_predicate_op534_call_state57 = (((icmp_ln273_reg_4401 == 1'd0) & (n_open_reg_4328 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0)) | ((icmp_ln273_reg_4401 == 1'd0) & (icmp_ln399_reg_4374 == 1'd0) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op538_call_state57 = ((icmp_ln399_reg_4374 == 1'd1) & (n_open_reg_4328 == 1'd1) & (trunc_ln78_reg_4318 == 1'd0) & (trunc_ln70_reg_4298 == 1'd0) & (or_ln374_reg_4273 == 1'd0) & (cmp_i_i233_i_reg_4247 == 1'd0) & (icmp_ln878_reg_4423 == 1'd1));
end

always @ (*) begin
    ap_predicate_op664_call_state71 = (((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln273_1_reg_4551 == 1'd0) & (icmp_ln399_1_reg_4524 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)) | ((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln273_1_reg_4551 == 1'd0) & (n_open_1_reg_4478 == 1'd0) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op668_call_state71 = ((cmp_i_i239_i_reg_4243 == 1'd0) & (icmp_ln878_1_reg_4580 == 1'd1) & (icmp_ln399_1_reg_4524 == 1'd1) & (n_open_1_reg_4478 == 1'd1) & (trunc_ln78_1_reg_4468 == 1'd0) & (trunc_ln70_1_reg_4447 == 1'd0) & (or_ln374_1_reg_4427 == 1'd0));
end

always @ (*) begin
    ap_predicate_op800_call_state88 = (((icmp_ln273_2_reg_4714 == 1'd0) & (icmp_ln399_2_reg_4687 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0)) | ((icmp_ln273_2_reg_4714 == 1'd0) & (n_open_2_reg_4641 == 1'd0) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0)));
end

always @ (*) begin
    ap_predicate_op804_call_state88 = ((icmp_ln878_2_reg_4739 == 1'd1) & (icmp_ln399_2_reg_4687 == 1'd1) & (n_open_2_reg_4641 == 1'd1) & (trunc_ln78_2_reg_4631 == 1'd0) & (trunc_ln70_2_reg_4610 == 1'd0) & (or_ln374_2_reg_4576 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign back_dir_fu_3775_p2 = (trunc_ln1_fu_3765_p4 ^ 2'd2);

assign bit_1_fu_2756_p1 = idx_3_fu_2751_p2[4:0];

assign bit_2_fu_3051_p1 = grp_fu_3913_p3[4:0];

assign bit_3_fu_3347_p1 = idx_5_fu_3342_p2[4:0];

assign bit_fu_2472_p1 = grp_fu_3905_p3[4:0];

assign cmp_i_i233_i_fu_2430_p2 = ((current_y_V_4_reg_4169 == 9'd0) ? 1'b1 : 1'b0);

assign cmp_i_i239_i_fu_2425_p2 = ((current_x_V_4_reg_4154 == 9'd0) ? 1'b1 : 1'b0);

assign current_x_V_3_fu_3791_p2 = ($signed(sext_ln691_fu_3787_p1) + $signed(current_x_V_1_reg_1648));

assign current_y_V_3_fu_3801_p2 = ($signed(sext_ln691_1_fu_3797_p1) + $signed(current_y_V_1_reg_1638));

assign dx_address0 = zext_ln534_fu_3781_p1;

assign dy_address0 = zext_ln534_fu_3781_p1;

assign grp_fu_1742_p2 = (ram_read_reg_3929 + 64'd4);

assign grp_fu_1747_p4 = {{grp_fu_1742_p2[63:2]}};

assign grp_fu_1762_p2 = ((open_set_size == 16'd0) ? 1'b1 : 1'b0);

assign grp_fu_1768_p2 = ((current_x_V_4_reg_4154 < trunc_ln3_reg_3992) ? 1'b1 : 1'b0);

assign grp_fu_1772_p2 = ((current_x_V_4_reg_4154 > goal_x_V_reg_4067) ? 1'b1 : 1'b0);

assign grp_fu_1776_p2 = ((open_set_heap_x_V_q0 == current_x_V_4_reg_4154) ? 1'b1 : 1'b0);

assign grp_fu_1781_p2 = ((open_set_size > 16'd1499) ? 1'b1 : 1'b0);

assign grp_fu_1787_p2 = (open_set_size + 16'd1);

assign grp_fu_1800_p2 = ((current_y_V_4_reg_4169 < trunc_ln3_reg_3992) ? 1'b1 : 1'b0);

assign grp_fu_1804_p2 = ((current_y_V_4_reg_4169 > goal_y_V_reg_4077) ? 1'b1 : 1'b0);

assign grp_fu_1808_p2 = ((open_set_heap_y_V_q0 == current_y_V_4_reg_4169) ? 1'b1 : 1'b0);

assign grp_fu_3893_p0 = zext_ln338_fu_1991_p1;

assign grp_fu_3893_p1 = zext_ln338_fu_1991_p1;

assign grp_fu_3900_p0 = zext_ln338_reg_4002;

assign grp_fu_3900_p1 = grp_fu_3900_p10;

assign grp_fu_3900_p10 = current_y_V_4_reg_4169;

assign grp_fu_3905_p0 = zext_ln338_reg_4002;

assign grp_fu_3905_p1 = grp_fu_3905_p10;

assign grp_fu_3905_p10 = n_y_V_fu_2440_p2;

assign grp_fu_3905_p2 = zext_ln870_reg_4204;

assign grp_fu_3913_p0 = zext_ln338_reg_4002;

assign grp_fu_3913_p1 = grp_fu_3913_p10;

assign grp_fu_3913_p10 = n_y_V_1_fu_3003_p2;

assign grp_fu_3913_p2 = zext_ln870_reg_4204;

assign grp_fu_3921_p0 = zext_ln338_reg_4002;

assign grp_fu_3921_p1 = grp_fu_3921_p10;

assign grp_fu_3921_p10 = current_y_V_1_reg_1638;

assign grp_fu_3921_p2 = grp_fu_3921_p20;

assign grp_fu_3921_p20 = current_x_V_1_reg_1648;

assign grp_os_sift_down_fu_1711_ap_start = grp_os_sift_down_fu_1711_ap_start_reg;

assign grp_os_sift_up_fu_1725_ap_start = grp_os_sift_up_fu_1725_ap_start_reg;

assign h_start_V_fu_2290_p2 = ($signed(sext_ln300_fu_2286_p1) + $signed(sext_ln123_fu_2252_p1));

assign i_10_fu_2910_p2 = (i_9_reg_1349 + 16'd1);

assign i_12_fu_3202_p2 = (i_11_reg_1429 + 16'd1);

assign i_14_fu_3501_p2 = (i_13_reg_1506 + 16'd1);

assign i_1_fu_1849_p2 = (ap_phi_mux_i_phi_fu_1191_p4 + 14'd1);

assign i_3_fu_1933_p2 = (ap_phi_mux_i_2_phi_fu_1203_p4 + 8'd1);

assign i_5_0_cast_fu_2041_p1 = i_5_0_reg_1234;

assign i_6_fu_2023_p2 = (i_4_reg_1223 + 8'd1);

assign i_8_fu_2623_p2 = (i_7_reg_1269 + 16'd1);

assign icmp_ln123_1_fu_2256_p2 = ((start_y_V_reg_4060 > goal_y_V_reg_4077) ? 1'b1 : 1'b0);

assign icmp_ln123_3_fu_2570_p2 = ((n_y_V_reg_4260 > goal_y_V_reg_4077) ? 1'b1 : 1'b0);

assign icmp_ln123_4_fu_2832_p2 = ((n_x_V_reg_4413 > goal_x_V_reg_4067) ? 1'b1 : 1'b0);

assign icmp_ln123_7_fu_3149_p2 = ((n_y_V_1_reg_4563 > goal_y_V_reg_4077) ? 1'b1 : 1'b0);

assign icmp_ln123_8_fu_3423_p2 = ((n_x_V_2_reg_4726 > goal_x_V_reg_4067) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_2222_p2 = ((start_x_V_reg_4053 > goal_x_V_reg_4067) ? 1'b1 : 1'b0);

assign icmp_ln273_1_fu_2984_p2 = ((tmp_5_fu_2974_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln273_2_fu_3276_p2 = ((tmp_7_fu_3266_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln273_3_fu_3570_p2 = ((tmp_9_fu_3560_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln273_fu_2697_p2 = ((tmp_3_fu_2687_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln288_fu_2340_p2 = ((tmp_1_fu_2330_p4 == 15'd0) ? 1'b1 : 1'b0);

assign icmp_ln300_1_fu_2618_p2 = ((i_7_reg_1269 < open_set_size_load_2_reg_4332) ? 1'b1 : 1'b0);

assign icmp_ln300_3_fu_2905_p2 = ((i_9_reg_1349 < open_set_size_load_4_reg_4482) ? 1'b1 : 1'b0);

assign icmp_ln300_5_fu_3197_p2 = ((i_11_reg_1429 < open_set_size_load_6_reg_4645) ? 1'b1 : 1'b0);

assign icmp_ln300_7_fu_3496_p2 = ((i_13_reg_1506 < open_set_size_load_8_reg_4797) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_2063_p2 = ((or_ln315_1_fu_2057_p2 == 15'd31250) ? 1'b1 : 1'b0);

assign icmp_ln342_1_fu_2303_p2 = ((iteration_reg_1258 < iteration_limit_reg_4012) ? 1'b1 : 1'b0);

assign icmp_ln342_fu_1994_p2 = ((grp_fu_3893_p2 == 18'd0) ? 1'b1 : 1'b0);

assign icmp_ln399_1_fu_2926_p2 = ((ap_phi_mux_existing_idx_1_phi_fu_1374_p4 < open_set_size_load_4_reg_4482) ? 1'b1 : 1'b0);

assign icmp_ln399_2_fu_3218_p2 = ((ap_phi_mux_existing_idx_2_phi_fu_1454_p4 < open_set_size_load_6_reg_4645) ? 1'b1 : 1'b0);

assign icmp_ln399_3_fu_3517_p2 = ((ap_phi_mux_existing_idx_3_phi_fu_1531_p4 < open_set_size_load_8_reg_4797) ? 1'b1 : 1'b0);

assign icmp_ln399_fu_2639_p2 = ((ap_phi_mux_existing_idx_phi_fu_1294_p4 < open_set_size_load_2_reg_4332) ? 1'b1 : 1'b0);

assign icmp_ln428_1_fu_2997_p2 = ((error_flag_4_reg_1382 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln428_2_fu_3289_p2 = ((error_flag_6_reg_1462 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln428_3_fu_3588_p2 = ((error_flag_8_reg_1539 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln428_fu_2710_p2 = ((error_flag_2_reg_1302 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln468_fu_1855_p2 = ((ap_phi_mux_i_phi_fu_1191_p4 == 14'd8631) ? 1'b1 : 1'b0);

assign icmp_ln475_1_fu_1891_p2 = ((op2_assign_reg_3955 > 16'd500) ? 1'b1 : 1'b0);

assign icmp_ln475_2_fu_1905_p2 = ((add_ln475_fu_1899_p2 > 9'd14) ? 1'b1 : 1'b0);

assign icmp_ln475_fu_1886_p2 = ((op2_assign_reg_3955 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln481_fu_1939_p2 = ((ap_phi_mux_i_2_phi_fu_1203_p4 == trunc_ln473_reg_3962) ? 1'b1 : 1'b0);

assign icmp_ln493_fu_2017_p2 = (($signed(zext_ln493_fu_1999_p1) < $signed(add_ln493_fu_2011_p2)) ? 1'b1 : 1'b0);

assign icmp_ln499_fu_3654_p2 = ((error_flag_1_reg_1246 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln505_fu_3660_p2 = ((total_length_2_fu_3642_p2 < 20'd800) ? 1'b1 : 1'b0);

assign icmp_ln507_fu_3684_p2 = ((i_5_reg_1627 == add_ln507_reg_4900) ? 1'b1 : 1'b0);

assign icmp_ln521_fu_3820_p2 = ((total_length_1_reg_1658 < 20'd800) ? 1'b1 : 1'b0);

assign icmp_ln522_1_fu_3873_p2 = ((i_15_reg_1682 == trunc_ln522_reg_4986) ? 1'b1 : 1'b0);

assign icmp_ln522_fu_3826_p2 = ((total_length_1_reg_1658 == 20'd0) ? 1'b1 : 1'b0);

assign icmp_ln870_1_fu_2369_p2 = ((current_y_V_4_reg_4169 == goal_y_V_reg_4077) ? 1'b1 : 1'b0);

assign icmp_ln870_3_fu_2634_p2 = ((open_set_heap_y_V_q0 == n_y_V_reg_4260) ? 1'b1 : 1'b0);

assign icmp_ln870_4_fu_2921_p2 = ((open_set_heap_x_V_q0 == n_x_V_reg_4413) ? 1'b1 : 1'b0);

assign icmp_ln870_7_fu_3213_p2 = ((open_set_heap_y_V_q0 == n_y_V_1_reg_4563) ? 1'b1 : 1'b0);

assign icmp_ln870_8_fu_3512_p2 = ((open_set_heap_x_V_q0 == n_x_V_2_reg_4726) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_2362_p2 = ((current_x_V_4_reg_4154 == goal_x_V_reg_4067) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_3035_p2 = ((n_f_score_V_1_reg_4472 < open_set_heap_f_score_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_3323_p2 = ((n_f_score_V_2_reg_4635 < open_set_heap_f_score_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_3613_p2 = ((n_f_score_V_3_reg_4787 < open_set_heap_f_score_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_2721_p2 = ((n_f_score_V_reg_4322 < open_set_heap_f_score_V_q0) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_2455_p2 = ((n_y_V_fu_2440_p2 < trunc_ln3_reg_3992) ? 1'b1 : 1'b0);

assign icmp_ln882_2_fu_2729_p2 = ((n_x_V_reg_4413 < trunc_ln3_reg_3992) ? 1'b1 : 1'b0);

assign icmp_ln882_5_fu_3018_p2 = ((n_y_V_1_fu_3003_p2 < trunc_ln3_reg_3992) ? 1'b1 : 1'b0);

assign icmp_ln882_6_fu_3300_p2 = ((n_x_V_2_fu_3295_p2 < trunc_ln3_reg_3992) ? 1'b1 : 1'b0);

assign idx_3_fu_2751_p2 = (mul_ln83_reg_4220 + zext_ln882_1_fu_2726_p1);

assign idx_5_fu_3342_p2 = (mul_ln83_reg_4220 + zext_ln882_3_fu_3339_p1);

assign idx_fu_2379_p2 = (mul_ln83_reg_4220 + zext_ln870_reg_4204);

assign iteration_1_fu_2308_p2 = (iteration_reg_1258 + 18'd1);

assign lshr_ln110_fu_3759_p2 = reg_1818 >> zext_ln109_fu_3755_p1;

assign lshr_ln70_1_fu_2784_p2 = reg_1813 >> zext_ln69_1_fu_2781_p1;

assign lshr_ln70_2_fu_3076_p2 = reg_1813 >> zext_ln69_2_fu_3073_p1;

assign lshr_ln70_3_fu_3375_p2 = reg_1813 >> zext_ln69_3_fu_3372_p1;

assign lshr_ln70_fu_2497_p2 = reg_1813 >> zext_ln69_fu_2494_p1;

assign lshr_ln78_1_fu_2822_p2 = reg_1818 >> zext_ln77_1_fu_2818_p1;

assign lshr_ln78_2_fu_3114_p2 = reg_1818 >> zext_ln77_2_fu_3110_p1;

assign lshr_ln78_3_fu_3413_p2 = reg_1818 >> zext_ln77_3_fu_3409_p1;

assign lshr_ln78_fu_2535_p2 = reg_1818 >> zext_ln77_fu_2531_p1;

assign n_f_score_V_1_fu_2891_p2 = ($signed(add_ln208_2_fu_2886_p2) + $signed(sext_ln123_2_fu_2857_p1));

assign n_f_score_V_2_fu_3183_p2 = ($signed(add_ln208_4_fu_3178_p2) + $signed(sext_ln123_3_fu_3145_p1));

assign n_f_score_V_3_fu_3482_p2 = ($signed(add_ln208_6_fu_3477_p2) + $signed(sext_ln123_4_fu_3448_p1));

assign n_f_score_V_fu_2604_p2 = ($signed(add_ln208_fu_2599_p2) + $signed(sext_ln123_1_fu_2566_p1));

assign n_g_score_V_fu_2435_p2 = (current_g_score_V_reg_4146 + 11'd1);

assign n_open_1_fu_2897_p3 = lshr_ln78_1_fu_2822_p2[32'd1];

assign n_open_2_fu_3189_p3 = lshr_ln78_2_fu_3114_p2[32'd1];

assign n_open_3_fu_3488_p3 = lshr_ln78_3_fu_3413_p2[32'd1];

assign n_open_fu_2610_p3 = lshr_ln78_fu_2535_p2[32'd1];

assign n_x_V_2_fu_3295_p2 = (current_x_V_4_reg_4154 + 9'd1);

assign n_x_V_fu_2716_p2 = ($signed(current_x_V_4_reg_4154) + $signed(9'd511));

assign n_y_V_1_fu_3003_p2 = (current_y_V_4_reg_4169 + 9'd1);

assign n_y_V_fu_2440_p2 = ($signed(current_y_V_4_reg_4169) + $signed(9'd511));

assign offset_1_fu_2524_p3 = {{trunc_ln77_reg_4302}, {2'd0}};

assign offset_2_fu_3747_p3 = {{trunc_ln109_fu_3744_p1}, {2'd0}};

assign offset_3_fu_2811_p3 = {{trunc_ln77_1_reg_4451}, {2'd0}};

assign offset_4_fu_3103_p3 = {{trunc_ln77_2_reg_4614}, {2'd0}};

assign offset_5_fu_3402_p3 = {{trunc_ln77_3_reg_4767}, {2'd0}};

assign offset_fu_2401_p3 = {{trunc_ln85_fu_2398_p1}, {2'd0}};

assign or_ln102_fu_2649_p2 = (shl_ln102_fu_2644_p2 | reg_1818);

assign or_ln118_1_fu_3045_p2 = (shl_ln118_fu_3040_p2 | reg_1818);

assign or_ln118_2_fu_3228_p2 = (shl_ln102_2_fu_3223_p2 | reg_1818);

assign or_ln118_3_fu_3333_p2 = (shl_ln118_1_fu_3328_p2 | reg_1818);

assign or_ln118_4_fu_3527_p2 = (shl_ln102_3_fu_3522_p2 | reg_1818);

assign or_ln118_5_fu_3623_p2 = (shl_ln118_2_fu_3618_p2 | reg_1818);

assign or_ln118_fu_2936_p2 = (shl_ln102_1_fu_2931_p2 | reg_1818);

assign or_ln315_10_fu_2161_p2 = (i_5_0_reg_1234 | 15'd11);

assign or_ln315_11_fu_2172_p2 = (i_5_0_reg_1234 | 15'd12);

assign or_ln315_12_fu_2183_p2 = (i_5_0_reg_1234 | 15'd13);

assign or_ln315_13_fu_2200_p2 = (i_5_0_reg_1234 | 15'd14);

assign or_ln315_14_fu_2211_p2 = (i_5_0_reg_1234 | 15'd15);

assign or_ln315_1_fu_2057_p2 = (i_5_0_reg_1234 | 15'd2);

assign or_ln315_2_fu_2073_p2 = (i_5_0_reg_1234 | 15'd3);

assign or_ln315_3_fu_2084_p2 = (i_5_0_reg_1234 | 15'd4);

assign or_ln315_4_fu_2095_p2 = (i_5_0_reg_1234 | 15'd5);

assign or_ln315_5_fu_2106_p2 = (i_5_0_reg_1234 | 15'd6);

assign or_ln315_6_fu_2117_p2 = (i_5_0_reg_1234 | 15'd7);

assign or_ln315_7_fu_2128_p2 = (i_5_0_reg_1234 | 15'd8);

assign or_ln315_8_fu_2139_p2 = (i_5_0_reg_1234 | 15'd9);

assign or_ln315_9_fu_2150_p2 = (i_5_0_reg_1234 | 15'd10);

assign or_ln315_fu_2046_p2 = (i_5_0_reg_1234 | 15'd1);

assign or_ln374_1_fu_2745_p2 = (xor_ln882_3_fu_2739_p2 | xor_ln882_2_fu_2733_p2);

assign or_ln374_2_fu_3029_p2 = (xor_ln882_5_fu_3023_p2 | xor_ln882_4_fu_3008_p2);

assign or_ln374_3_fu_3317_p2 = (xor_ln882_7_fu_3311_p2 | xor_ln882_6_fu_3305_p2);

assign or_ln374_fu_2466_p2 = (xor_ln882_fu_2445_p2 | xor_ln882_1_fu_2460_p2);

assign or_ln475_1_fu_1917_p2 = (or_ln475_fu_1911_p2 | icmp_ln475_fu_1886_p2);

assign or_ln475_fu_1911_p2 = (icmp_ln475_2_fu_1905_p2 | icmp_ln475_1_fu_1891_p2);

assign or_ln86_fu_2419_p2 = (shl_ln86_fu_2413_p2 | grid_info_q0);

assign path_index_fu_3672_p2 = (add_ln491_fu_3648_p2 + 14'd7831);

assign select_ln123_1_fu_2278_p3 = ((icmp_ln123_1_fu_2256_p2[0:0] == 1'b1) ? sub_ln123_2_fu_2266_p2 : sub_ln123_3_fu_2272_p2);

assign select_ln123_2_fu_2558_p3 = ((grp_fu_1772_p2[0:0] == 1'b1) ? sub_ln123_4_fu_2548_p2 : sub_ln123_5_fu_2553_p2);

assign select_ln123_3_fu_2587_p3 = ((icmp_ln123_3_fu_2570_p2[0:0] == 1'b1) ? sub_ln123_6_fu_2577_p2 : sub_ln123_7_fu_2582_p2);

assign select_ln123_4_fu_2849_p3 = ((icmp_ln123_4_fu_2832_p2[0:0] == 1'b1) ? sub_ln123_8_fu_2839_p2 : sub_ln123_9_fu_2844_p2);

assign select_ln123_5_fu_2874_p3 = ((grp_fu_1804_p2[0:0] == 1'b1) ? sub_ln123_10_fu_2864_p2 : sub_ln123_11_fu_2869_p2);

assign select_ln123_6_fu_3137_p3 = ((grp_fu_1772_p2[0:0] == 1'b1) ? sub_ln123_12_fu_3127_p2 : sub_ln123_13_fu_3132_p2);

assign select_ln123_7_fu_3166_p3 = ((icmp_ln123_7_fu_3149_p2[0:0] == 1'b1) ? sub_ln123_14_fu_3156_p2 : sub_ln123_15_fu_3161_p2);

assign select_ln123_8_fu_3440_p3 = ((icmp_ln123_8_fu_3423_p2[0:0] == 1'b1) ? sub_ln123_16_fu_3430_p2 : sub_ln123_17_fu_3435_p2);

assign select_ln123_9_fu_3465_p3 = ((grp_fu_1804_p2[0:0] == 1'b1) ? sub_ln123_18_fu_3455_p2 : sub_ln123_19_fu_3460_p2);

assign select_ln123_fu_2244_p3 = ((icmp_ln123_fu_2222_p2[0:0] == 1'b1) ? sub_ln123_fu_2232_p2 : sub_ln123_1_fu_2238_p2);

assign select_ln444_fu_3807_p3 = ((grp_fu_1762_p2[0:0] == 1'b1) ? 32'd30000 : 32'd40000);

assign sext_ln123_1_fu_2566_p1 = $signed(select_ln123_2_fu_2558_p3);

assign sext_ln123_2_fu_2857_p1 = $signed(select_ln123_4_fu_2849_p3);

assign sext_ln123_3_fu_3145_p1 = $signed(select_ln123_6_fu_3137_p3);

assign sext_ln123_4_fu_3448_p1 = $signed(select_ln123_8_fu_3440_p3);

assign sext_ln123_fu_2252_p1 = $signed(select_ln123_fu_2244_p3);

assign sext_ln300_fu_2286_p1 = $signed(select_ln123_1_fu_2278_p3);

assign sext_ln391_1_fu_2882_p1 = $signed(select_ln123_5_fu_2874_p3);

assign sext_ln391_2_fu_3174_p1 = $signed(select_ln123_7_fu_3166_p3);

assign sext_ln391_3_fu_3473_p1 = $signed(select_ln123_9_fu_3465_p3);

assign sext_ln391_fu_2595_p1 = $signed(select_ln123_3_fu_2587_p3);

assign sext_ln468_fu_1833_p1 = $signed(trunc_ln_fu_1823_p4);

assign sext_ln476_fu_1923_p1 = $signed(grp_fu_1747_p4);

assign sext_ln519_fu_3603_p1 = $signed(grp_fu_1747_p4);

assign sext_ln522_fu_3851_p1 = $signed(trunc_ln6_fu_3841_p4);

assign sext_ln691_1_fu_3797_p1 = $signed(dy_q0);

assign sext_ln691_fu_3787_p1 = $signed(dx_q0);

assign shl_ln102_1_fu_2931_p2 = 32'd6 << zext_ln77_1_reg_4462;

assign shl_ln102_2_fu_3223_p2 = 32'd10 << zext_ln77_2_reg_4625;

assign shl_ln102_3_fu_3522_p2 = 32'd14 << zext_ln77_3_reg_4778;

assign shl_ln102_fu_2644_p2 = 32'd2 << zext_ln77_reg_4313;

assign shl_ln118_1_fu_3328_p2 = 32'd8 << zext_ln77_2_reg_4625;

assign shl_ln118_2_fu_3618_p2 = 32'd12 << zext_ln77_3_reg_4778;

assign shl_ln118_fu_3040_p2 = 32'd4 << zext_ln77_1_reg_4462;

assign shl_ln86_fu_2413_p2 = 32'd1 << zext_ln85_fu_2409_p1;

assign sub_ln123_10_fu_2864_p2 = (zext_ln123_7_fu_2861_p1 - zext_ln123_3_reg_4112);

assign sub_ln123_11_fu_2869_p2 = (zext_ln123_3_reg_4112 - zext_ln123_7_fu_2861_p1);

assign sub_ln123_12_fu_3127_p2 = (zext_ln123_8_fu_3124_p1 - zext_ln123_1_reg_4100);

assign sub_ln123_13_fu_3132_p2 = (zext_ln123_1_reg_4100 - zext_ln123_8_fu_3124_p1);

assign sub_ln123_14_fu_3156_p2 = (zext_ln123_9_fu_3153_p1 - zext_ln123_3_reg_4112);

assign sub_ln123_15_fu_3161_p2 = (zext_ln123_3_reg_4112 - zext_ln123_9_fu_3153_p1);

assign sub_ln123_16_fu_3430_p2 = (zext_ln123_10_fu_3427_p1 - zext_ln123_1_reg_4100);

assign sub_ln123_17_fu_3435_p2 = (zext_ln123_1_reg_4100 - zext_ln123_10_fu_3427_p1);

assign sub_ln123_18_fu_3455_p2 = (zext_ln123_11_fu_3452_p1 - zext_ln123_3_reg_4112);

assign sub_ln123_19_fu_3460_p2 = (zext_ln123_3_reg_4112 - zext_ln123_11_fu_3452_p1);

assign sub_ln123_1_fu_2238_p2 = (zext_ln123_1_fu_2229_p1 - zext_ln123_fu_2226_p1);

assign sub_ln123_2_fu_2266_p2 = (zext_ln123_2_fu_2260_p1 - zext_ln123_3_fu_2263_p1);

assign sub_ln123_3_fu_2272_p2 = (zext_ln123_3_fu_2263_p1 - zext_ln123_2_fu_2260_p1);

assign sub_ln123_4_fu_2548_p2 = (zext_ln123_4_fu_2545_p1 - zext_ln123_1_reg_4100);

assign sub_ln123_5_fu_2553_p2 = (zext_ln123_1_reg_4100 - zext_ln123_4_fu_2545_p1);

assign sub_ln123_6_fu_2577_p2 = (zext_ln123_5_fu_2574_p1 - zext_ln123_3_reg_4112);

assign sub_ln123_7_fu_2582_p2 = (zext_ln123_3_reg_4112 - zext_ln123_5_fu_2574_p1);

assign sub_ln123_8_fu_2839_p2 = (zext_ln123_6_fu_2836_p1 - zext_ln123_1_reg_4100);

assign sub_ln123_9_fu_2844_p2 = (zext_ln123_1_reg_4100 - zext_ln123_6_fu_2836_p1);

assign sub_ln123_fu_2232_p2 = (zext_ln123_fu_2226_p1 - zext_ln123_1_fu_2229_p1);

assign sub_ln511_fu_3716_p2 = (path_index_reg_4905 - zext_ln509_fu_3693_p1);

assign tmp_1_fu_2330_p4 = {{add_ln284_fu_2318_p2[15:1]}};

assign tmp_3_fu_2687_p4 = {{empty_35_reg_1315[15:1]}};

assign tmp_5_fu_2974_p4 = {{empty_40_reg_1395[15:1]}};

assign tmp_7_fu_3266_p4 = {{empty_41_reg_1475[15:1]}};

assign tmp_9_fu_3560_p4 = {{ap_phi_mux_empty_42_phi_fu_1554_p4[15:1]}};

assign tmp_fu_3701_p4 = {{{current_x_V_1_reg_1648}, {7'd0}}, {current_y_V_1_reg_1638}};

assign total_length_2_fu_3642_p2 = (zext_ln496_2_fu_3632_p1 + total_length_reg_1211);

assign trunc_ln109_fu_3744_p1 = idx_2_reg_4938[2:0];

assign trunc_ln1_fu_3765_p4 = {{lshr_ln110_fu_3759_p2[3:2]}};

assign trunc_ln260_1_fu_2943_p1 = open_set_size[10:0];

assign trunc_ln260_2_fu_3235_p1 = open_set_size[10:0];

assign trunc_ln260_3_fu_3534_p1 = open_set_size[10:0];

assign trunc_ln260_fu_2656_p1 = open_set_size[10:0];

assign trunc_ln345_fu_2314_p1 = open_set_size[10:0];

assign trunc_ln473_fu_1876_p1 = local_ram_q0[7:0];

assign trunc_ln497_fu_3635_p1 = total_length_reg_1211[13:0];

assign trunc_ln509_fu_3689_p1 = i_5_reg_1627[10:0];

assign trunc_ln522_fu_3832_p1 = total_length_1_reg_1658[9:0];

assign trunc_ln68_1_fu_2760_p4 = {{idx_3_fu_2751_p2[17:5]}};

assign trunc_ln68_3_fu_3351_p4 = {{idx_5_fu_3342_p2[17:5]}};

assign trunc_ln6_fu_3841_p4 = {{add_ln522_fu_3836_p2[63:2]}};

assign trunc_ln70_1_fu_2790_p1 = lshr_ln70_1_fu_2784_p2[0:0];

assign trunc_ln70_2_fu_3082_p1 = lshr_ln70_2_fu_3076_p2[0:0];

assign trunc_ln70_3_fu_3381_p1 = lshr_ln70_3_fu_3375_p2[0:0];

assign trunc_ln70_fu_2503_p1 = lshr_ln70_fu_2497_p2[0:0];

assign trunc_ln77_1_fu_2803_p1 = idx_3_reg_4431[2:0];

assign trunc_ln77_2_fu_3095_p1 = idx_4_reg_4589[2:0];

assign trunc_ln77_3_fu_3394_p1 = idx_5_reg_4748[2:0];

assign trunc_ln77_fu_2516_p1 = idx_1_reg_4277[2:0];

assign trunc_ln78_1_fu_2828_p1 = lshr_ln78_1_fu_2822_p2[0:0];

assign trunc_ln78_2_fu_3120_p1 = lshr_ln78_2_fu_3114_p2[0:0];

assign trunc_ln78_3_fu_3419_p1 = lshr_ln78_3_fu_3413_p2[0:0];

assign trunc_ln78_fu_2541_p1 = lshr_ln78_fu_2535_p2[0:0];

assign trunc_ln85_fu_2398_p1 = idx_reg_4227[2:0];

assign trunc_ln_fu_1823_p4 = {{ram[63:2]}};

assign waypoints_x_V_d0 = {{local_ram_q0[24:16]}};

assign waypoints_y_V_d0 = local_ram_q0[8:0];

assign word_2_fu_2507_p4 = {{idx_1_reg_4277[17:3]}};

assign word_3_fu_3730_p4 = {{grp_fu_3921_p3[17:3]}};

assign word_5_fu_2794_p4 = {{idx_3_reg_4431[17:3]}};

assign word_7_fu_3086_p4 = {{idx_4_reg_4589[17:3]}};

assign word_9_fu_3385_p4 = {{idx_5_reg_4748[17:3]}};

assign word_fu_2383_p4 = {{idx_fu_2379_p2[17:3]}};

assign xor_ln882_1_fu_2460_p2 = (icmp_ln882_1_fu_2455_p2 ^ 1'd1);

assign xor_ln882_2_fu_2733_p2 = (icmp_ln882_2_fu_2729_p2 ^ 1'd1);

assign xor_ln882_3_fu_2739_p2 = (grp_fu_1800_p2 ^ 1'd1);

assign xor_ln882_4_fu_3008_p2 = (grp_fu_1768_p2 ^ 1'd1);

assign xor_ln882_5_fu_3023_p2 = (icmp_ln882_5_fu_3018_p2 ^ 1'd1);

assign xor_ln882_6_fu_3305_p2 = (icmp_ln882_6_fu_3300_p2 ^ 1'd1);

assign xor_ln882_7_fu_3311_p2 = (grp_fu_1800_p2 ^ 1'd1);

assign xor_ln882_fu_2445_p2 = (grp_fu_1768_p2 ^ 1'd1);

assign zext_ln109_fu_3755_p1 = offset_2_fu_3747_p3;

assign zext_ln110_fu_3739_p1 = word_3_fu_3730_p4;

assign zext_ln123_10_fu_3427_p1 = n_x_V_2_reg_4726;

assign zext_ln123_11_fu_3452_p1 = current_y_V_4_reg_4169;

assign zext_ln123_1_fu_2229_p1 = goal_x_V_reg_4067;

assign zext_ln123_2_fu_2260_p1 = start_y_V_reg_4060;

assign zext_ln123_3_fu_2263_p1 = goal_y_V_reg_4077;

assign zext_ln123_4_fu_2545_p1 = current_x_V_4_reg_4154;

assign zext_ln123_5_fu_2574_p1 = n_y_V_reg_4260;

assign zext_ln123_6_fu_2836_p1 = n_x_V_reg_4413;

assign zext_ln123_7_fu_2861_p1 = current_y_V_4_reg_4169;

assign zext_ln123_8_fu_3124_p1 = current_x_V_4_reg_4154;

assign zext_ln123_9_fu_3153_p1 = n_y_V_1_reg_4563;

assign zext_ln123_fu_2226_p1 = start_x_V_reg_4053;

assign zext_ln261_1_fu_2961_p1 = add_ln261_1_fu_2955_p2;

assign zext_ln261_2_fu_3253_p1 = add_ln261_2_fu_3247_p2;

assign zext_ln261_3_fu_3552_p1 = add_ln261_3_fu_3546_p2;

assign zext_ln261_fu_2674_p1 = add_ln261_fu_2668_p2;

assign zext_ln267_1_fu_2947_p1 = open_set_size;

assign zext_ln267_2_fu_3239_p1 = open_set_size;

assign zext_ln267_3_fu_3538_p1 = open_set_size;

assign zext_ln267_fu_2660_p1 = open_set_size;

assign zext_ln283_fu_2351_p1 = add_ln283_fu_2346_p2;

assign zext_ln302_1_fu_2916_p1 = i_9_reg_1349;

assign zext_ln302_2_fu_3208_p1 = i_11_reg_1429;

assign zext_ln302_3_fu_3507_p1 = i_13_reg_1506;

assign zext_ln302_fu_2629_p1 = i_7_reg_1269;

assign zext_ln315_fu_2069_p1 = or_ln315_1_reg_4087;

assign zext_ln318_10_fu_2178_p1 = or_ln315_11_fu_2172_p2;

assign zext_ln318_11_fu_2189_p1 = or_ln315_12_fu_2183_p2;

assign zext_ln318_12_fu_2206_p1 = or_ln315_13_fu_2200_p2;

assign zext_ln318_13_fu_2217_p1 = or_ln315_14_fu_2211_p2;

assign zext_ln318_1_fu_2079_p1 = or_ln315_2_fu_2073_p2;

assign zext_ln318_2_fu_2090_p1 = or_ln315_3_fu_2084_p2;

assign zext_ln318_3_fu_2101_p1 = or_ln315_4_fu_2095_p2;

assign zext_ln318_4_fu_2112_p1 = or_ln315_5_fu_2106_p2;

assign zext_ln318_5_fu_2123_p1 = or_ln315_6_fu_2117_p2;

assign zext_ln318_6_fu_2134_p1 = or_ln315_7_fu_2128_p2;

assign zext_ln318_7_fu_2145_p1 = or_ln315_8_fu_2139_p2;

assign zext_ln318_8_fu_2156_p1 = or_ln315_9_fu_2150_p2;

assign zext_ln318_9_fu_2167_p1 = or_ln315_10_fu_2161_p2;

assign zext_ln318_fu_2052_p1 = or_ln315_fu_2046_p2;

assign zext_ln338_fu_1991_p1 = op2_assign_reg_3955;

assign zext_ln351_fu_3629_p1 = current_g_score_V_reg_4146;

assign zext_ln402_1_fu_2969_p1 = ap_phi_mux_existing_idx_1_phi_fu_1374_p4;

assign zext_ln402_2_fu_3261_p1 = ap_phi_mux_existing_idx_2_phi_fu_1454_p4;

assign zext_ln402_3_fu_3576_p1 = ap_phi_mux_existing_idx_3_phi_fu_1531_p4;

assign zext_ln402_fu_2682_p1 = ap_phi_mux_existing_idx_phi_fu_1294_p4;

assign zext_ln469_fu_1861_p1 = i_reg_1187_pp0_iter1_reg;

assign zext_ln475_fu_1896_p1 = trunc_ln473_reg_3962;

assign zext_ln481_fu_1944_p1 = ap_phi_mux_i_2_phi_fu_1203_p4;

assign zext_ln482_fu_1954_p1 = add_ln482_fu_1948_p2;

assign zext_ln483_fu_1970_p1 = i_2_reg_1199;

assign zext_ln491_fu_3815_p1 = total_length_1_reg_1658;

assign zext_ln493_1_fu_2007_p1 = waypoint_count;

assign zext_ln493_fu_1999_p1 = i_4_reg_1223;

assign zext_ln496_1_fu_2035_p1 = i_6_fu_2023_p2;

assign zext_ln496_2_fu_3632_p1 = current_g_score_V_reg_4146;

assign zext_ln496_3_fu_3594_p1 = i_6_reg_4025;

assign zext_ln496_fu_2029_p1 = i_4_reg_1223;

assign zext_ln497_fu_3639_p1 = current_g_score_V_reg_4146;

assign zext_ln509_fu_3693_p1 = trunc_ln509_fu_3689_p1;

assign zext_ln511_2_fu_3721_p1 = sub_ln511_fu_3716_p2;

assign zext_ln511_3_fu_3711_p1 = tmp_fu_3701_p4;

assign zext_ln524_1_fu_3878_p1 = i_15_reg_1682;

assign zext_ln524_fu_3888_p1 = add_ln524_fu_3882_p2;

assign zext_ln534_fu_3781_p1 = back_dir_fu_3775_p2;

assign zext_ln69_1_fu_2781_p1 = bit_1_reg_4437;

assign zext_ln69_2_fu_3073_p1 = bit_2_reg_4595;

assign zext_ln69_3_fu_3372_p1 = bit_3_reg_4754;

assign zext_ln69_fu_2494_p1 = bit_reg_4283;

assign zext_ln70_1_fu_2776_p1 = add_ln70_1_fu_2770_p2;

assign zext_ln70_2_fu_3068_p1 = add_ln70_2_fu_3063_p2;

assign zext_ln70_3_fu_3367_p1 = add_ln70_3_fu_3361_p2;

assign zext_ln70_fu_2489_p1 = add_ln70_fu_2484_p2;

assign zext_ln77_1_fu_2818_p1 = offset_3_fu_2811_p3;

assign zext_ln77_2_fu_3110_p1 = offset_4_fu_3103_p3;

assign zext_ln77_3_fu_3409_p1 = offset_5_fu_3402_p3;

assign zext_ln77_fu_2531_p1 = offset_1_fu_2524_p3;

assign zext_ln78_1_fu_2806_p1 = word_5_fu_2794_p4;

assign zext_ln78_2_fu_3098_p1 = word_7_fu_3086_p4;

assign zext_ln78_3_fu_3397_p1 = word_9_fu_3385_p4;

assign zext_ln78_fu_2519_p1 = word_2_fu_2507_p4;

assign zext_ln85_fu_2409_p1 = offset_fu_2401_p3;

assign zext_ln86_fu_2393_p1 = word_fu_2383_p4;

assign zext_ln870_fu_2359_p1 = current_x_V_4_reg_4154;

assign zext_ln882_1_fu_2726_p1 = n_x_V_reg_4413;

assign zext_ln882_3_fu_3339_p1 = n_x_V_2_reg_4726;

always @ (posedge ap_clk) begin
    zext_ln338_reg_4002[17:16] <= 2'b00;
    or_ln315_1_reg_4087[1] <= 1'b1;
    zext_ln123_1_reg_4100[9] <= 1'b0;
    zext_ln123_3_reg_4112[9] <= 1'b0;
    zext_ln870_reg_4204[17:9] <= 9'b000000000;
    zext_ln77_reg_4313[1:0] <= 2'b00;
    zext_ln77_reg_4313[31:5] <= 27'b000000000000000000000000000;
    zext_ln302_reg_4352[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln402_reg_4391[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln77_1_reg_4462[1:0] <= 2'b00;
    zext_ln77_1_reg_4462[31:5] <= 27'b000000000000000000000000000;
    zext_ln302_1_reg_4502[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln402_1_reg_4541[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln77_2_reg_4625[1:0] <= 2'b00;
    zext_ln77_2_reg_4625[31:5] <= 27'b000000000000000000000000000;
    zext_ln302_2_reg_4665[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln402_2_reg_4704[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln77_3_reg_4778[1:0] <= 2'b00;
    zext_ln77_3_reg_4778[31:5] <= 27'b000000000000000000000000000;
    zext_ln302_3_reg_4817[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln402_3_reg_4849[63:16] <= 48'b000000000000000000000000000000000000000000000000;
    zext_ln491_reg_4973[31:20] <= 12'b000000000000;
end

endmodule //toplevel
