Classic Timing Analyzer report for begin
Thu Jun 01 22:48:22 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                               ; To                                                                                                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.310 ns                         ; en                                                                                                                 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.514 ns                        ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; y1                                                                                                           ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.996 ns                        ; en                                                                                                                 ; automat_myra:inst1|trigger_2                                                                                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 103.41 MHz ( period = 9.670 ns ) ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                    ;                                                                                                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C6        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                               ; To                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 103.41 MHz ( period = 9.670 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.601 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; comp_s:inst55|Result                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; comp_s:inst55|Result                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; comp_s:inst55|Result                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 109.72 MHz ( period = 9.114 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; comp_s:inst55|Result                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.188 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; automat_myra:inst1|trigger_2                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; automat_myra:inst1|trigger_2                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; automat_myra:inst1|trigger_2                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; automat_myra:inst1|trigger_2                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; automat_myra:inst1|trigger_2                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; automat_myra:inst1|trigger_2                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 192.98 MHz ( period = 5.182 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; automat_myra:inst1|trigger_2                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; del:inst41|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; del:inst41|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; del:inst41|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; del:inst41|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; del:inst41|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; del:inst41|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 194.10 MHz ( period = 5.152 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; del:inst41|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; del:inst41|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; del:inst41|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; del:inst41|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; del:inst41|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; del:inst41|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; del:inst41|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; del:inst41|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; del:inst41|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; del:inst41|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; del:inst41|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; del:inst41|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; del:inst41|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; del:inst41|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; del:inst41|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; clk        ; clk      ; None                        ; None                      ; 4.913 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; automat_myra:inst1|trigger_0                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; automat_myra:inst1|trigger_0                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; automat_myra:inst1|trigger_0                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; automat_myra:inst1|trigger_0                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; automat_myra:inst1|trigger_0                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; automat_myra:inst1|trigger_0                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 199.32 MHz ( period = 5.017 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; automat_myra:inst1|trigger_0                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.785 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; automat_myra:inst1|trigger_1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; automat_myra:inst1|trigger_1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; automat_myra:inst1|trigger_1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; automat_myra:inst1|trigger_1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; automat_myra:inst1|trigger_1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; automat_myra:inst1|trigger_1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 209.95 MHz ( period = 4.763 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; automat_myra:inst1|trigger_1                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.531 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[31]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[30]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[29]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[16]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[18]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[19]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[17]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[28]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[22]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[23]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[21]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[20]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[25]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[27]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[26]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[24]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.464 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[31]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[30]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[29]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[16]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[18]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[19]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[17]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[28]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[22]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[23]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[21]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[20]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[25]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[27]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[26]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 214.64 MHz ( period = 4.659 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[24]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 218.25 MHz ( period = 4.582 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.338 ns                ;
; N/A                                     ; 218.25 MHz ( period = 4.582 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.338 ns                ;
; N/A                                     ; 218.25 MHz ( period = 4.582 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.338 ns                ;
; N/A                                     ; 218.25 MHz ( period = 4.582 ns )                    ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.338 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[31]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[30]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[29]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[16]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[18]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[19]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[17]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[28]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[22]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[23]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[21]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[20]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[25]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[27]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[26]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; mura:inst78|count[21]                                                                                              ; mura:inst78|count[24]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.300 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; automat_mili:inst|trigger_1                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; automat_mili:inst|trigger_1                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; automat_mili:inst|trigger_1                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; automat_mili:inst|trigger_1                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; automat_mili:inst|trigger_1                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; automat_mili:inst|trigger_1                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 222.97 MHz ( period = 4.485 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; automat_mili:inst|trigger_1                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; automat_mili:inst|trigger_0                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; automat_mili:inst|trigger_0                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; automat_mili:inst|trigger_0                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; automat_mili:inst|trigger_0                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; automat_mili:inst|trigger_0                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; automat_mili:inst|trigger_0                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.11 MHz ( period = 4.482 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; automat_mili:inst|trigger_0                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.248 ns                ;
; N/A                                     ; 223.21 MHz ( period = 4.480 ns )                    ; comp_y:inst39|count[22]                                                                                            ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.293 ns                ;
; N/A                                     ; 223.66 MHz ( period = 4.471 ns )                    ; comp_y:inst39|count[21]                                                                                            ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.284 ns                ;
; N/A                                     ; 225.43 MHz ( period = 4.436 ns )                    ; automat_myra:inst1|trigger_1                                                                                       ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 225.53 MHz ( period = 4.434 ns )                    ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.192 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[9]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[8]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[10]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[11]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[6]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[7]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[4]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[12]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[14]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[15]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[13]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[1]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[2]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 227.32 MHz ( period = 4.399 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|count[3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.187 ns                ;
; N/A                                     ; 228.26 MHz ( period = 4.381 ns )                    ; mura:inst78|count[22]                                                                                              ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[31]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[30]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[29]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[9]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[8]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[10]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[11]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[6]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[5]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[7]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[4]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[12]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[14]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[15]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[13]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[1]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[2]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|count[3]                                                                                         ; clk        ; clk      ; None                        ; None                      ; 4.168 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[16]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[18]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[19]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[17]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[28]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[22]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[23]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[21]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[20]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[25]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[27]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[26]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.31 MHz ( period = 4.380 ns )                    ; mura:inst78|count[20]                                                                                              ; mura:inst78|count[24]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.166 ns                ;
; N/A                                     ; 228.73 MHz ( period = 4.372 ns )                    ; comp_y:inst39|count[25]                                                                                            ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.185 ns                ;
; N/A                                     ; 228.83 MHz ( period = 4.370 ns )                    ; automat_mili:inst|trigger_1                                                                                        ; comp_s:inst55|Result                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A                                     ; 229.25 MHz ( period = 4.362 ns )                    ; mura:inst78|count[23]                                                                                              ; mura:inst78|Result_mura                                                                                      ; clk        ; clk      ; None                        ; None                      ; 4.155 ns                ;
; N/A                                     ; 229.31 MHz ( period = 4.361 ns )                    ; comp_y:inst39|count[23]                                                                                            ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.174 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[31]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[30]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[29]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[16]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[18]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[19]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[17]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[28]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[22]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[23]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[21]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[20]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[25]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[27]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[26]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.40 MHz ( period = 4.303 ns )                    ; mura:inst78|count[16]                                                                                              ; mura:inst78|count[24]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.089 ns                ;
; N/A                                     ; 232.56 MHz ( period = 4.300 ns )                    ; comp_y:inst39|count[26]                                                                                            ; comp_y:inst39|Result_y                                                                                       ; clk        ; clk      ; None                        ; None                      ; 4.113 ns                ;
; N/A                                     ; 233.48 MHz ( period = 4.283 ns )                    ; mura:inst78|count[25]                                                                                              ; mura:inst78|count[27]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.069 ns                ;
; N/A                                     ; 233.48 MHz ( period = 4.283 ns )                    ; mura:inst78|count[25]                                                                                              ; mura:inst78|count[26]                                                                                        ; clk        ; clk      ; None                        ; None                      ; 4.069 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                    ;                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                                                                                           ; To Clock ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 4.310 ns   ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A   ; None         ; 4.310 ns   ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A   ; None         ; 4.310 ns   ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A   ; None         ; 4.310 ns   ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
; N/A   ; None         ; 4.238 ns   ; en   ; automat_mili:inst|trigger_1                                                                                  ; clk      ;
; N/A   ; None         ; 4.238 ns   ; en   ; automat_mili:inst|trigger_0                                                                                  ; clk      ;
; N/A   ; None         ; 4.226 ns   ; en   ; automat_myra:inst1|trigger_0                                                                                 ; clk      ;
; N/A   ; None         ; 4.226 ns   ; en   ; automat_myra:inst1|trigger_1                                                                                 ; clk      ;
; N/A   ; None         ; 4.226 ns   ; en   ; automat_myra:inst1|trigger_2                                                                                 ; clk      ;
+-------+--------------+------------+------+--------------------------------------------------------------------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                             ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                               ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 12.514 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; y1        ; clk        ;
; N/A   ; None         ; 12.514 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; y1        ; clk        ;
; N/A   ; None         ; 12.514 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; y1        ; clk        ;
; N/A   ; None         ; 12.514 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; y1        ; clk        ;
; N/A   ; None         ; 12.514 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; y1        ; clk        ;
; N/A   ; None         ; 12.514 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; y1        ; clk        ;
; N/A   ; None         ; 12.514 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; y1        ; clk        ;
; N/A   ; None         ; 12.068 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; y3        ; clk        ;
; N/A   ; None         ; 12.068 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; y3        ; clk        ;
; N/A   ; None         ; 12.068 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; y3        ; clk        ;
; N/A   ; None         ; 12.068 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; y3        ; clk        ;
; N/A   ; None         ; 12.068 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; y3        ; clk        ;
; N/A   ; None         ; 12.068 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; y3        ; clk        ;
; N/A   ; None         ; 12.068 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; y3        ; clk        ;
; N/A   ; None         ; 11.393 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; y2        ; clk        ;
; N/A   ; None         ; 11.393 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; y2        ; clk        ;
; N/A   ; None         ; 11.393 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; y2        ; clk        ;
; N/A   ; None         ; 11.393 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; y2        ; clk        ;
; N/A   ; None         ; 11.393 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; y2        ; clk        ;
; N/A   ; None         ; 11.393 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; y2        ; clk        ;
; N/A   ; None         ; 11.393 ns  ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; y2        ; clk        ;
; N/A   ; None         ; 10.240 ns  ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; y_true[0] ; clk        ;
; N/A   ; None         ; 10.240 ns  ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; y_true[0] ; clk        ;
; N/A   ; None         ; 10.240 ns  ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; y_true[0] ; clk        ;
; N/A   ; None         ; 10.240 ns  ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; y_true[0] ; clk        ;
; N/A   ; None         ; 9.753 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; y_true[1] ; clk        ;
; N/A   ; None         ; 9.753 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; y_true[1] ; clk        ;
; N/A   ; None         ; 9.753 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; y_true[1] ; clk        ;
; N/A   ; None         ; 9.753 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; y_true[1] ; clk        ;
; N/A   ; None         ; 9.737 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; x2        ; clk        ;
; N/A   ; None         ; 9.737 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; x2        ; clk        ;
; N/A   ; None         ; 9.737 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; x2        ; clk        ;
; N/A   ; None         ; 9.737 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; x2        ; clk        ;
; N/A   ; None         ; 9.737 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; x2        ; clk        ;
; N/A   ; None         ; 9.737 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; x2        ; clk        ;
; N/A   ; None         ; 9.737 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; x2        ; clk        ;
; N/A   ; None         ; 9.727 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; y_true[2] ; clk        ;
; N/A   ; None         ; 9.727 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; y_true[2] ; clk        ;
; N/A   ; None         ; 9.727 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; y_true[2] ; clk        ;
; N/A   ; None         ; 9.727 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; y_true[2] ; clk        ;
; N/A   ; None         ; 9.709 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; s_true[0] ; clk        ;
; N/A   ; None         ; 9.709 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; s_true[0] ; clk        ;
; N/A   ; None         ; 9.709 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; s_true[0] ; clk        ;
; N/A   ; None         ; 9.709 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; s_true[0] ; clk        ;
; N/A   ; None         ; 9.500 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0       ; s_true[1] ; clk        ;
; N/A   ; None         ; 9.500 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1       ; s_true[1] ; clk        ;
; N/A   ; None         ; 9.500 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2       ; s_true[1] ; clk        ;
; N/A   ; None         ; 9.500 ns   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3       ; s_true[1] ; clk        ;
; N/A   ; None         ; 9.294 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0 ; x1        ; clk        ;
; N/A   ; None         ; 9.294 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg1 ; x1        ; clk        ;
; N/A   ; None         ; 9.294 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg2 ; x1        ; clk        ;
; N/A   ; None         ; 9.294 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg3 ; x1        ; clk        ;
; N/A   ; None         ; 9.294 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg4 ; x1        ; clk        ;
; N/A   ; None         ; 9.294 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg5 ; x1        ; clk        ;
; N/A   ; None         ; 9.294 ns   ; test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg6 ; x1        ; clk        ;
; N/A   ; None         ; 9.000 ns   ; automat_mili:inst|trigger_1                                                                                        ; y1        ; clk        ;
; N/A   ; None         ; 8.884 ns   ; automat_mili:inst|trigger_0                                                                                        ; y1        ; clk        ;
; N/A   ; None         ; 8.556 ns   ; automat_mili:inst|trigger_1                                                                                        ; y3        ; clk        ;
; N/A   ; None         ; 8.442 ns   ; automat_mili:inst|trigger_0                                                                                        ; y3        ; clk        ;
; N/A   ; None         ; 8.195 ns   ; automat_mili:inst|trigger_0                                                                                        ; y2        ; clk        ;
; N/A   ; None         ; 7.837 ns   ; automat_myra:inst1|trigger_1                                                                                       ; m3        ; clk        ;
; N/A   ; None         ; 7.704 ns   ; automat_myra:inst1|trigger_2                                                                                       ; m3        ; clk        ;
; N/A   ; None         ; 7.617 ns   ; automat_mili:inst|trigger_1                                                                                        ; y2        ; clk        ;
; N/A   ; None         ; 7.541 ns   ; automat_myra:inst1|trigger_0                                                                                       ; m3        ; clk        ;
; N/A   ; None         ; 7.510 ns   ; automat_myra:inst1|trigger_1                                                                                       ; m2        ; clk        ;
; N/A   ; None         ; 7.373 ns   ; automat_myra:inst1|trigger_2                                                                                       ; m2        ; clk        ;
; N/A   ; None         ; 7.302 ns   ; automat_myra:inst1|trigger_1                                                                                       ; m1        ; clk        ;
; N/A   ; None         ; 7.228 ns   ; automat_myra:inst1|trigger_0                                                                                       ; m2        ; clk        ;
; N/A   ; None         ; 7.168 ns   ; automat_myra:inst1|trigger_2                                                                                       ; m1        ; clk        ;
; N/A   ; None         ; 7.065 ns   ; automat_mili:inst|trigger_0                                                                                        ; t1        ; clk        ;
; N/A   ; None         ; 7.005 ns   ; automat_myra:inst1|trigger_0                                                                                       ; m1        ; clk        ;
; N/A   ; None         ; 6.802 ns   ; comp_y:inst39|Result_y                                                                                             ; rez_y     ; clk        ;
; N/A   ; None         ; 6.773 ns   ; automat_myra:inst1|trigger_1                                                                                       ; tt2       ; clk        ;
; N/A   ; None         ; 6.754 ns   ; automat_myra:inst1|trigger_0                                                                                       ; tt1       ; clk        ;
; N/A   ; None         ; 6.747 ns   ; comp_s:inst55|Result                                                                                               ; rez       ; clk        ;
; N/A   ; None         ; 6.559 ns   ; automat_myra:inst1|trigger_2                                                                                       ; tt3       ; clk        ;
; N/A   ; None         ; 6.555 ns   ; mura:inst78|Result_mura                                                                                            ; rez_mura  ; clk        ;
; N/A   ; None         ; 6.347 ns   ; automat_mili:inst|trigger_1                                                                                        ; t2        ; clk        ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------+-----------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                       ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                                                                                           ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -3.996 ns ; en   ; automat_myra:inst1|trigger_0                                                                                 ; clk      ;
; N/A           ; None        ; -3.996 ns ; en   ; automat_myra:inst1|trigger_1                                                                                 ; clk      ;
; N/A           ; None        ; -3.996 ns ; en   ; automat_myra:inst1|trigger_2                                                                                 ; clk      ;
; N/A           ; None        ; -4.008 ns ; en   ; automat_mili:inst|trigger_1                                                                                  ; clk      ;
; N/A           ; None        ; -4.008 ns ; en   ; automat_mili:inst|trigger_0                                                                                  ; clk      ;
; N/A           ; None        ; -4.041 ns ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0 ; clk      ;
; N/A           ; None        ; -4.041 ns ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg1 ; clk      ;
; N/A           ; None        ; -4.041 ns ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg2 ; clk      ;
; N/A           ; None        ; -4.041 ns ; en   ; true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg3 ; clk      ;
+---------------+-------------+-----------+------+--------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 01 22:48:21 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off begin -c begin --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "KodirovkaMura:inst93|Yq[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 103.41 MHz between source memory "true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0" and destination register "mura:inst78|Result_mura" (period= 9.67 ns)
    Info: + Longest memory to register delay is 4.601 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X11_Y12; Fanout = 3; MEM Node = 'true_Y:inst51|altsyncram:altsyncram_component|altsyncram_pb81:auto_generated|q_a[0]'
        Info: 3: + IC(0.698 ns) + CELL(0.150 ns) = 3.841 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 1; COMB Node = 'mura:inst78|Equal0~1'
        Info: 4: + IC(0.256 ns) + CELL(0.420 ns) = 4.517 ns; Loc. = LCCOMB_X12_Y12_N18; Fanout = 1; COMB Node = 'mura:inst78|Result_mura~0'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 4.601 ns; Loc. = LCFF_X12_Y12_N19; Fanout = 1; REG Node = 'mura:inst78|Result_mura'
        Info: Total cell delay = 3.647 ns ( 79.27 % )
        Info: Total interconnect delay = 0.954 ns ( 20.73 % )
    Info: - Smallest clock skew is -0.061 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.376 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.728 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X12_Y12_N19; Fanout = 1; REG Node = 'mura:inst78|Result_mura'
            Info: Total cell delay = 1.526 ns ( 64.23 % )
            Info: Total interconnect delay = 0.850 ns ( 35.77 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.437 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.665 ns) + CELL(0.661 ns) = 2.437 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.650 ns ( 67.71 % )
            Info: Total interconnect delay = 0.787 ns ( 32.29 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for memory "true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0" (data pin = "en", clock pin = "clk") is 4.310 ns
    Info: + Longest pin to memory delay is 6.712 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 9; PIN Node = 'en'
        Info: 2: + IC(5.228 ns) + CELL(0.632 ns) = 6.712 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.484 ns ( 22.11 % )
        Info: Total interconnect delay = 5.228 ns ( 77.89 % )
    Info: + Micro setup delay of destination is 0.035 ns
    Info: - Shortest clock path from clock "clk" to destination memory is 2.437 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.665 ns) + CELL(0.661 ns) = 2.437 ns; Loc. = M4K_X11_Y12; Fanout = 5; MEM Node = 'true_S:inst50|altsyncram:altsyncram_component|altsyncram_ib81:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.650 ns ( 67.71 % )
        Info: Total interconnect delay = 0.787 ns ( 32.29 % )
Info: tco from clock "clk" to destination pin "y1" through memory "test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0" is 12.514 ns
    Info: + Longest clock path from clock "clk" to source memory is 2.435 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.663 ns) + CELL(0.661 ns) = 2.435 ns; Loc. = M4K_X11_Y11; Fanout = 2; MEM Node = 'test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0'
        Info: Total cell delay = 1.650 ns ( 67.76 % )
        Info: Total interconnect delay = 0.785 ns ( 32.24 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Longest memory to pin delay is 9.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y11; Fanout = 2; MEM Node = 'test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X11_Y11; Fanout = 12; MEM Node = 'test_sequence:inst3|altsyncram:altsyncram_component|altsyncram_sek3:auto_generated|q_a[0]'
        Info: 3: + IC(1.401 ns) + CELL(0.438 ns) = 4.832 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 2; COMB Node = 'automat_mili:inst|inst20~0'
        Info: 4: + IC(2.240 ns) + CELL(2.798 ns) = 9.870 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'y1'
        Info: Total cell delay = 6.229 ns ( 63.11 % )
        Info: Total interconnect delay = 3.641 ns ( 36.89 % )
Info: th for register "automat_myra:inst1|trigger_0" (data pin = "en", clock pin = "clk") is -3.996 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.376 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.122 ns) + CELL(0.000 ns) = 1.111 ns; Loc. = CLKCTRL_G2; Fanout = 93; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.728 ns) + CELL(0.537 ns) = 2.376 ns; Loc. = LCFF_X12_Y12_N13; Fanout = 9; REG Node = 'automat_myra:inst1|trigger_0'
        Info: Total cell delay = 1.526 ns ( 64.23 % )
        Info: Total interconnect delay = 0.850 ns ( 35.77 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.638 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_9; Fanout = 9; PIN Node = 'en'
        Info: 2: + IC(5.126 ns) + CELL(0.660 ns) = 6.638 ns; Loc. = LCFF_X12_Y12_N13; Fanout = 9; REG Node = 'automat_myra:inst1|trigger_0'
        Info: Total cell delay = 1.512 ns ( 22.78 % )
        Info: Total interconnect delay = 5.126 ns ( 77.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Thu Jun 01 22:48:22 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


