{
  "iri": "Paper-30",
  "title": "NIPS_2002_18_abs",
  "authors": [],
  "keywords": [],
  "sections": [
    {
      "iri": "Paper-30-Section-1",
      "subtitle": "Abstract",
      "paragraphs": [
        {
          "iri": "Paper-30-Section-1-Paragraph-1",
          "sentences": [
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-1",
              "text": "A bio-inspired model for an analog programmable array processor -LRB- APAP -RRB- , based on studies on the vertebrate retina , has permitted the realization of complex programmable spatio-temporal dynamics in VLSI ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-2",
              "text": "This model mimics the way in which images are processed in the visual pathway , rendering a feasible alternative for the implementation of early vision applications in standard technologies ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-3",
              "text": "A prototype chip has been designed and fabricated in a 0.5 \u00b5m standard CMOS process ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-4",
              "text": "Computing power per area and power consumption is amongst the highest reported for a single chip ."
            },
            {
              "iri": "Paper-30-Section-1-Paragraph-1-Sentence-5",
              "text": "Design challenges , trade-offs and some experimental results are presented in this paper ."
            }
          ]
        }
      ]
    }
  ],
  "times": [
    0.0007359981536865234,
    10.840612888336182,
    22.41699981689453,
    20.024012088775635,
    0.042198896408081055,
    0.00010704994201660156,
    0.0001380443572998047,
    20.270676136016846,
    31.458972930908203,
    3.470290184020996,
    10.696428060531616,
    0.009714126586914062,
    0.00017786026000976562,
    12.11420488357544,
    0.0016989707946777344,
    0.024296998977661133,
    0.0014791488647460938,
    4.221853017807007,
    0.6632959842681885,
    1.4986968040466309,
    66.77792811393738,
    8.780770063400269,
    21.92142915725708,
    2.2397820949554443,
    0.00044417381286621094,
    0.010212898254394531
  ],
  "nodes": {
    "Entity-this_paper": {
      "node_id": "this_paper",
      "disambiguation_index": 0,
      "label": "this paper",
      "aliases": [
        "this paper"
      ],
      "types": [
        "paper",
        "document"
      ],
      "node_type": "other",
      "LLM_familiarity": false,
      "description": "This paper presents design challenges, trade-offs, and experimental results related to a bio-inspired model for an analog programmable array processor (APAP) that mimics the vertebrate retina for early vision applications in VLSI technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "this paper",
          "local_types": [
            "paper",
            "document"
          ],
          "iri": "Entity-this_paper-Mention-1"
        }
      ],
      "relevance": 0.8291015625
    },
    "Entity-this_model": {
      "node_id": "this_model",
      "disambiguation_index": 0,
      "label": "This model",
      "aliases": [
        "This model"
      ],
      "types": [
        "model"
      ],
      "node_type": "other",
      "LLM_familiarity": false,
      "description": "This model refers to a bio-inspired analog programmable array processor (APAP) that simulates the image processing mechanisms of the vertebrate retina, enabling advanced spatio-temporal dynamics for early vision applications in VLSI technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "This model",
          "local_types": [
            "model"
          ],
          "iri": "Entity-this_model-Mention-1"
        }
      ],
      "relevance": 0.81494140625
    },
    "Entity-complex_programmable_spatio-temporal_dynamic": {
      "node_id": "complex_programmable_spatio-temporal_dynamic",
      "disambiguation_index": 0,
      "label": "complex programmable spatio-temporal dynamics",
      "aliases": [
        "complex programmable spatio-temporal dynamics"
      ],
      "types": [
        "dynamics",
        "system behavior",
        "programming"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Complex programmable spatio-temporal dynamics refers to the advanced behavior and processing capabilities of a bio-inspired analog programmable array processor (APAP) that simulates the visual processing of the vertebrate retina, enabling sophisticated image processing in very-large-scale integration (VLSI) technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "complex programmable spatio-temporal dynamics",
          "local_types": [
            "dynamics",
            "system behavior",
            "programming"
          ],
          "iri": "Entity-complex_programmable_spatio-temporal_dynamic-Mention-1"
        }
      ],
      "relevance": 0.77880859375
    },
    "Entity-model": {
      "node_id": "model",
      "disambiguation_index": 0,
      "label": "model",
      "aliases": [
        "model"
      ],
      "types": [
        "computational model",
        "algorithm"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "The 'model' refers to a bio-inspired computational model designed for an analog programmable array processor that simulates image processing in the visual pathway, aimed at facilitating early vision applications in VLSI technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "model",
          "local_types": [
            "computational model",
            "algorithm"
          ],
          "iri": "Entity-model-Mention-1"
        }
      ],
      "relevance": 0.72216796875
    },
    "Entity-design_challenge": {
      "node_id": "design_challenge",
      "disambiguation_index": 0,
      "label": "Design challenges",
      "aliases": [
        "Design challenges"
      ],
      "types": [
        "problem",
        "design consideration",
        "engineering issue",
        "research topic",
        "challenge"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Design challenges refer to the specific difficulties and considerations encountered in the development and implementation of the bio-inspired analog programmable array processor, particularly in relation to achieving optimal performance and efficiency in VLSI technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "Design challenges",
          "local_types": [
            "problem",
            "design consideration",
            "engineering issue",
            "research topic",
            "challenge"
          ],
          "iri": "Entity-design_challenge-Mention-1"
        }
      ],
      "relevance": 0.67333984375
    },
    "Entity-analog_programmable_array_processor": {
      "node_id": "analog_programmable_array_processor",
      "disambiguation_index": 0,
      "label": "analog programmable array processor",
      "aliases": [
        "analog programmable array processor"
      ],
      "types": [
        "technology",
        "hardware",
        "processor"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "An analog programmable array processor is a type of hardware that utilizes analog computing techniques to perform programmable operations on arrays of data, often designed for specific applications such as signal processing or neural computation.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "analog programmable array processor",
          "local_types": [
            "technology",
            "hardware",
            "processor"
          ],
          "iri": "Entity-analog_programmable_array_processor-Mention-1"
        }
      ],
      "relevance": 0.64111328125
    },
    "Entity-image": {
      "node_id": "image",
      "disambiguation_index": 0,
      "label": "images",
      "aliases": [
        "images"
      ],
      "types": [
        "image",
        "data type",
        "visual data"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "The term 'images' refers to visual data that are processed in the visual pathway, specifically in the context of a bio-inspired model for an analog programmable array processor designed to implement early vision applications.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "images",
          "local_types": [
            "image",
            "data type",
            "visual data"
          ],
          "iri": "Entity-image-Mention-1"
        }
      ],
      "relevance": 0.625
    },
    "Entity-early_vision_application": {
      "node_id": "early_vision_application",
      "disambiguation_index": 0,
      "label": "early vision applications",
      "aliases": [
        "early vision applications"
      ],
      "types": [
        "technology",
        "vision",
        "application"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Early vision applications refer to technologies and methods that simulate the initial stages of visual processing, particularly those inspired by biological systems, aimed at enhancing image processing capabilities in standard electronic systems.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "early vision applications",
          "local_types": [
            "technology",
            "vision",
            "application"
          ],
          "iri": "Entity-early_vision_application-Mention-1"
        }
      ],
      "relevance": 0.560546875
    },
    "Entity-computing_power_per_area": {
      "node_id": "computing_power_per_area",
      "disambiguation_index": 0,
      "label": "Computing power per area",
      "aliases": [
        "Computing power per area"
      ],
      "types": [
        "computing",
        "performance metric",
        "metric"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Computing power per area is a performance metric that quantifies the amount of computational capability available within a specific physical area of a computing device or chip.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "Computing power per area",
          "local_types": [
            "computing",
            "performance metric",
            "metric"
          ],
          "iri": "Entity-computing_power_per_area-Mention-1"
        }
      ],
      "relevance": 0.5234375
    },
    "Entity-vlsi": {
      "node_id": "vlsi",
      "disambiguation_index": 0,
      "label": "VLSI",
      "aliases": [
        "VLSI"
      ],
      "types": [
        "technology",
        "integrated circuit",
        "semiconductor",
        "hardware"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "VLSI, or Very Large Scale Integration, refers to the process of creating integrated circuits by combining thousands of transistors into a single chip, enabling the development of complex electronic systems.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "VLSI",
          "local_types": [
            "technology",
            "integrated circuit",
            "semiconductor",
            "hardware"
          ],
          "iri": "Entity-vlsi-Mention-1"
        }
      ],
      "relevance": 0.52099609375
    },
    "Entity-computing_power_per_area_and_power_consumption": {
      "node_id": "computing_power_per_area_and_power_consumption",
      "disambiguation_index": 0,
      "label": "Computing power per area and power consumption",
      "aliases": [
        "Computing power per area and power consumption"
      ],
      "types": [
        "performance metric"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Computing power per area and power consumption refers to a performance metric that evaluates the efficiency and effectiveness of a chip's processing capabilities relative to its physical size and energy usage, highlighting its competitive advantage in these aspects.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "Computing power per area and power consumption",
          "local_types": [
            "performance metric"
          ],
          "iri": "Entity-computing_power_per_area_and_power_consumption-Mention-1"
        }
      ],
      "relevance": 0.52099609375
    },
    "Entity-the_highest_reported_for_a_single_chip": {
      "node_id": "the_highest_reported_for_a_single_chip",
      "disambiguation_index": 0,
      "label": "the highest reported for a single chip",
      "aliases": [
        "the highest reported for a single chip"
      ],
      "types": [
        "comparison",
        "chip"
      ],
      "node_type": "other",
      "LLM_familiarity": false,
      "description": "The term 'the highest reported for a single chip' refers to the exceptional levels of computing power per area and power consumption achieved by the prototype chip designed and fabricated in the study, which is notable within the context of single-chip performance metrics.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "the highest reported for a single chip",
          "local_types": [
            "comparison",
            "chip"
          ],
          "iri": "Entity-the_highest_reported_for_a_single_chip-Mention-1"
        }
      ],
      "relevance": 0.50634765625
    },
    "Entity-vertebrate_retina": {
      "node_id": "vertebrate_retina",
      "disambiguation_index": 0,
      "label": "vertebrate retina",
      "aliases": [
        "vertebrate retina"
      ],
      "types": [
        "anatomy",
        "biological structure"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "The vertebrate retina is a layered structure at the back of the eye in vertebrate animals that contains photoreceptor cells responsible for converting light into neural signals for vision.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "vertebrate retina",
          "local_types": [
            "anatomy",
            "biological structure"
          ],
          "iri": "Entity-vertebrate_retina-Mention-1"
        }
      ],
      "relevance": 0.5009765625
    },
    "Entity-standard_technology": {
      "node_id": "standard_technology",
      "disambiguation_index": 0,
      "label": "standard technologies",
      "aliases": [
        "standard technologies"
      ],
      "types": [
        "technology",
        "industry standard"
      ],
      "node_type": "general term",
      "LLM_familiarity": false,
      "description": "Standard technologies refer to widely accepted and established methods and processes used in the implementation of early vision applications, particularly in the context of VLSI design and fabrication.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "standard technologies",
          "local_types": [
            "technology",
            "industry standard"
          ],
          "iri": "Entity-standard_technology-Mention-1"
        }
      ],
      "relevance": 0.4873046875
    },
    "Entity-visual_pathway": {
      "node_id": "visual_pathway",
      "disambiguation_index": 0,
      "label": "visual pathway",
      "aliases": [
        "visual pathway",
        "the visual pathway"
      ],
      "types": [
        "biological system",
        "biological process",
        "biological pathway",
        "neuroscience"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "The visual pathway refers to the neural pathways in the brain that are involved in the processing and transmission of visual information from the retina to the visual cortex.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "visual pathway",
          "local_types": [
            "biological system",
            "biological process",
            "biological pathway",
            "neuroscience"
          ],
          "iri": "Entity-visual_pathway-Mention-1"
        },
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-2",
          "local_name": "the visual pathway",
          "local_types": [
            "biological pathway"
          ],
          "iri": "Entity-visual_pathway-Mention-2"
        }
      ],
      "relevance": 0.487060546875
    },
    "Entity-bio-inspired_model": {
      "node_id": "bio-inspired_model",
      "disambiguation_index": 0,
      "label": "bio-inspired model",
      "aliases": [
        "bio-inspired model"
      ],
      "types": [
        "model",
        "technology",
        "biomimetic design",
        "biological model",
        "theoretical framework"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "A bio-inspired model is a theoretical framework or design approach that draws inspiration from biological systems and processes to create technologies or models that mimic their functions and behaviors.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "bio-inspired model",
          "local_types": [
            "model",
            "technology",
            "biomimetic design",
            "biological model",
            "theoretical framework"
          ],
          "iri": "Entity-bio-inspired_model-Mention-1"
        }
      ],
      "relevance": 0.481689453125
    },
    "Entity-study_on_the_vertebrate_retina": {
      "node_id": "study_on_the_vertebrate_retina",
      "disambiguation_index": 0,
      "label": "studies on the vertebrate retina",
      "aliases": [
        "studies on the vertebrate retina"
      ],
      "types": [
        "biological research",
        "study",
        "research",
        "biological study"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Research focused on the structure, function, and processes of the retina in vertebrate animals.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-1",
          "local_name": "studies on the vertebrate retina",
          "local_types": [
            "biological research",
            "study",
            "research",
            "biological study"
          ],
          "iri": "Entity-study_on_the_vertebrate_retina-Mention-1"
        }
      ],
      "relevance": 0.47998046875
    },
    "Entity-prototype_chip": {
      "node_id": "prototype_chip",
      "disambiguation_index": 0,
      "label": "prototype chip",
      "aliases": [
        "prototype chip",
        "A prototype chip"
      ],
      "types": [
        "chip",
        "electronic component",
        "hardware",
        "prototype"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "A prototype chip is an early version of an integrated circuit used for testing and development purposes before final production.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "prototype chip",
          "local_types": [
            "prototype",
            "electronic component",
            "hardware",
            "chip"
          ],
          "iri": "Entity-prototype_chip-Mention-1"
        },
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "A prototype chip",
          "local_types": [
            "prototype",
            "chip"
          ],
          "iri": "Entity-prototype_chip-Mention-2"
        }
      ],
      "relevance": 0.47900390625
    },
    "Entity-0.5_m_standard_cmos_process": {
      "node_id": "0.5_m_standard_cmos_process",
      "disambiguation_index": 0,
      "label": "0.5 \u00b5m standard CMOS process",
      "aliases": [
        "0.5 \u00b5m standard CMOS process"
      ],
      "types": [
        "technology",
        "manufacturing process",
        "CMOS",
        "process"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "The 0.5 \u00b5m standard CMOS process is a semiconductor manufacturing technology used to fabricate integrated circuits with a minimum feature size of 0.5 micrometers, utilizing complementary metal-oxide-semiconductor (CMOS) technology.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "0.5 \u00b5m standard CMOS process",
          "local_types": [
            "technology",
            "manufacturing process",
            "CMOS",
            "process"
          ],
          "iri": "Entity-0.5_m_standard_cmos_process-Mention-1"
        }
      ],
      "relevance": 0.46923828125
    },
    "Entity-computing_power": {
      "node_id": "computing_power",
      "disambiguation_index": 0,
      "label": "Computing power",
      "aliases": [
        "Computing power"
      ],
      "types": [
        "performance metric",
        "technology characteristic"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Computing power refers to the capability of a computer or computing system to process data and perform calculations, often measured in terms of speed, efficiency, and resource utilization.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "Computing power",
          "local_types": [
            "performance metric",
            "technology characteristic"
          ],
          "iri": "Entity-computing_power-Mention-1"
        }
      ],
      "relevance": 0.4619140625
    },
    "Entity-cmos": {
      "node_id": "cmos",
      "disambiguation_index": 0,
      "label": "CMOS",
      "aliases": [
        "CMOS"
      ],
      "types": [
        "technology",
        "semiconductor",
        "process"
      ],
      "node_type": "named entity",
      "LLM_familiarity": true,
      "description": "CMOS, or Complementary Metal-Oxide-Semiconductor, is a technology used in the fabrication of integrated circuits, characterized by low power consumption and high noise immunity.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-3",
          "local_name": "CMOS",
          "local_types": [
            "technology",
            "semiconductor",
            "process"
          ],
          "iri": "Entity-cmos-Mention-1"
        }
      ],
      "relevance": 0.447021484375
    },
    "Entity-single_chip": {
      "node_id": "single_chip",
      "disambiguation_index": 0,
      "label": "single chip",
      "aliases": [
        "single chip"
      ],
      "types": [
        "hardware",
        "component"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "A single chip is a compact electronic component that integrates multiple functions or circuits onto a single semiconductor substrate, commonly used in various electronic devices to enhance performance and efficiency.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "single chip",
          "local_types": [
            "hardware",
            "component"
          ],
          "iri": "Entity-single_chip-Mention-1"
        }
      ],
      "relevance": 0.44384765625
    },
    "Entity-power_consumption": {
      "node_id": "power_consumption",
      "disambiguation_index": 0,
      "label": "power consumption",
      "aliases": [
        "power consumption"
      ],
      "types": [
        "energy usage",
        "performance metric",
        "metric"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Power consumption refers to the amount of electrical energy used by a device or system over a specific period of time, often measured in watts.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-4",
          "local_name": "power consumption",
          "local_types": [
            "energy usage",
            "performance metric",
            "metric"
          ],
          "iri": "Entity-power_consumption-Mention-1"
        }
      ],
      "relevance": 0.418212890625
    },
    "Entity-trade-off": {
      "node_id": "trade-off",
      "disambiguation_index": 0,
      "label": "trade-offs",
      "aliases": [
        "trade-offs"
      ],
      "types": [
        "trade-off",
        "engineering principle",
        "concept",
        "decision-making factor",
        "decision-making"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Trade-offs refer to the balancing of competing factors or choices in decision-making processes, where improving one aspect may lead to the detriment of another.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "trade-offs",
          "local_types": [
            "trade-off",
            "engineering principle",
            "concept",
            "decision-making factor",
            "decision-making"
          ],
          "iri": "Entity-trade-off-Mention-1"
        }
      ],
      "relevance": 0.362060546875
    },
    "Entity-experimental_result": {
      "node_id": "experimental_result",
      "disambiguation_index": 0,
      "label": "experimental results",
      "aliases": [
        "experimental results"
      ],
      "types": [
        "experimental data",
        "results",
        "research findings",
        "experimental",
        "findings",
        "data"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "Experimental results refer to the data and findings obtained from conducting experiments, which are used to evaluate hypotheses or assess the performance of a particular method or system.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "experimental results",
          "local_types": [
            "experimental data",
            "results",
            "research findings",
            "experimental",
            "findings",
            "data"
          ],
          "iri": "Entity-experimental_result-Mention-1"
        }
      ],
      "relevance": 0.36181640625
    },
    "Entity-paper": {
      "node_id": "paper",
      "disambiguation_index": 0,
      "label": "paper",
      "aliases": [
        "paper"
      ],
      "types": [
        "academic document",
        "publication"
      ],
      "node_type": "general term",
      "LLM_familiarity": true,
      "description": "A paper is a written work that presents research findings, analyses, or arguments, typically published in an academic or professional context.",
      "mentions": [
        {
          "reference": "Paper-30-Section-1-Paragraph-1-Sentence-5",
          "local_name": "paper",
          "local_types": [
            "academic document",
            "publication"
          ],
          "iri": "Entity-paper-Mention-1"
        }
      ],
      "relevance": 0.33203125
    }
  },
  "summary": "A bio-inspired model for an analog programmable array processor -LRB- APAP -RRB- , based on studies on the vertebrate retina , has permitted the realization of complex programmable spatio-temporal dynamics in VLSI . This model mimics the way in which images are processed in the visual pathway , rendering a feasible alternative for the implementation of early vision applications in standard technologies . A prototype chip has been designed and fabricated in a 0.5 \u00b5m standard CMOS process . Computing power per area and power consumption is amongst the highest reported for a single chip . Design challenges , trade-offs and some experimental results are presented in this paper .",
  "triples": [
    [
      "Entity-bio-inspired_model",
      "Predicate-permitted_the_realization_of",
      "Entity-complex_programmable_spatio-temporal_dynamic"
    ],
    [
      "Entity-bio-inspired_model",
      "Predicate-based_on",
      "Entity-study_on_the_vertebrate_retina"
    ],
    [
      "Entity-study_on_the_vertebrate_retina",
      "Predicate-related_to",
      "Entity-vertebrate_retina"
    ],
    [
      "Entity-bio-inspired_model",
      "Predicate-permits",
      "Entity-complex_programmable_spatio-temporal_dynamic"
    ],
    [
      "Entity-prototype_chip",
      "Predicate-designed_and_fabricated_in",
      "Entity-0.5_m_standard_cmos_process"
    ],
    [
      "Entity-computing_power_per_area_and_power_consumption",
      "Predicate-is_amongst",
      "Entity-the_highest_reported_for_a_single_chip"
    ],
    [
      "Entity-design_challenge",
      "Predicate-are_presented_in",
      "Entity-this_paper"
    ],
    [
      "Entity-trade-off",
      "Predicate-are_presented_in",
      "Entity-this_paper"
    ],
    [
      "Entity-experimental_result",
      "Predicate-are_presented_in",
      "Entity-this_paper"
    ],
    [
      "Entity-this_paper",
      "Predicate-presents",
      "Entity-this_model"
    ]
  ],
  "triples_typing": [
    [
      "Entity-this_model",
      "skos:broader",
      "Entity-model"
    ],
    [
      "Entity-0.5_m_standard_cmos_process",
      "skos:broader",
      "Entity-cmos"
    ],
    [
      "Entity-this_paper",
      "skos:broader",
      "Entity-paper"
    ],
    [
      "Entity-bio-inspired_model",
      "skos:broader",
      "Entity-model"
    ]
  ],
  "predicates": {
    "Predicate-permitted_the_realization_of": {
      "label": "permitted the realization of",
      "description": "The predicate 'permitted the realization of' indicates that the subject enables or allows the object to be achieved or brought into existence. It suggests a facilitative relationship where the subject provides the necessary conditions, resources, or framework for the object to be effectively realized or manifested.",
      "disambiguation_index": 0
    },
    "Predicate-based_on": {
      "label": "based on",
      "description": "The predicate 'based on' indicates that the subject is derived from, influenced by, or constructed upon the principles, findings, or concepts represented by the object. It establishes a foundational relationship where the subject's characteristics, functionalities, or methodologies are informed or supported by the information or research encapsulated in the object.",
      "disambiguation_index": 0
    },
    "Predicate-related_to": {
      "label": "related to",
      "description": "The predicate 'related to' establishes a connection or association between the subject and the object, indicating that they share a relevant link or are part of the same context or domain. This relationship can encompass various forms of relevance, such as thematic, functional, or contextual ties, suggesting that the subject has a significant connection to the object in terms of content, purpose, or subject matter.",
      "disambiguation_index": 0
    },
    "Predicate-permits": {
      "label": "permits",
      "description": "The predicate 'permits' indicates that the subject has the capacity or authority to allow or enable the occurrence or realization of the object. It establishes a relationship where the subject provides the necessary conditions or framework for the object to exist or be executed, suggesting a facilitative role.",
      "disambiguation_index": 0
    },
    "Predicate-designed_and_fabricated_in": {
      "label": "designed and fabricated in",
      "description": "The predicate 'designed and fabricated in' establishes a relationship between a subject, typically a physical object or system, and an object that specifies the particular method, technology, or process used in its design and fabrication. This indicates the technical context or environment in which the subject was created, highlighting the specific standards or processes that define its characteristics and functionality.",
      "disambiguation_index": 0
    },
    "Predicate-is_amongst": {
      "label": "is amongst",
      "description": "The predicate 'is amongst' indicates that the subject belongs to a specific group or category represented by the object, suggesting a comparative relationship where the subject is included within a set of items that share a common characteristic or quality. It implies that the subject is not just part of the group, but is also being evaluated in relation to the other members of that group.",
      "disambiguation_index": 0
    },
    "Predicate-are_presented_in": {
      "label": "are presented in",
      "description": "The predicate 'are presented in' indicates that the subject is being introduced, discussed, or explained within the context of the object. It establishes a relationship where the subject's information, findings, or concepts are conveyed through the medium or format specified by the object, suggesting that the object serves as a source or platform for the subject's presentation.",
      "disambiguation_index": 0
    },
    "Predicate-presents": {
      "label": "presents",
      "description": "The predicate 'presents' indicates that the subject is introducing, showcasing, or displaying the object, often in a formal or structured manner. It implies a transfer of information or an explanation where the subject provides details or insights about the object to an audience.",
      "disambiguation_index": 0
    },
    "skos:broader": {
      "label": "has a broader term",
      "description": "The predicate 'has a broader term' establishes a hierarchical relationship between the subject and the object, indicating that the subject is a specific instance or example that falls under the more general category represented by the object. This relationship suggests that the object encompasses a wider range of entities or concepts, of which the subject is a part.",
      "disambiguation_index": 0
    }
  }
}