
MonHa_RTC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08006b40  08006b40  00016b40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006fe4  08006fe4  00016fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006fec  08006fec  00016fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006ff0  08006ff0  00016ff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000000f4  20000000  08006ff4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000023e4  200000f4  080070e8  000200f4  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200024d8  080070e8  000224d8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002113f  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000043da  00000000  00000000  00041263  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000d895  00000000  00000000  0004563d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001328  00000000  00000000  00052ed8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001788  00000000  00000000  00054200  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000bada  00000000  00000000  00055988  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000076a8  00000000  00000000  00061462  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00068b0a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000042a4  00000000  00000000  00068b88  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f4 	.word	0x200000f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006b24 	.word	0x08006b24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f8 	.word	0x200000f8
 80001cc:	08006b24 	.word	0x08006b24

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f092 0f00 	teq	r2, #0
 800056a:	bf14      	ite	ne
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000580:	e720      	b.n	80003c4 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aedc 	beq.w	8000372 <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6c1      	b.n	8000372 <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_d2uiz>:
 8000b24:	004a      	lsls	r2, r1, #1
 8000b26:	d211      	bcs.n	8000b4c <__aeabi_d2uiz+0x28>
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b2c:	d211      	bcs.n	8000b52 <__aeabi_d2uiz+0x2e>
 8000b2e:	d50d      	bpl.n	8000b4c <__aeabi_d2uiz+0x28>
 8000b30:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d40e      	bmi.n	8000b58 <__aeabi_d2uiz+0x34>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d102      	bne.n	8000b5e <__aeabi_d2uiz+0x3a>
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295
 8000b5c:	4770      	bx	lr
 8000b5e:	f04f 0000 	mov.w	r0, #0
 8000b62:	4770      	bx	lr

08000b64 <__aeabi_uldivmod>:
 8000b64:	b953      	cbnz	r3, 8000b7c <__aeabi_uldivmod+0x18>
 8000b66:	b94a      	cbnz	r2, 8000b7c <__aeabi_uldivmod+0x18>
 8000b68:	2900      	cmp	r1, #0
 8000b6a:	bf08      	it	eq
 8000b6c:	2800      	cmpeq	r0, #0
 8000b6e:	bf1c      	itt	ne
 8000b70:	f04f 31ff 	movne.w	r1, #4294967295
 8000b74:	f04f 30ff 	movne.w	r0, #4294967295
 8000b78:	f000 b9b6 	b.w	8000ee8 <__aeabi_idiv0>
 8000b7c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b80:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b84:	f000 f842 	bl	8000c0c <__udivmoddi4>
 8000b88:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b90:	b004      	add	sp, #16
 8000b92:	4770      	bx	lr

08000b94 <__aeabi_d2lz>:
 8000b94:	b538      	push	{r3, r4, r5, lr}
 8000b96:	2200      	movs	r2, #0
 8000b98:	2300      	movs	r3, #0
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	460d      	mov	r5, r1
 8000b9e:	f7ff ff99 	bl	8000ad4 <__aeabi_dcmplt>
 8000ba2:	b928      	cbnz	r0, 8000bb0 <__aeabi_d2lz+0x1c>
 8000ba4:	4620      	mov	r0, r4
 8000ba6:	4629      	mov	r1, r5
 8000ba8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000bac:	f000 b80a 	b.w	8000bc4 <__aeabi_d2ulz>
 8000bb0:	4620      	mov	r0, r4
 8000bb2:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000bb6:	f000 f805 	bl	8000bc4 <__aeabi_d2ulz>
 8000bba:	4240      	negs	r0, r0
 8000bbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000bc0:	bd38      	pop	{r3, r4, r5, pc}
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_d2ulz>:
 8000bc4:	b5d0      	push	{r4, r6, r7, lr}
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	4b0e      	ldr	r3, [pc, #56]	; (8000c04 <__aeabi_d2ulz+0x40>)
 8000bca:	4606      	mov	r6, r0
 8000bcc:	460f      	mov	r7, r1
 8000bce:	f7ff fd0f 	bl	80005f0 <__aeabi_dmul>
 8000bd2:	f7ff ffa7 	bl	8000b24 <__aeabi_d2uiz>
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	f7ff fc94 	bl	8000504 <__aeabi_ui2d>
 8000bdc:	2200      	movs	r2, #0
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <__aeabi_d2ulz+0x44>)
 8000be0:	f7ff fd06 	bl	80005f0 <__aeabi_dmul>
 8000be4:	4602      	mov	r2, r0
 8000be6:	460b      	mov	r3, r1
 8000be8:	4630      	mov	r0, r6
 8000bea:	4639      	mov	r1, r7
 8000bec:	f7ff fb4c 	bl	8000288 <__aeabi_dsub>
 8000bf0:	f7ff ff98 	bl	8000b24 <__aeabi_d2uiz>
 8000bf4:	4623      	mov	r3, r4
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	ea42 0200 	orr.w	r2, r2, r0
 8000bfc:	4610      	mov	r0, r2
 8000bfe:	4619      	mov	r1, r3
 8000c00:	bdd0      	pop	{r4, r6, r7, pc}
 8000c02:	bf00      	nop
 8000c04:	3df00000 	.word	0x3df00000
 8000c08:	41f00000 	.word	0x41f00000

08000c0c <__udivmoddi4>:
 8000c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c10:	468c      	mov	ip, r1
 8000c12:	460d      	mov	r5, r1
 8000c14:	4604      	mov	r4, r0
 8000c16:	9e08      	ldr	r6, [sp, #32]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d151      	bne.n	8000cc0 <__udivmoddi4+0xb4>
 8000c1c:	428a      	cmp	r2, r1
 8000c1e:	4617      	mov	r7, r2
 8000c20:	d96d      	bls.n	8000cfe <__udivmoddi4+0xf2>
 8000c22:	fab2 fe82 	clz	lr, r2
 8000c26:	f1be 0f00 	cmp.w	lr, #0
 8000c2a:	d00b      	beq.n	8000c44 <__udivmoddi4+0x38>
 8000c2c:	f1ce 0c20 	rsb	ip, lr, #32
 8000c30:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c34:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c38:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c3c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c40:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c44:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c48:	0c25      	lsrs	r5, r4, #16
 8000c4a:	fbbc f8fa 	udiv	r8, ip, sl
 8000c4e:	fa1f f987 	uxth.w	r9, r7
 8000c52:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c56:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c5a:	fb08 f309 	mul.w	r3, r8, r9
 8000c5e:	42ab      	cmp	r3, r5
 8000c60:	d90a      	bls.n	8000c78 <__udivmoddi4+0x6c>
 8000c62:	19ed      	adds	r5, r5, r7
 8000c64:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c68:	f080 8123 	bcs.w	8000eb2 <__udivmoddi4+0x2a6>
 8000c6c:	42ab      	cmp	r3, r5
 8000c6e:	f240 8120 	bls.w	8000eb2 <__udivmoddi4+0x2a6>
 8000c72:	f1a8 0802 	sub.w	r8, r8, #2
 8000c76:	443d      	add	r5, r7
 8000c78:	1aed      	subs	r5, r5, r3
 8000c7a:	b2a4      	uxth	r4, r4
 8000c7c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c80:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c84:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c88:	fb00 f909 	mul.w	r9, r0, r9
 8000c8c:	45a1      	cmp	r9, r4
 8000c8e:	d909      	bls.n	8000ca4 <__udivmoddi4+0x98>
 8000c90:	19e4      	adds	r4, r4, r7
 8000c92:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c96:	f080 810a 	bcs.w	8000eae <__udivmoddi4+0x2a2>
 8000c9a:	45a1      	cmp	r9, r4
 8000c9c:	f240 8107 	bls.w	8000eae <__udivmoddi4+0x2a2>
 8000ca0:	3802      	subs	r0, #2
 8000ca2:	443c      	add	r4, r7
 8000ca4:	eba4 0409 	sub.w	r4, r4, r9
 8000ca8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cac:	2100      	movs	r1, #0
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d061      	beq.n	8000d76 <__udivmoddi4+0x16a>
 8000cb2:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	6034      	str	r4, [r6, #0]
 8000cba:	6073      	str	r3, [r6, #4]
 8000cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc0:	428b      	cmp	r3, r1
 8000cc2:	d907      	bls.n	8000cd4 <__udivmoddi4+0xc8>
 8000cc4:	2e00      	cmp	r6, #0
 8000cc6:	d054      	beq.n	8000d72 <__udivmoddi4+0x166>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	f040 808e 	bne.w	8000dfa <__udivmoddi4+0x1ee>
 8000cde:	42ab      	cmp	r3, r5
 8000ce0:	d302      	bcc.n	8000ce8 <__udivmoddi4+0xdc>
 8000ce2:	4282      	cmp	r2, r0
 8000ce4:	f200 80fa 	bhi.w	8000edc <__udivmoddi4+0x2d0>
 8000ce8:	1a84      	subs	r4, r0, r2
 8000cea:	eb65 0503 	sbc.w	r5, r5, r3
 8000cee:	2001      	movs	r0, #1
 8000cf0:	46ac      	mov	ip, r5
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d03f      	beq.n	8000d76 <__udivmoddi4+0x16a>
 8000cf6:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfe:	b912      	cbnz	r2, 8000d06 <__udivmoddi4+0xfa>
 8000d00:	2701      	movs	r7, #1
 8000d02:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d06:	fab7 fe87 	clz	lr, r7
 8000d0a:	f1be 0f00 	cmp.w	lr, #0
 8000d0e:	d134      	bne.n	8000d7a <__udivmoddi4+0x16e>
 8000d10:	1beb      	subs	r3, r5, r7
 8000d12:	0c3a      	lsrs	r2, r7, #16
 8000d14:	fa1f fc87 	uxth.w	ip, r7
 8000d18:	2101      	movs	r1, #1
 8000d1a:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d1e:	0c25      	lsrs	r5, r4, #16
 8000d20:	fb02 3318 	mls	r3, r2, r8, r3
 8000d24:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d28:	fb0c f308 	mul.w	r3, ip, r8
 8000d2c:	42ab      	cmp	r3, r5
 8000d2e:	d907      	bls.n	8000d40 <__udivmoddi4+0x134>
 8000d30:	19ed      	adds	r5, r5, r7
 8000d32:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x132>
 8000d38:	42ab      	cmp	r3, r5
 8000d3a:	f200 80d1 	bhi.w	8000ee0 <__udivmoddi4+0x2d4>
 8000d3e:	4680      	mov	r8, r0
 8000d40:	1aed      	subs	r5, r5, r3
 8000d42:	b2a3      	uxth	r3, r4
 8000d44:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d48:	fb02 5510 	mls	r5, r2, r0, r5
 8000d4c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d50:	fb0c fc00 	mul.w	ip, ip, r0
 8000d54:	45a4      	cmp	ip, r4
 8000d56:	d907      	bls.n	8000d68 <__udivmoddi4+0x15c>
 8000d58:	19e4      	adds	r4, r4, r7
 8000d5a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d5e:	d202      	bcs.n	8000d66 <__udivmoddi4+0x15a>
 8000d60:	45a4      	cmp	ip, r4
 8000d62:	f200 80b8 	bhi.w	8000ed6 <__udivmoddi4+0x2ca>
 8000d66:	4618      	mov	r0, r3
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d70:	e79d      	b.n	8000cae <__udivmoddi4+0xa2>
 8000d72:	4631      	mov	r1, r6
 8000d74:	4630      	mov	r0, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	f1ce 0420 	rsb	r4, lr, #32
 8000d7e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d82:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d86:	fa20 f804 	lsr.w	r8, r0, r4
 8000d8a:	0c3a      	lsrs	r2, r7, #16
 8000d8c:	fa25 f404 	lsr.w	r4, r5, r4
 8000d90:	ea48 0803 	orr.w	r8, r8, r3
 8000d94:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d98:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000d9c:	fb02 4411 	mls	r4, r2, r1, r4
 8000da0:	fa1f fc87 	uxth.w	ip, r7
 8000da4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000da8:	fb01 f30c 	mul.w	r3, r1, ip
 8000dac:	42ab      	cmp	r3, r5
 8000dae:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1bc>
 8000db4:	19ed      	adds	r5, r5, r7
 8000db6:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dba:	f080 808a 	bcs.w	8000ed2 <__udivmoddi4+0x2c6>
 8000dbe:	42ab      	cmp	r3, r5
 8000dc0:	f240 8087 	bls.w	8000ed2 <__udivmoddi4+0x2c6>
 8000dc4:	3902      	subs	r1, #2
 8000dc6:	443d      	add	r5, r7
 8000dc8:	1aeb      	subs	r3, r5, r3
 8000dca:	fa1f f588 	uxth.w	r5, r8
 8000dce:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dd2:	fb02 3310 	mls	r3, r2, r0, r3
 8000dd6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dda:	fb00 f30c 	mul.w	r3, r0, ip
 8000dde:	42ab      	cmp	r3, r5
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x1e6>
 8000de2:	19ed      	adds	r5, r5, r7
 8000de4:	f100 38ff 	add.w	r8, r0, #4294967295
 8000de8:	d26f      	bcs.n	8000eca <__udivmoddi4+0x2be>
 8000dea:	42ab      	cmp	r3, r5
 8000dec:	d96d      	bls.n	8000eca <__udivmoddi4+0x2be>
 8000dee:	3802      	subs	r0, #2
 8000df0:	443d      	add	r5, r7
 8000df2:	1aeb      	subs	r3, r5, r3
 8000df4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000df8:	e78f      	b.n	8000d1a <__udivmoddi4+0x10e>
 8000dfa:	f1c1 0720 	rsb	r7, r1, #32
 8000dfe:	fa22 f807 	lsr.w	r8, r2, r7
 8000e02:	408b      	lsls	r3, r1
 8000e04:	fa05 f401 	lsl.w	r4, r5, r1
 8000e08:	ea48 0303 	orr.w	r3, r8, r3
 8000e0c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e10:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e14:	40fd      	lsrs	r5, r7
 8000e16:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e1a:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e1e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e22:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e26:	fa1f f883 	uxth.w	r8, r3
 8000e2a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e2e:	fb09 f408 	mul.w	r4, r9, r8
 8000e32:	42ac      	cmp	r4, r5
 8000e34:	fa02 f201 	lsl.w	r2, r2, r1
 8000e38:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x244>
 8000e3e:	18ed      	adds	r5, r5, r3
 8000e40:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e44:	d243      	bcs.n	8000ece <__udivmoddi4+0x2c2>
 8000e46:	42ac      	cmp	r4, r5
 8000e48:	d941      	bls.n	8000ece <__udivmoddi4+0x2c2>
 8000e4a:	f1a9 0902 	sub.w	r9, r9, #2
 8000e4e:	441d      	add	r5, r3
 8000e50:	1b2d      	subs	r5, r5, r4
 8000e52:	fa1f fe8e 	uxth.w	lr, lr
 8000e56:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e5a:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e5e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e62:	fb00 f808 	mul.w	r8, r0, r8
 8000e66:	45a0      	cmp	r8, r4
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x26e>
 8000e6a:	18e4      	adds	r4, r4, r3
 8000e6c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e70:	d229      	bcs.n	8000ec6 <__udivmoddi4+0x2ba>
 8000e72:	45a0      	cmp	r8, r4
 8000e74:	d927      	bls.n	8000ec6 <__udivmoddi4+0x2ba>
 8000e76:	3802      	subs	r0, #2
 8000e78:	441c      	add	r4, r3
 8000e7a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e7e:	eba4 0408 	sub.w	r4, r4, r8
 8000e82:	fba0 8902 	umull	r8, r9, r0, r2
 8000e86:	454c      	cmp	r4, r9
 8000e88:	46c6      	mov	lr, r8
 8000e8a:	464d      	mov	r5, r9
 8000e8c:	d315      	bcc.n	8000eba <__udivmoddi4+0x2ae>
 8000e8e:	d012      	beq.n	8000eb6 <__udivmoddi4+0x2aa>
 8000e90:	b156      	cbz	r6, 8000ea8 <__udivmoddi4+0x29c>
 8000e92:	ebba 030e 	subs.w	r3, sl, lr
 8000e96:	eb64 0405 	sbc.w	r4, r4, r5
 8000e9a:	fa04 f707 	lsl.w	r7, r4, r7
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	431f      	orrs	r7, r3
 8000ea2:	40cc      	lsrs	r4, r1
 8000ea4:	6037      	str	r7, [r6, #0]
 8000ea6:	6074      	str	r4, [r6, #4]
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eae:	4618      	mov	r0, r3
 8000eb0:	e6f8      	b.n	8000ca4 <__udivmoddi4+0x98>
 8000eb2:	4690      	mov	r8, r2
 8000eb4:	e6e0      	b.n	8000c78 <__udivmoddi4+0x6c>
 8000eb6:	45c2      	cmp	sl, r8
 8000eb8:	d2ea      	bcs.n	8000e90 <__udivmoddi4+0x284>
 8000eba:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ebe:	eb69 0503 	sbc.w	r5, r9, r3
 8000ec2:	3801      	subs	r0, #1
 8000ec4:	e7e4      	b.n	8000e90 <__udivmoddi4+0x284>
 8000ec6:	4628      	mov	r0, r5
 8000ec8:	e7d7      	b.n	8000e7a <__udivmoddi4+0x26e>
 8000eca:	4640      	mov	r0, r8
 8000ecc:	e791      	b.n	8000df2 <__udivmoddi4+0x1e6>
 8000ece:	4681      	mov	r9, r0
 8000ed0:	e7be      	b.n	8000e50 <__udivmoddi4+0x244>
 8000ed2:	4601      	mov	r1, r0
 8000ed4:	e778      	b.n	8000dc8 <__udivmoddi4+0x1bc>
 8000ed6:	3802      	subs	r0, #2
 8000ed8:	443c      	add	r4, r7
 8000eda:	e745      	b.n	8000d68 <__udivmoddi4+0x15c>
 8000edc:	4608      	mov	r0, r1
 8000ede:	e708      	b.n	8000cf2 <__udivmoddi4+0xe6>
 8000ee0:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee4:	443d      	add	r5, r7
 8000ee6:	e72b      	b.n	8000d40 <__udivmoddi4+0x134>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000eec:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000eee:	4b0f      	ldr	r3, [pc, #60]	; (8000f2c <HAL_InitTick+0x40>)
{
 8000ef0:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 8000ef2:	6818      	ldr	r0, [r3, #0]
 8000ef4:	b908      	cbnz	r0, 8000efa <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ef6:	2001      	movs	r0, #1
 8000ef8:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000efa:	4a0d      	ldr	r2, [pc, #52]	; (8000f30 <HAL_InitTick+0x44>)
 8000efc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f00:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f04:	6810      	ldr	r0, [r2, #0]
 8000f06:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f0a:	f000 f8a5 	bl	8001058 <HAL_SYSTICK_Config>
 8000f0e:	4604      	mov	r4, r0
 8000f10:	2800      	cmp	r0, #0
 8000f12:	d1f0      	bne.n	8000ef6 <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f14:	2d0f      	cmp	r5, #15
 8000f16:	d8ee      	bhi.n	8000ef6 <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f18:	4602      	mov	r2, r0
 8000f1a:	4629      	mov	r1, r5
 8000f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f20:	f000 f858 	bl	8000fd4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f24:	4b03      	ldr	r3, [pc, #12]	; (8000f34 <HAL_InitTick+0x48>)
 8000f26:	4620      	mov	r0, r4
 8000f28:	601d      	str	r5, [r3, #0]
  }

  /* Return function status */
  return status;
}
 8000f2a:	bd38      	pop	{r3, r4, r5, pc}
 8000f2c:	20000000 	.word	0x20000000
 8000f30:	2000008c 	.word	0x2000008c
 8000f34:	20000004 	.word	0x20000004

08000f38 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f38:	4a09      	ldr	r2, [pc, #36]	; (8000f60 <HAL_Init+0x28>)
 8000f3a:	6813      	ldr	r3, [r2, #0]
 8000f3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8000f40:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f42:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f44:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f46:	f000 f833 	bl	8000fb0 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	f7ff ffce 	bl	8000eec <HAL_InitTick>
 8000f50:	4604      	mov	r4, r0
 8000f52:	b918      	cbnz	r0, 8000f5c <HAL_Init+0x24>
    HAL_MspInit();
 8000f54:	f004 faf4 	bl	8005540 <HAL_MspInit>
}
 8000f58:	4620      	mov	r0, r4
 8000f5a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000f5c:	2401      	movs	r4, #1
 8000f5e:	e7fb      	b.n	8000f58 <HAL_Init+0x20>
 8000f60:	40022000 	.word	0x40022000

08000f64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f64:	4a03      	ldr	r2, [pc, #12]	; (8000f74 <HAL_IncTick+0x10>)
 8000f66:	4904      	ldr	r1, [pc, #16]	; (8000f78 <HAL_IncTick+0x14>)
 8000f68:	6813      	ldr	r3, [r2, #0]
 8000f6a:	6809      	ldr	r1, [r1, #0]
 8000f6c:	440b      	add	r3, r1
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop
 8000f74:	20000160 	.word	0x20000160
 8000f78:	20000000 	.word	0x20000000

08000f7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f7c:	4b01      	ldr	r3, [pc, #4]	; (8000f84 <HAL_GetTick+0x8>)
 8000f7e:	6818      	ldr	r0, [r3, #0]
}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	20000160 	.word	0x20000160

08000f88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f88:	b538      	push	{r3, r4, r5, lr}
 8000f8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f8c:	f7ff fff6 	bl	8000f7c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f90:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000f92:	bf1c      	itt	ne
 8000f94:	4b05      	ldrne	r3, [pc, #20]	; (8000fac <HAL_Delay+0x24>)
 8000f96:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000f98:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000f9a:	bf18      	it	ne
 8000f9c:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f9e:	f7ff ffed 	bl	8000f7c <HAL_GetTick>
 8000fa2:	1b40      	subs	r0, r0, r5
 8000fa4:	4284      	cmp	r4, r0
 8000fa6:	d8fa      	bhi.n	8000f9e <HAL_Delay+0x16>
  {
  }
}
 8000fa8:	bd38      	pop	{r3, r4, r5, pc}
 8000faa:	bf00      	nop
 8000fac:	20000000 	.word	0x20000000

08000fb0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fb0:	4a07      	ldr	r2, [pc, #28]	; (8000fd0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000fb2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fb4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000fb8:	041b      	lsls	r3, r3, #16
 8000fba:	0c1b      	lsrs	r3, r3, #16
 8000fbc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fc0:	0200      	lsls	r0, r0, #8
 8000fc2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fc6:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000fca:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000fcc:	60d3      	str	r3, [r2, #12]
 8000fce:	4770      	bx	lr
 8000fd0:	e000ed00 	.word	0xe000ed00

08000fd4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fd4:	4b17      	ldr	r3, [pc, #92]	; (8001034 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd6:	b530      	push	{r4, r5, lr}
 8000fd8:	68dc      	ldr	r4, [r3, #12]
 8000fda:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fde:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fe2:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	2b04      	cmp	r3, #4
 8000fe6:	bf28      	it	cs
 8000fe8:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fea:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fec:	f04f 0501 	mov.w	r5, #1
 8000ff0:	fa05 f303 	lsl.w	r3, r5, r3
 8000ff4:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff8:	bf8c      	ite	hi
 8000ffa:	3c03      	subhi	r4, #3
 8000ffc:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ffe:	4019      	ands	r1, r3
 8001000:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001002:	fa05 f404 	lsl.w	r4, r5, r4
 8001006:	3c01      	subs	r4, #1
 8001008:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800100a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800100c:	ea42 0201 	orr.w	r2, r2, r1
 8001010:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001014:	bfad      	iteet	ge
 8001016:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101a:	f000 000f 	andlt.w	r0, r0, #15
 800101e:	4b06      	ldrlt	r3, [pc, #24]	; (8001038 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001020:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001024:	bfb5      	itete	lt
 8001026:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001028:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102a:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001030:	bd30      	pop	{r4, r5, pc}
 8001032:	bf00      	nop
 8001034:	e000ed00 	.word	0xe000ed00
 8001038:	e000ed14 	.word	0xe000ed14

0800103c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800103c:	2800      	cmp	r0, #0
 800103e:	db08      	blt.n	8001052 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001040:	0942      	lsrs	r2, r0, #5
 8001042:	2301      	movs	r3, #1
 8001044:	f000 001f 	and.w	r0, r0, #31
 8001048:	fa03 f000 	lsl.w	r0, r3, r0
 800104c:	4b01      	ldr	r3, [pc, #4]	; (8001054 <HAL_NVIC_EnableIRQ+0x18>)
 800104e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001052:	4770      	bx	lr
 8001054:	e000e100 	.word	0xe000e100

08001058 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001058:	3801      	subs	r0, #1
 800105a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800105e:	d20a      	bcs.n	8001076 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001060:	4b06      	ldr	r3, [pc, #24]	; (800107c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001062:	4a07      	ldr	r2, [pc, #28]	; (8001080 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001064:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001066:	21f0      	movs	r1, #240	; 0xf0
 8001068:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800106e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001070:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001076:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001078:	4770      	bx	lr
 800107a:	bf00      	nop
 800107c:	e000e010 	.word	0xe000e010
 8001080:	e000ed00 	.word	0xe000ed00

08001084 <DFSDM_RegConvStart>:
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 8001084:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8001086:	6803      	ldr	r3, [r0, #0]
 8001088:	f890 104c 	ldrb.w	r1, [r0, #76]	; 0x4c
 800108c:	b93a      	cbnz	r2, 800109e <DFSDM_RegConvStart+0x1a>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 800108e:	681a      	ldr	r2, [r3, #0]
 8001090:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001094:	601a      	str	r2, [r3, #0]
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 8001096:	2901      	cmp	r1, #1
 8001098:	d11c      	bne.n	80010d4 <DFSDM_RegConvStart+0x50>
 800109a:	2302      	movs	r3, #2
 800109c:	e01b      	b.n	80010d6 <DFSDM_RegConvStart+0x52>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	f022 0201 	bic.w	r2, r2, #1
 80010a4:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80010a6:	681a      	ldr	r2, [r3, #0]
 80010a8:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80010ac:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80010ae:	681a      	ldr	r2, [r3, #0]
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80010b0:	2903      	cmp	r1, #3
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80010b2:	f042 0201 	orr.w	r2, r2, #1
 80010b6:	601a      	str	r2, [r3, #0]
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80010b8:	d1ed      	bne.n	8001096 <DFSDM_RegConvStart+0x12>
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80010ba:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80010bc:	b91a      	cbnz	r2, 80010c6 <DFSDM_RegConvStart+0x42>
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	f042 0202 	orr.w	r2, r2, #2
 80010c4:	601a      	str	r2, [r3, #0]
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80010c6:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	bf0c      	ite	eq
 80010ce:	6c43      	ldreq	r3, [r0, #68]	; 0x44
 80010d0:	2301      	movne	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80010d2:	6483      	str	r3, [r0, #72]	; 0x48
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80010d4:	2304      	movs	r3, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80010d6:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
 80010da:	4770      	bx	lr

080010dc <DFSDM_GetChannelFromInstance>:
  if (Instance == DFSDM1_Channel0)
 80010dc:	4b14      	ldr	r3, [pc, #80]	; (8001130 <DFSDM_GetChannelFromInstance+0x54>)
 80010de:	4298      	cmp	r0, r3
 80010e0:	d017      	beq.n	8001112 <DFSDM_GetChannelFromInstance+0x36>
  else if (Instance == DFSDM1_Channel1)
 80010e2:	3320      	adds	r3, #32
 80010e4:	4298      	cmp	r0, r3
 80010e6:	d016      	beq.n	8001116 <DFSDM_GetChannelFromInstance+0x3a>
  else if (Instance == DFSDM1_Channel2)
 80010e8:	3320      	adds	r3, #32
 80010ea:	4298      	cmp	r0, r3
 80010ec:	d015      	beq.n	800111a <DFSDM_GetChannelFromInstance+0x3e>
  else if (Instance == DFSDM1_Channel3)
 80010ee:	3320      	adds	r3, #32
 80010f0:	4298      	cmp	r0, r3
 80010f2:	d014      	beq.n	800111e <DFSDM_GetChannelFromInstance+0x42>
  else if (Instance == DFSDM1_Channel4)
 80010f4:	3320      	adds	r3, #32
 80010f6:	4298      	cmp	r0, r3
 80010f8:	d013      	beq.n	8001122 <DFSDM_GetChannelFromInstance+0x46>
  else if (Instance == DFSDM1_Channel5)
 80010fa:	3320      	adds	r3, #32
 80010fc:	4298      	cmp	r0, r3
 80010fe:	d012      	beq.n	8001126 <DFSDM_GetChannelFromInstance+0x4a>
  else if (Instance == DFSDM1_Channel6)
 8001100:	3320      	adds	r3, #32
 8001102:	4298      	cmp	r0, r3
 8001104:	d011      	beq.n	800112a <DFSDM_GetChannelFromInstance+0x4e>
    channel = 7;
 8001106:	3320      	adds	r3, #32
 8001108:	4298      	cmp	r0, r3
 800110a:	bf0c      	ite	eq
 800110c:	2007      	moveq	r0, #7
 800110e:	2000      	movne	r0, #0
 8001110:	4770      	bx	lr
    channel = 0;
 8001112:	2000      	movs	r0, #0
 8001114:	4770      	bx	lr
    channel = 1;
 8001116:	2001      	movs	r0, #1
 8001118:	4770      	bx	lr
    channel = 2;
 800111a:	2002      	movs	r0, #2
 800111c:	4770      	bx	lr
    channel = 3;
 800111e:	2003      	movs	r0, #3
 8001120:	4770      	bx	lr
    channel = 4;
 8001122:	2004      	movs	r0, #4
 8001124:	4770      	bx	lr
    channel = 5;
 8001126:	2005      	movs	r0, #5
 8001128:	4770      	bx	lr
    channel = 6;
 800112a:	2006      	movs	r0, #6
}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	40016000 	.word	0x40016000

08001134 <HAL_DFSDM_ChannelInit>:
{
 8001134:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 8001136:	4604      	mov	r4, r0
 8001138:	2800      	cmp	r0, #0
 800113a:	d067      	beq.n	800120c <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 800113c:	6800      	ldr	r0, [r0, #0]
 800113e:	4d34      	ldr	r5, [pc, #208]	; (8001210 <HAL_DFSDM_ChannelInit+0xdc>)
 8001140:	f7ff ffcc 	bl	80010dc <DFSDM_GetChannelFromInstance>
 8001144:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d15f      	bne.n	800120c <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 800114c:	4620      	mov	r0, r4
 800114e:	f002 fe29 	bl	8003da4 <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 8001152:	4b30      	ldr	r3, [pc, #192]	; (8001214 <HAL_DFSDM_ChannelInit+0xe0>)
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	3201      	adds	r2, #1
 8001158:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b01      	cmp	r3, #1
 800115e:	d119      	bne.n	8001194 <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001160:	4b2d      	ldr	r3, [pc, #180]	; (8001218 <HAL_DFSDM_ChannelInit+0xe4>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8001168:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800116a:	681a      	ldr	r2, [r3, #0]
 800116c:	68a1      	ldr	r1, [r4, #8]
 800116e:	430a      	orrs	r2, r1
 8001170:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8001178:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800117a:	7922      	ldrb	r2, [r4, #4]
 800117c:	2a01      	cmp	r2, #1
 800117e:	d105      	bne.n	800118c <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8001180:	68e1      	ldr	r1, [r4, #12]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	3901      	subs	r1, #1
 8001186:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800118a:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001192:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001194:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8001196:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8001198:	6803      	ldr	r3, [r0, #0]
 800119a:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 800119e:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80011a0:	6923      	ldr	r3, [r4, #16]
 80011a2:	6802      	ldr	r2, [r0, #0]
 80011a4:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 80011a6:	69a1      	ldr	r1, [r4, #24]
 80011a8:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80011aa:	4313      	orrs	r3, r2
 80011ac:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80011ae:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80011b0:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80011b2:	f023 030f 	bic.w	r3, r3, #15
 80011b6:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80011b8:	69e3      	ldr	r3, [r4, #28]
 80011ba:	6802      	ldr	r2, [r0, #0]
 80011bc:	430b      	orrs	r3, r1
 80011be:	4313      	orrs	r3, r2
 80011c0:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80011c2:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80011c4:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80011c6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80011c8:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 80011cc:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80011ce:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80011d0:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80011d2:	430b      	orrs	r3, r1
 80011d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011d8:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80011da:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 80011dc:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80011de:	f003 0307 	and.w	r3, r3, #7
 80011e2:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 80011e4:	6843      	ldr	r3, [r0, #4]
 80011e6:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80011ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80011ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011f0:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 80011f2:	6803      	ldr	r3, [r0, #0]
 80011f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f8:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 80011fa:	2301      	movs	r3, #1
 80011fc:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001200:	f7ff ff6c 	bl	80010dc <DFSDM_GetChannelFromInstance>
 8001204:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 8001208:	2000      	movs	r0, #0
 800120a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800120c:	2001      	movs	r0, #1
}
 800120e:	bd38      	pop	{r3, r4, r5, pc}
 8001210:	20000110 	.word	0x20000110
 8001214:	20000130 	.word	0x20000130
 8001218:	40016000 	.word	0x40016000

0800121c <HAL_DFSDM_ChannelCkabCallback>:
 800121c:	4770      	bx	lr

0800121e <HAL_DFSDM_ChannelScdCallback>:
 800121e:	4770      	bx	lr

08001220 <HAL_DFSDM_FilterInit>:
{
 8001220:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_filter == NULL)
 8001222:	4604      	mov	r4, r0
 8001224:	2800      	cmp	r0, #0
 8001226:	d069      	beq.n	80012fc <HAL_DFSDM_FilterInit+0xdc>
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001228:	6802      	ldr	r2, [r0, #0]
 800122a:	4b35      	ldr	r3, [pc, #212]	; (8001300 <HAL_DFSDM_FilterInit+0xe0>)
 800122c:	429a      	cmp	r2, r3
 800122e:	d105      	bne.n	800123c <HAL_DFSDM_FilterInit+0x1c>
 8001230:	6840      	ldr	r0, [r0, #4]
 8001232:	2801      	cmp	r0, #1
 8001234:	d063      	beq.n	80012fe <HAL_DFSDM_FilterInit+0xde>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001236:	68e0      	ldr	r0, [r4, #12]
 8001238:	2801      	cmp	r0, #1
 800123a:	d060      	beq.n	80012fe <HAL_DFSDM_FilterInit+0xde>
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 800123c:	2300      	movs	r3, #0
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800123e:	2201      	movs	r2, #1
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001240:	6323      	str	r3, [r4, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001242:	6462      	str	r2, [r4, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001244:	64a2      	str	r2, [r4, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001246:	6523      	str	r3, [r4, #80]	; 0x50
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001248:	4620      	mov	r0, r4
 800124a:	f002 fd43 	bl	8003cd4 <HAL_DFSDM_FilterMspInit>
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800124e:	6823      	ldr	r3, [r4, #0]
  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001250:	7c20      	ldrb	r0, [r4, #16]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001258:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800125a:	7a22      	ldrb	r2, [r4, #8]
 800125c:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800125e:	681a      	ldr	r2, [r3, #0]
 8001260:	bf0c      	ite	eq
 8001262:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001266:	f022 5200 	bicne.w	r2, r2, #536870912	; 0x20000000
 800126a:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800126c:	7a62      	ldrb	r2, [r4, #9]
 800126e:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	bf0c      	ite	eq
 8001274:	f442 1200 	orreq.w	r2, r2, #2097152	; 0x200000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001278:	f422 1200 	bicne.w	r2, r2, #2097152	; 0x200000
 800127c:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 800127e:	681a      	ldr	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8001280:	68e5      	ldr	r5, [r4, #12]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8001282:	f422 42ce 	bic.w	r2, r2, #26368	; 0x6700
 8001286:	f022 0208 	bic.w	r2, r2, #8
 800128a:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800128c:	2d02      	cmp	r5, #2
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 800128e:	bf01      	itttt	eq
 8001290:	681a      	ldreq	r2, [r3, #0]
 8001292:	6961      	ldreq	r1, [r4, #20]
 8001294:	430a      	orreq	r2, r1
 8001296:	601a      	streq	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8001298:	681a      	ldr	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 800129a:	2801      	cmp	r0, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 800129c:	bf0c      	ite	eq
 800129e:	f042 0210 	orreq.w	r2, r2, #16
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80012a2:	f022 0210 	bicne.w	r2, r2, #16
 80012a6:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80012a8:	7c62      	ldrb	r2, [r4, #17]
 80012aa:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	bf0c      	ite	eq
 80012b0:	f042 0220 	orreq.w	r2, r2, #32
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80012b4:	f022 0220 	bicne.w	r2, r2, #32
 80012b8:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80012ba:	695a      	ldr	r2, [r3, #20]
 80012bc:	f022 4263 	bic.w	r2, r2, #3808428032	; 0xe3000000
 80012c0:	f002 22ff 	and.w	r2, r2, #4278255360	; 0xff00ff00
 80012c4:	615a      	str	r2, [r3, #20]
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80012c6:	6a62      	ldr	r2, [r4, #36]	; 0x24
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80012c8:	6959      	ldr	r1, [r3, #20]
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80012ca:	3a01      	subs	r2, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80012cc:	430a      	orrs	r2, r1
 80012ce:	69e1      	ldr	r1, [r4, #28]
 80012d0:	430a      	orrs	r2, r1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80012d2:	6a21      	ldr	r1, [r4, #32]
 80012d4:	3901      	subs	r1, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80012d6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80012da:	615a      	str	r2, [r3, #20]
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80012dc:	6862      	ldr	r2, [r4, #4]
 80012de:	6362      	str	r2, [r4, #52]	; 0x34
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80012e0:	69a2      	ldr	r2, [r4, #24]
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 80012e2:	63a5      	str	r5, [r4, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80012e4:	63e2      	str	r2, [r4, #60]	; 0x3c
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80012e6:	681a      	ldr	r2, [r3, #0]
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80012e8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80012ec:	f042 0201 	orr.w	r2, r2, #1
 80012f0:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 80012f2:	2301      	movs	r3, #1
 80012f4:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  return HAL_OK;
 80012f8:	2000      	movs	r0, #0
 80012fa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80012fc:	2001      	movs	r0, #1
}
 80012fe:	bd38      	pop	{r3, r4, r5, pc}
 8001300:	40016100 	.word	0x40016100

08001304 <HAL_DFSDM_FilterConfigRegChannel>:
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001304:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8001308:	3b01      	subs	r3, #1
 800130a:	b2db      	uxtb	r3, r3
 800130c:	2bfd      	cmp	r3, #253	; 0xfd
{
 800130e:	b510      	push	{r4, lr}
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001310:	d813      	bhi.n	800133a <HAL_DFSDM_FilterConfigRegChannel+0x36>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8001312:	6803      	ldr	r3, [r0, #0]
 8001314:	681c      	ldr	r4, [r3, #0]
 8001316:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 800131a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 800131e:	601c      	str	r4, [r3, #0]
 8001320:	0209      	lsls	r1, r1, #8
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001322:	681c      	ldr	r4, [r3, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8001324:	2a01      	cmp	r2, #1
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001326:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 800132a:	bf08      	it	eq
 800132c:	f441 2180 	orreq.w	r1, r1, #262144	; 0x40000
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8001330:	4321      	orrs	r1, r4
 8001332:	6019      	str	r1, [r3, #0]
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8001334:	6302      	str	r2, [r0, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8001336:	2000      	movs	r0, #0
 8001338:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800133a:	2001      	movs	r0, #1
}
 800133c:	bd10      	pop	{r4, pc}

0800133e <HAL_DFSDM_FilterConfigInjChannel>:
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 800133e:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8001342:	3b01      	subs	r3, #1
 8001344:	b2db      	uxtb	r3, r3
 8001346:	2bfd      	cmp	r3, #253	; 0xfd
 8001348:	d812      	bhi.n	8001370 <HAL_DFSDM_FilterConfigInjChannel+0x32>
    hdfsdm_filter->Instance->FLTJCHGR = (uint32_t)(Channel & DFSDM_LSB_MASK);
 800134a:	6803      	ldr	r3, [r0, #0]
 800134c:	b289      	uxth	r1, r1
 800134e:	6119      	str	r1, [r3, #16]
  uint32_t nbChannels = 0;
 8001350:	2300      	movs	r3, #0
  while (tmp != 0U)
 8001352:	b941      	cbnz	r1, 8001366 <HAL_DFSDM_FilterConfigInjChannel+0x28>
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 8001354:	f890 2040 	ldrb.w	r2, [r0, #64]	; 0x40
    hdfsdm_filter->InjectedChannelsNbr = DFSDM_GetInjChannelsNbr(Channel);
 8001358:	6443      	str	r3, [r0, #68]	; 0x44
                                      hdfsdm_filter->InjectedChannelsNbr : 1U;
 800135a:	2a01      	cmp	r2, #1
 800135c:	bf18      	it	ne
 800135e:	2301      	movne	r3, #1
    hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 8001360:	6483      	str	r3, [r0, #72]	; 0x48
  HAL_StatusTypeDef status = HAL_OK;
 8001362:	4608      	mov	r0, r1
 8001364:	4770      	bx	lr
    if ((tmp & 1U) != 0U)
 8001366:	07ca      	lsls	r2, r1, #31
      nbChannels++;
 8001368:	bf48      	it	mi
 800136a:	3301      	addmi	r3, #1
    tmp = (uint32_t)(tmp >> 1);
 800136c:	0849      	lsrs	r1, r1, #1
 800136e:	e7f0      	b.n	8001352 <HAL_DFSDM_FilterConfigInjChannel+0x14>
    status = HAL_ERROR;
 8001370:	2001      	movs	r0, #1
}
 8001372:	4770      	bx	lr

08001374 <HAL_DFSDM_FilterRegularStart_DMA>:
{
 8001374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001376:	4613      	mov	r3, r2
 8001378:	4605      	mov	r5, r0
  if ((pData == NULL) || (Length == 0U))
 800137a:	460a      	mov	r2, r1
 800137c:	b351      	cbz	r1, 80013d4 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
 800137e:	b34b      	cbz	r3, 80013d4 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 8001380:	6807      	ldr	r7, [r0, #0]
 8001382:	6839      	ldr	r1, [r7, #0]
 8001384:	0289      	lsls	r1, r1, #10
 8001386:	d525      	bpl.n	80013d4 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001388:	6b41      	ldr	r1, [r0, #52]	; 0x34
 800138a:	b949      	cbnz	r1, 80013a0 <HAL_DFSDM_FilterRegularStart_DMA+0x2c>
 800138c:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800138e:	b939      	cbnz	r1, 80013a0 <HAL_DFSDM_FilterRegularStart_DMA+0x2c>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001390:	6a81      	ldr	r1, [r0, #40]	; 0x28
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001392:	69c8      	ldr	r0, [r1, #28]
 8001394:	b908      	cbnz	r0, 800139a <HAL_DFSDM_FilterRegularStart_DMA+0x26>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001396:	2b01      	cmp	r3, #1
 8001398:	d11c      	bne.n	80013d4 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800139a:	69c9      	ldr	r1, [r1, #28]
 800139c:	2920      	cmp	r1, #32
 800139e:	d019      	beq.n	80013d4 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 80013a0:	f895 604c 	ldrb.w	r6, [r5, #76]	; 0x4c
 80013a4:	f006 06fd 	and.w	r6, r6, #253	; 0xfd
 80013a8:	2e01      	cmp	r6, #1
 80013aa:	d113      	bne.n	80013d4 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 80013ac:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80013ae:	490d      	ldr	r1, [pc, #52]	; (80013e4 <HAL_DFSDM_FilterRegularStart_DMA+0x70>)
 80013b0:	62c1      	str	r1, [r0, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 80013b2:	490d      	ldr	r1, [pc, #52]	; (80013e8 <HAL_DFSDM_FilterRegularStart_DMA+0x74>)
 80013b4:	6341      	str	r1, [r0, #52]	; 0x34
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80013b6:	69c1      	ldr	r1, [r0, #28]
 80013b8:	4c0c      	ldr	r4, [pc, #48]	; (80013ec <HAL_DFSDM_FilterRegularStart_DMA+0x78>)
 80013ba:	2920      	cmp	r1, #32
 80013bc:	bf18      	it	ne
 80013be:	2400      	movne	r4, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80013c0:	6304      	str	r4, [r0, #48]	; 0x30
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80013c2:	f107 011c 	add.w	r1, r7, #28
 80013c6:	f000 f951 	bl	800166c <HAL_DMA_Start_IT>
 80013ca:	4604      	mov	r4, r0
 80013cc:	b120      	cbz	r0, 80013d8 <HAL_DFSDM_FilterRegularStart_DMA+0x64>
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80013ce:	23ff      	movs	r3, #255	; 0xff
 80013d0:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
    status = HAL_ERROR;
 80013d4:	2401      	movs	r4, #1
 80013d6:	e002      	b.n	80013de <HAL_DFSDM_FilterRegularStart_DMA+0x6a>
      DFSDM_RegConvStart(hdfsdm_filter);
 80013d8:	4628      	mov	r0, r5
 80013da:	f7ff fe53 	bl	8001084 <DFSDM_RegConvStart>
}
 80013de:	4620      	mov	r0, r4
 80013e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	080013f3 	.word	0x080013f3
 80013e8:	0800140f 	.word	0x0800140f
 80013ec:	080013ff 	.word	0x080013ff

080013f0 <HAL_DFSDM_FilterRegConvCpltCallback>:
 80013f0:	4770      	bx	lr

080013f2 <DFSDM_DMARegularConvCplt>:
{
 80013f2:	b508      	push	{r3, lr}
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80013f4:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80013f6:	f7ff fffb 	bl	80013f0 <HAL_DFSDM_FilterRegConvCpltCallback>
 80013fa:	bd08      	pop	{r3, pc}

080013fc <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
 80013fc:	4770      	bx	lr

080013fe <DFSDM_DMARegularHalfConvCplt>:
{
 80013fe:	b508      	push	{r3, lr}
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 8001400:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001402:	f7ff fffb 	bl	80013fc <HAL_DFSDM_FilterRegConvHalfCpltCallback>
 8001406:	bd08      	pop	{r3, pc}

08001408 <HAL_DFSDM_FilterInjConvCpltCallback>:
 8001408:	4770      	bx	lr

0800140a <HAL_DFSDM_FilterAwdCallback>:
{
 800140a:	4770      	bx	lr

0800140c <HAL_DFSDM_FilterErrorCallback>:
{
 800140c:	4770      	bx	lr

0800140e <DFSDM_DMAError>:
{
 800140e:	b508      	push	{r3, lr}
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001410:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 8001412:	2303      	movs	r3, #3
 8001414:	6503      	str	r3, [r0, #80]	; 0x50
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001416:	f7ff fff9 	bl	800140c <HAL_DFSDM_FilterErrorCallback>
 800141a:	bd08      	pop	{r3, pc}

0800141c <HAL_DFSDM_IRQHandler>:
  const uint32_t temp_fltisr = hdfsdm_filter->Instance->FLTISR;
 800141c:	6803      	ldr	r3, [r0, #0]
 800141e:	6899      	ldr	r1, [r3, #8]
  const uint32_t temp_fltcr2 = hdfsdm_filter->Instance->FLTCR2;
 8001420:	685a      	ldr	r2, [r3, #4]
{
 8001422:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 8001426:	070f      	lsls	r7, r1, #28
{
 8001428:	4604      	mov	r4, r0
  if (((temp_fltisr & DFSDM_FLTISR_ROVRF) != 0U) && \
 800142a:	d509      	bpl.n	8001440 <HAL_DFSDM_IRQHandler+0x24>
 800142c:	0716      	lsls	r6, r2, #28
 800142e:	d507      	bpl.n	8001440 <HAL_DFSDM_IRQHandler+0x24>
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRROVRF;
 8001430:	2208      	movs	r2, #8
 8001432:	60da      	str	r2, [r3, #12]
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_REGULAR_OVERRUN;
 8001434:	2301      	movs	r3, #1
 8001436:	6503      	str	r3, [r0, #80]	; 0x50
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001438:	f7ff ffe8 	bl	800140c <HAL_DFSDM_FilterErrorCallback>
 800143c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if (((temp_fltisr & DFSDM_FLTISR_JOVRF) != 0U) && \
 8001440:	074d      	lsls	r5, r1, #29
 8001442:	d507      	bpl.n	8001454 <HAL_DFSDM_IRQHandler+0x38>
 8001444:	0750      	lsls	r0, r2, #29
 8001446:	d505      	bpl.n	8001454 <HAL_DFSDM_IRQHandler+0x38>
    hdfsdm_filter->Instance->FLTICR = DFSDM_FLTICR_CLRJOVRF;
 8001448:	2204      	movs	r2, #4
 800144a:	60da      	str	r2, [r3, #12]
    hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_INJECTED_OVERRUN;
 800144c:	2302      	movs	r3, #2
 800144e:	6523      	str	r3, [r4, #80]	; 0x50
    HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 8001450:	4620      	mov	r0, r4
 8001452:	e7f1      	b.n	8001438 <HAL_DFSDM_IRQHandler+0x1c>
  else if (((temp_fltisr & DFSDM_FLTISR_REOCF) != 0U) && \
 8001454:	078f      	lsls	r7, r1, #30
 8001456:	d51b      	bpl.n	8001490 <HAL_DFSDM_IRQHandler+0x74>
 8001458:	0796      	lsls	r6, r2, #30
 800145a:	d519      	bpl.n	8001490 <HAL_DFSDM_IRQHandler+0x74>
    HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 800145c:	4620      	mov	r0, r4
 800145e:	f7ff ffc7 	bl	80013f0 <HAL_DFSDM_FilterRegConvCpltCallback>
    if ((hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001462:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001464:	2b00      	cmp	r3, #0
 8001466:	f040 8099 	bne.w	800159c <HAL_DFSDM_IRQHandler+0x180>
 800146a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800146c:	2b00      	cmp	r3, #0
 800146e:	f040 8095 	bne.w	800159c <HAL_DFSDM_IRQHandler+0x180>
      hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_REOCIE);
 8001472:	6822      	ldr	r2, [r4, #0]
 8001474:	6853      	ldr	r3, [r2, #4]
 8001476:	f023 0302 	bic.w	r3, r3, #2
 800147a:	6053      	str	r3, [r2, #4]
                             HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_INJ;
 800147c:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 8001480:	2b02      	cmp	r3, #2
 8001482:	bf0c      	ite	eq
 8001484:	2301      	moveq	r3, #1
 8001486:	2303      	movne	r3, #3
      hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_REG) ? \
 8001488:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
 800148c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if (((temp_fltisr & DFSDM_FLTISR_JEOCF) != 0U) && \
 8001490:	07cd      	lsls	r5, r1, #31
 8001492:	d521      	bpl.n	80014d8 <HAL_DFSDM_IRQHandler+0xbc>
 8001494:	f012 0501 	ands.w	r5, r2, #1
 8001498:	d01e      	beq.n	80014d8 <HAL_DFSDM_IRQHandler+0xbc>
    HAL_DFSDM_FilterInjConvCpltCallback(hdfsdm_filter);
 800149a:	4620      	mov	r0, r4
 800149c:	f7ff ffb4 	bl	8001408 <HAL_DFSDM_FilterInjConvCpltCallback>
    hdfsdm_filter->InjConvRemaining--;
 80014a0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80014a2:	3b01      	subs	r3, #1
 80014a4:	64a3      	str	r3, [r4, #72]	; 0x48
    if (hdfsdm_filter->InjConvRemaining == 0U)
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d178      	bne.n	800159c <HAL_DFSDM_IRQHandler+0x180>
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80014aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80014ac:	b963      	cbnz	r3, 80014c8 <HAL_DFSDM_IRQHandler+0xac>
        hdfsdm_filter->Instance->FLTCR2 &= ~(DFSDM_FLTCR2_JEOCIE);
 80014ae:	6822      	ldr	r2, [r4, #0]
 80014b0:	6853      	ldr	r3, [r2, #4]
 80014b2:	f023 0301 	bic.w	r3, r3, #1
 80014b6:	6053      	str	r3, [r2, #4]
                               HAL_DFSDM_FILTER_STATE_READY : HAL_DFSDM_FILTER_STATE_REG;
 80014b8:	f894 304c 	ldrb.w	r3, [r4, #76]	; 0x4c
 80014bc:	2b03      	cmp	r3, #3
 80014be:	bf0c      	ite	eq
 80014c0:	2301      	moveq	r3, #1
 80014c2:	2302      	movne	r3, #2
        hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ) ? \
 80014c4:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80014c8:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	bf08      	it	eq
 80014d0:	6c65      	ldreq	r5, [r4, #68]	; 0x44
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80014d2:	64a5      	str	r5, [r4, #72]	; 0x48
 80014d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if (((temp_fltisr & DFSDM_FLTISR_AWDF) != 0U) && \
 80014d8:	06c8      	lsls	r0, r1, #27
 80014da:	d51b      	bpl.n	8001514 <HAL_DFSDM_IRQHandler+0xf8>
 80014dc:	06d7      	lsls	r7, r2, #27
 80014de:	d519      	bpl.n	8001514 <HAL_DFSDM_IRQHandler+0xf8>
    reg = hdfsdm_filter->Instance->FLTAWSR;
 80014e0:	6a98      	ldr	r0, [r3, #40]	; 0x28
    threshold = ((reg & DFSDM_FLTAWSR_AWLTF) != 0U) ? DFSDM_AWD_LOW_THRESHOLD : DFSDM_AWD_HIGH_THRESHOLD;
 80014e2:	f010 02ff 	ands.w	r2, r0, #255	; 0xff
 80014e6:	d057      	beq.n	8001598 <HAL_DFSDM_IRQHandler+0x17c>
 80014e8:	2201      	movs	r2, #1
 80014ea:	2100      	movs	r1, #0
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 80014ec:	07c6      	lsls	r6, r0, #31
 80014ee:	d401      	bmi.n	80014f4 <HAL_DFSDM_IRQHandler+0xd8>
 80014f0:	2907      	cmp	r1, #7
 80014f2:	d10a      	bne.n	800150a <HAL_DFSDM_IRQHandler+0xee>
 80014f4:	2001      	movs	r0, #1
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 80014f6:	b95a      	cbnz	r2, 8001510 <HAL_DFSDM_IRQHandler+0xf4>
 80014f8:	f101 0508 	add.w	r5, r1, #8
 80014fc:	40a8      	lsls	r0, r5
    hdfsdm_filter->Instance->FLTAWCFR = (threshold == DFSDM_AWD_HIGH_THRESHOLD) ? \
 80014fe:	62d8      	str	r0, [r3, #44]	; 0x2c
    HAL_DFSDM_FilterAwdCallback(hdfsdm_filter, channel, threshold);
 8001500:	4620      	mov	r0, r4
 8001502:	f7ff ff82 	bl	800140a <HAL_DFSDM_FilterAwdCallback>
  {
 8001506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      channel++;
 800150a:	3101      	adds	r1, #1
      reg = reg >> 1;
 800150c:	0840      	lsrs	r0, r0, #1
 800150e:	e7ed      	b.n	80014ec <HAL_DFSDM_IRQHandler+0xd0>
                                        (1UL << (DFSDM_FLTAWSR_AWHTF_Pos + channel)) : \
 8001510:	4088      	lsls	r0, r1
 8001512:	e7f4      	b.n	80014fe <HAL_DFSDM_IRQHandler+0xe2>
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8001514:	4822      	ldr	r0, [pc, #136]	; (80015a0 <HAL_DFSDM_IRQHandler+0x184>)
 8001516:	4283      	cmp	r3, r0
 8001518:	d140      	bne.n	800159c <HAL_DFSDM_IRQHandler+0x180>
 800151a:	f411 0f7f 	tst.w	r1, #16711680	; 0xff0000
 800151e:	d020      	beq.n	8001562 <HAL_DFSDM_IRQHandler+0x146>
           ((temp_fltisr & DFSDM_FLTISR_CKABF) != 0U) && \
 8001520:	0655      	lsls	r5, r2, #25
 8001522:	d51e      	bpl.n	8001562 <HAL_DFSDM_IRQHandler+0x146>
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 8001524:	689e      	ldr	r6, [r3, #8]
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 8001526:	4f1f      	ldr	r7, [pc, #124]	; (80015a4 <HAL_DFSDM_IRQHandler+0x188>)
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_CKABF) >> DFSDM_FLTISR_CKABF_Pos);
 8001528:	f3c6 4607 	ubfx	r6, r6, #16, #8
    uint32_t channel = 0;
 800152c:	2500      	movs	r5, #0
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 800152e:	f04f 0801 	mov.w	r8, #1
      if (((reg & 1U) != 0U) && (a_dfsdm1ChannelHandle[channel] != NULL))
 8001532:	07f2      	lsls	r2, r6, #31
 8001534:	d50e      	bpl.n	8001554 <HAL_DFSDM_IRQHandler+0x138>
 8001536:	f857 0025 	ldr.w	r0, [r7, r5, lsl #2]
 800153a:	b158      	cbz	r0, 8001554 <HAL_DFSDM_IRQHandler+0x138>
        if ((a_dfsdm1ChannelHandle[channel]->Instance->CHCFGR1 & DFSDM_CHCFGR1_CKABEN) != 0U)
 800153c:	6803      	ldr	r3, [r0, #0]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	065b      	lsls	r3, r3, #25
 8001542:	d507      	bpl.n	8001554 <HAL_DFSDM_IRQHandler+0x138>
          hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRCKABF_Pos + channel));
 8001544:	6822      	ldr	r2, [r4, #0]
 8001546:	f105 0310 	add.w	r3, r5, #16
 800154a:	fa08 f303 	lsl.w	r3, r8, r3
 800154e:	60d3      	str	r3, [r2, #12]
          HAL_DFSDM_ChannelCkabCallback(a_dfsdm1ChannelHandle[channel]);
 8001550:	f7ff fe64 	bl	800121c <HAL_DFSDM_ChannelCkabCallback>
      channel++;
 8001554:	3501      	adds	r5, #1
    while (channel < DFSDM1_CHANNEL_NUMBER)
 8001556:	2d08      	cmp	r5, #8
      reg = reg >> 1;
 8001558:	ea4f 0656 	mov.w	r6, r6, lsr #1
    while (channel < DFSDM1_CHANNEL_NUMBER)
 800155c:	d1e9      	bne.n	8001532 <HAL_DFSDM_IRQHandler+0x116>
 800155e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  else if ((hdfsdm_filter->Instance == DFSDM1_Filter0) && \
 8001562:	f011 4f7f 	tst.w	r1, #4278190080	; 0xff000000
 8001566:	d019      	beq.n	800159c <HAL_DFSDM_IRQHandler+0x180>
           ((temp_fltisr & DFSDM_FLTISR_SCDF) != 0U) && \
 8001568:	0694      	lsls	r4, r2, #26
 800156a:	d517      	bpl.n	800159c <HAL_DFSDM_IRQHandler+0x180>
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 800156c:	6882      	ldr	r2, [r0, #8]
    uint32_t channel = 0;
 800156e:	2300      	movs	r3, #0
    reg = ((hdfsdm_filter->Instance->FLTISR & DFSDM_FLTISR_SCDF) >> DFSDM_FLTISR_SCDF_Pos);
 8001570:	0e12      	lsrs	r2, r2, #24
    while (((reg & 1U) == 0U) && (channel < (DFSDM1_CHANNEL_NUMBER - 1U)))
 8001572:	07d1      	lsls	r1, r2, #31
 8001574:	d401      	bmi.n	800157a <HAL_DFSDM_IRQHandler+0x15e>
 8001576:	2b07      	cmp	r3, #7
 8001578:	d10b      	bne.n	8001592 <HAL_DFSDM_IRQHandler+0x176>
    hdfsdm_filter->Instance->FLTICR = (1UL << (DFSDM_FLTICR_CLRSCDF_Pos + channel));
 800157a:	f103 0118 	add.w	r1, r3, #24
 800157e:	2201      	movs	r2, #1
 8001580:	408a      	lsls	r2, r1
 8001582:	60c2      	str	r2, [r0, #12]
    HAL_DFSDM_ChannelScdCallback(a_dfsdm1ChannelHandle[channel]);
 8001584:	4a07      	ldr	r2, [pc, #28]	; (80015a4 <HAL_DFSDM_IRQHandler+0x188>)
 8001586:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800158a:	f7ff fe48 	bl	800121e <HAL_DFSDM_ChannelScdCallback>
}
 800158e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      channel++;
 8001592:	3301      	adds	r3, #1
      reg = reg >> 1;
 8001594:	0852      	lsrs	r2, r2, #1
 8001596:	e7ec      	b.n	8001572 <HAL_DFSDM_IRQHandler+0x156>
      reg = reg >> DFSDM_FLTAWSR_AWHTF_Pos;
 8001598:	0a00      	lsrs	r0, r0, #8
 800159a:	e7a6      	b.n	80014ea <HAL_DFSDM_IRQHandler+0xce>
 800159c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80015a0:	40016100 	.word	0x40016100
 80015a4:	20000110 	.word	0x20000110

080015a8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80015a8:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80015aa:	2800      	cmp	r0, #0
 80015ac:	d04e      	beq.n	800164c <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80015ae:	6801      	ldr	r1, [r0, #0]
 80015b0:	4b27      	ldr	r3, [pc, #156]	; (8001650 <HAL_DMA_Init+0xa8>)
 80015b2:	4299      	cmp	r1, r3
 80015b4:	f04f 0414 	mov.w	r4, #20
 80015b8:	d840      	bhi.n	800163c <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80015ba:	4a26      	ldr	r2, [pc, #152]	; (8001654 <HAL_DMA_Init+0xac>)
 80015bc:	440a      	add	r2, r1
 80015be:	fbb2 f2f4 	udiv	r2, r2, r4
 80015c2:	0092      	lsls	r2, r2, #2
 80015c4:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80015c6:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 80015ca:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80015cc:	2302      	movs	r3, #2
 80015ce:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015d2:	6884      	ldr	r4, [r0, #8]
 80015d4:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015d6:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 80015d8:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 80015da:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015dc:	432b      	orrs	r3, r5
 80015de:	6945      	ldr	r5, [r0, #20]
 80015e0:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015e2:	6985      	ldr	r5, [r0, #24]
 80015e4:	432b      	orrs	r3, r5
 80015e6:	69c5      	ldr	r5, [r0, #28]
 80015e8:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 80015ea:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80015ec:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 80015f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 80015f4:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80015f6:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80015f8:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 80015fc:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80015fe:	d014      	beq.n	800162a <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001600:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001602:	4b15      	ldr	r3, [pc, #84]	; (8001658 <HAL_DMA_Init+0xb0>)
 8001604:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001606:	bf0c      	ite	eq
 8001608:	4914      	ldreq	r1, [pc, #80]	; (800165c <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800160a:	4915      	ldrne	r1, [pc, #84]	; (8001660 <HAL_DMA_Init+0xb8>)
 800160c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800160e:	680a      	ldr	r2, [r1, #0]
 8001610:	f003 031c 	and.w	r3, r3, #28
 8001614:	240f      	movs	r4, #15
 8001616:	409c      	lsls	r4, r3
 8001618:	ea22 0204 	bic.w	r2, r2, r4
 800161c:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800161e:	6842      	ldr	r2, [r0, #4]
 8001620:	680c      	ldr	r4, [r1, #0]
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	4323      	orrs	r3, r4
 8001628:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800162a:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800162c:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800162e:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001630:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 8001634:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8001638:	4618      	mov	r0, r3
 800163a:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800163c:	4b09      	ldr	r3, [pc, #36]	; (8001664 <HAL_DMA_Init+0xbc>)
 800163e:	440b      	add	r3, r1
 8001640:	fbb3 f3f4 	udiv	r3, r3, r4
 8001644:	009b      	lsls	r3, r3, #2
 8001646:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001648:	4b07      	ldr	r3, [pc, #28]	; (8001668 <HAL_DMA_Init+0xc0>)
 800164a:	e7be      	b.n	80015ca <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 800164c:	2001      	movs	r0, #1
}
 800164e:	bd30      	pop	{r4, r5, pc}
 8001650:	40020407 	.word	0x40020407
 8001654:	bffdfff8 	.word	0xbffdfff8
 8001658:	40020000 	.word	0x40020000
 800165c:	400200a8 	.word	0x400200a8
 8001660:	400204a8 	.word	0x400204a8
 8001664:	bffdfbf8 	.word	0xbffdfbf8
 8001668:	40020400 	.word	0x40020400

0800166c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800166c:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800166e:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 8001672:	2c01      	cmp	r4, #1
 8001674:	d038      	beq.n	80016e8 <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 8001676:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 800167a:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800167c:	b2ed      	uxtb	r5, r5
 800167e:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8001680:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 8001684:	f04f 0600 	mov.w	r6, #0
 8001688:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 800168c:	d12a      	bne.n	80016e4 <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800168e:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001692:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001694:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001696:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001698:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 800169a:	f026 0601 	bic.w	r6, r6, #1
 800169e:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80016a0:	6c46      	ldr	r6, [r0, #68]	; 0x44
 80016a2:	f006 061c 	and.w	r6, r6, #28
 80016a6:	40b5      	lsls	r5, r6
 80016a8:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80016aa:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80016ac:	6883      	ldr	r3, [r0, #8]
 80016ae:	6805      	ldr	r5, [r0, #0]
 80016b0:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80016b2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80016b4:	bf0b      	itete	eq
 80016b6:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80016b8:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80016ba:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80016bc:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80016be:	b14b      	cbz	r3, 80016d4 <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016c0:	6823      	ldr	r3, [r4, #0]
 80016c2:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016c6:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 80016c8:	682b      	ldr	r3, [r5, #0]
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016d0:	2000      	movs	r0, #0
 80016d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80016d4:	6823      	ldr	r3, [r4, #0]
 80016d6:	f023 0304 	bic.w	r3, r3, #4
 80016da:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80016dc:	6823      	ldr	r3, [r4, #0]
 80016de:	f043 030a 	orr.w	r3, r3, #10
 80016e2:	e7f0      	b.n	80016c6 <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 80016e4:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 80016e8:	2002      	movs	r0, #2
}
 80016ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

080016ec <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016ec:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 80016f0:	2b02      	cmp	r3, #2
 80016f2:	d006      	beq.n	8001702 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80016f4:	2304      	movs	r3, #4
 80016f6:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80016f8:	2300      	movs	r3, #0
 80016fa:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 80016fe:	2001      	movs	r0, #1
 8001700:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001702:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001704:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001706:	681a      	ldr	r2, [r3, #0]
 8001708:	f022 020e 	bic.w	r2, r2, #14
 800170c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	f022 0201 	bic.w	r2, r2, #1
 8001714:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001716:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001718:	2201      	movs	r2, #1
 800171a:	f003 031c 	and.w	r3, r3, #28
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	604b      	str	r3, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001724:	2300      	movs	r3, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001726:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800172a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    return status;
 800172e:	4618      	mov	r0, r3
}
 8001730:	4770      	bx	lr

08001732 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001732:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001734:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 8001736:	6803      	ldr	r3, [r0, #0]
{
 8001738:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800173a:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800173e:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001740:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001742:	2404      	movs	r4, #4
 8001744:	4094      	lsls	r4, r2
 8001746:	4226      	tst	r6, r4
 8001748:	d00e      	beq.n	8001768 <HAL_DMA_IRQHandler+0x36>
 800174a:	f015 0f04 	tst.w	r5, #4
 800174e:	d00b      	beq.n	8001768 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001754:	bf5e      	ittt	pl
 8001756:	681a      	ldrpl	r2, [r3, #0]
 8001758:	f022 0204 	bicpl.w	r2, r2, #4
 800175c:	601a      	strpl	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 800175e:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001760:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001762:	b373      	cbz	r3, 80017c2 <HAL_DMA_IRQHandler+0x90>
}
 8001764:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001766:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001768:	2402      	movs	r4, #2
 800176a:	4094      	lsls	r4, r2
 800176c:	4226      	tst	r6, r4
 800176e:	d012      	beq.n	8001796 <HAL_DMA_IRQHandler+0x64>
 8001770:	f015 0f02 	tst.w	r5, #2
 8001774:	d00f      	beq.n	8001796 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001776:	681a      	ldr	r2, [r3, #0]
 8001778:	0695      	lsls	r5, r2, #26
 800177a:	d406      	bmi.n	800178a <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	f022 020a 	bic.w	r2, r2, #10
 8001782:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001784:	2301      	movs	r3, #1
 8001786:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800178a:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800178c:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 800178e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001792:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001794:	e7e5      	b.n	8001762 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001796:	2408      	movs	r4, #8
 8001798:	4094      	lsls	r4, r2
 800179a:	4234      	tst	r4, r6
 800179c:	d011      	beq.n	80017c2 <HAL_DMA_IRQHandler+0x90>
 800179e:	072c      	lsls	r4, r5, #28
 80017a0:	d50f      	bpl.n	80017c2 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017a2:	681c      	ldr	r4, [r3, #0]
 80017a4:	f024 040e 	bic.w	r4, r4, #14
 80017a8:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80017aa:	2301      	movs	r3, #1
 80017ac:	fa03 f202 	lsl.w	r2, r3, r2
 80017b0:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80017b2:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 80017b4:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 80017b8:	2300      	movs	r3, #0
 80017ba:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 80017be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80017c0:	e7cf      	b.n	8001762 <HAL_DMA_IRQHandler+0x30>
}
 80017c2:	bc70      	pop	{r4, r5, r6}
 80017c4:	4770      	bx	lr
	...

080017c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017cc:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017ce:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017d0:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800197c <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80017d4:	4c67      	ldr	r4, [pc, #412]	; (8001974 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d6:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 80017d8:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017da:	9a01      	ldr	r2, [sp, #4]
 80017dc:	40da      	lsrs	r2, r3
 80017de:	d102      	bne.n	80017e6 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 80017e0:	b005      	add	sp, #20
 80017e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017e6:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 80017e8:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80017ea:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 80017ec:	ea12 0e06 	ands.w	lr, r2, r6
 80017f0:	f000 80b1 	beq.w	8001956 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80017f4:	684a      	ldr	r2, [r1, #4]
 80017f6:	f022 0710 	bic.w	r7, r2, #16
 80017fa:	2f02      	cmp	r7, #2
 80017fc:	d116      	bne.n	800182c <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80017fe:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001802:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001806:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 800180a:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800180e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001812:	f04f 0c0f 	mov.w	ip, #15
 8001816:	fa0c fc0a 	lsl.w	ip, ip, sl
 800181a:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800181e:	690d      	ldr	r5, [r1, #16]
 8001820:	fa05 f50a 	lsl.w	r5, r5, sl
 8001824:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001828:	f8c9 5020 	str.w	r5, [r9, #32]
 800182c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001830:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001832:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001836:	fa05 f50c 	lsl.w	r5, r5, ip
 800183a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800183c:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001840:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001844:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001848:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800184a:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800184e:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001850:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001854:	d811      	bhi.n	800187a <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001856:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001858:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 800185c:	68cf      	ldr	r7, [r1, #12]
 800185e:	fa07 f70c 	lsl.w	r7, r7, ip
 8001862:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001866:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001868:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800186a:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800186e:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001872:	409f      	lsls	r7, r3
 8001874:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001878:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800187a:	f1ba 0f03 	cmp.w	sl, #3
 800187e:	d107      	bne.n	8001890 <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001880:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001882:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001886:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 800188a:	409f      	lsls	r7, r3
 800188c:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800188e:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001890:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001892:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001894:	688e      	ldr	r6, [r1, #8]
 8001896:	fa06 f60c 	lsl.w	r6, r6, ip
 800189a:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 800189c:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800189e:	00d5      	lsls	r5, r2, #3
 80018a0:	d559      	bpl.n	8001956 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018a2:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80018a6:	f045 0501 	orr.w	r5, r5, #1
 80018aa:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 80018ae:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 80018b2:	f023 0603 	bic.w	r6, r3, #3
 80018b6:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80018ba:	f005 0501 	and.w	r5, r5, #1
 80018be:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 80018c2:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018c4:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018c8:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 80018ca:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018cc:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80018d0:	270f      	movs	r7, #15
 80018d2:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018d6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80018da:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80018de:	d03c      	beq.n	800195a <HAL_GPIO_Init+0x192>
 80018e0:	4d25      	ldr	r5, [pc, #148]	; (8001978 <HAL_GPIO_Init+0x1b0>)
 80018e2:	42a8      	cmp	r0, r5
 80018e4:	d03b      	beq.n	800195e <HAL_GPIO_Init+0x196>
 80018e6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018ea:	42a8      	cmp	r0, r5
 80018ec:	d039      	beq.n	8001962 <HAL_GPIO_Init+0x19a>
 80018ee:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018f2:	42a8      	cmp	r0, r5
 80018f4:	d037      	beq.n	8001966 <HAL_GPIO_Init+0x19e>
 80018f6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80018fa:	42a8      	cmp	r0, r5
 80018fc:	d035      	beq.n	800196a <HAL_GPIO_Init+0x1a2>
 80018fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001902:	42a8      	cmp	r0, r5
 8001904:	d033      	beq.n	800196e <HAL_GPIO_Init+0x1a6>
 8001906:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800190a:	42a8      	cmp	r0, r5
 800190c:	bf14      	ite	ne
 800190e:	2507      	movne	r5, #7
 8001910:	2506      	moveq	r5, #6
 8001912:	fa05 f50c 	lsl.w	r5, r5, ip
 8001916:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001918:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 800191a:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 800191c:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001920:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001922:	bf54      	ite	pl
 8001924:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001926:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 800192a:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 800192c:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800192e:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001930:	bf54      	ite	pl
 8001932:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001934:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001938:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 800193a:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800193c:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 800193e:	bf54      	ite	pl
 8001940:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001942:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001946:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001948:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800194a:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 800194c:	bf54      	ite	pl
 800194e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001950:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001954:	60e5      	str	r5, [r4, #12]
    position++;
 8001956:	3301      	adds	r3, #1
 8001958:	e73f      	b.n	80017da <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800195a:	2500      	movs	r5, #0
 800195c:	e7d9      	b.n	8001912 <HAL_GPIO_Init+0x14a>
 800195e:	2501      	movs	r5, #1
 8001960:	e7d7      	b.n	8001912 <HAL_GPIO_Init+0x14a>
 8001962:	2502      	movs	r5, #2
 8001964:	e7d5      	b.n	8001912 <HAL_GPIO_Init+0x14a>
 8001966:	2503      	movs	r5, #3
 8001968:	e7d3      	b.n	8001912 <HAL_GPIO_Init+0x14a>
 800196a:	2504      	movs	r5, #4
 800196c:	e7d1      	b.n	8001912 <HAL_GPIO_Init+0x14a>
 800196e:	2505      	movs	r5, #5
 8001970:	e7cf      	b.n	8001912 <HAL_GPIO_Init+0x14a>
 8001972:	bf00      	nop
 8001974:	40010400 	.word	0x40010400
 8001978:	48000400 	.word	0x48000400
 800197c:	40021000 	.word	0x40021000

08001980 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001984:	4c40      	ldr	r4, [pc, #256]	; (8001a88 <HAL_GPIO_DeInit+0x108>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001986:	f8df b108 	ldr.w	fp, [pc, #264]	; 8001a90 <HAL_GPIO_DeInit+0x110>
  uint32_t position = 0x00u;
 800198a:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 800198c:	f04f 0a01 	mov.w	sl, #1
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8001990:	f04f 080f 	mov.w	r8, #15
  while ((GPIO_Pin >> position) != 0x00u)
 8001994:	fa31 f203 	lsrs.w	r2, r1, r3
 8001998:	d101      	bne.n	800199e <HAL_GPIO_DeInit+0x1e>
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
  }
}
 800199a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 800199e:	fa0a f503 	lsl.w	r5, sl, r3
    if (iocurrent != 0x00u)
 80019a2:	ea11 0605 	ands.w	r6, r1, r5
 80019a6:	d060      	beq.n	8001a6a <HAL_GPIO_DeInit+0xea>
 80019a8:	f023 0703 	bic.w	r7, r3, #3
 80019ac:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 80019b0:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80019b4:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 80019b8:	68ba      	ldr	r2, [r7, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80019ba:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80019be:	fa08 f90e 	lsl.w	r9, r8, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80019c2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80019c6:	ea02 0c09 	and.w	ip, r2, r9
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80019ca:	d050      	beq.n	8001a6e <HAL_GPIO_DeInit+0xee>
 80019cc:	4a2f      	ldr	r2, [pc, #188]	; (8001a8c <HAL_GPIO_DeInit+0x10c>)
 80019ce:	4290      	cmp	r0, r2
 80019d0:	d04f      	beq.n	8001a72 <HAL_GPIO_DeInit+0xf2>
 80019d2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019d6:	4290      	cmp	r0, r2
 80019d8:	d04d      	beq.n	8001a76 <HAL_GPIO_DeInit+0xf6>
 80019da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019de:	4290      	cmp	r0, r2
 80019e0:	d04b      	beq.n	8001a7a <HAL_GPIO_DeInit+0xfa>
 80019e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019e6:	4290      	cmp	r0, r2
 80019e8:	d049      	beq.n	8001a7e <HAL_GPIO_DeInit+0xfe>
 80019ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80019ee:	4290      	cmp	r0, r2
 80019f0:	d047      	beq.n	8001a82 <HAL_GPIO_DeInit+0x102>
 80019f2:	4558      	cmp	r0, fp
 80019f4:	bf0c      	ite	eq
 80019f6:	2206      	moveq	r2, #6
 80019f8:	2207      	movne	r2, #7
 80019fa:	fa02 f20e 	lsl.w	r2, r2, lr
 80019fe:	4594      	cmp	ip, r2
 8001a00:	d110      	bne.n	8001a24 <HAL_GPIO_DeInit+0xa4>
        EXTI->IMR1 &= ~(iocurrent);
 8001a02:	6822      	ldr	r2, [r4, #0]
 8001a04:	43f6      	mvns	r6, r6
 8001a06:	4032      	ands	r2, r6
 8001a08:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001a0a:	6862      	ldr	r2, [r4, #4]
 8001a0c:	4032      	ands	r2, r6
 8001a0e:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001a10:	68a2      	ldr	r2, [r4, #8]
 8001a12:	4032      	ands	r2, r6
 8001a14:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8001a16:	68e2      	ldr	r2, [r4, #12]
 8001a18:	4016      	ands	r6, r2
 8001a1a:	60e6      	str	r6, [r4, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	ea22 0209 	bic.w	r2, r2, r9
 8001a22:	60ba      	str	r2, [r7, #8]
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001a24:	6806      	ldr	r6, [r0, #0]
 8001a26:	2703      	movs	r7, #3
 8001a28:	005a      	lsls	r2, r3, #1
 8001a2a:	fa07 f202 	lsl.w	r2, r7, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001a2e:	fa23 f707 	lsr.w	r7, r3, r7
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001a32:	4316      	orrs	r6, r2
 8001a34:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8001a38:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001a3a:	f003 0607 	and.w	r6, r3, #7
 8001a3e:	f8d7 e020 	ldr.w	lr, [r7, #32]
 8001a42:	00b6      	lsls	r6, r6, #2
 8001a44:	fa08 f606 	lsl.w	r6, r8, r6
 8001a48:	ea2e 0606 	bic.w	r6, lr, r6
 8001a4c:	623e      	str	r6, [r7, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001a4e:	6886      	ldr	r6, [r0, #8]
 8001a50:	43d2      	mvns	r2, r2
 8001a52:	4016      	ands	r6, r2
 8001a54:	6086      	str	r6, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a56:	6846      	ldr	r6, [r0, #4]
 8001a58:	43ed      	mvns	r5, r5
 8001a5a:	402e      	ands	r6, r5
 8001a5c:	6046      	str	r6, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a5e:	68c6      	ldr	r6, [r0, #12]
 8001a60:	4032      	ands	r2, r6
 8001a62:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8001a64:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8001a66:	4015      	ands	r5, r2
 8001a68:	62c5      	str	r5, [r0, #44]	; 0x2c
    position++;
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	e792      	b.n	8001994 <HAL_GPIO_DeInit+0x14>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001a6e:	2200      	movs	r2, #0
 8001a70:	e7c3      	b.n	80019fa <HAL_GPIO_DeInit+0x7a>
 8001a72:	2201      	movs	r2, #1
 8001a74:	e7c1      	b.n	80019fa <HAL_GPIO_DeInit+0x7a>
 8001a76:	2202      	movs	r2, #2
 8001a78:	e7bf      	b.n	80019fa <HAL_GPIO_DeInit+0x7a>
 8001a7a:	2203      	movs	r2, #3
 8001a7c:	e7bd      	b.n	80019fa <HAL_GPIO_DeInit+0x7a>
 8001a7e:	2204      	movs	r2, #4
 8001a80:	e7bb      	b.n	80019fa <HAL_GPIO_DeInit+0x7a>
 8001a82:	2205      	movs	r2, #5
 8001a84:	e7b9      	b.n	80019fa <HAL_GPIO_DeInit+0x7a>
 8001a86:	bf00      	nop
 8001a88:	40010400 	.word	0x40010400
 8001a8c:	48000400 	.word	0x48000400
 8001a90:	48001800 	.word	0x48001800

08001a94 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a94:	b10a      	cbz	r2, 8001a9a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a96:	6181      	str	r1, [r0, #24]
 8001a98:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a9a:	6281      	str	r1, [r0, #40]	; 0x28
 8001a9c:	4770      	bx	lr

08001a9e <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8001a9e:	6943      	ldr	r3, [r0, #20]
 8001aa0:	420b      	tst	r3, r1
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001aa2:	bf14      	ite	ne
 8001aa4:	6281      	strne	r1, [r0, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001aa6:	6181      	streq	r1, [r0, #24]
 8001aa8:	4770      	bx	lr
	...

08001aac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001aac:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001aae:	4b04      	ldr	r3, [pc, #16]	; (8001ac0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001ab0:	6959      	ldr	r1, [r3, #20]
 8001ab2:	4201      	tst	r1, r0
 8001ab4:	d002      	beq.n	8001abc <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ab6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ab8:	f002 fb18 	bl	80040ec <HAL_GPIO_EXTI_Callback>
 8001abc:	bd08      	pop	{r3, pc}
 8001abe:	bf00      	nop
 8001ac0:	40010400 	.word	0x40010400

08001ac4 <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8001ac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ac8:	461d      	mov	r5, r3
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001aca:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001ace:	3b01      	subs	r3, #1
 8001ad0:	2b01      	cmp	r3, #1
{
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	460f      	mov	r7, r1
 8001ad6:	4616      	mov	r6, r2
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001ad8:	d82e      	bhi.n	8001b38 <HAL_LCD_Write+0x74>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8001ada:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	2b01      	cmp	r3, #1
 8001ae2:	d009      	beq.n	8001af8 <HAL_LCD_Write+0x34>
 8001ae4:	6821      	ldr	r1, [r4, #0]
 8001ae6:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);

    return HAL_OK;
 8001aea:	2000      	movs	r0, #0
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8001aec:	694b      	ldr	r3, [r1, #20]
 8001aee:	4033      	ands	r3, r6
 8001af0:	432b      	orrs	r3, r5
 8001af2:	614b      	str	r3, [r1, #20]
    return HAL_OK;
 8001af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_LOCK(hlcd);
 8001af8:	f890 2034 	ldrb.w	r2, [r0, #52]	; 0x34
 8001afc:	2a01      	cmp	r2, #1
 8001afe:	f04f 0002 	mov.w	r0, #2
 8001b02:	d01a      	beq.n	8001b3a <HAL_LCD_Write+0x76>
 8001b04:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8001b08:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
      tickstart = HAL_GetTick();
 8001b0c:	f7ff fa36 	bl	8000f7c <HAL_GetTick>
 8001b10:	4680      	mov	r8, r0
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001b12:	6823      	ldr	r3, [r4, #0]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	075b      	lsls	r3, r3, #29
 8001b18:	d5e4      	bpl.n	8001ae4 <HAL_LCD_Write+0x20>
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001b1a:	f7ff fa2f 	bl	8000f7c <HAL_GetTick>
 8001b1e:	eba0 0008 	sub.w	r0, r0, r8
 8001b22:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001b26:	d9f4      	bls.n	8001b12 <HAL_LCD_Write+0x4e>
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	63a3      	str	r3, [r4, #56]	; 0x38
          __HAL_UNLOCK(hlcd);
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8001b32:	2003      	movs	r0, #3
 8001b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }
  else
  {
    return HAL_ERROR;
 8001b38:	2001      	movs	r0, #1
  }
}
 8001b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001b3e <HAL_LCD_UpdateDisplayRequest>:
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001b3e:	6803      	ldr	r3, [r0, #0]
 8001b40:	2208      	movs	r2, #8
{
 8001b42:	b570      	push	{r4, r5, r6, lr}
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8001b44:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001b46:	689a      	ldr	r2, [r3, #8]
 8001b48:	f042 0204 	orr.w	r2, r2, #4
 8001b4c:	609a      	str	r2, [r3, #8]
{
 8001b4e:	4604      	mov	r4, r0

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001b50:	f7ff fa14 	bl	8000f7c <HAL_GetTick>
 8001b54:	4606      	mov	r6, r0

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8001b56:	6823      	ldr	r3, [r4, #0]
 8001b58:	689d      	ldr	r5, [r3, #8]
 8001b5a:	f015 0508 	ands.w	r5, r5, #8
 8001b5e:	d006      	beq.n	8001b6e <HAL_LCD_UpdateDisplayRequest+0x30>

      return HAL_TIMEOUT;
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8001b60:	2301      	movs	r3, #1

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8001b62:	2000      	movs	r0, #0
  hlcd->State = HAL_LCD_STATE_READY;
 8001b64:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hlcd);
 8001b68:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34

  return HAL_OK;
}
 8001b6c:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001b6e:	f7ff fa05 	bl	8000f7c <HAL_GetTick>
 8001b72:	1b80      	subs	r0, r0, r6
 8001b74:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001b78:	d9ed      	bls.n	8001b56 <HAL_LCD_UpdateDisplayRequest+0x18>
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8001b7a:	2304      	movs	r3, #4
 8001b7c:	63a3      	str	r3, [r4, #56]	; 0x38
      __HAL_UNLOCK(hlcd);
 8001b7e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
      return HAL_TIMEOUT;
 8001b82:	2003      	movs	r0, #3
 8001b84:	bd70      	pop	{r4, r5, r6, pc}

08001b86 <HAL_LCD_Clear>:
{
 8001b86:	b538      	push	{r3, r4, r5, lr}
  HAL_LCD_StateTypeDef state = hlcd->State;
 8001b88:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001b8c:	3b01      	subs	r3, #1
 8001b8e:	2b01      	cmp	r3, #1
{
 8001b90:	4604      	mov	r4, r0
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8001b92:	d82c      	bhi.n	8001bee <HAL_LCD_Clear+0x68>
    __HAL_LOCK(hlcd);
 8001b94:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	f04f 0002 	mov.w	r0, #2
 8001b9e:	d027      	beq.n	8001bf0 <HAL_LCD_Clear+0x6a>
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hlcd->State = HAL_LCD_STATE_BUSY;
 8001ba6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    tickstart = HAL_GetTick();
 8001baa:	f7ff f9e7 	bl	8000f7c <HAL_GetTick>
 8001bae:	4605      	mov	r5, r0
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8001bb0:	6821      	ldr	r1, [r4, #0]
 8001bb2:	688b      	ldr	r3, [r1, #8]
 8001bb4:	f013 0304 	ands.w	r3, r3, #4
 8001bb8:	d10c      	bne.n	8001bd4 <HAL_LCD_Clear+0x4e>
      hlcd->Instance->RAM[counter] = 0;
 8001bba:	4618      	mov	r0, r3
 8001bbc:	1d1a      	adds	r2, r3, #4
 8001bbe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	2b10      	cmp	r3, #16
      hlcd->Instance->RAM[counter] = 0;
 8001bc6:	6050      	str	r0, [r2, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001bc8:	d1f8      	bne.n	8001bbc <HAL_LCD_Clear+0x36>
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8001bca:	4620      	mov	r0, r4
}
 8001bcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8001bd0:	f7ff bfb5 	b.w	8001b3e <HAL_LCD_UpdateDisplayRequest>
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001bd4:	f7ff f9d2 	bl	8000f7c <HAL_GetTick>
 8001bd8:	1b40      	subs	r0, r0, r5
 8001bda:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001bde:	d9e7      	bls.n	8001bb0 <HAL_LCD_Clear+0x2a>
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8001be0:	2302      	movs	r3, #2
 8001be2:	63a3      	str	r3, [r4, #56]	; 0x38
        __HAL_UNLOCK(hlcd);
 8001be4:	2300      	movs	r3, #0
 8001be6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        return HAL_TIMEOUT;
 8001bea:	2003      	movs	r0, #3
 8001bec:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_ERROR;
 8001bee:	2001      	movs	r0, #1
}
 8001bf0:	bd38      	pop	{r3, r4, r5, pc}

08001bf2 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8001bf2:	b538      	push	{r3, r4, r5, lr}
 8001bf4:	4604      	mov	r4, r0
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8001bf6:	f7ff f9c1 	bl	8000f7c <HAL_GetTick>
 8001bfa:	4605      	mov	r5, r0

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8001bfc:	6823      	ldr	r3, [r4, #0]
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	069b      	lsls	r3, r3, #26
 8001c02:	d501      	bpl.n	8001c08 <LCD_WaitForSynchro+0x16>
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8001c04:	2000      	movs	r0, #0
}
 8001c06:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001c08:	f7ff f9b8 	bl	8000f7c <HAL_GetTick>
 8001c0c:	1b40      	subs	r0, r0, r5
 8001c0e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001c12:	d9f3      	bls.n	8001bfc <LCD_WaitForSynchro+0xa>
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8001c14:	2301      	movs	r3, #1
 8001c16:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_TIMEOUT;
 8001c18:	2003      	movs	r0, #3
 8001c1a:	bd38      	pop	{r3, r4, r5, pc}

08001c1c <HAL_LCD_Init>:
{
 8001c1c:	b570      	push	{r4, r5, r6, lr}
  if (hlcd == NULL)
 8001c1e:	4604      	mov	r4, r0
 8001c20:	2800      	cmp	r0, #0
 8001c22:	d074      	beq.n	8001d0e <HAL_LCD_Init+0xf2>
  if (hlcd->State == HAL_LCD_STATE_RESET)
 8001c24:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001c28:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001c2c:	b91b      	cbnz	r3, 8001c36 <HAL_LCD_Init+0x1a>
    hlcd->Lock = HAL_UNLOCKED;
 8001c2e:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    HAL_LCD_MspInit(hlcd);
 8001c32:	f002 f9e7 	bl	8004004 <HAL_LCD_MspInit>
  hlcd->State = HAL_LCD_STATE_BUSY;
 8001c36:	2302      	movs	r3, #2
  __HAL_LCD_DISABLE(hlcd);
 8001c38:	6822      	ldr	r2, [r4, #0]
  hlcd->State = HAL_LCD_STATE_BUSY;
 8001c3a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_LCD_DISABLE(hlcd);
 8001c3e:	6813      	ldr	r3, [r2, #0]
 8001c40:	f023 0301 	bic.w	r3, r3, #1
 8001c44:	6013      	str	r3, [r2, #0]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001c46:	2300      	movs	r3, #0
    hlcd->Instance->RAM[counter] = 0;
 8001c48:	4618      	mov	r0, r3
 8001c4a:	1d19      	adds	r1, r3, #4
 8001c4c:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001c50:	3301      	adds	r3, #1
 8001c52:	2b10      	cmp	r3, #16
    hlcd->Instance->RAM[counter] = 0;
 8001c54:	6048      	str	r0, [r1, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8001c56:	d1f8      	bne.n	8001c4a <HAL_LCD_Init+0x2e>
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001c58:	6893      	ldr	r3, [r2, #8]
  MODIFY_REG(hlcd->Instance->FCR, \
 8001c5a:	68a0      	ldr	r0, [r4, #8]
  hlcd->Instance->SR |= LCD_SR_UDR;
 8001c5c:	f043 0304 	orr.w	r3, r3, #4
 8001c60:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hlcd->Instance->FCR, \
 8001c62:	6863      	ldr	r3, [r4, #4]
 8001c64:	6851      	ldr	r1, [r2, #4]
 8001c66:	4303      	orrs	r3, r0
 8001c68:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001c6a:	4303      	orrs	r3, r0
 8001c6c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001c6e:	4303      	orrs	r3, r0
 8001c70:	69e0      	ldr	r0, [r4, #28]
 8001c72:	4303      	orrs	r3, r0
 8001c74:	6a20      	ldr	r0, [r4, #32]
 8001c76:	4303      	orrs	r3, r0
 8001c78:	69a0      	ldr	r0, [r4, #24]
 8001c7a:	f021 717f 	bic.w	r1, r1, #66846720	; 0x3fc0000
 8001c7e:	4303      	orrs	r3, r0
 8001c80:	f421 317f 	bic.w	r1, r1, #261120	; 0x3fc00
 8001c84:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001c86:	f421 717c 	bic.w	r1, r1, #1008	; 0x3f0
 8001c8a:	4303      	orrs	r3, r0
 8001c8c:	f021 0101 	bic.w	r1, r1, #1
 8001c90:	430b      	orrs	r3, r1
 8001c92:	6053      	str	r3, [r2, #4]
  status = LCD_WaitForSynchro(hlcd);
 8001c94:	4620      	mov	r0, r4
 8001c96:	f7ff ffac 	bl	8001bf2 <LCD_WaitForSynchro>
  if (status != HAL_OK)
 8001c9a:	4605      	mov	r5, r0
 8001c9c:	bb68      	cbnz	r0, 8001cfa <HAL_LCD_Init+0xde>
  MODIFY_REG(hlcd->Instance->CR, \
 8001c9e:	6920      	ldr	r0, [r4, #16]
 8001ca0:	68e3      	ldr	r3, [r4, #12]
 8001ca2:	6822      	ldr	r2, [r4, #0]
 8001ca4:	4303      	orrs	r3, r0
 8001ca6:	6960      	ldr	r0, [r4, #20]
 8001ca8:	6811      	ldr	r1, [r2, #0]
 8001caa:	4303      	orrs	r3, r0
 8001cac:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001cae:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
 8001cb2:	4303      	orrs	r3, r0
 8001cb4:	430b      	orrs	r3, r1
 8001cb6:	6013      	str	r3, [r2, #0]
  __HAL_LCD_ENABLE(hlcd);
 8001cb8:	6813      	ldr	r3, [r2, #0]
 8001cba:	f043 0301 	orr.w	r3, r3, #1
 8001cbe:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8001cc0:	f7ff f95c 	bl	8000f7c <HAL_GetTick>
 8001cc4:	4606      	mov	r6, r0
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8001cc6:	6823      	ldr	r3, [r4, #0]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	07da      	lsls	r2, r3, #31
 8001ccc:	d50c      	bpl.n	8001ce8 <HAL_LCD_Init+0xcc>
  tickstart = HAL_GetTick();
 8001cce:	f7ff f955 	bl	8000f7c <HAL_GetTick>
 8001cd2:	4606      	mov	r6, r0
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	06db      	lsls	r3, r3, #27
 8001cda:	d510      	bpl.n	8001cfe <HAL_LCD_Init+0xe2>
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	63a3      	str	r3, [r4, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8001ce0:	2301      	movs	r3, #1
 8001ce2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return status;
 8001ce6:	e008      	b.n	8001cfa <HAL_LCD_Init+0xde>
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001ce8:	f7ff f948 	bl	8000f7c <HAL_GetTick>
 8001cec:	1b80      	subs	r0, r0, r6
 8001cee:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001cf2:	d9e8      	bls.n	8001cc6 <HAL_LCD_Init+0xaa>
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8001cf4:	2308      	movs	r3, #8
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001cf6:	63a3      	str	r3, [r4, #56]	; 0x38
      return HAL_TIMEOUT;
 8001cf8:	2503      	movs	r5, #3
}
 8001cfa:	4628      	mov	r0, r5
 8001cfc:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8001cfe:	f7ff f93d 	bl	8000f7c <HAL_GetTick>
 8001d02:	1b80      	subs	r0, r0, r6
 8001d04:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001d08:	d9e4      	bls.n	8001cd4 <HAL_LCD_Init+0xb8>
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8001d0a:	2310      	movs	r3, #16
 8001d0c:	e7f3      	b.n	8001cf6 <HAL_LCD_Init+0xda>
    return HAL_ERROR;
 8001d0e:	2501      	movs	r5, #1
 8001d10:	e7f3      	b.n	8001cfa <HAL_LCD_Init+0xde>
	...

08001d14 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d14:	4b02      	ldr	r3, [pc, #8]	; (8001d20 <HAL_PWREx_GetVoltageRange+0xc>)
 8001d16:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001d18:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001d1c:	4770      	bx	lr
 8001d1e:	bf00      	nop
 8001d20:	40007000 	.word	0x40007000

08001d24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d24:	4b17      	ldr	r3, [pc, #92]	; (8001d84 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d26:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d28:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d2c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d30:	d11c      	bne.n	8001d6c <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d32:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001d36:	d015      	beq.n	8001d64 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d38:	681a      	ldr	r2, [r3, #0]
 8001d3a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d42:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d44:	4a10      	ldr	r2, [pc, #64]	; (8001d88 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001d46:	6811      	ldr	r1, [r2, #0]
 8001d48:	2232      	movs	r2, #50	; 0x32
 8001d4a:	434a      	muls	r2, r1
 8001d4c:	490f      	ldr	r1, [pc, #60]	; (8001d8c <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001d4e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001d52:	4619      	mov	r1, r3
 8001d54:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d56:	6958      	ldr	r0, [r3, #20]
 8001d58:	0540      	lsls	r0, r0, #21
 8001d5a:	d500      	bpl.n	8001d5e <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001d5c:	b922      	cbnz	r2, 8001d68 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d5e:	694b      	ldr	r3, [r1, #20]
 8001d60:	055b      	lsls	r3, r3, #21
 8001d62:	d40d      	bmi.n	8001d80 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d64:	2000      	movs	r0, #0
 8001d66:	4770      	bx	lr
        wait_loop_index--;
 8001d68:	3a01      	subs	r2, #1
 8001d6a:	e7f4      	b.n	8001d56 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d6c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001d70:	bf1f      	itttt	ne
 8001d72:	681a      	ldrne	r2, [r3, #0]
 8001d74:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001d78:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001d7c:	601a      	strne	r2, [r3, #0]
 8001d7e:	e7f1      	b.n	8001d64 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001d80:	2003      	movs	r0, #3
}
 8001d82:	4770      	bx	lr
 8001d84:	40007000 	.word	0x40007000
 8001d88:	2000008c 	.word	0x2000008c
 8001d8c:	000f4240 	.word	0x000f4240

08001d90 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8001d90:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001d94:	4604      	mov	r4, r0
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 8001d96:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001d98:	b138      	cbz	r0, 8001daa <QSPI_Config+0x1a>
 8001d9a:	f1b2 6f40 	cmp.w	r2, #201326592	; 0xc000000
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 8001d9e:	bf1f      	itttt	ne
 8001da0:	6a8b      	ldrne	r3, [r1, #40]	; 0x28
 8001da2:	6825      	ldrne	r5, [r4, #0]
 8001da4:	f103 33ff 	addne.w	r3, r3, #4294967295
 8001da8:	612b      	strne	r3, [r5, #16]
 8001daa:	f101 0318 	add.w	r3, r1, #24
 8001dae:	e893 0308 	ldmia.w	r3, {r3, r8, r9}
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d04f      	beq.n	8001e56 <QSPI_Config+0xc6>
 8001db6:	6824      	ldr	r4, [r4, #0]
 8001db8:	f8d1 c02c 	ldr.w	ip, [r1, #44]	; 0x2c
 8001dbc:	f8d1 e030 	ldr.w	lr, [r1, #48]	; 0x30
 8001dc0:	6b4f      	ldr	r7, [r1, #52]	; 0x34
 8001dc2:	680e      	ldr	r6, [r1, #0]
 8001dc4:	694d      	ldr	r5, [r1, #20]
 8001dc6:	4303      	orrs	r3, r0
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8001dc8:	f1b9 0f00 	cmp.w	r9, #0
 8001dcc:	d023      	beq.n	8001e16 <QSPI_Config+0x86>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8001dce:	6888      	ldr	r0, [r1, #8]
 8001dd0:	61e0      	str	r0, [r4, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	6908      	ldr	r0, [r1, #16]
 8001dd6:	ea43 0309 	orr.w	r3, r3, r9
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8001dda:	f1b8 0f00 	cmp.w	r8, #0
 8001dde:	d00e      	beq.n	8001dfe <QSPI_Config+0x6e>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001de0:	ea43 0308 	orr.w	r3, r3, r8
 8001de4:	ea43 030c 	orr.w	r3, r3, ip
 8001de8:	ea43 030e 	orr.w	r3, r3, lr
 8001dec:	433b      	orrs	r3, r7
 8001dee:	4303      	orrs	r3, r0
 8001df0:	68c8      	ldr	r0, [r1, #12]
 8001df2:	4303      	orrs	r3, r0
 8001df4:	4333      	orrs	r3, r6

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
      {
        /*---- Command with address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001df6:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
    {
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
      {
        /*---- Command with only address ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001dfa:	6163      	str	r3, [r4, #20]
 8001dfc:	e01d      	b.n	8001e3a <QSPI_Config+0xaa>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001dfe:	ea43 030c 	orr.w	r3, r3, ip
 8001e02:	ea43 030e 	orr.w	r3, r3, lr
 8001e06:	433b      	orrs	r3, r7
 8001e08:	4303      	orrs	r3, r0
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e0a:	4333      	orrs	r3, r6
 8001e0c:	ea43 4385 	orr.w	r3, r3, r5, lsl #18
      {
        /*---- Command with only data phase ----*/
        if (cmd->DataMode != QSPI_DATA_NONE)
        {
          /* Configure QSPI: CCR register with all communications parameters */
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e10:	6163      	str	r3, [r4, #20]
 8001e12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8001e16:	f1b8 0f00 	cmp.w	r8, #0
 8001e1a:	d015      	beq.n	8001e48 <QSPI_Config+0xb8>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e1c:	ea43 0002 	orr.w	r0, r3, r2
 8001e20:	ea40 0008 	orr.w	r0, r0, r8
 8001e24:	ea40 000c 	orr.w	r0, r0, ip
 8001e28:	68cb      	ldr	r3, [r1, #12]
 8001e2a:	ea40 000e 	orr.w	r0, r0, lr
 8001e2e:	4338      	orrs	r0, r7
 8001e30:	4318      	orrs	r0, r3
 8001e32:	4330      	orrs	r0, r6
 8001e34:	ea40 4085 	orr.w	r0, r0, r5, lsl #18
 8001e38:	6160      	str	r0, [r4, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8001e3a:	f1b2 6f40 	cmp.w	r2, #201326592	; 0xc000000
 8001e3e:	d0e8      	beq.n	8001e12 <QSPI_Config+0x82>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8001e40:	684b      	ldr	r3, [r1, #4]
 8001e42:	61a3      	str	r3, [r4, #24]
 8001e44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e48:	4313      	orrs	r3, r2
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e4a:	ea43 030c 	orr.w	r3, r3, ip
 8001e4e:	ea43 030e 	orr.w	r3, r3, lr
 8001e52:	433b      	orrs	r3, r7
 8001e54:	e7d9      	b.n	8001e0a <QSPI_Config+0x7a>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8001e56:	f1b9 0f00 	cmp.w	r9, #0
 8001e5a:	d01a      	beq.n	8001e92 <QSPI_Config+0x102>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8001e5c:	6824      	ldr	r4, [r4, #0]
 8001e5e:	688b      	ldr	r3, [r1, #8]
 8001e60:	61e3      	str	r3, [r4, #28]
 8001e62:	ea40 0309 	orr.w	r3, r0, r9
 8001e66:	f8d1 c02c 	ldr.w	ip, [r1, #44]	; 0x2c
 8001e6a:	f8d1 e030 	ldr.w	lr, [r1, #48]	; 0x30
 8001e6e:	6b4f      	ldr	r7, [r1, #52]	; 0x34
 8001e70:	690e      	ldr	r6, [r1, #16]
 8001e72:	694d      	ldr	r5, [r1, #20]
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e74:	4313      	orrs	r3, r2
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8001e76:	f1b8 0f00 	cmp.w	r8, #0
 8001e7a:	d0e6      	beq.n	8001e4a <QSPI_Config+0xba>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e7c:	ea43 0008 	orr.w	r0, r3, r8
 8001e80:	ea40 030c 	orr.w	r3, r0, ip
 8001e84:	ea43 030e 	orr.w	r3, r3, lr
 8001e88:	433b      	orrs	r3, r7
 8001e8a:	68c8      	ldr	r0, [r1, #12]
 8001e8c:	4333      	orrs	r3, r6
 8001e8e:	4303      	orrs	r3, r0
 8001e90:	e7b1      	b.n	8001df6 <QSPI_Config+0x66>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8001e92:	f1b8 0f00 	cmp.w	r8, #0
 8001e96:	d00f      	beq.n	8001eb8 <QSPI_Config+0x128>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001e98:	ea40 0308 	orr.w	r3, r0, r8
 8001e9c:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 8001e9e:	6824      	ldr	r4, [r4, #0]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	4303      	orrs	r3, r0
 8001ea4:	6b08      	ldr	r0, [r1, #48]	; 0x30
 8001ea6:	4303      	orrs	r3, r0
 8001ea8:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8001eaa:	4303      	orrs	r3, r0
 8001eac:	68c8      	ldr	r0, [r1, #12]
 8001eae:	4303      	orrs	r3, r0
 8001eb0:	6948      	ldr	r0, [r1, #20]
 8001eb2:	ea43 4380 	orr.w	r3, r3, r0, lsl #18
 8001eb6:	e7a0      	b.n	8001dfa <QSPI_Config+0x6a>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8001eb8:	2800      	cmp	r0, #0
 8001eba:	d0aa      	beq.n	8001e12 <QSPI_Config+0x82>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8001ebc:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8001ebe:	6824      	ldr	r4, [r4, #0]
 8001ec0:	4303      	orrs	r3, r0
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	694a      	ldr	r2, [r1, #20]
 8001ece:	ea43 4382 	orr.w	r3, r3, r2, lsl #18
 8001ed2:	e79d      	b.n	8001e10 <QSPI_Config+0x80>

08001ed4 <QSPI_WaitFlagStateUntilTimeout>:
{
 8001ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ed8:	9d06      	ldr	r5, [sp, #24]
 8001eda:	4604      	mov	r4, r0
 8001edc:	460f      	mov	r7, r1
 8001ede:	4616      	mov	r6, r2
 8001ee0:	4698      	mov	r8, r3
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8001ee2:	6821      	ldr	r1, [r4, #0]
 8001ee4:	688a      	ldr	r2, [r1, #8]
 8001ee6:	423a      	tst	r2, r7
 8001ee8:	bf14      	ite	ne
 8001eea:	2201      	movne	r2, #1
 8001eec:	2200      	moveq	r2, #0
 8001eee:	42b2      	cmp	r2, r6
 8001ef0:	d102      	bne.n	8001ef8 <QSPI_WaitFlagStateUntilTimeout+0x24>
  return HAL_OK;
 8001ef2:	2000      	movs	r0, #0
}
 8001ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001ef8:	1c6b      	adds	r3, r5, #1
 8001efa:	d0f3      	beq.n	8001ee4 <QSPI_WaitFlagStateUntilTimeout+0x10>
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001efc:	f7ff f83e 	bl	8000f7c <HAL_GetTick>
 8001f00:	eba0 0008 	sub.w	r0, r0, r8
 8001f04:	4285      	cmp	r5, r0
 8001f06:	d301      	bcc.n	8001f0c <QSPI_WaitFlagStateUntilTimeout+0x38>
 8001f08:	2d00      	cmp	r5, #0
 8001f0a:	d1ea      	bne.n	8001ee2 <QSPI_WaitFlagStateUntilTimeout+0xe>
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8001f0c:	2304      	movs	r3, #4
 8001f0e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8001f12:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001f14:	f043 0301 	orr.w	r3, r3, #1
 8001f18:	63e3      	str	r3, [r4, #60]	; 0x3c
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001f20 <HAL_QSPI_Init>:
{
 8001f20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001f22:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001f24:	f7ff f82a 	bl	8000f7c <HAL_GetTick>
 8001f28:	4605      	mov	r5, r0
  if(hqspi == NULL)
 8001f2a:	2c00      	cmp	r4, #0
 8001f2c:	d049      	beq.n	8001fc2 <HAL_QSPI_Init+0xa2>
  __HAL_LOCK(hqspi);
 8001f2e:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d047      	beq.n	8001fc6 <HAL_QSPI_Init+0xa6>
 8001f36:	2301      	movs	r3, #1
 8001f38:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001f3c:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8001f40:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 8001f44:	b93a      	cbnz	r2, 8001f56 <HAL_QSPI_Init+0x36>
    hqspi->Lock = HAL_UNLOCKED;
 8001f46:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    HAL_QSPI_MspInit(hqspi);
 8001f4a:	4620      	mov	r0, r4
 8001f4c:	f002 fcb4 	bl	80048b8 <HAL_QSPI_MspInit>
  hqspi->Timeout = Timeout;
 8001f50:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f54:	6423      	str	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001f56:	6820      	ldr	r0, [r4, #0]
 8001f58:	68a1      	ldr	r1, [r4, #8]
 8001f5a:	6802      	ldr	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001f5c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001f5e:	3901      	subs	r1, #1
 8001f60:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
 8001f64:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f68:	6002      	str	r2, [r0, #0]
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001f6a:	2120      	movs	r1, #32
 8001f6c:	9300      	str	r3, [sp, #0]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	462b      	mov	r3, r5
 8001f72:	4620      	mov	r0, r4
 8001f74:	f7ff ffae 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
  if(status == HAL_OK)
 8001f78:	b9f0      	cbnz	r0, 8001fb8 <HAL_QSPI_Init+0x98>
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8001f7a:	6822      	ldr	r2, [r4, #0]
 8001f7c:	6865      	ldr	r5, [r4, #4]
 8001f7e:	6811      	ldr	r1, [r2, #0]
 8001f80:	68e3      	ldr	r3, [r4, #12]
 8001f82:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8001f86:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 8001f8a:	f021 0110 	bic.w	r1, r1, #16
 8001f8e:	430b      	orrs	r3, r1
 8001f90:	6013      	str	r3, [r2, #0]
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8001f92:	69a1      	ldr	r1, [r4, #24]
 8001f94:	6963      	ldr	r3, [r4, #20]
 8001f96:	6855      	ldr	r5, [r2, #4]
 8001f98:	430b      	orrs	r3, r1
 8001f9a:	6921      	ldr	r1, [r4, #16]
 8001f9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8001fa0:	490a      	ldr	r1, [pc, #40]	; (8001fcc <HAL_QSPI_Init+0xac>)
 8001fa2:	4029      	ands	r1, r5
 8001fa4:	430b      	orrs	r3, r1
 8001fa6:	6053      	str	r3, [r2, #4]
    __HAL_QSPI_ENABLE(hqspi);
 8001fa8:	6813      	ldr	r3, [r2, #0]
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	6013      	str	r3, [r2, #0]
    hqspi->State = HAL_QSPI_STATE_READY;
 8001fb0:	2301      	movs	r3, #1
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001fb2:	63e0      	str	r0, [r4, #60]	; 0x3c
    hqspi->State = HAL_QSPI_STATE_READY;
 8001fb4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8001fb8:	2300      	movs	r3, #0
 8001fba:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8001fbe:	b003      	add	sp, #12
 8001fc0:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	e7fb      	b.n	8001fbe <HAL_QSPI_Init+0x9e>
  __HAL_LOCK(hqspi);
 8001fc6:	2002      	movs	r0, #2
 8001fc8:	e7f9      	b.n	8001fbe <HAL_QSPI_Init+0x9e>
 8001fca:	bf00      	nop
 8001fcc:	ffe0f8fe 	.word	0xffe0f8fe

08001fd0 <HAL_QSPI_DeInit>:
{
 8001fd0:	b510      	push	{r4, lr}
  if(hqspi == NULL)
 8001fd2:	4604      	mov	r4, r0
 8001fd4:	b1a0      	cbz	r0, 8002000 <HAL_QSPI_DeInit+0x30>
  __HAL_LOCK(hqspi);
 8001fd6:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d012      	beq.n	8002004 <HAL_QSPI_DeInit+0x34>
  __HAL_QSPI_DISABLE(hqspi);
 8001fde:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hqspi);
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_QSPI_DISABLE(hqspi);
 8001fe6:	6813      	ldr	r3, [r2, #0]
 8001fe8:	f023 0301 	bic.w	r3, r3, #1
 8001fec:	6013      	str	r3, [r2, #0]
  HAL_QSPI_MspDeInit(hqspi);
 8001fee:	f002 fc99 	bl	8004924 <HAL_QSPI_MspDeInit>
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8001ff2:	2000      	movs	r0, #0
 8001ff4:	63e0      	str	r0, [r4, #60]	; 0x3c
  hqspi->State = HAL_QSPI_STATE_RESET;
 8001ff6:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8001ffa:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
  return HAL_OK;
 8001ffe:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002000:	2001      	movs	r0, #1
 8002002:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hqspi);
 8002004:	2002      	movs	r0, #2
}
 8002006:	bd10      	pop	{r4, pc}

08002008 <HAL_QSPI_Command>:
{
 8002008:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 800200c:	4604      	mov	r4, r0
 800200e:	468a      	mov	sl, r1
 8002010:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 8002012:	f7fe ffb3 	bl	8000f7c <HAL_GetTick>
  __HAL_LOCK(hqspi);
 8002016:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800201a:	2b01      	cmp	r3, #1
  uint32_t tickstart = HAL_GetTick();
 800201c:	4680      	mov	r8, r0
  __HAL_LOCK(hqspi);
 800201e:	d035      	beq.n	800208c <HAL_QSPI_Command+0x84>
 8002020:	2301      	movs	r3, #1
 8002022:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002026:	f894 6039 	ldrb.w	r6, [r4, #57]	; 0x39
 800202a:	b2f6      	uxtb	r6, r6
 800202c:	429e      	cmp	r6, r3
 800202e:	f04f 0702 	mov.w	r7, #2
 8002032:	d129      	bne.n	8002088 <HAL_QSPI_Command+0x80>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002034:	2200      	movs	r2, #0
 8002036:	63e2      	str	r2, [r4, #60]	; 0x3c
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002038:	4603      	mov	r3, r0
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800203a:	f884 7039 	strb.w	r7, [r4, #57]	; 0x39
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800203e:	f8cd 9000 	str.w	r9, [sp]
 8002042:	2120      	movs	r1, #32
 8002044:	4620      	mov	r0, r4
 8002046:	f7ff ff45 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 800204a:	4605      	mov	r5, r0
 800204c:	b9a8      	cbnz	r0, 800207a <HAL_QSPI_Command+0x72>
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800204e:	4602      	mov	r2, r0
 8002050:	4651      	mov	r1, sl
 8002052:	4620      	mov	r0, r4
 8002054:	f7ff fe9c 	bl	8001d90 <QSPI_Config>
      if (cmd->DataMode == QSPI_DATA_NONE)
 8002058:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 800205c:	b95b      	cbnz	r3, 8002076 <HAL_QSPI_Command+0x6e>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800205e:	f8cd 9000 	str.w	r9, [sp]
 8002062:	4643      	mov	r3, r8
 8002064:	4632      	mov	r2, r6
 8002066:	4639      	mov	r1, r7
 8002068:	4620      	mov	r0, r4
 800206a:	f7ff ff33 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 800206e:	4605      	mov	r5, r0
 8002070:	b918      	cbnz	r0, 800207a <HAL_QSPI_Command+0x72>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002072:	6823      	ldr	r3, [r4, #0]
 8002074:	60df      	str	r7, [r3, #12]
        hqspi->State = HAL_QSPI_STATE_READY;
 8002076:	f884 6039 	strb.w	r6, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 800207a:	2300      	movs	r3, #0
 800207c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8002080:	4628      	mov	r0, r5
 8002082:	b002      	add	sp, #8
 8002084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    status = HAL_BUSY;
 8002088:	463d      	mov	r5, r7
 800208a:	e7f6      	b.n	800207a <HAL_QSPI_Command+0x72>
  __HAL_LOCK(hqspi);
 800208c:	2502      	movs	r5, #2
 800208e:	e7f7      	b.n	8002080 <HAL_QSPI_Command+0x78>

08002090 <HAL_QSPI_AutoPolling>:
{
 8002090:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002094:	4604      	mov	r4, r0
 8002096:	4698      	mov	r8, r3
 8002098:	4689      	mov	r9, r1
 800209a:	4616      	mov	r6, r2
  uint32_t tickstart = HAL_GetTick();
 800209c:	f7fe ff6e 	bl	8000f7c <HAL_GetTick>
  __HAL_LOCK(hqspi);
 80020a0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80020a4:	2b01      	cmp	r3, #1
  uint32_t tickstart = HAL_GetTick();
 80020a6:	4607      	mov	r7, r0
  __HAL_LOCK(hqspi);
 80020a8:	d042      	beq.n	8002130 <HAL_QSPI_AutoPolling+0xa0>
 80020aa:	2301      	movs	r3, #1
 80020ac:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_READY)
 80020b0:	f894 5039 	ldrb.w	r5, [r4, #57]	; 0x39
 80020b4:	b2ed      	uxtb	r5, r5
 80020b6:	429d      	cmp	r5, r3
 80020b8:	d138      	bne.n	800212c <HAL_QSPI_AutoPolling+0x9c>
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80020ba:	2342      	movs	r3, #66	; 0x42
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80020bc:	2200      	movs	r2, #0
 80020be:	63e2      	str	r2, [r4, #60]	; 0x3c
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80020c0:	f8cd 8000 	str.w	r8, [sp]
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 80020c4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80020c8:	2120      	movs	r1, #32
 80020ca:	4603      	mov	r3, r0
 80020cc:	4620      	mov	r0, r4
 80020ce:	f7ff ff01 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 80020d2:	bb28      	cbnz	r0, 8002120 <HAL_QSPI_AutoPolling+0x90>
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 80020d4:	6823      	ldr	r3, [r4, #0]
 80020d6:	6832      	ldr	r2, [r6, #0]
 80020d8:	629a      	str	r2, [r3, #40]	; 0x28
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 80020da:	6872      	ldr	r2, [r6, #4]
 80020dc:	625a      	str	r2, [r3, #36]	; 0x24
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 80020de:	68b2      	ldr	r2, [r6, #8]
 80020e0:	62da      	str	r2, [r3, #44]	; 0x2c
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 80020e2:	6819      	ldr	r1, [r3, #0]
 80020e4:	6932      	ldr	r2, [r6, #16]
 80020e6:	f421 0140 	bic.w	r1, r1, #12582912	; 0xc00000
 80020ea:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80020ee:	430a      	orrs	r2, r1
 80020f0:	601a      	str	r2, [r3, #0]
      cmd->NbData = cfg->StatusBytesSize;
 80020f2:	68f3      	ldr	r3, [r6, #12]
 80020f4:	f8c9 3028 	str.w	r3, [r9, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 80020f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80020fc:	4649      	mov	r1, r9
 80020fe:	4620      	mov	r0, r4
 8002100:	f7ff fe46 	bl	8001d90 <QSPI_Config>
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8002104:	f8cd 8000 	str.w	r8, [sp]
 8002108:	463b      	mov	r3, r7
 800210a:	462a      	mov	r2, r5
 800210c:	2108      	movs	r1, #8
 800210e:	4620      	mov	r0, r4
 8002110:	f7ff fee0 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
      if (status == HAL_OK)
 8002114:	b920      	cbnz	r0, 8002120 <HAL_QSPI_AutoPolling+0x90>
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8002116:	6823      	ldr	r3, [r4, #0]
 8002118:	2208      	movs	r2, #8
 800211a:	60da      	str	r2, [r3, #12]
        hqspi->State = HAL_QSPI_STATE_READY;
 800211c:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 8002120:	2300      	movs	r3, #0
 8002122:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8002126:	b003      	add	sp, #12
 8002128:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    status = HAL_BUSY;
 800212c:	2002      	movs	r0, #2
 800212e:	e7f7      	b.n	8002120 <HAL_QSPI_AutoPolling+0x90>
  __HAL_LOCK(hqspi);
 8002130:	2002      	movs	r0, #2
 8002132:	e7f8      	b.n	8002126 <HAL_QSPI_AutoPolling+0x96>

08002134 <HAL_QSPI_Abort>:
{
 8002134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002136:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002138:	f7fe ff20 	bl	8000f7c <HAL_GetTick>
 800213c:	4605      	mov	r5, r0
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 800213e:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 8002142:	f010 0002 	ands.w	r0, r0, #2
 8002146:	d034      	beq.n	80021b2 <HAL_QSPI_Abort+0x7e>
    __HAL_UNLOCK(hqspi);
 8002148:	2300      	movs	r3, #0
 800214a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 800214e:	6823      	ldr	r3, [r4, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	0752      	lsls	r2, r2, #29
 8002154:	d50b      	bpl.n	800216e <HAL_QSPI_Abort+0x3a>
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 8002156:	681a      	ldr	r2, [r3, #0]
      status = HAL_DMA_Abort(hqspi->hdma);
 8002158:	6b60      	ldr	r0, [r4, #52]	; 0x34
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 800215a:	f022 0204 	bic.w	r2, r2, #4
 800215e:	601a      	str	r2, [r3, #0]
      status = HAL_DMA_Abort(hqspi->hdma);
 8002160:	f7ff fac4 	bl	80016ec <HAL_DMA_Abort>
      if(status != HAL_OK)
 8002164:	b118      	cbz	r0, 800216e <HAL_QSPI_Abort+0x3a>
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8002166:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002168:	f043 0304 	orr.w	r3, r3, #4
 800216c:	63e3      	str	r3, [r4, #60]	; 0x3c
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 800216e:	6822      	ldr	r2, [r4, #0]
 8002170:	6813      	ldr	r3, [r2, #0]
 8002172:	f043 0302 	orr.w	r3, r3, #2
 8002176:	6013      	str	r3, [r2, #0]
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8002178:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800217a:	9300      	str	r3, [sp, #0]
 800217c:	2201      	movs	r2, #1
 800217e:	462b      	mov	r3, r5
 8002180:	2102      	movs	r1, #2
 8002182:	4620      	mov	r0, r4
 8002184:	f7ff fea6 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 8002188:	b998      	cbnz	r0, 80021b2 <HAL_QSPI_Abort+0x7e>
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800218a:	6823      	ldr	r3, [r4, #0]
 800218c:	2202      	movs	r2, #2
 800218e:	60da      	str	r2, [r3, #12]
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8002190:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002192:	9300      	str	r3, [sp, #0]
 8002194:	4602      	mov	r2, r0
 8002196:	462b      	mov	r3, r5
 8002198:	2120      	movs	r1, #32
 800219a:	4620      	mov	r0, r4
 800219c:	f7ff fe9a 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
    if (status == HAL_OK)
 80021a0:	b938      	cbnz	r0, 80021b2 <HAL_QSPI_Abort+0x7e>
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 80021a2:	6822      	ldr	r2, [r4, #0]
 80021a4:	6953      	ldr	r3, [r2, #20]
 80021a6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80021aa:	6153      	str	r3, [r2, #20]
      hqspi->State = HAL_QSPI_STATE_READY;
 80021ac:	2301      	movs	r3, #1
 80021ae:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
}
 80021b2:	b003      	add	sp, #12
 80021b4:	bd30      	pop	{r4, r5, pc}

080021b6 <HAL_QSPI_Transmit>:
{
 80021b6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80021ba:	4604      	mov	r4, r0
 80021bc:	4688      	mov	r8, r1
 80021be:	4617      	mov	r7, r2
  uint32_t tickstart = HAL_GetTick();
 80021c0:	f7fe fedc 	bl	8000f7c <HAL_GetTick>
  __HAL_LOCK(hqspi);
 80021c4:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80021c8:	2b01      	cmp	r3, #1
  uint32_t tickstart = HAL_GetTick();
 80021ca:	4606      	mov	r6, r0
  __HAL_LOCK(hqspi);
 80021cc:	d050      	beq.n	8002270 <HAL_QSPI_Transmit+0xba>
 80021ce:	2301      	movs	r3, #1
 80021d0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_READY)
 80021d4:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80021d8:	6825      	ldr	r5, [r4, #0]
  if(hqspi->State == HAL_QSPI_STATE_READY)
 80021da:	b2c0      	uxtb	r0, r0
 80021dc:	4298      	cmp	r0, r3
 80021de:	d145      	bne.n	800226c <HAL_QSPI_Transmit+0xb6>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80021e0:	2300      	movs	r3, #0
 80021e2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(pData != NULL )
 80021e4:	f1b8 0f00 	cmp.w	r8, #0
 80021e8:	d03b      	beq.n	8002262 <HAL_QSPI_Transmit+0xac>
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80021ea:	2312      	movs	r3, #18
 80021ec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80021f0:	692b      	ldr	r3, [r5, #16]
 80021f2:	3301      	adds	r3, #1
 80021f4:	6263      	str	r3, [r4, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80021f6:	692b      	ldr	r3, [r5, #16]
      hqspi->pTxBuffPtr = pData;
 80021f8:	f8c4 801c 	str.w	r8, [r4, #28]
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80021fc:	3301      	adds	r3, #1
 80021fe:	6223      	str	r3, [r4, #32]
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8002200:	696b      	ldr	r3, [r5, #20]
 8002202:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002206:	616b      	str	r3, [r5, #20]
      while(hqspi->TxXferCount > 0U)
 8002208:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800220a:	b9b3      	cbnz	r3, 800223a <HAL_QSPI_Transmit+0x84>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800220c:	9700      	str	r7, [sp, #0]
 800220e:	4633      	mov	r3, r6
 8002210:	2201      	movs	r2, #1
 8002212:	2102      	movs	r1, #2
 8002214:	4620      	mov	r0, r4
 8002216:	f7ff fe5d 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
        if (status == HAL_OK)
 800221a:	b928      	cbnz	r0, 8002228 <HAL_QSPI_Transmit+0x72>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800221c:	6823      	ldr	r3, [r4, #0]
 800221e:	2202      	movs	r2, #2
 8002220:	60da      	str	r2, [r3, #12]
          status = HAL_QSPI_Abort(hqspi);
 8002222:	4620      	mov	r0, r4
 8002224:	f7ff ff86 	bl	8002134 <HAL_QSPI_Abort>
      hqspi->State = HAL_QSPI_STATE_READY;
 8002228:	2301      	movs	r3, #1
 800222a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 800222e:	2300      	movs	r3, #0
 8002230:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 8002234:	b002      	add	sp, #8
 8002236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800223a:	9700      	str	r7, [sp, #0]
 800223c:	4633      	mov	r3, r6
 800223e:	2201      	movs	r2, #1
 8002240:	2104      	movs	r1, #4
 8002242:	4620      	mov	r0, r4
 8002244:	f7ff fe46 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
        if (status != HAL_OK)
 8002248:	2800      	cmp	r0, #0
 800224a:	d1ed      	bne.n	8002228 <HAL_QSPI_Transmit+0x72>
        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800224c:	69e3      	ldr	r3, [r4, #28]
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	f885 3020 	strb.w	r3, [r5, #32]
        hqspi->pTxBuffPtr++;
 8002254:	69e3      	ldr	r3, [r4, #28]
 8002256:	3301      	adds	r3, #1
 8002258:	61e3      	str	r3, [r4, #28]
        hqspi->TxXferCount--;
 800225a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800225c:	3b01      	subs	r3, #1
 800225e:	6263      	str	r3, [r4, #36]	; 0x24
 8002260:	e7d2      	b.n	8002208 <HAL_QSPI_Transmit+0x52>
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002262:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002264:	f043 0308 	orr.w	r3, r3, #8
 8002268:	63e3      	str	r3, [r4, #60]	; 0x3c
 800226a:	e7e0      	b.n	800222e <HAL_QSPI_Transmit+0x78>
    status = HAL_BUSY;
 800226c:	2002      	movs	r0, #2
 800226e:	e7de      	b.n	800222e <HAL_QSPI_Transmit+0x78>
  __HAL_LOCK(hqspi);
 8002270:	2002      	movs	r0, #2
 8002272:	e7df      	b.n	8002234 <HAL_QSPI_Transmit+0x7e>

08002274 <HAL_QSPI_Receive>:
{
 8002274:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002278:	4604      	mov	r4, r0
 800227a:	4617      	mov	r7, r2
 800227c:	4688      	mov	r8, r1
  uint32_t tickstart = HAL_GetTick();
 800227e:	f7fe fe7d 	bl	8000f7c <HAL_GetTick>
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8002282:	6825      	ldr	r5, [r4, #0]
 8002284:	69aa      	ldr	r2, [r5, #24]
  __HAL_LOCK(hqspi);
 8002286:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800228a:	2b01      	cmp	r3, #1
  uint32_t tickstart = HAL_GetTick();
 800228c:	4606      	mov	r6, r0
  __HAL_LOCK(hqspi);
 800228e:	d052      	beq.n	8002336 <HAL_QSPI_Receive+0xc2>
 8002290:	2301      	movs	r3, #1
 8002292:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002296:	f894 0039 	ldrb.w	r0, [r4, #57]	; 0x39
 800229a:	b2c0      	uxtb	r0, r0
 800229c:	4298      	cmp	r0, r3
 800229e:	d148      	bne.n	8002332 <HAL_QSPI_Receive+0xbe>
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80022a0:	2300      	movs	r3, #0
 80022a2:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(pData != NULL )
 80022a4:	f1b8 0f00 	cmp.w	r8, #0
 80022a8:	d03e      	beq.n	8002328 <HAL_QSPI_Receive+0xb4>
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80022aa:	2322      	movs	r3, #34	; 0x22
 80022ac:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80022b0:	692b      	ldr	r3, [r5, #16]
 80022b2:	3301      	adds	r3, #1
 80022b4:	6323      	str	r3, [r4, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80022b6:	692b      	ldr	r3, [r5, #16]
      hqspi->pRxBuffPtr = pData;
 80022b8:	f8c4 8028 	str.w	r8, [r4, #40]	; 0x28
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80022bc:	3301      	adds	r3, #1
 80022be:	62e3      	str	r3, [r4, #44]	; 0x2c
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80022c0:	696b      	ldr	r3, [r5, #20]
 80022c2:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80022c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80022ca:	616b      	str	r3, [r5, #20]
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80022cc:	61aa      	str	r2, [r5, #24]
      while(hqspi->RxXferCount > 0U)
 80022ce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80022d0:	b9b3      	cbnz	r3, 8002300 <HAL_QSPI_Receive+0x8c>
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80022d2:	9700      	str	r7, [sp, #0]
 80022d4:	4633      	mov	r3, r6
 80022d6:	2201      	movs	r2, #1
 80022d8:	2102      	movs	r1, #2
 80022da:	4620      	mov	r0, r4
 80022dc:	f7ff fdfa 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
        if  (status == HAL_OK)
 80022e0:	b928      	cbnz	r0, 80022ee <HAL_QSPI_Receive+0x7a>
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80022e2:	6823      	ldr	r3, [r4, #0]
 80022e4:	2202      	movs	r2, #2
 80022e6:	60da      	str	r2, [r3, #12]
          status = HAL_QSPI_Abort(hqspi);
 80022e8:	4620      	mov	r0, r4
 80022ea:	f7ff ff23 	bl	8002134 <HAL_QSPI_Abort>
      hqspi->State = HAL_QSPI_STATE_READY;
 80022ee:	2301      	movs	r3, #1
 80022f0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UNLOCK(hqspi);
 80022f4:	2300      	movs	r3, #0
 80022f6:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
}
 80022fa:	b002      	add	sp, #8
 80022fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8002300:	9700      	str	r7, [sp, #0]
 8002302:	4633      	mov	r3, r6
 8002304:	2201      	movs	r2, #1
 8002306:	2106      	movs	r1, #6
 8002308:	4620      	mov	r0, r4
 800230a:	f7ff fde3 	bl	8001ed4 <QSPI_WaitFlagStateUntilTimeout>
        if  (status != HAL_OK)
 800230e:	2800      	cmp	r0, #0
 8002310:	d1ed      	bne.n	80022ee <HAL_QSPI_Receive+0x7a>
        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8002312:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002314:	f895 2020 	ldrb.w	r2, [r5, #32]
 8002318:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800231a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800231c:	3301      	adds	r3, #1
 800231e:	62a3      	str	r3, [r4, #40]	; 0x28
        hqspi->RxXferCount--;
 8002320:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002322:	3b01      	subs	r3, #1
 8002324:	6323      	str	r3, [r4, #48]	; 0x30
 8002326:	e7d2      	b.n	80022ce <HAL_QSPI_Receive+0x5a>
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002328:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800232a:	f043 0308 	orr.w	r3, r3, #8
 800232e:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002330:	e7e0      	b.n	80022f4 <HAL_QSPI_Receive+0x80>
    status = HAL_BUSY;
 8002332:	2002      	movs	r0, #2
 8002334:	e7de      	b.n	80022f4 <HAL_QSPI_Receive+0x80>
  __HAL_LOCK(hqspi);
 8002336:	2002      	movs	r0, #2
 8002338:	e7df      	b.n	80022fa <HAL_QSPI_Receive+0x86>
	...

0800233c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800233c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800233e:	4d1e      	ldr	r5, [pc, #120]	; (80023b8 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8002340:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002342:	00da      	lsls	r2, r3, #3
{
 8002344:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002346:	d518      	bpl.n	800237a <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002348:	f7ff fce4 	bl	8001d14 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800234c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002350:	d123      	bne.n	800239a <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002352:	2c80      	cmp	r4, #128	; 0x80
 8002354:	d929      	bls.n	80023aa <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002356:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002358:	bf8c      	ite	hi
 800235a:	2002      	movhi	r0, #2
 800235c:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800235e:	4a17      	ldr	r2, [pc, #92]	; (80023bc <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8002360:	6813      	ldr	r3, [r2, #0]
 8002362:	f023 0307 	bic.w	r3, r3, #7
 8002366:	4303      	orrs	r3, r0
 8002368:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800236a:	6813      	ldr	r3, [r2, #0]
 800236c:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002370:	1a18      	subs	r0, r3, r0
 8002372:	bf18      	it	ne
 8002374:	2001      	movne	r0, #1
 8002376:	b003      	add	sp, #12
 8002378:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 800237a:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800237c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002380:	65ab      	str	r3, [r5, #88]	; 0x58
 8002382:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002384:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002388:	9301      	str	r3, [sp, #4]
 800238a:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 800238c:	f7ff fcc2 	bl	8001d14 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8002390:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002392:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002396:	65ab      	str	r3, [r5, #88]	; 0x58
 8002398:	e7d8      	b.n	800234c <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 800239a:	2c80      	cmp	r4, #128	; 0x80
 800239c:	d807      	bhi.n	80023ae <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 800239e:	d008      	beq.n	80023b2 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 80023a0:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 80023a4:	4258      	negs	r0, r3
 80023a6:	4158      	adcs	r0, r3
 80023a8:	e7d9      	b.n	800235e <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80023aa:	2000      	movs	r0, #0
 80023ac:	e7d7      	b.n	800235e <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 80023ae:	2003      	movs	r0, #3
 80023b0:	e7d5      	b.n	800235e <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 80023b2:	2002      	movs	r0, #2
 80023b4:	e7d3      	b.n	800235e <RCC_SetFlashLatencyFromMSIRange+0x22>
 80023b6:	bf00      	nop
 80023b8:	40021000 	.word	0x40021000
 80023bc:	40022000 	.word	0x40022000

080023c0 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023c0:	4b22      	ldr	r3, [pc, #136]	; (800244c <HAL_RCC_GetSysClockFreq+0x8c>)
 80023c2:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023c4:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80023c6:	f012 020c 	ands.w	r2, r2, #12
 80023ca:	d005      	beq.n	80023d8 <HAL_RCC_GetSysClockFreq+0x18>
 80023cc:	2a0c      	cmp	r2, #12
 80023ce:	d115      	bne.n	80023fc <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023d0:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80023d4:	2901      	cmp	r1, #1
 80023d6:	d118      	bne.n	800240a <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023d8:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 80023da:	481d      	ldr	r0, [pc, #116]	; (8002450 <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80023dc:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023de:	bf55      	itete	pl
 80023e0:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023e4:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80023e6:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80023ea:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 80023ee:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80023f2:	b34a      	cbz	r2, 8002448 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80023f4:	2a0c      	cmp	r2, #12
 80023f6:	d009      	beq.n	800240c <HAL_RCC_GetSysClockFreq+0x4c>
 80023f8:	2000      	movs	r0, #0
  return sysclockfreq;
 80023fa:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80023fc:	2a04      	cmp	r2, #4
 80023fe:	d022      	beq.n	8002446 <HAL_RCC_GetSysClockFreq+0x86>
 8002400:	2a08      	cmp	r2, #8
 8002402:	4814      	ldr	r0, [pc, #80]	; (8002454 <HAL_RCC_GetSysClockFreq+0x94>)
 8002404:	bf18      	it	ne
 8002406:	2000      	movne	r0, #0
 8002408:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800240a:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8002412:	2a02      	cmp	r2, #2
 8002414:	d015      	beq.n	8002442 <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 8002416:	490f      	ldr	r1, [pc, #60]	; (8002454 <HAL_RCC_GetSysClockFreq+0x94>)
 8002418:	2a03      	cmp	r2, #3
 800241a:	bf08      	it	eq
 800241c:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800241e:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002420:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002428:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800242c:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002430:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002432:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002434:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002436:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002438:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 800243c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002440:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8002442:	4805      	ldr	r0, [pc, #20]	; (8002458 <HAL_RCC_GetSysClockFreq+0x98>)
 8002444:	e7eb      	b.n	800241e <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8002446:	4804      	ldr	r0, [pc, #16]	; (8002458 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	40021000 	.word	0x40021000
 8002450:	08006f1c 	.word	0x08006f1c
 8002454:	007a1200 	.word	0x007a1200
 8002458:	00f42400 	.word	0x00f42400

0800245c <HAL_RCC_OscConfig>:
{
 800245c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8002460:	4605      	mov	r5, r0
 8002462:	b908      	cbnz	r0, 8002468 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8002464:	2001      	movs	r0, #1
 8002466:	e047      	b.n	80024f8 <HAL_RCC_OscConfig+0x9c>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002468:	4ca6      	ldr	r4, [pc, #664]	; (8002704 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800246a:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800246c:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800246e:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002470:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002472:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002476:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800247a:	d573      	bpl.n	8002564 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800247c:	b11e      	cbz	r6, 8002486 <HAL_RCC_OscConfig+0x2a>
 800247e:	2e0c      	cmp	r6, #12
 8002480:	d152      	bne.n	8002528 <HAL_RCC_OscConfig+0xcc>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002482:	2f01      	cmp	r7, #1
 8002484:	d150      	bne.n	8002528 <HAL_RCC_OscConfig+0xcc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002486:	6823      	ldr	r3, [r4, #0]
 8002488:	0798      	lsls	r0, r3, #30
 800248a:	d502      	bpl.n	8002492 <HAL_RCC_OscConfig+0x36>
 800248c:	69ab      	ldr	r3, [r5, #24]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0e8      	beq.n	8002464 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002492:	6823      	ldr	r3, [r4, #0]
 8002494:	6a28      	ldr	r0, [r5, #32]
 8002496:	0719      	lsls	r1, r3, #28
 8002498:	bf56      	itet	pl
 800249a:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 800249e:	6823      	ldrmi	r3, [r4, #0]
 80024a0:	091b      	lsrpl	r3, r3, #4
 80024a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024a6:	4283      	cmp	r3, r0
 80024a8:	d229      	bcs.n	80024fe <HAL_RCC_OscConfig+0xa2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80024aa:	f7ff ff47 	bl	800233c <RCC_SetFlashLatencyFromMSIRange>
 80024ae:	2800      	cmp	r0, #0
 80024b0:	d1d8      	bne.n	8002464 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024b2:	6823      	ldr	r3, [r4, #0]
 80024b4:	f043 0308 	orr.w	r3, r3, #8
 80024b8:	6023      	str	r3, [r4, #0]
 80024ba:	6823      	ldr	r3, [r4, #0]
 80024bc:	6a2a      	ldr	r2, [r5, #32]
 80024be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024c2:	4313      	orrs	r3, r2
 80024c4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024c6:	6863      	ldr	r3, [r4, #4]
 80024c8:	69ea      	ldr	r2, [r5, #28]
 80024ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80024ce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80024d2:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024d4:	f7ff ff74 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 80024d8:	68a3      	ldr	r3, [r4, #8]
 80024da:	4a8b      	ldr	r2, [pc, #556]	; (8002708 <HAL_RCC_OscConfig+0x2ac>)
 80024dc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80024e0:	5cd3      	ldrb	r3, [r2, r3]
 80024e2:	f003 031f 	and.w	r3, r3, #31
 80024e6:	40d8      	lsrs	r0, r3
 80024e8:	4b88      	ldr	r3, [pc, #544]	; (800270c <HAL_RCC_OscConfig+0x2b0>)
 80024ea:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80024ec:	4b88      	ldr	r3, [pc, #544]	; (8002710 <HAL_RCC_OscConfig+0x2b4>)
 80024ee:	6818      	ldr	r0, [r3, #0]
 80024f0:	f7fe fcfc 	bl	8000eec <HAL_InitTick>
        if(status != HAL_OK)
 80024f4:	2800      	cmp	r0, #0
 80024f6:	d035      	beq.n	8002564 <HAL_RCC_OscConfig+0x108>
}
 80024f8:	b003      	add	sp, #12
 80024fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024fe:	6823      	ldr	r3, [r4, #0]
 8002500:	f043 0308 	orr.w	r3, r3, #8
 8002504:	6023      	str	r3, [r4, #0]
 8002506:	6823      	ldr	r3, [r4, #0]
 8002508:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800250c:	4303      	orrs	r3, r0
 800250e:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002510:	6863      	ldr	r3, [r4, #4]
 8002512:	69ea      	ldr	r2, [r5, #28]
 8002514:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002518:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800251c:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800251e:	f7ff ff0d 	bl	800233c <RCC_SetFlashLatencyFromMSIRange>
 8002522:	2800      	cmp	r0, #0
 8002524:	d0d6      	beq.n	80024d4 <HAL_RCC_OscConfig+0x78>
 8002526:	e79d      	b.n	8002464 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002528:	69ab      	ldr	r3, [r5, #24]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d036      	beq.n	800259c <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_MSI_ENABLE();
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	f043 0301 	orr.w	r3, r3, #1
 8002534:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002536:	f7fe fd21 	bl	8000f7c <HAL_GetTick>
 800253a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800253c:	6823      	ldr	r3, [r4, #0]
 800253e:	079a      	lsls	r2, r3, #30
 8002540:	d524      	bpl.n	800258c <HAL_RCC_OscConfig+0x130>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002542:	6823      	ldr	r3, [r4, #0]
 8002544:	f043 0308 	orr.w	r3, r3, #8
 8002548:	6023      	str	r3, [r4, #0]
 800254a:	6823      	ldr	r3, [r4, #0]
 800254c:	6a2a      	ldr	r2, [r5, #32]
 800254e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002552:	4313      	orrs	r3, r2
 8002554:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002556:	6863      	ldr	r3, [r4, #4]
 8002558:	69ea      	ldr	r2, [r5, #28]
 800255a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800255e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002562:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002564:	682b      	ldr	r3, [r5, #0]
 8002566:	07d8      	lsls	r0, r3, #31
 8002568:	d429      	bmi.n	80025be <HAL_RCC_OscConfig+0x162>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256a:	682b      	ldr	r3, [r5, #0]
 800256c:	0799      	lsls	r1, r3, #30
 800256e:	d467      	bmi.n	8002640 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002570:	682b      	ldr	r3, [r5, #0]
 8002572:	0718      	lsls	r0, r3, #28
 8002574:	f100 809c 	bmi.w	80026b0 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002578:	682b      	ldr	r3, [r5, #0]
 800257a:	0759      	lsls	r1, r3, #29
 800257c:	f100 80ca 	bmi.w	8002714 <HAL_RCC_OscConfig+0x2b8>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002580:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 8002582:	2800      	cmp	r0, #0
 8002584:	f040 8133 	bne.w	80027ee <HAL_RCC_OscConfig+0x392>
  return HAL_OK;
 8002588:	2000      	movs	r0, #0
 800258a:	e7b5      	b.n	80024f8 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800258c:	f7fe fcf6 	bl	8000f7c <HAL_GetTick>
 8002590:	eba0 0008 	sub.w	r0, r0, r8
 8002594:	2802      	cmp	r0, #2
 8002596:	d9d1      	bls.n	800253c <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 8002598:	2003      	movs	r0, #3
 800259a:	e7ad      	b.n	80024f8 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_MSI_DISABLE();
 800259c:	6823      	ldr	r3, [r4, #0]
 800259e:	f023 0301 	bic.w	r3, r3, #1
 80025a2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80025a4:	f7fe fcea 	bl	8000f7c <HAL_GetTick>
 80025a8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80025aa:	6823      	ldr	r3, [r4, #0]
 80025ac:	079b      	lsls	r3, r3, #30
 80025ae:	d5d9      	bpl.n	8002564 <HAL_RCC_OscConfig+0x108>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80025b0:	f7fe fce4 	bl	8000f7c <HAL_GetTick>
 80025b4:	eba0 0008 	sub.w	r0, r0, r8
 80025b8:	2802      	cmp	r0, #2
 80025ba:	d9f6      	bls.n	80025aa <HAL_RCC_OscConfig+0x14e>
 80025bc:	e7ec      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80025be:	2e08      	cmp	r6, #8
 80025c0:	d003      	beq.n	80025ca <HAL_RCC_OscConfig+0x16e>
 80025c2:	2e0c      	cmp	r6, #12
 80025c4:	d108      	bne.n	80025d8 <HAL_RCC_OscConfig+0x17c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80025c6:	2f03      	cmp	r7, #3
 80025c8:	d106      	bne.n	80025d8 <HAL_RCC_OscConfig+0x17c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025ca:	6823      	ldr	r3, [r4, #0]
 80025cc:	039a      	lsls	r2, r3, #14
 80025ce:	d5cc      	bpl.n	800256a <HAL_RCC_OscConfig+0x10e>
 80025d0:	686b      	ldr	r3, [r5, #4]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1c9      	bne.n	800256a <HAL_RCC_OscConfig+0x10e>
 80025d6:	e745      	b.n	8002464 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025d8:	686b      	ldr	r3, [r5, #4]
 80025da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025de:	d110      	bne.n	8002602 <HAL_RCC_OscConfig+0x1a6>
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025e6:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80025e8:	f7fe fcc8 	bl	8000f7c <HAL_GetTick>
 80025ec:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025ee:	6823      	ldr	r3, [r4, #0]
 80025f0:	039b      	lsls	r3, r3, #14
 80025f2:	d4ba      	bmi.n	800256a <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f4:	f7fe fcc2 	bl	8000f7c <HAL_GetTick>
 80025f8:	eba0 0008 	sub.w	r0, r0, r8
 80025fc:	2864      	cmp	r0, #100	; 0x64
 80025fe:	d9f6      	bls.n	80025ee <HAL_RCC_OscConfig+0x192>
 8002600:	e7ca      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002602:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002606:	d104      	bne.n	8002612 <HAL_RCC_OscConfig+0x1b6>
 8002608:	6823      	ldr	r3, [r4, #0]
 800260a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800260e:	6023      	str	r3, [r4, #0]
 8002610:	e7e6      	b.n	80025e0 <HAL_RCC_OscConfig+0x184>
 8002612:	6822      	ldr	r2, [r4, #0]
 8002614:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002618:	6022      	str	r2, [r4, #0]
 800261a:	6822      	ldr	r2, [r4, #0]
 800261c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002620:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1e0      	bne.n	80025e8 <HAL_RCC_OscConfig+0x18c>
        tickstart = HAL_GetTick();
 8002626:	f7fe fca9 	bl	8000f7c <HAL_GetTick>
 800262a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800262c:	6823      	ldr	r3, [r4, #0]
 800262e:	0398      	lsls	r0, r3, #14
 8002630:	d59b      	bpl.n	800256a <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002632:	f7fe fca3 	bl	8000f7c <HAL_GetTick>
 8002636:	eba0 0008 	sub.w	r0, r0, r8
 800263a:	2864      	cmp	r0, #100	; 0x64
 800263c:	d9f6      	bls.n	800262c <HAL_RCC_OscConfig+0x1d0>
 800263e:	e7ab      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002640:	2e04      	cmp	r6, #4
 8002642:	d003      	beq.n	800264c <HAL_RCC_OscConfig+0x1f0>
 8002644:	2e0c      	cmp	r6, #12
 8002646:	d110      	bne.n	800266a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002648:	2f02      	cmp	r7, #2
 800264a:	d10e      	bne.n	800266a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800264c:	6823      	ldr	r3, [r4, #0]
 800264e:	0559      	lsls	r1, r3, #21
 8002650:	d503      	bpl.n	800265a <HAL_RCC_OscConfig+0x1fe>
 8002652:	68eb      	ldr	r3, [r5, #12]
 8002654:	2b00      	cmp	r3, #0
 8002656:	f43f af05 	beq.w	8002464 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265a:	6863      	ldr	r3, [r4, #4]
 800265c:	692a      	ldr	r2, [r5, #16]
 800265e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002662:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002666:	6063      	str	r3, [r4, #4]
 8002668:	e782      	b.n	8002570 <HAL_RCC_OscConfig+0x114>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800266a:	68eb      	ldr	r3, [r5, #12]
 800266c:	b17b      	cbz	r3, 800268e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 800266e:	6823      	ldr	r3, [r4, #0]
 8002670:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002674:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002676:	f7fe fc81 	bl	8000f7c <HAL_GetTick>
 800267a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800267c:	6823      	ldr	r3, [r4, #0]
 800267e:	055a      	lsls	r2, r3, #21
 8002680:	d4eb      	bmi.n	800265a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002682:	f7fe fc7b 	bl	8000f7c <HAL_GetTick>
 8002686:	1bc0      	subs	r0, r0, r7
 8002688:	2802      	cmp	r0, #2
 800268a:	d9f7      	bls.n	800267c <HAL_RCC_OscConfig+0x220>
 800268c:	e784      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_DISABLE();
 800268e:	6823      	ldr	r3, [r4, #0]
 8002690:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002694:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002696:	f7fe fc71 	bl	8000f7c <HAL_GetTick>
 800269a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800269c:	6823      	ldr	r3, [r4, #0]
 800269e:	055b      	lsls	r3, r3, #21
 80026a0:	f57f af66 	bpl.w	8002570 <HAL_RCC_OscConfig+0x114>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a4:	f7fe fc6a 	bl	8000f7c <HAL_GetTick>
 80026a8:	1bc0      	subs	r0, r0, r7
 80026aa:	2802      	cmp	r0, #2
 80026ac:	d9f6      	bls.n	800269c <HAL_RCC_OscConfig+0x240>
 80026ae:	e773      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026b0:	696b      	ldr	r3, [r5, #20]
 80026b2:	b19b      	cbz	r3, 80026dc <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 80026b4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80026b8:	f043 0301 	orr.w	r3, r3, #1
 80026bc:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80026c0:	f7fe fc5c 	bl	8000f7c <HAL_GetTick>
 80026c4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80026c6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80026ca:	079a      	lsls	r2, r3, #30
 80026cc:	f53f af54 	bmi.w	8002578 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026d0:	f7fe fc54 	bl	8000f7c <HAL_GetTick>
 80026d4:	1bc0      	subs	r0, r0, r7
 80026d6:	2802      	cmp	r0, #2
 80026d8:	d9f5      	bls.n	80026c6 <HAL_RCC_OscConfig+0x26a>
 80026da:	e75d      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_LSI_DISABLE();
 80026dc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80026e0:	f023 0301 	bic.w	r3, r3, #1
 80026e4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80026e8:	f7fe fc48 	bl	8000f7c <HAL_GetTick>
 80026ec:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80026ee:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80026f2:	079b      	lsls	r3, r3, #30
 80026f4:	f57f af40 	bpl.w	8002578 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026f8:	f7fe fc40 	bl	8000f7c <HAL_GetTick>
 80026fc:	1bc0      	subs	r0, r0, r7
 80026fe:	2802      	cmp	r0, #2
 8002700:	d9f5      	bls.n	80026ee <HAL_RCC_OscConfig+0x292>
 8002702:	e749      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
 8002704:	40021000 	.word	0x40021000
 8002708:	08006f04 	.word	0x08006f04
 800270c:	2000008c 	.word	0x2000008c
 8002710:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002714:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002716:	00d8      	lsls	r0, r3, #3
 8002718:	d429      	bmi.n	800276e <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_PWR_CLK_ENABLE();
 800271a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800271c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002720:	65a3      	str	r3, [r4, #88]	; 0x58
 8002722:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002724:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002728:	9301      	str	r3, [sp, #4]
 800272a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800272c:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002730:	4f79      	ldr	r7, [pc, #484]	; (8002918 <HAL_RCC_OscConfig+0x4bc>)
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	05d9      	lsls	r1, r3, #23
 8002736:	d51d      	bpl.n	8002774 <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002738:	68ab      	ldr	r3, [r5, #8]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d12b      	bne.n	8002796 <HAL_RCC_OscConfig+0x33a>
 800273e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002742:	f043 0301 	orr.w	r3, r3, #1
 8002746:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 800274a:	f7fe fc17 	bl	8000f7c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800274e:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002752:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002754:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8002758:	079b      	lsls	r3, r3, #30
 800275a:	d542      	bpl.n	80027e2 <HAL_RCC_OscConfig+0x386>
    if(pwrclkchanged == SET)
 800275c:	f1b8 0f00 	cmp.w	r8, #0
 8002760:	f43f af0e 	beq.w	8002580 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002764:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002766:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800276a:	65a3      	str	r3, [r4, #88]	; 0x58
 800276c:	e708      	b.n	8002580 <HAL_RCC_OscConfig+0x124>
    FlagStatus       pwrclkchanged = RESET;
 800276e:	f04f 0800 	mov.w	r8, #0
 8002772:	e7dd      	b.n	8002730 <HAL_RCC_OscConfig+0x2d4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800277c:	f7fe fbfe 	bl	8000f7c <HAL_GetTick>
 8002780:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	05da      	lsls	r2, r3, #23
 8002786:	d4d7      	bmi.n	8002738 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002788:	f7fe fbf8 	bl	8000f7c <HAL_GetTick>
 800278c:	eba0 0009 	sub.w	r0, r0, r9
 8002790:	2802      	cmp	r0, #2
 8002792:	d9f6      	bls.n	8002782 <HAL_RCC_OscConfig+0x326>
 8002794:	e700      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002796:	2b05      	cmp	r3, #5
 8002798:	d106      	bne.n	80027a8 <HAL_RCC_OscConfig+0x34c>
 800279a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800279e:	f043 0304 	orr.w	r3, r3, #4
 80027a2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80027a6:	e7ca      	b.n	800273e <HAL_RCC_OscConfig+0x2e2>
 80027a8:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80027ac:	f022 0201 	bic.w	r2, r2, #1
 80027b0:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 80027b4:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80027b8:	f022 0204 	bic.w	r2, r2, #4
 80027bc:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1c2      	bne.n	800274a <HAL_RCC_OscConfig+0x2ee>
      tickstart = HAL_GetTick();
 80027c4:	f7fe fbda 	bl	8000f7c <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027c8:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80027cc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80027ce:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80027d2:	0798      	lsls	r0, r3, #30
 80027d4:	d5c2      	bpl.n	800275c <HAL_RCC_OscConfig+0x300>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027d6:	f7fe fbd1 	bl	8000f7c <HAL_GetTick>
 80027da:	1bc0      	subs	r0, r0, r7
 80027dc:	4548      	cmp	r0, r9
 80027de:	d9f6      	bls.n	80027ce <HAL_RCC_OscConfig+0x372>
 80027e0:	e6da      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e2:	f7fe fbcb 	bl	8000f7c <HAL_GetTick>
 80027e6:	1bc0      	subs	r0, r0, r7
 80027e8:	4548      	cmp	r0, r9
 80027ea:	d9b3      	bls.n	8002754 <HAL_RCC_OscConfig+0x2f8>
 80027ec:	e6d4      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027ee:	2e0c      	cmp	r6, #12
 80027f0:	d05c      	beq.n	80028ac <HAL_RCC_OscConfig+0x450>
        __HAL_RCC_PLL_DISABLE();
 80027f2:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027f4:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80027f6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80027fa:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80027fc:	d13b      	bne.n	8002876 <HAL_RCC_OscConfig+0x41a>
        tickstart = HAL_GetTick();
 80027fe:	f7fe fbbd 	bl	8000f7c <HAL_GetTick>
 8002802:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002804:	6823      	ldr	r3, [r4, #0]
 8002806:	0199      	lsls	r1, r3, #6
 8002808:	d42f      	bmi.n	800286a <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800280a:	68e2      	ldr	r2, [r4, #12]
 800280c:	4b43      	ldr	r3, [pc, #268]	; (800291c <HAL_RCC_OscConfig+0x4c0>)
 800280e:	4013      	ands	r3, r2
 8002810:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002812:	4313      	orrs	r3, r2
 8002814:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002816:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800281a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800281c:	3a01      	subs	r2, #1
 800281e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002822:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002824:	0912      	lsrs	r2, r2, #4
 8002826:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 800282a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800282c:	0852      	lsrs	r2, r2, #1
 800282e:	3a01      	subs	r2, #1
 8002830:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002834:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002836:	0852      	lsrs	r2, r2, #1
 8002838:	3a01      	subs	r2, #1
 800283a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800283e:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8002840:	6823      	ldr	r3, [r4, #0]
 8002842:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002846:	6023      	str	r3, [r4, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002848:	68e3      	ldr	r3, [r4, #12]
 800284a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800284e:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002850:	f7fe fb94 	bl	8000f7c <HAL_GetTick>
 8002854:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	019a      	lsls	r2, r3, #6
 800285a:	f53f ae95 	bmi.w	8002588 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800285e:	f7fe fb8d 	bl	8000f7c <HAL_GetTick>
 8002862:	1b40      	subs	r0, r0, r5
 8002864:	2802      	cmp	r0, #2
 8002866:	d9f6      	bls.n	8002856 <HAL_RCC_OscConfig+0x3fa>
 8002868:	e696      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286a:	f7fe fb87 	bl	8000f7c <HAL_GetTick>
 800286e:	1b80      	subs	r0, r0, r6
 8002870:	2802      	cmp	r0, #2
 8002872:	d9c7      	bls.n	8002804 <HAL_RCC_OscConfig+0x3a8>
 8002874:	e690      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002876:	6823      	ldr	r3, [r4, #0]
 8002878:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800287c:	bf02      	ittt	eq
 800287e:	68e3      	ldreq	r3, [r4, #12]
 8002880:	f023 0303 	biceq.w	r3, r3, #3
 8002884:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002886:	68e3      	ldr	r3, [r4, #12]
 8002888:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800288c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002890:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002892:	f7fe fb73 	bl	8000f7c <HAL_GetTick>
 8002896:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002898:	6823      	ldr	r3, [r4, #0]
 800289a:	019b      	lsls	r3, r3, #6
 800289c:	f57f ae74 	bpl.w	8002588 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a0:	f7fe fb6c 	bl	8000f7c <HAL_GetTick>
 80028a4:	1b40      	subs	r0, r0, r5
 80028a6:	2802      	cmp	r0, #2
 80028a8:	d9f6      	bls.n	8002898 <HAL_RCC_OscConfig+0x43c>
 80028aa:	e675      	b.n	8002598 <HAL_RCC_OscConfig+0x13c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028ac:	2801      	cmp	r0, #1
 80028ae:	f43f ae23 	beq.w	80024f8 <HAL_RCC_OscConfig+0x9c>
        pll_config = RCC->PLLCFGR;
 80028b2:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80028b6:	f003 0103 	and.w	r1, r3, #3
 80028ba:	4291      	cmp	r1, r2
 80028bc:	f47f add2 	bne.w	8002464 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028c0:	6b29      	ldr	r1, [r5, #48]	; 0x30
 80028c2:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80028c6:	3901      	subs	r1, #1
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028c8:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80028cc:	f47f adca 	bne.w	8002464 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028d0:	6b69      	ldr	r1, [r5, #52]	; 0x34
 80028d2:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028d6:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80028da:	f47f adc3 	bne.w	8002464 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028de:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80028e0:	3a07      	subs	r2, #7
 80028e2:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 80028e6:	bf18      	it	ne
 80028e8:	2201      	movne	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028ea:	4291      	cmp	r1, r2
 80028ec:	f47f adba 	bne.w	8002464 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028f0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80028f2:	0852      	lsrs	r2, r2, #1
 80028f4:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80028f8:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028fa:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80028fe:	f47f adb1 	bne.w	8002464 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002902:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002904:	0852      	lsrs	r2, r2, #1
 8002906:	3a01      	subs	r2, #1
 8002908:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800290c:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 8002910:	bf14      	ite	ne
 8002912:	2001      	movne	r0, #1
 8002914:	2000      	moveq	r0, #0
 8002916:	e5ef      	b.n	80024f8 <HAL_RCC_OscConfig+0x9c>
 8002918:	40007000 	.word	0x40007000
 800291c:	f99d808c 	.word	0xf99d808c

08002920 <HAL_RCC_ClockConfig>:
{
 8002920:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002924:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002926:	4604      	mov	r4, r0
 8002928:	b910      	cbnz	r0, 8002930 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800292a:	2001      	movs	r0, #1
 800292c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002930:	4a41      	ldr	r2, [pc, #260]	; (8002a38 <HAL_RCC_ClockConfig+0x118>)
 8002932:	6813      	ldr	r3, [r2, #0]
 8002934:	f003 0307 	and.w	r3, r3, #7
 8002938:	428b      	cmp	r3, r1
 800293a:	d32a      	bcc.n	8002992 <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800293c:	6823      	ldr	r3, [r4, #0]
 800293e:	07d9      	lsls	r1, r3, #31
 8002940:	d432      	bmi.n	80029a8 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002942:	6821      	ldr	r1, [r4, #0]
 8002944:	078a      	lsls	r2, r1, #30
 8002946:	d45c      	bmi.n	8002a02 <HAL_RCC_ClockConfig+0xe2>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002948:	4a3b      	ldr	r2, [pc, #236]	; (8002a38 <HAL_RCC_ClockConfig+0x118>)
 800294a:	6813      	ldr	r3, [r2, #0]
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	429e      	cmp	r6, r3
 8002952:	d35e      	bcc.n	8002a12 <HAL_RCC_ClockConfig+0xf2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002954:	f011 0f04 	tst.w	r1, #4
 8002958:	4d38      	ldr	r5, [pc, #224]	; (8002a3c <HAL_RCC_ClockConfig+0x11c>)
 800295a:	d165      	bne.n	8002a28 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800295c:	070b      	lsls	r3, r1, #28
 800295e:	d506      	bpl.n	800296e <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002960:	68ab      	ldr	r3, [r5, #8]
 8002962:	6922      	ldr	r2, [r4, #16]
 8002964:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002968:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800296c:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800296e:	f7ff fd27 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 8002972:	68ab      	ldr	r3, [r5, #8]
 8002974:	4a32      	ldr	r2, [pc, #200]	; (8002a40 <HAL_RCC_ClockConfig+0x120>)
 8002976:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 800297a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800297e:	5cd3      	ldrb	r3, [r2, r3]
 8002980:	f003 031f 	and.w	r3, r3, #31
 8002984:	40d8      	lsrs	r0, r3
 8002986:	4b2f      	ldr	r3, [pc, #188]	; (8002a44 <HAL_RCC_ClockConfig+0x124>)
 8002988:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 800298a:	4b2f      	ldr	r3, [pc, #188]	; (8002a48 <HAL_RCC_ClockConfig+0x128>)
 800298c:	6818      	ldr	r0, [r3, #0]
 800298e:	f7fe baad 	b.w	8000eec <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002992:	6813      	ldr	r3, [r2, #0]
 8002994:	f023 0307 	bic.w	r3, r3, #7
 8002998:	430b      	orrs	r3, r1
 800299a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800299c:	6813      	ldr	r3, [r2, #0]
 800299e:	f003 0307 	and.w	r3, r3, #7
 80029a2:	4299      	cmp	r1, r3
 80029a4:	d1c1      	bne.n	800292a <HAL_RCC_ClockConfig+0xa>
 80029a6:	e7c9      	b.n	800293c <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029a8:	6862      	ldr	r2, [r4, #4]
 80029aa:	4d24      	ldr	r5, [pc, #144]	; (8002a3c <HAL_RCC_ClockConfig+0x11c>)
 80029ac:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029ae:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029b0:	d11b      	bne.n	80029ea <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029b2:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029b6:	d0b8      	beq.n	800292a <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029b8:	68ab      	ldr	r3, [r5, #8]
 80029ba:	f023 0303 	bic.w	r3, r3, #3
 80029be:	4313      	orrs	r3, r2
 80029c0:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80029c2:	f7fe fadb 	bl	8000f7c <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029c6:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80029ca:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029cc:	68ab      	ldr	r3, [r5, #8]
 80029ce:	6862      	ldr	r2, [r4, #4]
 80029d0:	f003 030c 	and.w	r3, r3, #12
 80029d4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80029d8:	d0b3      	beq.n	8002942 <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029da:	f7fe facf 	bl	8000f7c <HAL_GetTick>
 80029de:	1bc0      	subs	r0, r0, r7
 80029e0:	4540      	cmp	r0, r8
 80029e2:	d9f3      	bls.n	80029cc <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 80029e4:	2003      	movs	r0, #3
}
 80029e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029ea:	2a02      	cmp	r2, #2
 80029ec:	d102      	bne.n	80029f4 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ee:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80029f2:	e7e0      	b.n	80029b6 <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80029f4:	b912      	cbnz	r2, 80029fc <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029f6:	f013 0f02 	tst.w	r3, #2
 80029fa:	e7dc      	b.n	80029b6 <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029fc:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002a00:	e7d9      	b.n	80029b6 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a02:	4a0e      	ldr	r2, [pc, #56]	; (8002a3c <HAL_RCC_ClockConfig+0x11c>)
 8002a04:	68a0      	ldr	r0, [r4, #8]
 8002a06:	6893      	ldr	r3, [r2, #8]
 8002a08:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002a0c:	4303      	orrs	r3, r0
 8002a0e:	6093      	str	r3, [r2, #8]
 8002a10:	e79a      	b.n	8002948 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a12:	6813      	ldr	r3, [r2, #0]
 8002a14:	f023 0307 	bic.w	r3, r3, #7
 8002a18:	4333      	orrs	r3, r6
 8002a1a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a1c:	6813      	ldr	r3, [r2, #0]
 8002a1e:	f003 0307 	and.w	r3, r3, #7
 8002a22:	429e      	cmp	r6, r3
 8002a24:	d181      	bne.n	800292a <HAL_RCC_ClockConfig+0xa>
 8002a26:	e795      	b.n	8002954 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a28:	68ab      	ldr	r3, [r5, #8]
 8002a2a:	68e2      	ldr	r2, [r4, #12]
 8002a2c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002a30:	4313      	orrs	r3, r2
 8002a32:	60ab      	str	r3, [r5, #8]
 8002a34:	e792      	b.n	800295c <HAL_RCC_ClockConfig+0x3c>
 8002a36:	bf00      	nop
 8002a38:	40022000 	.word	0x40022000
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	08006f04 	.word	0x08006f04
 8002a44:	2000008c 	.word	0x2000008c
 8002a48:	20000004 	.word	0x20000004

08002a4c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a4c:	4b05      	ldr	r3, [pc, #20]	; (8002a64 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a4e:	4a06      	ldr	r2, [pc, #24]	; (8002a68 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002a56:	5cd3      	ldrb	r3, [r2, r3]
 8002a58:	4a04      	ldr	r2, [pc, #16]	; (8002a6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a5a:	6810      	ldr	r0, [r2, #0]
 8002a5c:	f003 031f 	and.w	r3, r3, #31
}
 8002a60:	40d8      	lsrs	r0, r3
 8002a62:	4770      	bx	lr
 8002a64:	40021000 	.word	0x40021000
 8002a68:	08006f14 	.word	0x08006f14
 8002a6c:	2000008c 	.word	0x2000008c

08002a70 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a70:	4b05      	ldr	r3, [pc, #20]	; (8002a88 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002a72:	4a06      	ldr	r2, [pc, #24]	; (8002a8c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002a7a:	5cd3      	ldrb	r3, [r2, r3]
 8002a7c:	4a04      	ldr	r2, [pc, #16]	; (8002a90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002a7e:	6810      	ldr	r0, [r2, #0]
 8002a80:	f003 031f 	and.w	r3, r3, #31
}
 8002a84:	40d8      	lsrs	r0, r3
 8002a86:	4770      	bx	lr
 8002a88:	40021000 	.word	0x40021000
 8002a8c:	08006f14 	.word	0x08006f14
 8002a90:	2000008c 	.word	0x2000008c

08002a94 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002a94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002a96:	4b45      	ldr	r3, [pc, #276]	; (8002bac <RCCEx_PLLSAI1_Config+0x118>)
 8002a98:	68da      	ldr	r2, [r3, #12]
 8002a9a:	f012 0f03 	tst.w	r2, #3
{
 8002a9e:	4605      	mov	r5, r0
 8002aa0:	460e      	mov	r6, r1
 8002aa2:	461c      	mov	r4, r3
 8002aa4:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002aa6:	d02a      	beq.n	8002afe <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002aa8:	68da      	ldr	r2, [r3, #12]
 8002aaa:	f002 0203 	and.w	r2, r2, #3
 8002aae:	4282      	cmp	r2, r0
 8002ab0:	d13c      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x98>
       ||
 8002ab2:	2a00      	cmp	r2, #0
 8002ab4:	d03a      	beq.n	8002b2c <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002ab6:	68db      	ldr	r3, [r3, #12]
       ||
 8002ab8:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002aba:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002abe:	3301      	adds	r3, #1
       ||
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d133      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002ac4:	6823      	ldr	r3, [r4, #0]
 8002ac6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002aca:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002acc:	f7fe fa56 	bl	8000f7c <HAL_GetTick>
 8002ad0:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002ad2:	6823      	ldr	r3, [r4, #0]
 8002ad4:	011a      	lsls	r2, r3, #4
 8002ad6:	d432      	bmi.n	8002b3e <RCCEx_PLLSAI1_Config+0xaa>
 8002ad8:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002ada:	2e00      	cmp	r6, #0
 8002adc:	d036      	beq.n	8002b4c <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002ade:	2e01      	cmp	r6, #1
 8002ae0:	d150      	bne.n	8002b84 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002ae2:	6922      	ldr	r2, [r4, #16]
 8002ae4:	6928      	ldr	r0, [r5, #16]
 8002ae6:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002aea:	0840      	lsrs	r0, r0, #1
 8002aec:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002af0:	3801      	subs	r0, #1
 8002af2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002af6:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002afa:	6122      	str	r2, [r4, #16]
 8002afc:	e032      	b.n	8002b64 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 8002afe:	2802      	cmp	r0, #2
 8002b00:	d010      	beq.n	8002b24 <RCCEx_PLLSAI1_Config+0x90>
 8002b02:	2803      	cmp	r0, #3
 8002b04:	d014      	beq.n	8002b30 <RCCEx_PLLSAI1_Config+0x9c>
 8002b06:	2801      	cmp	r0, #1
 8002b08:	d110      	bne.n	8002b2c <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	079f      	lsls	r7, r3, #30
 8002b0e:	d538      	bpl.n	8002b82 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002b10:	68e3      	ldr	r3, [r4, #12]
 8002b12:	686a      	ldr	r2, [r5, #4]
 8002b14:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002b18:	3a01      	subs	r2, #1
 8002b1a:	4318      	orrs	r0, r3
 8002b1c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002b20:	60e0      	str	r0, [r4, #12]
 8002b22:	e7cf      	b.n	8002ac4 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b2a:	d1f1      	bne.n	8002b10 <RCCEx_PLLSAI1_Config+0x7c>
 8002b2c:	2001      	movs	r0, #1
 8002b2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	0391      	lsls	r1, r2, #14
 8002b34:	d4ec      	bmi.n	8002b10 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002b3c:	e7f5      	b.n	8002b2a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b3e:	f7fe fa1d 	bl	8000f7c <HAL_GetTick>
 8002b42:	1bc0      	subs	r0, r0, r7
 8002b44:	2802      	cmp	r0, #2
 8002b46:	d9c4      	bls.n	8002ad2 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002b48:	2003      	movs	r0, #3
 8002b4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b4c:	6921      	ldr	r1, [r4, #16]
 8002b4e:	68eb      	ldr	r3, [r5, #12]
 8002b50:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8002b54:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002b58:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 8002b5c:	091b      	lsrs	r3, r3, #4
 8002b5e:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8002b62:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b64:	6823      	ldr	r3, [r4, #0]
 8002b66:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b6a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b6c:	f7fe fa06 	bl	8000f7c <HAL_GetTick>
 8002b70:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b72:	6823      	ldr	r3, [r4, #0]
 8002b74:	011b      	lsls	r3, r3, #4
 8002b76:	d513      	bpl.n	8002ba0 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b78:	6923      	ldr	r3, [r4, #16]
 8002b7a:	69aa      	ldr	r2, [r5, #24]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	6123      	str	r3, [r4, #16]
 8002b80:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b84:	6923      	ldr	r3, [r4, #16]
 8002b86:	6968      	ldr	r0, [r5, #20]
 8002b88:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002b8c:	0840      	lsrs	r0, r0, #1
 8002b8e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002b92:	3801      	subs	r0, #1
 8002b94:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002b98:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002b9c:	6123      	str	r3, [r4, #16]
 8002b9e:	e7e1      	b.n	8002b64 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ba0:	f7fe f9ec 	bl	8000f7c <HAL_GetTick>
 8002ba4:	1b80      	subs	r0, r0, r6
 8002ba6:	2802      	cmp	r0, #2
 8002ba8:	d9e3      	bls.n	8002b72 <RCCEx_PLLSAI1_Config+0xde>
 8002baa:	e7cd      	b.n	8002b48 <RCCEx_PLLSAI1_Config+0xb4>
 8002bac:	40021000 	.word	0x40021000

08002bb0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bb2:	4b3d      	ldr	r3, [pc, #244]	; (8002ca8 <RCCEx_PLLSAI2_Config+0xf8>)
 8002bb4:	68da      	ldr	r2, [r3, #12]
 8002bb6:	f012 0f03 	tst.w	r2, #3
{
 8002bba:	4605      	mov	r5, r0
 8002bbc:	460e      	mov	r6, r1
 8002bbe:	461c      	mov	r4, r3
 8002bc0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bc2:	d028      	beq.n	8002c16 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002bc4:	68da      	ldr	r2, [r3, #12]
 8002bc6:	f002 0203 	and.w	r2, r2, #3
 8002bca:	4282      	cmp	r2, r0
 8002bcc:	d13a      	bne.n	8002c44 <RCCEx_PLLSAI2_Config+0x94>
       ||
 8002bce:	2a00      	cmp	r2, #0
 8002bd0:	d038      	beq.n	8002c44 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002bd2:	68db      	ldr	r3, [r3, #12]
       ||
 8002bd4:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002bd6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002bda:	3301      	adds	r3, #1
       ||
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d131      	bne.n	8002c44 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002be0:	6823      	ldr	r3, [r4, #0]
 8002be2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002be6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002be8:	f7fe f9c8 	bl	8000f7c <HAL_GetTick>
 8002bec:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bee:	6823      	ldr	r3, [r4, #0]
 8002bf0:	009a      	lsls	r2, r3, #2
 8002bf2:	d430      	bmi.n	8002c56 <RCCEx_PLLSAI2_Config+0xa6>
 8002bf4:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002bf6:	2e00      	cmp	r6, #0
 8002bf8:	d034      	beq.n	8002c64 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002bfa:	6963      	ldr	r3, [r4, #20]
 8002bfc:	6929      	ldr	r1, [r5, #16]
 8002bfe:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002c02:	0849      	lsrs	r1, r1, #1
 8002c04:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002c08:	3901      	subs	r1, #1
 8002c0a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002c0e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002c12:	6163      	str	r3, [r4, #20]
 8002c14:	e032      	b.n	8002c7c <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002c16:	2802      	cmp	r0, #2
 8002c18:	d010      	beq.n	8002c3c <RCCEx_PLLSAI2_Config+0x8c>
 8002c1a:	2803      	cmp	r0, #3
 8002c1c:	d014      	beq.n	8002c48 <RCCEx_PLLSAI2_Config+0x98>
 8002c1e:	2801      	cmp	r0, #1
 8002c20:	d110      	bne.n	8002c44 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	079f      	lsls	r7, r3, #30
 8002c26:	d538      	bpl.n	8002c9a <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c28:	68e3      	ldr	r3, [r4, #12]
 8002c2a:	686a      	ldr	r2, [r5, #4]
 8002c2c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002c30:	3a01      	subs	r2, #1
 8002c32:	4318      	orrs	r0, r3
 8002c34:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002c38:	60e0      	str	r0, [r4, #12]
 8002c3a:	e7d1      	b.n	8002be0 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c42:	d1f1      	bne.n	8002c28 <RCCEx_PLLSAI2_Config+0x78>
 8002c44:	2001      	movs	r0, #1
 8002c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	0391      	lsls	r1, r2, #14
 8002c4c:	d4ec      	bmi.n	8002c28 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002c54:	e7f5      	b.n	8002c42 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c56:	f7fe f991 	bl	8000f7c <HAL_GetTick>
 8002c5a:	1bc0      	subs	r0, r0, r7
 8002c5c:	2802      	cmp	r0, #2
 8002c5e:	d9c6      	bls.n	8002bee <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002c60:	2003      	movs	r0, #3
 8002c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c64:	6962      	ldr	r2, [r4, #20]
 8002c66:	68eb      	ldr	r3, [r5, #12]
 8002c68:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 8002c6c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002c70:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002c74:	091b      	lsrs	r3, r3, #4
 8002c76:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 8002c7a:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002c7c:	6823      	ldr	r3, [r4, #0]
 8002c7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c82:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c84:	f7fe f97a 	bl	8000f7c <HAL_GetTick>
 8002c88:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c8a:	6823      	ldr	r3, [r4, #0]
 8002c8c:	009b      	lsls	r3, r3, #2
 8002c8e:	d505      	bpl.n	8002c9c <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002c90:	6963      	ldr	r3, [r4, #20]
 8002c92:	696a      	ldr	r2, [r5, #20]
 8002c94:	4313      	orrs	r3, r2
 8002c96:	6163      	str	r3, [r4, #20]
 8002c98:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002c9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c9c:	f7fe f96e 	bl	8000f7c <HAL_GetTick>
 8002ca0:	1b80      	subs	r0, r0, r6
 8002ca2:	2802      	cmp	r0, #2
 8002ca4:	d9f1      	bls.n	8002c8a <RCCEx_PLLSAI2_Config+0xda>
 8002ca6:	e7db      	b.n	8002c60 <RCCEx_PLLSAI2_Config+0xb0>
 8002ca8:	40021000 	.word	0x40021000

08002cac <HAL_RCCEx_PeriphCLKConfig>:
{
 8002cac:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cb0:	6806      	ldr	r6, [r0, #0]
 8002cb2:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8002cb6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cb8:	d024      	beq.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002cba:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002cbc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002cc0:	d02c      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8002cc2:	d802      	bhi.n	8002cca <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002cc4:	b1c1      	cbz	r1, 8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8002cc6:	2601      	movs	r6, #1
 8002cc8:	e01c      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002cca:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002cce:	d00d      	beq.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x40>
 8002cd0:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002cd4:	d1f7      	bne.n	8002cc6 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002cd6:	4a4d      	ldr	r2, [pc, #308]	; (8002e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cd8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002cda:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002cde:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002ce2:	430b      	orrs	r3, r1
 8002ce4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002ce8:	2600      	movs	r6, #0
 8002cea:	e00b      	b.n	8002d04 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002cec:	4a47      	ldr	r2, [pc, #284]	; (8002e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002cee:	68d3      	ldr	r3, [r2, #12]
 8002cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cf4:	60d3      	str	r3, [r2, #12]
      break;
 8002cf6:	e7ee      	b.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002cf8:	3004      	adds	r0, #4
 8002cfa:	f7ff fecb 	bl	8002a94 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002cfe:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002d00:	2800      	cmp	r0, #0
 8002d02:	d0e8      	beq.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d04:	6823      	ldr	r3, [r4, #0]
 8002d06:	04d8      	lsls	r0, r3, #19
 8002d08:	d506      	bpl.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002d0a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002d0c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002d10:	d074      	beq.n	8002dfc <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002d12:	d808      	bhi.n	8002d26 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002d14:	b1a9      	cbz	r1, 8002d42 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002d16:	2601      	movs	r6, #1
 8002d18:	4635      	mov	r5, r6
 8002d1a:	e021      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d1c:	2100      	movs	r1, #0
 8002d1e:	3020      	adds	r0, #32
 8002d20:	f7ff ff46 	bl	8002bb0 <RCCEx_PLLSAI2_Config>
 8002d24:	e7eb      	b.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002d26:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8002d2a:	d004      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8002d2c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002d30:	d1f1      	bne.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002d32:	4635      	mov	r5, r6
 8002d34:	e009      	b.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002d36:	4a35      	ldr	r2, [pc, #212]	; (8002e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d38:	68d3      	ldr	r3, [r2, #12]
 8002d3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d3e:	60d3      	str	r3, [r2, #12]
 8002d40:	e7f7      	b.n	8002d32 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002d42:	1d20      	adds	r0, r4, #4
 8002d44:	f7ff fea6 	bl	8002a94 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d48:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002d4a:	2d00      	cmp	r5, #0
 8002d4c:	d15c      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d4e:	4a2f      	ldr	r2, [pc, #188]	; (8002e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d50:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002d52:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002d56:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002d5a:	430b      	orrs	r3, r1
 8002d5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	0399      	lsls	r1, r3, #14
 8002d64:	f140 814f 	bpl.w	8003006 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d68:	4f28      	ldr	r7, [pc, #160]	; (8002e0c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002d6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d6c:	00da      	lsls	r2, r3, #3
 8002d6e:	f140 8176 	bpl.w	800305e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8002d72:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d76:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002e10 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8002d7a:	f8d9 3000 	ldr.w	r3, [r9]
 8002d7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d82:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8002d86:	f7fe f8f9 	bl	8000f7c <HAL_GetTick>
 8002d8a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d8c:	f8d9 3000 	ldr.w	r3, [r9]
 8002d90:	05db      	lsls	r3, r3, #23
 8002d92:	d53f      	bpl.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8002d94:	2d00      	cmp	r5, #0
 8002d96:	d144      	bne.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002d98:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002d9c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002da0:	d015      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x122>
 8002da2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d011      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002daa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dae:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8002db2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002db6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002dba:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002dc2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002dc6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002dca:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002dce:	07d8      	lsls	r0, r3, #31
 8002dd0:	d509      	bpl.n	8002de6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8002dd2:	f7fe f8d3 	bl	8000f7c <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dd6:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002dda:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002ddc:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002de0:	0799      	lsls	r1, r3, #30
 8002de2:	f140 8109 	bpl.w	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002dea:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002dee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df2:	4313      	orrs	r3, r2
 8002df4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002df8:	4635      	mov	r5, r6
 8002dfa:	e012      	b.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002dfc:	2100      	movs	r1, #0
 8002dfe:	f104 0020 	add.w	r0, r4, #32
 8002e02:	f7ff fed5 	bl	8002bb0 <RCCEx_PLLSAI2_Config>
 8002e06:	e79f      	b.n	8002d48 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002e08:	462e      	mov	r6, r5
 8002e0a:	e7a9      	b.n	8002d60 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002e0c:	40021000 	.word	0x40021000
 8002e10:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e14:	f7fe f8b2 	bl	8000f7c <HAL_GetTick>
 8002e18:	eba0 000a 	sub.w	r0, r0, sl
 8002e1c:	2802      	cmp	r0, #2
 8002e1e:	d9b5      	bls.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002e20:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002e22:	f1b8 0f00 	cmp.w	r8, #0
 8002e26:	d003      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e28:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002e2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e2e:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e30:	6823      	ldr	r3, [r4, #0]
 8002e32:	07da      	lsls	r2, r3, #31
 8002e34:	d508      	bpl.n	8002e48 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e36:	4990      	ldr	r1, [pc, #576]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e38:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002e3a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e3e:	f022 0203 	bic.w	r2, r2, #3
 8002e42:	4302      	orrs	r2, r0
 8002e44:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002e48:	079f      	lsls	r7, r3, #30
 8002e4a:	d508      	bpl.n	8002e5e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002e4c:	498a      	ldr	r1, [pc, #552]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e4e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002e50:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e54:	f022 020c 	bic.w	r2, r2, #12
 8002e58:	4302      	orrs	r2, r0
 8002e5a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002e5e:	075e      	lsls	r6, r3, #29
 8002e60:	d508      	bpl.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002e62:	4985      	ldr	r1, [pc, #532]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e64:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002e66:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e6a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002e6e:	4302      	orrs	r2, r0
 8002e70:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002e74:	0718      	lsls	r0, r3, #28
 8002e76:	d508      	bpl.n	8002e8a <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002e78:	497f      	ldr	r1, [pc, #508]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e7a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002e7c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e80:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002e84:	4302      	orrs	r2, r0
 8002e86:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002e8a:	06d9      	lsls	r1, r3, #27
 8002e8c:	d508      	bpl.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002e8e:	497a      	ldr	r1, [pc, #488]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002e90:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002e92:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e96:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002e9a:	4302      	orrs	r2, r0
 8002e9c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ea0:	069a      	lsls	r2, r3, #26
 8002ea2:	d508      	bpl.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ea4:	4974      	ldr	r1, [pc, #464]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ea6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002ea8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002eac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002eb0:	4302      	orrs	r2, r0
 8002eb2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002eb6:	059f      	lsls	r7, r3, #22
 8002eb8:	d508      	bpl.n	8002ecc <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002eba:	496f      	ldr	r1, [pc, #444]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ebc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002ebe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ec2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002ec6:	4302      	orrs	r2, r0
 8002ec8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002ecc:	055e      	lsls	r6, r3, #21
 8002ece:	d508      	bpl.n	8002ee2 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002ed0:	4969      	ldr	r1, [pc, #420]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ed2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002ed4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ed8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002edc:	4302      	orrs	r2, r0
 8002ede:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ee2:	0658      	lsls	r0, r3, #25
 8002ee4:	d508      	bpl.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002ee6:	4964      	ldr	r1, [pc, #400]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ee8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002eea:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002eee:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002ef2:	4302      	orrs	r2, r0
 8002ef4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002ef8:	0619      	lsls	r1, r3, #24
 8002efa:	d508      	bpl.n	8002f0e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002efc:	495e      	ldr	r1, [pc, #376]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002efe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002f00:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f04:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002f08:	4302      	orrs	r2, r0
 8002f0a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f0e:	05da      	lsls	r2, r3, #23
 8002f10:	d508      	bpl.n	8002f24 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002f12:	4959      	ldr	r1, [pc, #356]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f16:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f1a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002f1e:	4302      	orrs	r2, r0
 8002f20:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002f24:	049b      	lsls	r3, r3, #18
 8002f26:	d50f      	bpl.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f28:	4a53      	ldr	r2, [pc, #332]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f2a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002f2c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002f30:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002f34:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f36:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f3a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f3e:	d164      	bne.n	800300a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f40:	68d3      	ldr	r3, [r2, #12]
 8002f42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f46:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002f48:	6823      	ldr	r3, [r4, #0]
 8002f4a:	031f      	lsls	r7, r3, #12
 8002f4c:	d50f      	bpl.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f4e:	4a4a      	ldr	r2, [pc, #296]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f50:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002f52:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002f56:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002f5a:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002f5c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002f60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002f64:	d15c      	bne.n	8003020 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f66:	68d3      	ldr	r3, [r2, #12]
 8002f68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f6c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f6e:	6823      	ldr	r3, [r4, #0]
 8002f70:	035e      	lsls	r6, r3, #13
 8002f72:	d50f      	bpl.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f74:	4a40      	ldr	r2, [pc, #256]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f76:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002f78:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002f7c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002f80:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f82:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f86:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f8a:	d154      	bne.n	8003036 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f8c:	68d3      	ldr	r3, [r2, #12]
 8002f8e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002f92:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002f94:	6823      	ldr	r3, [r4, #0]
 8002f96:	0458      	lsls	r0, r3, #17
 8002f98:	d512      	bpl.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002f9a:	4937      	ldr	r1, [pc, #220]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002f9c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002f9e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002fa2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002fa6:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002fa8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002fb0:	d14c      	bne.n	800304c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002fb2:	2102      	movs	r1, #2
 8002fb4:	1d20      	adds	r0, r4, #4
 8002fb6:	f7ff fd6d 	bl	8002a94 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002fba:	2800      	cmp	r0, #0
 8002fbc:	bf18      	it	ne
 8002fbe:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002fc0:	6822      	ldr	r2, [r4, #0]
 8002fc2:	0411      	lsls	r1, r2, #16
 8002fc4:	d508      	bpl.n	8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002fc6:	492c      	ldr	r1, [pc, #176]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002fc8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002fca:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002fce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002fd2:	4303      	orrs	r3, r0
 8002fd4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002fd8:	03d3      	lsls	r3, r2, #15
 8002fda:	d509      	bpl.n	8002ff0 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002fdc:	4a26      	ldr	r2, [pc, #152]	; (8003078 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002fde:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002fe2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002fe6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002fea:	430b      	orrs	r3, r1
 8002fec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002ff0:	4628      	mov	r0, r5
 8002ff2:	b002      	add	sp, #8
 8002ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ff8:	f7fd ffc0 	bl	8000f7c <HAL_GetTick>
 8002ffc:	1b40      	subs	r0, r0, r5
 8002ffe:	4548      	cmp	r0, r9
 8003000:	f67f aeec 	bls.w	8002ddc <HAL_RCCEx_PeriphCLKConfig+0x130>
 8003004:	e70c      	b.n	8002e20 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8003006:	4635      	mov	r5, r6
 8003008:	e712      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800300a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800300e:	d19b      	bne.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003010:	2101      	movs	r1, #1
 8003012:	1d20      	adds	r0, r4, #4
 8003014:	f7ff fd3e 	bl	8002a94 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8003018:	2800      	cmp	r0, #0
 800301a:	bf18      	it	ne
 800301c:	4605      	movne	r5, r0
 800301e:	e793      	b.n	8002f48 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003020:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8003024:	d1a3      	bne.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003026:	2101      	movs	r1, #1
 8003028:	1d20      	adds	r0, r4, #4
 800302a:	f7ff fd33 	bl	8002a94 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 800302e:	2800      	cmp	r0, #0
 8003030:	bf18      	it	ne
 8003032:	4605      	movne	r5, r0
 8003034:	e79b      	b.n	8002f6e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003036:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 800303a:	d1ab      	bne.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800303c:	2101      	movs	r1, #1
 800303e:	1d20      	adds	r0, r4, #4
 8003040:	f7ff fd28 	bl	8002a94 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8003044:	2800      	cmp	r0, #0
 8003046:	bf18      	it	ne
 8003048:	4605      	movne	r5, r0
 800304a:	e7a3      	b.n	8002f94 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800304c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8003050:	d1b6      	bne.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003052:	2102      	movs	r1, #2
 8003054:	f104 0020 	add.w	r0, r4, #32
 8003058:	f7ff fdaa 	bl	8002bb0 <RCCEx_PLLSAI2_Config>
 800305c:	e7ad      	b.n	8002fba <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 800305e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003060:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003064:	65bb      	str	r3, [r7, #88]	; 0x58
 8003066:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003068:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800306c:	9301      	str	r3, [sp, #4]
 800306e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003070:	f04f 0801 	mov.w	r8, #1
 8003074:	e67f      	b.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8003076:	bf00      	nop
 8003078:	40021000 	.word	0x40021000

0800307c <HAL_RTC_WaitForSynchro>:

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800307c:	6802      	ldr	r2, [r0, #0]
{
 800307e:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8003080:	68d3      	ldr	r3, [r2, #12]
 8003082:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003086:	60d3      	str	r3, [r2, #12]
{
 8003088:	4604      	mov	r4, r0
#endif

  tickstart = HAL_GetTick();
 800308a:	f7fd ff77 	bl	8000f7c <HAL_GetTick>
 800308e:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	68db      	ldr	r3, [r3, #12]
 8003094:	069b      	lsls	r3, r3, #26
 8003096:	d501      	bpl.n	800309c <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8003098:	2000      	movs	r0, #0
 800309a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800309c:	f7fd ff6e 	bl	8000f7c <HAL_GetTick>
 80030a0:	1b40      	subs	r0, r0, r5
 80030a2:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80030a6:	d9f3      	bls.n	8003090 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 80030a8:	2003      	movs	r0, #3
}
 80030aa:	bd38      	pop	{r3, r4, r5, pc}

080030ac <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80030ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80030ae:	6803      	ldr	r3, [r0, #0]
 80030b0:	68dc      	ldr	r4, [r3, #12]
 80030b2:	f014 0440 	ands.w	r4, r4, #64	; 0x40
{
 80030b6:	4605      	mov	r5, r0
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80030b8:	d118      	bne.n	80030ec <RTC_EnterInitMode+0x40>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80030ba:	f04f 32ff 	mov.w	r2, #4294967295
 80030be:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80030c0:	f7fd ff5c 	bl	8000f7c <HAL_GetTick>
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
      {
        status = HAL_TIMEOUT;
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80030c4:	2703      	movs	r7, #3
    tickstart = HAL_GetTick();
 80030c6:	4606      	mov	r6, r0
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80030c8:	682b      	ldr	r3, [r5, #0]
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	065b      	lsls	r3, r3, #25
 80030ce:	d401      	bmi.n	80030d4 <RTC_EnterInitMode+0x28>
 80030d0:	2c03      	cmp	r4, #3
 80030d2:	d101      	bne.n	80030d8 <RTC_EnterInitMode+0x2c>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return status;
}
 80030d4:	4620      	mov	r0, r4
 80030d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80030d8:	f7fd ff50 	bl	8000f7c <HAL_GetTick>
 80030dc:	1b80      	subs	r0, r0, r6
 80030de:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80030e2:	bf84      	itt	hi
 80030e4:	f885 7021 	strbhi.w	r7, [r5, #33]	; 0x21
        status = HAL_TIMEOUT;
 80030e8:	2403      	movhi	r4, #3
 80030ea:	e7ed      	b.n	80030c8 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 80030ec:	2400      	movs	r4, #0
 80030ee:	e7f1      	b.n	80030d4 <RTC_EnterInitMode+0x28>

080030f0 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80030f0:	b538      	push	{r3, r4, r5, lr}
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80030f2:	4c0f      	ldr	r4, [pc, #60]	; (8003130 <RTC_ExitInitMode+0x40>)
 80030f4:	68e3      	ldr	r3, [r4, #12]
 80030f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030fa:	60e3      	str	r3, [r4, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80030fc:	68a3      	ldr	r3, [r4, #8]
 80030fe:	069b      	lsls	r3, r3, #26
{
 8003100:	4605      	mov	r5, r0
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8003102:	d406      	bmi.n	8003112 <RTC_ExitInitMode+0x22>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003104:	f7ff ffba 	bl	800307c <HAL_RTC_WaitForSynchro>
 8003108:	b188      	cbz	r0, 800312e <RTC_ExitInitMode+0x3e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800310a:	2003      	movs	r0, #3
 800310c:	f885 0021 	strb.w	r0, [r5, #33]	; 0x21
 8003110:	bd38      	pop	{r3, r4, r5, pc}
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003112:	68a3      	ldr	r3, [r4, #8]
 8003114:	f023 0320 	bic.w	r3, r3, #32
 8003118:	60a3      	str	r3, [r4, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800311a:	f7ff ffaf 	bl	800307c <HAL_RTC_WaitForSynchro>
 800311e:	b110      	cbz	r0, 8003126 <RTC_ExitInitMode+0x36>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003120:	2003      	movs	r0, #3
 8003122:	f885 0021 	strb.w	r0, [r5, #33]	; 0x21
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003126:	68a3      	ldr	r3, [r4, #8]
 8003128:	f043 0320 	orr.w	r3, r3, #32
 800312c:	60a3      	str	r3, [r4, #8]
  }

  return status;
}
 800312e:	bd38      	pop	{r3, r4, r5, pc}
 8003130:	40002800 	.word	0x40002800

08003134 <HAL_RTC_Init>:
{
 8003134:	b538      	push	{r3, r4, r5, lr}
  if (hrtc != NULL)
 8003136:	4604      	mov	r4, r0
 8003138:	2800      	cmp	r0, #0
 800313a:	d040      	beq.n	80031be <HAL_RTC_Init+0x8a>
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800313c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8003140:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003144:	b91b      	cbnz	r3, 800314e <HAL_RTC_Init+0x1a>
      hrtc->Lock = HAL_UNLOCKED;
 8003146:	f880 2020 	strb.w	r2, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 800314a:	f001 fc49 	bl	80049e0 <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 800314e:	2302      	movs	r3, #2
 8003150:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003154:	6823      	ldr	r3, [r4, #0]
 8003156:	22ca      	movs	r2, #202	; 0xca
 8003158:	625a      	str	r2, [r3, #36]	; 0x24
 800315a:	2253      	movs	r2, #83	; 0x53
 800315c:	625a      	str	r2, [r3, #36]	; 0x24
    status = RTC_EnterInitMode(hrtc);
 800315e:	4620      	mov	r0, r4
 8003160:	f7ff ffa4 	bl	80030ac <RTC_EnterInitMode>
    if (status == HAL_OK)
 8003164:	2800      	cmp	r0, #0
 8003166:	d12b      	bne.n	80031c0 <HAL_RTC_Init+0x8c>
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003168:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800316a:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800316c:	689a      	ldr	r2, [r3, #8]
 800316e:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8003172:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003176:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003178:	6862      	ldr	r2, [r4, #4]
 800317a:	6899      	ldr	r1, [r3, #8]
 800317c:	4302      	orrs	r2, r0
 800317e:	69a0      	ldr	r0, [r4, #24]
 8003180:	4302      	orrs	r2, r0
 8003182:	430a      	orrs	r2, r1
 8003184:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003186:	68e2      	ldr	r2, [r4, #12]
 8003188:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800318a:	691a      	ldr	r2, [r3, #16]
 800318c:	68a1      	ldr	r1, [r4, #8]
 800318e:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8003192:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 8003194:	4620      	mov	r0, r4
 8003196:	f7ff ffab 	bl	80030f0 <RTC_ExitInitMode>
      if (status == HAL_OK)
 800319a:	b988      	cbnz	r0, 80031c0 <HAL_RTC_Init+0x8c>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800319c:	6823      	ldr	r3, [r4, #0]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800319e:	6965      	ldr	r5, [r4, #20]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80031a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80031a2:	f022 0203 	bic.w	r2, r2, #3
 80031a6:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80031a8:	69e2      	ldr	r2, [r4, #28]
 80031aa:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80031ac:	432a      	orrs	r2, r5
 80031ae:	430a      	orrs	r2, r1
 80031b0:	64da      	str	r2, [r3, #76]	; 0x4c
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80031b2:	22ff      	movs	r2, #255	; 0xff
 80031b4:	625a      	str	r2, [r3, #36]	; 0x24
          hrtc->State = HAL_RTC_STATE_READY;
 80031b6:	2301      	movs	r3, #1
 80031b8:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
 80031bc:	bd38      	pop	{r3, r4, r5, pc}
  HAL_StatusTypeDef status = HAL_ERROR;
 80031be:	2001      	movs	r0, #1
}
 80031c0:	bd38      	pop	{r3, r4, r5, pc}

080031c2 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 80031c2:	2300      	movs	r3, #0
  uint8_t temp = Value;

  while (temp >= 10U)
 80031c4:	2809      	cmp	r0, #9
 80031c6:	d803      	bhi.n	80031d0 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    temp -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80031c8:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80031cc:	b2c0      	uxtb	r0, r0
 80031ce:	4770      	bx	lr
    temp -= 10U;
 80031d0:	380a      	subs	r0, #10
    bcdhigh++;
 80031d2:	3301      	adds	r3, #1
    temp -= 10U;
 80031d4:	b2c0      	uxtb	r0, r0
 80031d6:	e7f5      	b.n	80031c4 <RTC_ByteToBcd2+0x2>

080031d8 <HAL_RTC_SetTime>:
{
 80031d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 80031da:	f890 3020 	ldrb.w	r3, [r0, #32]
 80031de:	2b01      	cmp	r3, #1
{
 80031e0:	4605      	mov	r5, r0
 80031e2:	460e      	mov	r6, r1
 80031e4:	4617      	mov	r7, r2
 80031e6:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hrtc);
 80031ea:	d052      	beq.n	8003292 <HAL_RTC_SetTime+0xba>
  hrtc->State = HAL_RTC_STATE_BUSY;
 80031ec:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  __HAL_LOCK(hrtc);
 80031f0:	2201      	movs	r2, #1
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031f2:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hrtc);
 80031f4:	f880 2020 	strb.w	r2, [r0, #32]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80031f8:	22ca      	movs	r2, #202	; 0xca
 80031fa:	625a      	str	r2, [r3, #36]	; 0x24
 80031fc:	2253      	movs	r2, #83	; 0x53
 80031fe:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 8003200:	f7ff ff54 	bl	80030ac <RTC_EnterInitMode>
  if (status == HAL_OK)
 8003204:	bb68      	cbnz	r0, 8003262 <HAL_RTC_SetTime+0x8a>
 8003206:	682b      	ldr	r3, [r5, #0]
 8003208:	7830      	ldrb	r0, [r6, #0]
 800320a:	7874      	ldrb	r4, [r6, #1]
 800320c:	78b1      	ldrb	r1, [r6, #2]
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800320e:	689b      	ldr	r3, [r3, #8]
    if (Format == RTC_FORMAT_BIN)
 8003210:	bb97      	cbnz	r7, 8003278 <HAL_RTC_SetTime+0xa0>
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003212:	f013 0340 	ands.w	r3, r3, #64	; 0x40
        sTime->TimeFormat = 0x00U;
 8003216:	bf08      	it	eq
 8003218:	70f3      	strbeq	r3, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800321a:	f7ff ffd2 	bl	80031c2 <RTC_ByteToBcd2>
 800321e:	4602      	mov	r2, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8003220:	4620      	mov	r0, r4
 8003222:	f7ff ffce 	bl	80031c2 <RTC_ByteToBcd2>
 8003226:	4604      	mov	r4, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8003228:	4608      	mov	r0, r1
 800322a:	f7ff ffca 	bl	80031c2 <RTC_ByteToBcd2>
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800322e:	78f3      	ldrb	r3, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003230:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8003234:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8003238:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800323c:	682b      	ldr	r3, [r5, #0]
 800323e:	f000 307f 	and.w	r0, r0, #2139062143	; 0x7f7f7f7f
 8003242:	f020 40fe 	bic.w	r0, r0, #2130706432	; 0x7f000000
 8003246:	6018      	str	r0, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8003248:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800324a:	6930      	ldr	r0, [r6, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 800324c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003250:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003252:	68f2      	ldr	r2, [r6, #12]
 8003254:	6899      	ldr	r1, [r3, #8]
 8003256:	4302      	orrs	r2, r0
 8003258:	430a      	orrs	r2, r1
 800325a:	609a      	str	r2, [r3, #8]
    status = RTC_ExitInitMode(hrtc);
 800325c:	4628      	mov	r0, r5
 800325e:	f7ff ff47 	bl	80030f0 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003262:	682b      	ldr	r3, [r5, #0]
 8003264:	22ff      	movs	r2, #255	; 0xff
 8003266:	625a      	str	r2, [r3, #36]	; 0x24
  if (status == HAL_OK)
 8003268:	b910      	cbnz	r0, 8003270 <HAL_RTC_SetTime+0x98>
    hrtc->State = HAL_RTC_STATE_READY;
 800326a:	2301      	movs	r3, #1
 800326c:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
  __HAL_UNLOCK(hrtc);
 8003270:	2300      	movs	r3, #0
 8003272:	f885 3020 	strb.w	r3, [r5, #32]
  return status;
 8003276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003278:	f013 0340 	ands.w	r3, r3, #64	; 0x40
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800327c:	ea4f 2404 	mov.w	r4, r4, lsl #8
        sTime->TimeFormat = 0x00U;
 8003280:	bf08      	it	eq
 8003282:	70f3      	strbeq	r3, [r6, #3]
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8003284:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8003288:	78f4      	ldrb	r4, [r6, #3]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800328a:	4308      	orrs	r0, r1
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800328c:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8003290:	e7d4      	b.n	800323c <HAL_RTC_SetTime+0x64>
  __HAL_LOCK(hrtc);
 8003292:	4618      	mov	r0, r3
}
 8003294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003296 <HAL_RTC_SetDate>:
{
 8003296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8003298:	f890 3020 	ldrb.w	r3, [r0, #32]
 800329c:	2b01      	cmp	r3, #1
{
 800329e:	4605      	mov	r5, r0
 80032a0:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 80032a4:	d043      	beq.n	800332e <HAL_RTC_SetDate+0x98>
 80032a6:	2301      	movs	r3, #1
 80032a8:	f885 3020 	strb.w	r3, [r5, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80032ac:	f885 0021 	strb.w	r0, [r5, #33]	; 0x21
 80032b0:	784b      	ldrb	r3, [r1, #1]
 80032b2:	78c8      	ldrb	r0, [r1, #3]
 80032b4:	788e      	ldrb	r6, [r1, #2]
 80032b6:	780c      	ldrb	r4, [r1, #0]
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80032b8:	bb92      	cbnz	r2, 8003320 <HAL_RTC_SetDate+0x8a>
 80032ba:	06da      	lsls	r2, r3, #27
 80032bc:	d503      	bpl.n	80032c6 <HAL_RTC_SetDate+0x30>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80032be:	f023 0310 	bic.w	r3, r3, #16
 80032c2:	330a      	adds	r3, #10
 80032c4:	704b      	strb	r3, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80032c6:	f7ff ff7c 	bl	80031c2 <RTC_ByteToBcd2>
 80032ca:	4607      	mov	r7, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80032cc:	7848      	ldrb	r0, [r1, #1]
 80032ce:	f7ff ff78 	bl	80031c2 <RTC_ByteToBcd2>
 80032d2:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80032d4:	4630      	mov	r0, r6
 80032d6:	f7ff ff74 	bl	80031c2 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80032da:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 80032de:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80032e2:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032e6:	682b      	ldr	r3, [r5, #0]
 80032e8:	22ca      	movs	r2, #202	; 0xca
 80032ea:	625a      	str	r2, [r3, #36]	; 0x24
 80032ec:	2253      	movs	r2, #83	; 0x53
 80032ee:	625a      	str	r2, [r3, #36]	; 0x24
  status = RTC_EnterInitMode(hrtc);
 80032f0:	4628      	mov	r0, r5
 80032f2:	f7ff fedb 	bl	80030ac <RTC_EnterInitMode>
  if (status == HAL_OK)
 80032f6:	b940      	cbnz	r0, 800330a <HAL_RTC_SetDate+0x74>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80032f8:	682b      	ldr	r3, [r5, #0]
 80032fa:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 80032fe:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8003302:	605c      	str	r4, [r3, #4]
    status = RTC_ExitInitMode(hrtc);
 8003304:	4628      	mov	r0, r5
 8003306:	f7ff fef3 	bl	80030f0 <RTC_ExitInitMode>
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800330a:	682b      	ldr	r3, [r5, #0]
 800330c:	22ff      	movs	r2, #255	; 0xff
 800330e:	625a      	str	r2, [r3, #36]	; 0x24
  if (status == HAL_OK)
 8003310:	b910      	cbnz	r0, 8003318 <HAL_RTC_SetDate+0x82>
    hrtc->State = HAL_RTC_STATE_READY ;
 8003312:	2301      	movs	r3, #1
 8003314:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
  __HAL_UNLOCK(hrtc);
 8003318:	2300      	movs	r3, #0
 800331a:	f885 3020 	strb.w	r3, [r5, #32]
  return status;
 800331e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003320:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003322:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8003326:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8003328:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 800332c:	e7db      	b.n	80032e6 <HAL_RTC_SetDate+0x50>
}
 800332e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003330 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8003330:	0903      	lsrs	r3, r0, #4
 8003332:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 8003336:	f000 000f 	and.w	r0, r0, #15
 800333a:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 800333e:	b2c0      	uxtb	r0, r0
 8003340:	4770      	bx	lr

08003342 <HAL_RTC_GetTime>:
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003342:	6800      	ldr	r0, [r0, #0]
{
 8003344:	b538      	push	{r3, r4, r5, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8003346:	6903      	ldr	r3, [r0, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003348:	6804      	ldr	r4, [r0, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800334a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800334e:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8003350:	f004 337f 	and.w	r3, r4, #2139062143	; 0x7f7f7f7f
 8003354:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003358:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800335c:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8003360:	f004 047f 	and.w	r4, r4, #127	; 0x7f
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8003364:	0d9b      	lsrs	r3, r3, #22
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8003366:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8003368:	704d      	strb	r5, [r1, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800336a:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800336c:	70cb      	strb	r3, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 800336e:	b952      	cbnz	r2, 8003386 <HAL_RTC_GetTime+0x44>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003370:	f7ff ffde 	bl	8003330 <RTC_Bcd2ToByte>
 8003374:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003376:	4628      	mov	r0, r5
 8003378:	f7ff ffda 	bl	8003330 <RTC_Bcd2ToByte>
 800337c:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800337e:	4620      	mov	r0, r4
 8003380:	f7ff ffd6 	bl	8003330 <RTC_Bcd2ToByte>
 8003384:	7088      	strb	r0, [r1, #2]
}
 8003386:	2000      	movs	r0, #0
 8003388:	bd38      	pop	{r3, r4, r5, pc}

0800338a <HAL_RTC_GetDate>:
{
 800338a:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800338c:	6803      	ldr	r3, [r0, #0]
 800338e:	685c      	ldr	r4, [r3, #4]
 8003390:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
 8003394:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003398:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800339a:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800339e:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80033a2:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80033a6:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80033a8:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 80033aa:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 80033ac:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 80033ae:	b952      	cbnz	r2, 80033c6 <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80033b0:	f7ff ffbe 	bl	8003330 <RTC_Bcd2ToByte>
 80033b4:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80033b6:	4628      	mov	r0, r5
 80033b8:	f7ff ffba 	bl	8003330 <RTC_Bcd2ToByte>
 80033bc:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80033be:	4620      	mov	r0, r4
 80033c0:	f7ff ffb6 	bl	8003330 <RTC_Bcd2ToByte>
 80033c4:	7088      	strb	r0, [r1, #2]
}
 80033c6:	2000      	movs	r0, #0
 80033c8:	bd38      	pop	{r3, r4, r5, pc}

080033ca <HAL_TIM_PeriodElapsedCallback>:
 80033ca:	4770      	bx	lr

080033cc <HAL_TIM_OC_DelayElapsedCallback>:
 80033cc:	4770      	bx	lr

080033ce <HAL_TIM_IC_CaptureCallback>:
 80033ce:	4770      	bx	lr

080033d0 <HAL_TIM_PWM_PulseFinishedCallback>:
 80033d0:	4770      	bx	lr

080033d2 <HAL_TIM_TriggerCallback>:
 80033d2:	4770      	bx	lr

080033d4 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033d4:	6803      	ldr	r3, [r0, #0]
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	0791      	lsls	r1, r2, #30
{
 80033da:	b510      	push	{r4, lr}
 80033dc:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80033de:	d50f      	bpl.n	8003400 <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	0792      	lsls	r2, r2, #30
 80033e4:	d50c      	bpl.n	8003400 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80033e6:	f06f 0202 	mvn.w	r2, #2
 80033ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033ec:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ee:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033f0:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033f2:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033f4:	f000 8085 	beq.w	8003502 <HAL_TIM_IRQHandler+0x12e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033f8:	f7ff ffe9 	bl	80033ce <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033fc:	2300      	movs	r3, #0
 80033fe:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003400:	6823      	ldr	r3, [r4, #0]
 8003402:	691a      	ldr	r2, [r3, #16]
 8003404:	0752      	lsls	r2, r2, #29
 8003406:	d510      	bpl.n	800342a <HAL_TIM_IRQHandler+0x56>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003408:	68da      	ldr	r2, [r3, #12]
 800340a:	0750      	lsls	r0, r2, #29
 800340c:	d50d      	bpl.n	800342a <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800340e:	f06f 0204 	mvn.w	r2, #4
 8003412:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003414:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003416:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003418:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800341c:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800341e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003420:	d075      	beq.n	800350e <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8003422:	f7ff ffd4 	bl	80033ce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003426:	2300      	movs	r3, #0
 8003428:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800342a:	6823      	ldr	r3, [r4, #0]
 800342c:	691a      	ldr	r2, [r3, #16]
 800342e:	0711      	lsls	r1, r2, #28
 8003430:	d50f      	bpl.n	8003452 <HAL_TIM_IRQHandler+0x7e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003432:	68da      	ldr	r2, [r3, #12]
 8003434:	0712      	lsls	r2, r2, #28
 8003436:	d50c      	bpl.n	8003452 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003438:	f06f 0208 	mvn.w	r2, #8
 800343c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800343e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003440:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003442:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003444:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003446:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003448:	d067      	beq.n	800351a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 800344a:	f7ff ffc0 	bl	80033ce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800344e:	2300      	movs	r3, #0
 8003450:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003452:	6823      	ldr	r3, [r4, #0]
 8003454:	691a      	ldr	r2, [r3, #16]
 8003456:	06d0      	lsls	r0, r2, #27
 8003458:	d510      	bpl.n	800347c <HAL_TIM_IRQHandler+0xa8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800345a:	68da      	ldr	r2, [r3, #12]
 800345c:	06d1      	lsls	r1, r2, #27
 800345e:	d50d      	bpl.n	800347c <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003460:	f06f 0210 	mvn.w	r2, #16
 8003464:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003466:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003468:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800346a:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800346e:	7722      	strb	r2, [r4, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003470:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003472:	d058      	beq.n	8003526 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8003474:	f7ff ffab 	bl	80033ce <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003478:	2300      	movs	r3, #0
 800347a:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800347c:	6823      	ldr	r3, [r4, #0]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	07d2      	lsls	r2, r2, #31
 8003482:	d508      	bpl.n	8003496 <HAL_TIM_IRQHandler+0xc2>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003484:	68da      	ldr	r2, [r3, #12]
 8003486:	07d0      	lsls	r0, r2, #31
 8003488:	d505      	bpl.n	8003496 <HAL_TIM_IRQHandler+0xc2>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800348a:	f06f 0201 	mvn.w	r2, #1
 800348e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003490:	4620      	mov	r0, r4
 8003492:	f7ff ff9a 	bl	80033ca <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003496:	6823      	ldr	r3, [r4, #0]
 8003498:	691a      	ldr	r2, [r3, #16]
 800349a:	0611      	lsls	r1, r2, #24
 800349c:	d508      	bpl.n	80034b0 <HAL_TIM_IRQHandler+0xdc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800349e:	68da      	ldr	r2, [r3, #12]
 80034a0:	0612      	lsls	r2, r2, #24
 80034a2:	d505      	bpl.n	80034b0 <HAL_TIM_IRQHandler+0xdc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80034a4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80034a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80034aa:	4620      	mov	r0, r4
 80034ac:	f000 f8ef 	bl	800368e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	05d0      	lsls	r0, r2, #23
 80034b6:	d508      	bpl.n	80034ca <HAL_TIM_IRQHandler+0xf6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	0611      	lsls	r1, r2, #24
 80034bc:	d505      	bpl.n	80034ca <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80034be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80034c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80034c4:	4620      	mov	r0, r4
 80034c6:	f000 f8e3 	bl	8003690 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80034ca:	6823      	ldr	r3, [r4, #0]
 80034cc:	691a      	ldr	r2, [r3, #16]
 80034ce:	0652      	lsls	r2, r2, #25
 80034d0:	d508      	bpl.n	80034e4 <HAL_TIM_IRQHandler+0x110>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80034d2:	68da      	ldr	r2, [r3, #12]
 80034d4:	0650      	lsls	r0, r2, #25
 80034d6:	d505      	bpl.n	80034e4 <HAL_TIM_IRQHandler+0x110>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80034d8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80034dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034de:	4620      	mov	r0, r4
 80034e0:	f7ff ff77 	bl	80033d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	691a      	ldr	r2, [r3, #16]
 80034e8:	0691      	lsls	r1, r2, #26
 80034ea:	d522      	bpl.n	8003532 <HAL_TIM_IRQHandler+0x15e>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80034ec:	68da      	ldr	r2, [r3, #12]
 80034ee:	0692      	lsls	r2, r2, #26
 80034f0:	d51f      	bpl.n	8003532 <HAL_TIM_IRQHandler+0x15e>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034f2:	f06f 0220 	mvn.w	r2, #32
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034f6:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034f8:	611a      	str	r2, [r3, #16]
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80034fe:	f000 b8c5 	b.w	800368c <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003502:	f7ff ff63 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003506:	4620      	mov	r0, r4
 8003508:	f7ff ff62 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800350c:	e776      	b.n	80033fc <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800350e:	f7ff ff5d 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003512:	4620      	mov	r0, r4
 8003514:	f7ff ff5c 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8003518:	e785      	b.n	8003426 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800351a:	f7ff ff57 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800351e:	4620      	mov	r0, r4
 8003520:	f7ff ff56 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8003524:	e793      	b.n	800344e <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003526:	f7ff ff51 	bl	80033cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352a:	4620      	mov	r0, r4
 800352c:	f7ff ff50 	bl	80033d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8003530:	e7a2      	b.n	8003478 <HAL_TIM_IRQHandler+0xa4>
 8003532:	bd10      	pop	{r4, pc}

08003534 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003534:	4a30      	ldr	r2, [pc, #192]	; (80035f8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8003536:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003538:	4290      	cmp	r0, r2
 800353a:	d012      	beq.n	8003562 <TIM_Base_SetConfig+0x2e>
 800353c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003540:	d00f      	beq.n	8003562 <TIM_Base_SetConfig+0x2e>
 8003542:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003546:	4290      	cmp	r0, r2
 8003548:	d00b      	beq.n	8003562 <TIM_Base_SetConfig+0x2e>
 800354a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800354e:	4290      	cmp	r0, r2
 8003550:	d007      	beq.n	8003562 <TIM_Base_SetConfig+0x2e>
 8003552:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003556:	4290      	cmp	r0, r2
 8003558:	d003      	beq.n	8003562 <TIM_Base_SetConfig+0x2e>
 800355a:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800355e:	4290      	cmp	r0, r2
 8003560:	d119      	bne.n	8003596 <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8003562:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003564:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003568:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800356a:	4a23      	ldr	r2, [pc, #140]	; (80035f8 <TIM_Base_SetConfig+0xc4>)
 800356c:	4290      	cmp	r0, r2
 800356e:	d01d      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 8003570:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003574:	d01a      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 8003576:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800357a:	4290      	cmp	r0, r2
 800357c:	d016      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 800357e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003582:	4290      	cmp	r0, r2
 8003584:	d012      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 8003586:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800358a:	4290      	cmp	r0, r2
 800358c:	d00e      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 800358e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8003592:	4290      	cmp	r0, r2
 8003594:	d00a      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 8003596:	4a19      	ldr	r2, [pc, #100]	; (80035fc <TIM_Base_SetConfig+0xc8>)
 8003598:	4290      	cmp	r0, r2
 800359a:	d007      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 800359c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035a0:	4290      	cmp	r0, r2
 80035a2:	d003      	beq.n	80035ac <TIM_Base_SetConfig+0x78>
 80035a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80035a8:	4290      	cmp	r0, r2
 80035aa:	d103      	bne.n	80035b4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035ac:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80035ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035b2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035b4:	694a      	ldr	r2, [r1, #20]
 80035b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80035ba:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 80035bc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035be:	688b      	ldr	r3, [r1, #8]
 80035c0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035c2:	680b      	ldr	r3, [r1, #0]
 80035c4:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035c6:	4b0c      	ldr	r3, [pc, #48]	; (80035f8 <TIM_Base_SetConfig+0xc4>)
 80035c8:	4298      	cmp	r0, r3
 80035ca:	d00f      	beq.n	80035ec <TIM_Base_SetConfig+0xb8>
 80035cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035d0:	4298      	cmp	r0, r3
 80035d2:	d00b      	beq.n	80035ec <TIM_Base_SetConfig+0xb8>
 80035d4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80035d8:	4298      	cmp	r0, r3
 80035da:	d007      	beq.n	80035ec <TIM_Base_SetConfig+0xb8>
 80035dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035e0:	4298      	cmp	r0, r3
 80035e2:	d003      	beq.n	80035ec <TIM_Base_SetConfig+0xb8>
 80035e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80035e8:	4298      	cmp	r0, r3
 80035ea:	d101      	bne.n	80035f0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035ec:	690b      	ldr	r3, [r1, #16]
 80035ee:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035f0:	2301      	movs	r3, #1
 80035f2:	6143      	str	r3, [r0, #20]
 80035f4:	4770      	bx	lr
 80035f6:	bf00      	nop
 80035f8:	40012c00 	.word	0x40012c00
 80035fc:	40014000 	.word	0x40014000

08003600 <HAL_TIM_Base_Init>:
{
 8003600:	b510      	push	{r4, lr}
  if (htim == NULL)
 8003602:	4604      	mov	r4, r0
 8003604:	b1a0      	cbz	r0, 8003630 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003606:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800360a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800360e:	b91b      	cbnz	r3, 8003618 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003610:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003614:	f002 f860 	bl	80056d8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003618:	2302      	movs	r3, #2
 800361a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800361e:	6820      	ldr	r0, [r4, #0]
 8003620:	1d21      	adds	r1, r4, #4
 8003622:	f7ff ff87 	bl	8003534 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003626:	2301      	movs	r3, #1
 8003628:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800362c:	2000      	movs	r0, #0
 800362e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003630:	2001      	movs	r0, #1
}
 8003632:	bd10      	pop	{r4, pc}

08003634 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003634:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003638:	2b01      	cmp	r3, #1
{
 800363a:	b530      	push	{r4, r5, lr}
 800363c:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003640:	d01f      	beq.n	8003682 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003642:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003644:	4d10      	ldr	r5, [pc, #64]	; (8003688 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8003646:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800364a:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 800364c:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 800364e:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003650:	d003      	beq.n	800365a <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8003652:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003656:	42aa      	cmp	r2, r5
 8003658:	d103      	bne.n	8003662 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800365a:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800365c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003660:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003662:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003664:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800366a:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 800366c:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003670:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003672:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003674:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8003676:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8003678:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800367c:	2300      	movs	r3, #0
 800367e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8003682:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003684:	bd30      	pop	{r4, r5, pc}
 8003686:	bf00      	nop
 8003688:	40012c00 	.word	0x40012c00

0800368c <HAL_TIMEx_CommutCallback>:
 800368c:	4770      	bx	lr

0800368e <HAL_TIMEx_BreakCallback>:
 800368e:	4770      	bx	lr

08003690 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003690:	4770      	bx	lr
	...

08003694 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003694:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003696:	69c1      	ldr	r1, [r0, #28]
{
 8003698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800369a:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800369c:	6883      	ldr	r3, [r0, #8]
 800369e:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036a0:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036a2:	4303      	orrs	r3, r0
 80036a4:	6960      	ldr	r0, [r4, #20]
 80036a6:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036a8:	48ba      	ldr	r0, [pc, #744]	; (8003994 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80036aa:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80036ac:	4028      	ands	r0, r5
 80036ae:	4303      	orrs	r3, r0
 80036b0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036b2:	6853      	ldr	r3, [r2, #4]
 80036b4:	68e0      	ldr	r0, [r4, #12]
 80036b6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80036ba:	4303      	orrs	r3, r0
 80036bc:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036be:	4bb6      	ldr	r3, [pc, #728]	; (8003998 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80036c0:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80036c2:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80036c4:	bf1c      	itt	ne
 80036c6:	6a23      	ldrne	r3, [r4, #32]
 80036c8:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80036ca:	6893      	ldr	r3, [r2, #8]
 80036cc:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80036d0:	4303      	orrs	r3, r0
 80036d2:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80036d4:	4bb1      	ldr	r3, [pc, #708]	; (800399c <UART_SetConfig+0x308>)
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d119      	bne.n	800370e <UART_SetConfig+0x7a>
 80036da:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80036de:	4ab0      	ldr	r2, [pc, #704]	; (80039a0 <UART_SetConfig+0x30c>)
 80036e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036e4:	f003 0303 	and.w	r3, r3, #3
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80036e8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80036ec:	5cd3      	ldrb	r3, [r2, r3]
 80036ee:	f040 8138 	bne.w	8003962 <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 80036f2:	2b08      	cmp	r3, #8
 80036f4:	f200 808f 	bhi.w	8003816 <UART_SetConfig+0x182>
 80036f8:	e8df f013 	tbh	[pc, r3, lsl #1]
 80036fc:	00ca011a 	.word	0x00ca011a
 8003700:	008d00f9 	.word	0x008d00f9
 8003704:	008d0114 	.word	0x008d0114
 8003708:	008d008d 	.word	0x008d008d
 800370c:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 800370e:	4ba5      	ldr	r3, [pc, #660]	; (80039a4 <UART_SetConfig+0x310>)
 8003710:	429a      	cmp	r2, r3
 8003712:	d107      	bne.n	8003724 <UART_SetConfig+0x90>
 8003714:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003718:	4aa3      	ldr	r2, [pc, #652]	; (80039a8 <UART_SetConfig+0x314>)
 800371a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800371e:	f003 030c 	and.w	r3, r3, #12
 8003722:	e7e1      	b.n	80036e8 <UART_SetConfig+0x54>
 8003724:	4ba1      	ldr	r3, [pc, #644]	; (80039ac <UART_SetConfig+0x318>)
 8003726:	429a      	cmp	r2, r3
 8003728:	d123      	bne.n	8003772 <UART_SetConfig+0xde>
 800372a:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003732:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003736:	2b10      	cmp	r3, #16
 8003738:	f000 80f1 	beq.w	800391e <UART_SetConfig+0x28a>
 800373c:	d80b      	bhi.n	8003756 <UART_SetConfig+0xc2>
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 80f3 	beq.w	800392a <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003744:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8003748:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800374c:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003750:	f000 80f8 	beq.w	8003944 <UART_SetConfig+0x2b0>
 8003754:	e0a8      	b.n	80038a8 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003756:	2b20      	cmp	r3, #32
 8003758:	f000 80c6 	beq.w	80038e8 <UART_SetConfig+0x254>
 800375c:	2b30      	cmp	r3, #48	; 0x30
 800375e:	d1f1      	bne.n	8003744 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003760:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003764:	f040 80b8 	bne.w	80038d8 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003768:	6860      	ldr	r0, [r4, #4]
 800376a:	0843      	lsrs	r3, r0, #1
 800376c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003770:	e0c3      	b.n	80038fa <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003772:	4b8f      	ldr	r3, [pc, #572]	; (80039b0 <UART_SetConfig+0x31c>)
 8003774:	429a      	cmp	r2, r3
 8003776:	d11e      	bne.n	80037b6 <UART_SetConfig+0x122>
 8003778:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 800377c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003780:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003784:	2b40      	cmp	r3, #64	; 0x40
 8003786:	f000 80bb 	beq.w	8003900 <UART_SetConfig+0x26c>
 800378a:	d80a      	bhi.n	80037a2 <UART_SetConfig+0x10e>
 800378c:	b97b      	cbnz	r3, 80037ae <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800378e:	4b82      	ldr	r3, [pc, #520]	; (8003998 <UART_SetConfig+0x304>)
 8003790:	429a      	cmp	r2, r3
 8003792:	f040 80ca 	bne.w	800392a <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003796:	f7ff f959 	bl	8002a4c <HAL_RCC_GetPCLK1Freq>
        break;
 800379a:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 800379c:	bbb0      	cbnz	r0, 800380c <UART_SetConfig+0x178>
 800379e:	4602      	mov	r2, r0
 80037a0:	e03a      	b.n	8003818 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037a2:	2b80      	cmp	r3, #128	; 0x80
 80037a4:	f000 809d 	beq.w	80038e2 <UART_SetConfig+0x24e>
 80037a8:	2bc0      	cmp	r3, #192	; 0xc0
 80037aa:	f000 80b0 	beq.w	800390e <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80037ae:	4b7a      	ldr	r3, [pc, #488]	; (8003998 <UART_SetConfig+0x304>)
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d1c7      	bne.n	8003744 <UART_SetConfig+0xb0>
 80037b4:	e02f      	b.n	8003816 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037b6:	4b7f      	ldr	r3, [pc, #508]	; (80039b4 <UART_SetConfig+0x320>)
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d111      	bne.n	80037e0 <UART_SetConfig+0x14c>
 80037bc:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80037c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037cc:	f000 8098 	beq.w	8003900 <UART_SetConfig+0x26c>
 80037d0:	d9dc      	bls.n	800378c <UART_SetConfig+0xf8>
 80037d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037d6:	f000 8084 	beq.w	80038e2 <UART_SetConfig+0x24e>
 80037da:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037de:	e7e4      	b.n	80037aa <UART_SetConfig+0x116>
 80037e0:	4b6d      	ldr	r3, [pc, #436]	; (8003998 <UART_SetConfig+0x304>)
 80037e2:	429a      	cmp	r2, r3
 80037e4:	d1ae      	bne.n	8003744 <UART_SetConfig+0xb0>
 80037e6:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80037ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80037f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037f6:	f000 8083 	beq.w	8003900 <UART_SetConfig+0x26c>
 80037fa:	d9c7      	bls.n	800378c <UART_SetConfig+0xf8>
 80037fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003800:	d06f      	beq.n	80038e2 <UART_SetConfig+0x24e>
 8003802:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003806:	e7d0      	b.n	80037aa <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003808:	486b      	ldr	r0, [pc, #428]	; (80039b8 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 800380a:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800380c:	6862      	ldr	r2, [r4, #4]
 800380e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 8003812:	4281      	cmp	r1, r0
 8003814:	d905      	bls.n	8003822 <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8003816:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003818:	2300      	movs	r3, #0
 800381a:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 800381c:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800381e:	4610      	mov	r0, r2
 8003820:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003822:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003826:	d8f6      	bhi.n	8003816 <UART_SetConfig+0x182>
        switch (clocksource)
 8003828:	2b08      	cmp	r3, #8
 800382a:	d82e      	bhi.n	800388a <UART_SetConfig+0x1f6>
 800382c:	e8df f003 	tbb	[pc, r3]
 8003830:	2d1c2d05 	.word	0x2d1c2d05
 8003834:	2d2d2d24 	.word	0x2d2d2d24
 8003838:	27          	.byte	0x27
 8003839:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800383a:	f7ff f907 	bl	8002a4c <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800383e:	6862      	ldr	r2, [r4, #4]
 8003840:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003844:	0856      	lsrs	r6, r2, #1
 8003846:	2700      	movs	r7, #0
 8003848:	fbe1 6700 	umlal	r6, r7, r1, r0
 800384c:	2300      	movs	r3, #0
 800384e:	4630      	mov	r0, r6
 8003850:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003852:	f7fd f987 	bl	8000b64 <__aeabi_uldivmod>
            break;
 8003856:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003858:	4b58      	ldr	r3, [pc, #352]	; (80039bc <UART_SetConfig+0x328>)
 800385a:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800385e:	4299      	cmp	r1, r3
 8003860:	d8d9      	bhi.n	8003816 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 8003862:	6823      	ldr	r3, [r4, #0]
 8003864:	60d8      	str	r0, [r3, #12]
 8003866:	e7d7      	b.n	8003818 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003868:	4855      	ldr	r0, [pc, #340]	; (80039c0 <UART_SetConfig+0x32c>)
 800386a:	0855      	lsrs	r5, r2, #1
 800386c:	2300      	movs	r3, #0
 800386e:	2100      	movs	r1, #0
 8003870:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8003872:	f141 0100 	adc.w	r1, r1, #0
 8003876:	e7ec      	b.n	8003852 <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003878:	f7fe fda2 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 800387c:	e7df      	b.n	800383e <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800387e:	0850      	lsrs	r0, r2, #1
 8003880:	2100      	movs	r1, #0
 8003882:	2300      	movs	r3, #0
 8003884:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003888:	e7f3      	b.n	8003872 <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 800388a:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 800388c:	2000      	movs	r0, #0
 800388e:	e7e3      	b.n	8003858 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003890:	f7ff f8ee 	bl	8002a70 <HAL_RCC_GetPCLK2Freq>
 8003894:	e04e      	b.n	8003934 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003896:	f7ff f8d9 	bl	8002a4c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800389a:	6862      	ldr	r2, [r4, #4]
 800389c:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80038a0:	fbb3 f3f2 	udiv	r3, r3, r2
 80038a4:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80038a6:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80038a8:	f1a3 0010 	sub.w	r0, r3, #16
 80038ac:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80038b0:	4288      	cmp	r0, r1
 80038b2:	d8b0      	bhi.n	8003816 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80038b4:	6821      	ldr	r1, [r4, #0]
 80038b6:	60cb      	str	r3, [r1, #12]
 80038b8:	e7ae      	b.n	8003818 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80038ba:	f7ff f8d9 	bl	8002a70 <HAL_RCC_GetPCLK2Freq>
 80038be:	e7ec      	b.n	800389a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80038c0:	6860      	ldr	r0, [r4, #4]
 80038c2:	0843      	lsrs	r3, r0, #1
 80038c4:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80038c8:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80038cc:	fbb3 f3f0 	udiv	r3, r3, r0
 80038d0:	e7e8      	b.n	80038a4 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80038d2:	f7fe fd75 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 80038d6:	e7e0      	b.n	800389a <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80038d8:	6860      	ldr	r0, [r4, #4]
 80038da:	0843      	lsrs	r3, r0, #1
 80038dc:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80038e0:	e7f4      	b.n	80038cc <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 80038e2:	4b2d      	ldr	r3, [pc, #180]	; (8003998 <UART_SetConfig+0x304>)
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d08f      	beq.n	8003808 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038e8:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80038ec:	d1e8      	bne.n	80038c0 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80038ee:	6860      	ldr	r0, [r4, #4]
 80038f0:	0843      	lsrs	r3, r0, #1
 80038f2:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80038f6:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80038fa:	fbb3 f3f0 	udiv	r3, r3, r0
 80038fe:	e01f      	b.n	8003940 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003900:	4b25      	ldr	r3, [pc, #148]	; (8003998 <UART_SetConfig+0x304>)
 8003902:	429a      	cmp	r2, r3
 8003904:	d10b      	bne.n	800391e <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003906:	f7fe fd5b 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
        break;
 800390a:	2304      	movs	r3, #4
 800390c:	e746      	b.n	800379c <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 800390e:	4b22      	ldr	r3, [pc, #136]	; (8003998 <UART_SetConfig+0x304>)
 8003910:	429a      	cmp	r2, r3
 8003912:	f47f af25 	bne.w	8003760 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003916:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 800391a:	2308      	movs	r3, #8
 800391c:	e776      	b.n	800380c <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800391e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003922:	d1d6      	bne.n	80038d2 <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003924:	f7fe fd4c 	bl	80023c0 <HAL_RCC_GetSysClockFreq>
 8003928:	e004      	b.n	8003934 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800392a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800392e:	d1b2      	bne.n	8003896 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003930:	f7ff f88c 	bl	8002a4c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003934:	6861      	ldr	r1, [r4, #4]
 8003936:	084a      	lsrs	r2, r1, #1
 8003938:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 800393c:	fbb3 f3f1 	udiv	r3, r3, r1
 8003940:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003942:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003944:	f1a3 0010 	sub.w	r0, r3, #16
 8003948:	f64f 71ef 	movw	r1, #65519	; 0xffef
 800394c:	4288      	cmp	r0, r1
 800394e:	f63f af62 	bhi.w	8003816 <UART_SetConfig+0x182>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003952:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003956:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003958:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 800395c:	430b      	orrs	r3, r1
 800395e:	60c3      	str	r3, [r0, #12]
 8003960:	e75a      	b.n	8003818 <UART_SetConfig+0x184>
    switch (clocksource)
 8003962:	2b08      	cmp	r3, #8
 8003964:	f63f af57 	bhi.w	8003816 <UART_SetConfig+0x182>
 8003968:	a201      	add	r2, pc, #4	; (adr r2, 8003970 <UART_SetConfig+0x2dc>)
 800396a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800396e:	bf00      	nop
 8003970:	08003897 	.word	0x08003897
 8003974:	080038bb 	.word	0x080038bb
 8003978:	080038c1 	.word	0x080038c1
 800397c:	08003817 	.word	0x08003817
 8003980:	080038d3 	.word	0x080038d3
 8003984:	08003817 	.word	0x08003817
 8003988:	08003817 	.word	0x08003817
 800398c:	08003817 	.word	0x08003817
 8003990:	080038d9 	.word	0x080038d9
 8003994:	efff69f3 	.word	0xefff69f3
 8003998:	40008000 	.word	0x40008000
 800399c:	40013800 	.word	0x40013800
 80039a0:	08006d40 	.word	0x08006d40
 80039a4:	40004400 	.word	0x40004400
 80039a8:	08006d44 	.word	0x08006d44
 80039ac:	40004800 	.word	0x40004800
 80039b0:	40004c00 	.word	0x40004c00
 80039b4:	40005000 	.word	0x40005000
 80039b8:	00f42400 	.word	0x00f42400
 80039bc:	000ffcff 	.word	0x000ffcff
 80039c0:	f4240000 	.word	0xf4240000

080039c4 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039c4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80039c6:	07da      	lsls	r2, r3, #31
{
 80039c8:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039ca:	d506      	bpl.n	80039da <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039cc:	6801      	ldr	r1, [r0, #0]
 80039ce:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80039d0:	684a      	ldr	r2, [r1, #4]
 80039d2:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80039d6:	4322      	orrs	r2, r4
 80039d8:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039da:	079c      	lsls	r4, r3, #30
 80039dc:	d506      	bpl.n	80039ec <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039de:	6801      	ldr	r1, [r0, #0]
 80039e0:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80039e2:	684a      	ldr	r2, [r1, #4]
 80039e4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80039e8:	4322      	orrs	r2, r4
 80039ea:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80039ec:	0759      	lsls	r1, r3, #29
 80039ee:	d506      	bpl.n	80039fe <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80039f0:	6801      	ldr	r1, [r0, #0]
 80039f2:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80039f4:	684a      	ldr	r2, [r1, #4]
 80039f6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80039fa:	4322      	orrs	r2, r4
 80039fc:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039fe:	071a      	lsls	r2, r3, #28
 8003a00:	d506      	bpl.n	8003a10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a02:	6801      	ldr	r1, [r0, #0]
 8003a04:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003a06:	684a      	ldr	r2, [r1, #4]
 8003a08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a0c:	4322      	orrs	r2, r4
 8003a0e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a10:	06dc      	lsls	r4, r3, #27
 8003a12:	d506      	bpl.n	8003a22 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a14:	6801      	ldr	r1, [r0, #0]
 8003a16:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003a18:	688a      	ldr	r2, [r1, #8]
 8003a1a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a1e:	4322      	orrs	r2, r4
 8003a20:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a22:	0699      	lsls	r1, r3, #26
 8003a24:	d506      	bpl.n	8003a34 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a26:	6801      	ldr	r1, [r0, #0]
 8003a28:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003a2a:	688a      	ldr	r2, [r1, #8]
 8003a2c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a30:	4322      	orrs	r2, r4
 8003a32:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a34:	065a      	lsls	r2, r3, #25
 8003a36:	d50f      	bpl.n	8003a58 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a38:	6801      	ldr	r1, [r0, #0]
 8003a3a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003a3c:	684a      	ldr	r2, [r1, #4]
 8003a3e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003a42:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a44:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a48:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a4a:	d105      	bne.n	8003a58 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a4c:	684a      	ldr	r2, [r1, #4]
 8003a4e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003a50:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003a54:	4322      	orrs	r2, r4
 8003a56:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a58:	061b      	lsls	r3, r3, #24
 8003a5a:	d506      	bpl.n	8003a6a <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a5c:	6802      	ldr	r2, [r0, #0]
 8003a5e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003a60:	6853      	ldr	r3, [r2, #4]
 8003a62:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003a66:	430b      	orrs	r3, r1
 8003a68:	6053      	str	r3, [r2, #4]
 8003a6a:	bd10      	pop	{r4, pc}

08003a6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003a6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a70:	9d06      	ldr	r5, [sp, #24]
 8003a72:	4604      	mov	r4, r0
 8003a74:	460f      	mov	r7, r1
 8003a76:	4616      	mov	r6, r2
 8003a78:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a7a:	6821      	ldr	r1, [r4, #0]
 8003a7c:	69ca      	ldr	r2, [r1, #28]
 8003a7e:	ea37 0302 	bics.w	r3, r7, r2
 8003a82:	bf0c      	ite	eq
 8003a84:	2201      	moveq	r2, #1
 8003a86:	2200      	movne	r2, #0
 8003a88:	42b2      	cmp	r2, r6
 8003a8a:	d002      	beq.n	8003a92 <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003a8c:	2000      	movs	r0, #0
}
 8003a8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003a92:	1c6b      	adds	r3, r5, #1
 8003a94:	d0f2      	beq.n	8003a7c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a96:	f7fd fa71 	bl	8000f7c <HAL_GetTick>
 8003a9a:	eba0 0008 	sub.w	r0, r0, r8
 8003a9e:	4285      	cmp	r5, r0
 8003aa0:	d301      	bcc.n	8003aa6 <UART_WaitOnFlagUntilTimeout+0x3a>
 8003aa2:	2d00      	cmp	r5, #0
 8003aa4:	d1e9      	bne.n	8003a7a <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003aa6:	6823      	ldr	r3, [r4, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003aae:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ab0:	689a      	ldr	r2, [r3, #8]
 8003ab2:	f022 0201 	bic.w	r2, r2, #1
 8003ab6:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003ab8:	2320      	movs	r3, #32
 8003aba:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003abc:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 8003abe:	2300      	movs	r3, #0
 8003ac0:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003ac4:	2003      	movs	r0, #3
 8003ac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003aca <HAL_UART_Transmit>:
{
 8003aca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003ace:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003ad0:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003ad2:	2b20      	cmp	r3, #32
{
 8003ad4:	4604      	mov	r4, r0
 8003ad6:	460e      	mov	r6, r1
 8003ad8:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003ada:	d14b      	bne.n	8003b74 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003adc:	2900      	cmp	r1, #0
 8003ade:	d047      	beq.n	8003b70 <HAL_UART_Transmit+0xa6>
 8003ae0:	2a00      	cmp	r2, #0
 8003ae2:	d045      	beq.n	8003b70 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8003ae4:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d043      	beq.n	8003b74 <HAL_UART_Transmit+0xaa>
 8003aec:	2301      	movs	r3, #1
 8003aee:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af2:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003af4:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af6:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003af8:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8003afa:	f7fd fa3f 	bl	8000f7c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003afe:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8003b00:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003b08:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 8003b0a:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b0e:	d103      	bne.n	8003b18 <HAL_UART_Transmit+0x4e>
 8003b10:	6923      	ldr	r3, [r4, #16]
 8003b12:	b90b      	cbnz	r3, 8003b18 <HAL_UART_Transmit+0x4e>
 8003b14:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8003b16:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8003b18:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b1c:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8003b20:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b22:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 8003b24:	b94a      	cbnz	r2, 8003b3a <HAL_UART_Transmit+0x70>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b26:	2140      	movs	r1, #64	; 0x40
 8003b28:	4620      	mov	r0, r4
 8003b2a:	f7ff ff9f 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 8003b2e:	b950      	cbnz	r0, 8003b46 <HAL_UART_Transmit+0x7c>
    huart->gState = HAL_UART_STATE_READY;
 8003b30:	2320      	movs	r3, #32
 8003b32:	6763      	str	r3, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 8003b34:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8003b38:	e006      	b.n	8003b48 <HAL_UART_Transmit+0x7e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	2180      	movs	r1, #128	; 0x80
 8003b3e:	4620      	mov	r0, r4
 8003b40:	f7ff ff94 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 8003b44:	b118      	cbz	r0, 8003b4e <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 8003b46:	2003      	movs	r0, #3
}
 8003b48:	b003      	add	sp, #12
 8003b4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b4e:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003b50:	b95e      	cbnz	r6, 8003b6a <HAL_UART_Transmit+0xa0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b52:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003b56:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b5a:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003b5c:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003b60:	3b01      	subs	r3, #1
 8003b62:	b29b      	uxth	r3, r3
 8003b64:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003b68:	e7d6      	b.n	8003b18 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b6a:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003b6e:	e7f4      	b.n	8003b5a <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003b70:	2001      	movs	r0, #1
 8003b72:	e7e9      	b.n	8003b48 <HAL_UART_Transmit+0x7e>
    return HAL_BUSY;
 8003b74:	2002      	movs	r0, #2
 8003b76:	e7e7      	b.n	8003b48 <HAL_UART_Transmit+0x7e>

08003b78 <UART_CheckIdleState>:
{
 8003b78:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003b7a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b7c:	2600      	movs	r6, #0
 8003b7e:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8003b80:	f7fd f9fc 	bl	8000f7c <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b84:	6823      	ldr	r3, [r4, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003b8a:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b8c:	d415      	bmi.n	8003bba <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	075b      	lsls	r3, r3, #29
 8003b94:	d50a      	bpl.n	8003bac <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b96:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b9a:	9300      	str	r3, [sp, #0]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	462b      	mov	r3, r5
 8003ba0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003ba4:	4620      	mov	r0, r4
 8003ba6:	f7ff ff61 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 8003baa:	b990      	cbnz	r0, 8003bd2 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8003bac:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003bae:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003bb0:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 8003bb2:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003bb6:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8003bb8:	e00c      	b.n	8003bd4 <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	4632      	mov	r2, r6
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003bc8:	4620      	mov	r0, r4
 8003bca:	f7ff ff4f 	bl	8003a6c <UART_WaitOnFlagUntilTimeout>
 8003bce:	2800      	cmp	r0, #0
 8003bd0:	d0dd      	beq.n	8003b8e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003bd2:	2003      	movs	r0, #3
}
 8003bd4:	b002      	add	sp, #8
 8003bd6:	bd70      	pop	{r4, r5, r6, pc}

08003bd8 <HAL_UART_Init>:
{
 8003bd8:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003bda:	4604      	mov	r4, r0
 8003bdc:	b340      	cbz	r0, 8003c30 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003bde:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8003be0:	b91b      	cbnz	r3, 8003bea <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8003be2:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003be6:	f001 fdb3 	bl	8005750 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003bea:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003bec:	2324      	movs	r3, #36	; 0x24
 8003bee:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003bf0:	6813      	ldr	r3, [r2, #0]
 8003bf2:	f023 0301 	bic.w	r3, r3, #1
 8003bf6:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003bf8:	4620      	mov	r0, r4
 8003bfa:	f7ff fd4b 	bl	8003694 <UART_SetConfig>
 8003bfe:	2801      	cmp	r0, #1
 8003c00:	d016      	beq.n	8003c30 <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003c04:	b113      	cbz	r3, 8003c0c <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 8003c06:	4620      	mov	r0, r4
 8003c08:	f7ff fedc 	bl	80039c4 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c0c:	6823      	ldr	r3, [r4, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c14:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c16:	689a      	ldr	r2, [r3, #8]
 8003c18:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c1c:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003c24:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003c26:	601a      	str	r2, [r3, #0]
}
 8003c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003c2c:	f7ff bfa4 	b.w	8003b78 <UART_CheckIdleState>
}
 8003c30:	2001      	movs	r0, #1
 8003c32:	bd10      	pop	{r4, pc}

08003c34 <MX_DFSDM1_Init>:

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8003c34:	4822      	ldr	r0, [pc, #136]	; (8003cc0 <MX_DFSDM1_Init+0x8c>)
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8003c36:	2200      	movs	r2, #0
{
 8003c38:	b508      	push	{r3, lr}
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8003c3a:	6042      	str	r2, [r0, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter0.Init.InjectedParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8003c3c:	60c2      	str	r2, [r0, #12]
  hdfsdm1_filter0.Init.InjectedParam.ScanMode = ENABLE;
  hdfsdm1_filter0.Init.InjectedParam.DmaMode = DISABLE;
 8003c3e:	7442      	strb	r2, [r0, #17]
  hdfsdm1_filter0.Init.InjectedParam.ExtTrigger = DFSDM_FILTER_EXT_TRIG_TIM1_TRGO;
 8003c40:	6142      	str	r2, [r0, #20]
  hdfsdm1_filter0.Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_RISING_EDGE;
 8003c42:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8003c46:	4b1f      	ldr	r3, [pc, #124]	; (8003cc4 <MX_DFSDM1_Init+0x90>)
  hdfsdm1_filter0.Init.InjectedParam.ExtTriggerEdge = DFSDM_FILTER_EXT_TRIG_RISING_EDGE;
 8003c48:	6182      	str	r2, [r0, #24]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8003c4a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8003c4e:	6003      	str	r3, [r0, #0]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8003c50:	61c2      	str	r2, [r0, #28]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8003c52:	2301      	movs	r3, #1
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 8003c54:	2240      	movs	r2, #64	; 0x40
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8003c56:	7203      	strb	r3, [r0, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8003c58:	7243      	strb	r3, [r0, #9]
  hdfsdm1_filter0.Init.InjectedParam.ScanMode = ENABLE;
 8003c5a:	7403      	strb	r3, [r0, #16]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 64;
 8003c5c:	6202      	str	r2, [r0, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8003c5e:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8003c60:	f7fd fade 	bl	8001220 <HAL_DFSDM_FilterInit>
 8003c64:	b108      	cbz	r0, 8003c6a <MX_DFSDM1_Init+0x36>
  {
    Error_Handler();
 8003c66:	f000 faa9 	bl	80041bc <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8003c6a:	4817      	ldr	r0, [pc, #92]	; (8003cc8 <MX_DFSDM1_Init+0x94>)
 8003c6c:	4b17      	ldr	r3, [pc, #92]	; (8003ccc <MX_DFSDM1_Init+0x98>)
 8003c6e:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8003c70:	2301      	movs	r3, #1
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel2.Init.OutputClock.Divider = 4;
 8003c72:	2204      	movs	r2, #4
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8003c74:	7103      	strb	r3, [r0, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003c76:	2300      	movs	r3, #0
 8003c78:	6083      	str	r3, [r0, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 4;
 8003c7a:	60c2      	str	r2, [r0, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003c7c:	6103      	str	r3, [r0, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8003c7e:	6143      	str	r3, [r0, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8003c80:	6183      	str	r3, [r0, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003c82:	61c3      	str	r3, [r0, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003c84:	6202      	str	r2, [r0, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003c86:	6243      	str	r3, [r0, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 10;
 8003c88:	220a      	movs	r2, #10
  hdfsdm1_channel2.Init.Offset = 0;
 8003c8a:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x02;
 8003c8c:	2302      	movs	r3, #2
  hdfsdm1_channel2.Init.Awd.Oversampling = 10;
 8003c8e:	6282      	str	r2, [r0, #40]	; 0x28
  hdfsdm1_channel2.Init.RightBitShift = 0x02;
 8003c90:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8003c92:	f7fd fa4f 	bl	8001134 <HAL_DFSDM_ChannelInit>
 8003c96:	b108      	cbz	r0, 8003c9c <MX_DFSDM1_Init+0x68>
  {
    Error_Handler();
 8003c98:	f000 fa90 	bl	80041bc <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	490c      	ldr	r1, [pc, #48]	; (8003cd0 <MX_DFSDM1_Init+0x9c>)
 8003ca0:	4807      	ldr	r0, [pc, #28]	; (8003cc0 <MX_DFSDM1_Init+0x8c>)
 8003ca2:	f7fd fb2f 	bl	8001304 <HAL_DFSDM_FilterConfigRegChannel>
 8003ca6:	b108      	cbz	r0, 8003cac <MX_DFSDM1_Init+0x78>
  {
    Error_Handler();
 8003ca8:	f000 fa88 	bl	80041bc <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigInjChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2) != HAL_OK)
 8003cac:	4908      	ldr	r1, [pc, #32]	; (8003cd0 <MX_DFSDM1_Init+0x9c>)
 8003cae:	4804      	ldr	r0, [pc, #16]	; (8003cc0 <MX_DFSDM1_Init+0x8c>)
 8003cb0:	f7fd fb45 	bl	800133e <HAL_DFSDM_FilterConfigInjChannel>
 8003cb4:	b118      	cbz	r0, 8003cbe <MX_DFSDM1_Init+0x8a>
  {
    Error_Handler();
  }

}
 8003cb6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003cba:	f000 ba7f 	b.w	80041bc <Error_Handler>
 8003cbe:	bd08      	pop	{r3, pc}
 8003cc0:	20000164 	.word	0x20000164
 8003cc4:	40016100 	.word	0x40016100
 8003cc8:	20000200 	.word	0x20000200
 8003ccc:	40016040 	.word	0x40016040
 8003cd0:	00020004 	.word	0x00020004

08003cd4 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8003cd4:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 8003cd6:	4c2d      	ldr	r4, [pc, #180]	; (8003d8c <HAL_DFSDM_FilterMspInit+0xb8>)
{
 8003cd8:	b089      	sub	sp, #36	; 0x24
 8003cda:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cdc:	2214      	movs	r2, #20
 8003cde:	2100      	movs	r1, #0
 8003ce0:	a803      	add	r0, sp, #12
 8003ce2:	f001 fdfc 	bl	80058de <memset>
  if(DFSDM1_Init == 0)
 8003ce6:	6823      	ldr	r3, [r4, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d129      	bne.n	8003d40 <HAL_DFSDM_FilterMspInit+0x6c>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003cec:	4a28      	ldr	r2, [pc, #160]	; (8003d90 <HAL_DFSDM_FilterMspInit+0xbc>)
 8003cee:	6813      	ldr	r3, [r2, #0]
 8003cf0:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003cf2:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003cf4:	6013      	str	r3, [r2, #0]
 8003cf6:	4b27      	ldr	r3, [pc, #156]	; (8003d94 <HAL_DFSDM_FilterMspInit+0xc0>)
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003cf8:	d108      	bne.n	8003d0c <HAL_DFSDM_FilterMspInit+0x38>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003cfa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003cfc:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003d00:	661a      	str	r2, [r3, #96]	; 0x60
 8003d02:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003d04:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003d08:	9201      	str	r2, [sp, #4]
 8003d0a:	9a01      	ldr	r2, [sp, #4]
    }
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d0e:	4822      	ldr	r0, [pc, #136]	; (8003d98 <HAL_DFSDM_FilterMspInit+0xc4>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d10:	f042 0210 	orr.w	r2, r2, #16
 8003d14:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d18:	f003 0310 	and.w	r3, r3, #16
 8003d1c:	9302      	str	r3, [sp, #8]
 8003d1e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003d20:	f44f 7320 	mov.w	r3, #640	; 0x280
 8003d24:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d26:	2302      	movs	r3, #2
 8003d28:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003d2a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d2c:	2303      	movs	r3, #3
 8003d2e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d30:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003d32:	2306      	movs	r3, #6
 8003d34:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003d36:	f7fd fd47 	bl	80017c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003d3a:	6823      	ldr	r3, [r4, #0]
 8003d3c:	3301      	adds	r3, #1
 8003d3e:	6023      	str	r3, [r4, #0]
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 8003d40:	682a      	ldr	r2, [r5, #0]
 8003d42:	4b16      	ldr	r3, [pc, #88]	; (8003d9c <HAL_DFSDM_FilterMspInit+0xc8>)
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d11e      	bne.n	8003d86 <HAL_DFSDM_FilterMspInit+0xb2>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003d48:	4c15      	ldr	r4, [pc, #84]	; (8003da0 <HAL_DFSDM_FilterMspInit+0xcc>)
 8003d4a:	f503 431f 	add.w	r3, r3, #40704	; 0x9f00
 8003d4e:	3344      	adds	r3, #68	; 0x44
 8003d50:	6023      	str	r3, [r4, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8003d52:	2300      	movs	r3, #0
 8003d54:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d56:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d58:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8003d5a:	2380      	movs	r3, #128	; 0x80
 8003d5c:	6123      	str	r3, [r4, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003d5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d62:	6163      	str	r3, [r4, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003d64:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003d68:	61a3      	str	r3, [r4, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8003d6a:	2320      	movs	r3, #32
 8003d6c:	61e3      	str	r3, [r4, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8003d6e:	4620      	mov	r0, r4
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 8003d70:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d74:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8003d76:	f7fd fc17 	bl	80015a8 <HAL_DMA_Init>
 8003d7a:	b108      	cbz	r0, 8003d80 <HAL_DFSDM_FilterMspInit+0xac>
    {
      Error_Handler();
 8003d7c:	f000 fa1e 	bl	80041bc <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8003d80:	62a5      	str	r5, [r4, #40]	; 0x28
 8003d82:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 8003d84:	62ac      	str	r4, [r5, #40]	; 0x28
  }

}
 8003d86:	b009      	add	sp, #36	; 0x24
 8003d88:	bd30      	pop	{r4, r5, pc}
 8003d8a:	bf00      	nop
 8003d8c:	20000134 	.word	0x20000134
 8003d90:	20000138 	.word	0x20000138
 8003d94:	40021000 	.word	0x40021000
 8003d98:	48001000 	.word	0x48001000
 8003d9c:	40016100 	.word	0x40016100
 8003da0:	200001b8 	.word	0x200001b8

08003da4 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8003da4:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 8003da6:	4c1f      	ldr	r4, [pc, #124]	; (8003e24 <HAL_DFSDM_ChannelMspInit+0x80>)
{
 8003da8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003daa:	2214      	movs	r2, #20
 8003dac:	2100      	movs	r1, #0
 8003dae:	a803      	add	r0, sp, #12
 8003db0:	f001 fd95 	bl	80058de <memset>
  if(DFSDM1_Init == 0)
 8003db4:	6823      	ldr	r3, [r4, #0]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d131      	bne.n	8003e1e <HAL_DFSDM_ChannelMspInit+0x7a>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003dba:	4a1b      	ldr	r2, [pc, #108]	; (8003e28 <HAL_DFSDM_ChannelMspInit+0x84>)
 8003dbc:	6813      	ldr	r3, [r2, #0]
 8003dbe:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003dc0:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	4b19      	ldr	r3, [pc, #100]	; (8003e2c <HAL_DFSDM_ChannelMspInit+0x88>)
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003dc6:	d108      	bne.n	8003dda <HAL_DFSDM_ChannelMspInit+0x36>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003dc8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003dca:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003dce:	661a      	str	r2, [r3, #96]	; 0x60
 8003dd0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003dd2:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003dd6:	9201      	str	r2, [sp, #4]
 8003dd8:	9a01      	ldr	r2, [sp, #4]
    }
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003dda:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003ddc:	4814      	ldr	r0, [pc, #80]	; (8003e30 <HAL_DFSDM_ChannelMspInit+0x8c>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003dde:	f042 0210 	orr.w	r2, r2, #16
 8003de2:	64da      	str	r2, [r3, #76]	; 0x4c
 8003de4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de6:	f003 0310 	and.w	r3, r3, #16
 8003dea:	9302      	str	r3, [sp, #8]
 8003dec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8003dee:	f44f 7320 	mov.w	r3, #640	; 0x280
 8003df2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003df4:	2302      	movs	r3, #2
 8003df6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003df8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003dfe:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003e00:	2306      	movs	r3, #6
 8003e02:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003e04:	f7fd fce0 	bl	80017c8 <HAL_GPIO_Init>

    /* DFSDM1 interrupt Init */
    HAL_NVIC_SetPriority(DFSDM1_FLT0_IRQn, 0, 0);
 8003e08:	2200      	movs	r2, #0
 8003e0a:	4611      	mov	r1, r2
 8003e0c:	203d      	movs	r0, #61	; 0x3d
 8003e0e:	f7fd f8e1 	bl	8000fd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DFSDM1_FLT0_IRQn);
 8003e12:	203d      	movs	r0, #61	; 0x3d
 8003e14:	f7fd f912 	bl	800103c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003e18:	6823      	ldr	r3, [r4, #0]
 8003e1a:	3301      	adds	r3, #1
 8003e1c:	6023      	str	r3, [r4, #0]
  }
}
 8003e1e:	b008      	add	sp, #32
 8003e20:	bd10      	pop	{r4, pc}
 8003e22:	bf00      	nop
 8003e24:	20000134 	.word	0x20000134
 8003e28:	20000138 	.word	0x20000138
 8003e2c:	40021000 	.word	0x40021000
 8003e30:	48001000 	.word	0x48001000

08003e34 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e34:	4b12      	ldr	r3, [pc, #72]	; (8003e80 <MX_DMA_Init+0x4c>)
{
 8003e36:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e38:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e3a:	f042 0201 	orr.w	r2, r2, #1
 8003e3e:	649a      	str	r2, [r3, #72]	; 0x48
 8003e40:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003e42:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e44:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003e48:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e4a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003e4c:	200e      	movs	r0, #14
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003e4e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003e50:	f7fd f8c0 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003e54:	200e      	movs	r0, #14
 8003e56:	f7fd f8f1 	bl	800103c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	4611      	mov	r1, r2
 8003e5e:	2010      	movs	r0, #16
 8003e60:	f7fd f8b8 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003e64:	2010      	movs	r0, #16
 8003e66:	f7fd f8e9 	bl	800103c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	4611      	mov	r1, r2
 8003e6e:	2011      	movs	r0, #17
 8003e70:	f7fd f8b0 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003e74:	2011      	movs	r0, #17
 8003e76:	f7fd f8e1 	bl	800103c <HAL_NVIC_EnableIRQ>

}
 8003e7a:	b003      	add	sp, #12
 8003e7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e80:	40021000 	.word	0x40021000

08003e84 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8003e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e88:	2214      	movs	r2, #20
{
 8003e8a:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e8c:	eb0d 0002 	add.w	r0, sp, r2
 8003e90:	2100      	movs	r1, #0
 8003e92:	f001 fd24 	bl	80058de <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e96:	4b47      	ldr	r3, [pc, #284]	; (8003fb4 <MX_GPIO_Init+0x130>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOE_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8003e98:	f8df 8128 	ldr.w	r8, [pc, #296]	; 8003fc4 <MX_GPIO_Init+0x140>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003e9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8003e9e:	4e46      	ldr	r6, [pc, #280]	; (8003fb8 <MX_GPIO_Init+0x134>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ea0:	f042 0204 	orr.w	r2, r2, #4
 8003ea4:	64da      	str	r2, [r3, #76]	; 0x4c
 8003ea6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ea8:	f002 0204 	and.w	r2, r2, #4
 8003eac:	9200      	str	r2, [sp, #0]
 8003eae:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003eb0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003eb2:	f042 0201 	orr.w	r2, r2, #1
 8003eb6:	64da      	str	r2, [r3, #76]	; 0x4c
 8003eb8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003eba:	f002 0201 	and.w	r2, r2, #1
 8003ebe:	9201      	str	r2, [sp, #4]
 8003ec0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003ec2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ec4:	f042 0202 	orr.w	r2, r2, #2
 8003ec8:	64da      	str	r2, [r3, #76]	; 0x4c
 8003eca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ecc:	f002 0202 	and.w	r2, r2, #2
 8003ed0:	9202      	str	r2, [sp, #8]
 8003ed2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003ed4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ed6:	f042 0210 	orr.w	r2, r2, #16
 8003eda:	64da      	str	r2, [r3, #76]	; 0x4c
 8003edc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ede:	f002 0210 	and.w	r2, r2, #16
 8003ee2:	9203      	str	r2, [sp, #12]
 8003ee4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003ee6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ee8:	f042 0208 	orr.w	r2, r2, #8
 8003eec:	64da      	str	r2, [r3, #76]	; 0x4c
 8003eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef0:	f003 0308 	and.w	r3, r3, #8
 8003ef4:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8003ef6:	4640      	mov	r0, r8
 8003ef8:	2200      	movs	r2, #0
 8003efa:	2104      	movs	r1, #4
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003efc:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 8003efe:	f7fd fdc9 	bl	8001a94 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8003f02:	2200      	movs	r2, #0
 8003f04:	4630      	mov	r0, r6
 8003f06:	f44f 7180 	mov.w	r1, #256	; 0x100

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f0a:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(LD_G_GPIO_Port, LD_G_Pin, GPIO_PIN_RESET);
 8003f0c:	f7fd fdc2 	bl	8001a94 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f10:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f12:	a905      	add	r1, sp, #20
 8003f14:	4829      	ldr	r0, [pc, #164]	; (8003fbc <MX_GPIO_Init+0x138>)
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003f16:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003f18:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f1a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f1c:	f7fd fc54 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = JCenter_EXTI0_Pin|JLeft_EXTI1_Pin|JRight_EXTI2_Pin|JUp_EXTI2_Pin 
 8003f20:	232f      	movs	r3, #47	; 0x2f
 8003f22:	9305      	str	r3, [sp, #20]
                          |JDown_EXTI5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003f24:	4b26      	ldr	r3, [pc, #152]	; (8003fc0 <MX_GPIO_Init+0x13c>)
 8003f26:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f28:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f2a:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003f30:	9307      	str	r3, [sp, #28]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f32:	2703      	movs	r7, #3
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f34:	f7fd fc48 	bl	80017c8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LD_R_Pin;
 8003f38:	2304      	movs	r3, #4
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8003f3a:	a905      	add	r1, sp, #20
 8003f3c:	4640      	mov	r0, r8
  GPIO_InitStruct.Pin = LD_R_Pin;
 8003f3e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f40:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f42:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f44:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8003f46:	f7fd fc3f 	bl	80017c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8003f4a:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8003f4e:	a905      	add	r1, sp, #20
 8003f50:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = LD_G_Pin;
 8003f52:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f54:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f56:	9507      	str	r5, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f58:	9708      	str	r7, [sp, #32]
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8003f5a:	f7fd fc35 	bl	80017c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8003f5e:	4622      	mov	r2, r4
 8003f60:	4621      	mov	r1, r4
 8003f62:	2006      	movs	r0, #6
 8003f64:	f7fd f836 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8003f68:	2006      	movs	r0, #6
 8003f6a:	f7fd f867 	bl	800103c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8003f6e:	4622      	mov	r2, r4
 8003f70:	4621      	mov	r1, r4
 8003f72:	2007      	movs	r0, #7
 8003f74:	f7fd f82e 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003f78:	2007      	movs	r0, #7
 8003f7a:	f7fd f85f 	bl	800103c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8003f7e:	4622      	mov	r2, r4
 8003f80:	4621      	mov	r1, r4
 8003f82:	2008      	movs	r0, #8
 8003f84:	f7fd f826 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003f88:	2008      	movs	r0, #8
 8003f8a:	f7fd f857 	bl	800103c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8003f8e:	4622      	mov	r2, r4
 8003f90:	4621      	mov	r1, r4
 8003f92:	2009      	movs	r0, #9
 8003f94:	f7fd f81e 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003f98:	2009      	movs	r0, #9
 8003f9a:	f7fd f84f 	bl	800103c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8003f9e:	4622      	mov	r2, r4
 8003fa0:	4621      	mov	r1, r4
 8003fa2:	2017      	movs	r0, #23
 8003fa4:	f7fd f816 	bl	8000fd4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8003fa8:	2017      	movs	r0, #23
 8003faa:	f7fd f847 	bl	800103c <HAL_NVIC_EnableIRQ>

}
 8003fae:	b00a      	add	sp, #40	; 0x28
 8003fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003fb4:	40021000 	.word	0x40021000
 8003fb8:	48001000 	.word	0x48001000
 8003fbc:	48000800 	.word	0x48000800
 8003fc0:	10110000 	.word	0x10110000
 8003fc4:	48000400 	.word	0x48000400

08003fc8 <MX_LCD_Init>:

/* LCD init function */
void MX_LCD_Init(void)
{

  hlcd.Instance = LCD;
 8003fc8:	480c      	ldr	r0, [pc, #48]	; (8003ffc <MX_LCD_Init+0x34>)
{
 8003fca:	b508      	push	{r3, lr}
  hlcd.Instance = LCD;
 8003fcc:	4b0c      	ldr	r3, [pc, #48]	; (8004000 <MX_LCD_Init+0x38>)
 8003fce:	6003      	str	r3, [r0, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
  hlcd.Init.Divider = LCD_DIVIDER_16;
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8003fd0:	220c      	movs	r2, #12
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	6043      	str	r3, [r0, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 8003fd6:	6083      	str	r3, [r0, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 8003fd8:	60c2      	str	r2, [r0, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 8003fda:	6103      	str	r3, [r0, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 8003fdc:	6143      	str	r3, [r0, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 8003fde:	6183      	str	r3, [r0, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 8003fe0:	61c3      	str	r3, [r0, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 8003fe2:	6203      	str	r3, [r0, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 8003fe4:	6303      	str	r3, [r0, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 8003fe6:	6283      	str	r3, [r0, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 8003fe8:	62c3      	str	r3, [r0, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 8003fea:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 8003fec:	f7fd fe16 	bl	8001c1c <HAL_LCD_Init>
 8003ff0:	b118      	cbz	r0, 8003ffa <MX_LCD_Init+0x32>
  {
    Error_Handler();
  }

}
 8003ff2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003ff6:	f000 b8e1 	b.w	80041bc <Error_Handler>
 8003ffa:	bd08      	pop	{r3, pc}
 8003ffc:	20000238 	.word	0x20000238
 8004000:	40002400 	.word	0x40002400

08004004 <HAL_LCD_MspInit>:

void HAL_LCD_MspInit(LCD_HandleTypeDef* lcdHandle)
{
 8004004:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004006:	2214      	movs	r2, #20
{
 8004008:	b08a      	sub	sp, #40	; 0x28
 800400a:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800400c:	2100      	movs	r1, #0
 800400e:	eb0d 0002 	add.w	r0, sp, r2
 8004012:	f001 fc64 	bl	80058de <memset>
  if(lcdHandle->Instance==LCD)
 8004016:	6822      	ldr	r2, [r4, #0]
 8004018:	4b30      	ldr	r3, [pc, #192]	; (80040dc <HAL_LCD_MspInit+0xd8>)
 800401a:	429a      	cmp	r2, r3
 800401c:	d15c      	bne.n	80040d8 <HAL_LCD_MspInit+0xd4>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* LCD clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800401e:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004022:	2602      	movs	r6, #2
    __HAL_RCC_LCD_CLK_ENABLE();
 8004024:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004026:	482e      	ldr	r0, [pc, #184]	; (80040e0 <HAL_LCD_MspInit+0xdc>)
    __HAL_RCC_LCD_CLK_ENABLE();
 8004028:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800402c:	659a      	str	r2, [r3, #88]	; 0x58
 800402e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004030:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8004034:	9200      	str	r2, [sp, #0]
 8004036:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004038:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800403a:	f042 0204 	orr.w	r2, r2, #4
 800403e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004040:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004042:	f002 0204 	and.w	r2, r2, #4
 8004046:	9201      	str	r2, [sp, #4]
 8004048:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800404a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800404c:	f042 0201 	orr.w	r2, r2, #1
 8004050:	64da      	str	r2, [r3, #76]	; 0x4c
 8004052:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004054:	f002 0201 	and.w	r2, r2, #1
 8004058:	9202      	str	r2, [sp, #8]
 800405a:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800405c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800405e:	f042 0202 	orr.w	r2, r2, #2
 8004062:	64da      	str	r2, [r3, #76]	; 0x4c
 8004064:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004066:	f002 0202 	and.w	r2, r2, #2
 800406a:	9203      	str	r2, [sp, #12]
 800406c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800406e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004070:	f042 0208 	orr.w	r2, r2, #8
 8004074:	64da      	str	r2, [r3, #76]	; 0x4c
 8004076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004078:	9606      	str	r6, [sp, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8004080:	250b      	movs	r5, #11
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004082:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8004084:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8004086:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800408a:	a905      	add	r1, sp, #20

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408c:	2400      	movs	r4, #0
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 800408e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004090:	f7fd fb9a 	bl	80017c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8004094:	f248 73c0 	movw	r3, #34752	; 0x87c0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004098:	a905      	add	r1, sp, #20
 800409a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 800409e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040a0:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040a2:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040a4:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80040a6:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040a8:	f7fd fb8e 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 80040ac:	f24f 2333 	movw	r3, #62003	; 0xf233
                          |COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040b0:	a905      	add	r1, sp, #20
 80040b2:	480c      	ldr	r0, [pc, #48]	; (80040e4 <HAL_LCD_MspInit+0xe0>)
    GPIO_InitStruct.Pin = SEG21_Pin|SEG2_Pin|SEG20_Pin|SEG3_Pin 
 80040b4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040b6:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040b8:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040ba:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80040bc:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040be:	f7fd fb83 	bl	80017c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 80040c2:	f44f 437f 	mov.w	r3, #65280	; 0xff00
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040c6:	a905      	add	r1, sp, #20
 80040c8:	4807      	ldr	r0, [pc, #28]	; (80040e8 <HAL_LCD_MspInit+0xe4>)
    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 80040ca:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040cc:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ce:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80040d0:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 80040d2:	9509      	str	r5, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80040d4:	f7fd fb78 	bl	80017c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }
}
 80040d8:	b00a      	add	sp, #40	; 0x28
 80040da:	bd70      	pop	{r4, r5, r6, pc}
 80040dc:	40002400 	.word	0x40002400
 80040e0:	48000800 	.word	0x48000800
 80040e4:	48000400 	.word	0x48000400
 80040e8:	48000c00 	.word	0x48000c00

080040ec <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == JCenter_EXTI0_Pin){
 80040ec:	2801      	cmp	r0, #1
 80040ee:	d102      	bne.n	80040f6 <HAL_GPIO_EXTI_Callback+0xa>
		JCenter_flag = 1;
 80040f0:	4b0b      	ldr	r3, [pc, #44]	; (8004120 <HAL_GPIO_EXTI_Callback+0x34>)
 80040f2:	6018      	str	r0, [r3, #0]
 80040f4:	4770      	bx	lr
	}
	if(GPIO_Pin == JLeft_EXTI1_Pin){
 80040f6:	2802      	cmp	r0, #2
 80040f8:	d103      	bne.n	8004102 <HAL_GPIO_EXTI_Callback+0x16>
		JLeft_flag = 1;
 80040fa:	4b0a      	ldr	r3, [pc, #40]	; (8004124 <HAL_GPIO_EXTI_Callback+0x38>)
 80040fc:	2201      	movs	r2, #1
	}
	if(GPIO_Pin == JUp_EXTI2_Pin){
		JUp_flag = 1;
	}
	if(GPIO_Pin == JDown_EXTI5_Pin){
		JDown_flag = 1;
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	4770      	bx	lr
	if(GPIO_Pin == JRight_EXTI2_Pin){
 8004102:	2804      	cmp	r0, #4
 8004104:	d102      	bne.n	800410c <HAL_GPIO_EXTI_Callback+0x20>
		JRight_flag = 1;
 8004106:	2201      	movs	r2, #1
 8004108:	4b07      	ldr	r3, [pc, #28]	; (8004128 <HAL_GPIO_EXTI_Callback+0x3c>)
 800410a:	e7f8      	b.n	80040fe <HAL_GPIO_EXTI_Callback+0x12>
	if(GPIO_Pin == JUp_EXTI2_Pin){
 800410c:	2808      	cmp	r0, #8
 800410e:	d102      	bne.n	8004116 <HAL_GPIO_EXTI_Callback+0x2a>
		JUp_flag = 1;
 8004110:	2201      	movs	r2, #1
 8004112:	4b06      	ldr	r3, [pc, #24]	; (800412c <HAL_GPIO_EXTI_Callback+0x40>)
 8004114:	e7f3      	b.n	80040fe <HAL_GPIO_EXTI_Callback+0x12>
	if(GPIO_Pin == JDown_EXTI5_Pin){
 8004116:	2820      	cmp	r0, #32
 8004118:	d1f2      	bne.n	8004100 <HAL_GPIO_EXTI_Callback+0x14>
		JDown_flag = 1;
 800411a:	2201      	movs	r2, #1
 800411c:	4b04      	ldr	r3, [pc, #16]	; (8004130 <HAL_GPIO_EXTI_Callback+0x44>)
 800411e:	e7ee      	b.n	80040fe <HAL_GPIO_EXTI_Callback+0x12>
 8004120:	2000013c 	.word	0x2000013c
 8004124:	20000144 	.word	0x20000144
 8004128:	20000148 	.word	0x20000148
 800412c:	2000014c 	.word	0x2000014c
 8004130:	20000140 	.word	0x20000140

08004134 <_write>:
	}
}

int _write(int file, char *ptr, int len){
 8004134:	b510      	push	{r4, lr}
	HAL_UART_Transmit(&huart2, ptr, len, 50);
 8004136:	2332      	movs	r3, #50	; 0x32
int _write(int file, char *ptr, int len){
 8004138:	4614      	mov	r4, r2
	HAL_UART_Transmit(&huart2, ptr, len, 50);
 800413a:	4803      	ldr	r0, [pc, #12]	; (8004148 <_write+0x14>)
 800413c:	b292      	uxth	r2, r2
 800413e:	f7ff fcc4 	bl	8003aca <HAL_UART_Transmit>
	return len;
}
 8004142:	4620      	mov	r0, r4
 8004144:	bd10      	pop	{r4, pc}
 8004146:	bf00      	nop
 8004148:	20002454 	.word	0x20002454

0800414c <Wyswietl_Prog_callback>:
	}
	// DEINIT
	printf("Koncze zbieranie probek\r\n");
}

void Wyswietl_Prog_callback(void){
 800414c:	b500      	push	{lr}
 800414e:	b08b      	sub	sp, #44	; 0x2c
	uint8_t* WartoscProgu[10]={};
 8004150:	2228      	movs	r2, #40	; 0x28
 8004152:	2100      	movs	r1, #0
 8004154:	4668      	mov	r0, sp
 8004156:	f001 fbc2 	bl	80058de <memset>
	sprintf(WartoscProgu, "%d", ProgDzwieku);
 800415a:	4b08      	ldr	r3, [pc, #32]	; (800417c <Wyswietl_Prog_callback+0x30>)
 800415c:	4908      	ldr	r1, [pc, #32]	; (8004180 <Wyswietl_Prog_callback+0x34>)
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	4668      	mov	r0, sp
 8004162:	f001 fc41 	bl	80059e8 <siprintf>
	BSP_LCD_GLASS_DisplayString(WartoscProgu);
 8004166:	4668      	mov	r0, sp
 8004168:	f000 ff96 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
	HAL_Delay(1000);
 800416c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004170:	f7fc ff0a 	bl	8000f88 <HAL_Delay>
}
 8004174:	b00b      	add	sp, #44	; 0x2c
 8004176:	f85d fb04 	ldr.w	pc, [sp], #4
 800417a:	bf00      	nop
 800417c:	2000000c 	.word	0x2000000c
 8004180:	08006e63 	.word	0x08006e63

08004184 <Wyswietl_Okres_callback>:

void Wyswietl_Okres_callback(void){
 8004184:	b500      	push	{lr}
 8004186:	b08b      	sub	sp, #44	; 0x2c
	uint8_t* WartoscOkresu[10]={};
 8004188:	2228      	movs	r2, #40	; 0x28
 800418a:	2100      	movs	r1, #0
 800418c:	4668      	mov	r0, sp
 800418e:	f001 fba6 	bl	80058de <memset>
	sprintf(WartoscOkresu, "%d", OkresProbkowania);
 8004192:	4b08      	ldr	r3, [pc, #32]	; (80041b4 <Wyswietl_Okres_callback+0x30>)
 8004194:	4908      	ldr	r1, [pc, #32]	; (80041b8 <Wyswietl_Okres_callback+0x34>)
 8004196:	681a      	ldr	r2, [r3, #0]
 8004198:	4668      	mov	r0, sp
 800419a:	f001 fc25 	bl	80059e8 <siprintf>
	BSP_LCD_GLASS_DisplayString(WartoscOkresu);
 800419e:	4668      	mov	r0, sp
 80041a0:	f000 ff7a 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
	HAL_Delay(1000);
 80041a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041a8:	f7fc feee 	bl	8000f88 <HAL_Delay>
}
 80041ac:	b00b      	add	sp, #44	; 0x2c
 80041ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80041b2:	bf00      	nop
 80041b4:	20000008 	.word	0x20000008
 80041b8:	08006e63 	.word	0x08006e63

080041bc <Error_Handler>:
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	printf("Error Handler\r\n");
 80041bc:	4801      	ldr	r0, [pc, #4]	; (80041c4 <Error_Handler+0x8>)
 80041be:	f001 bc0b 	b.w	80059d8 <puts>
 80041c2:	bf00      	nop
 80041c4:	08006d51 	.word	0x08006d51

080041c8 <SystemClock_Config>:
{
 80041c8:	b510      	push	{r4, lr}
 80041ca:	b0b8      	sub	sp, #224	; 0xe0
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041cc:	2414      	movs	r4, #20
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80041ce:	2244      	movs	r2, #68	; 0x44
 80041d0:	2100      	movs	r1, #0
 80041d2:	a805      	add	r0, sp, #20
 80041d4:	f001 fb83 	bl	80058de <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80041d8:	4622      	mov	r2, r4
 80041da:	2100      	movs	r1, #0
 80041dc:	4668      	mov	r0, sp
 80041de:	f001 fb7e 	bl	80058de <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80041e2:	2288      	movs	r2, #136	; 0x88
 80041e4:	2100      	movs	r1, #0
 80041e6:	a816      	add	r0, sp, #88	; 0x58
 80041e8:	f001 fb79 	bl	80058de <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80041ec:	2318      	movs	r3, #24
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80041ee:	2260      	movs	r2, #96	; 0x60
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 80041f0:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80041f2:	2301      	movs	r3, #1
 80041f4:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80041f6:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80041f8:	920d      	str	r2, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80041fa:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80041fc:	2202      	movs	r2, #2
  RCC_OscInitStruct.PLL.PLLM = 1;
 80041fe:	9311      	str	r3, [sp, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004200:	eb0d 0004 	add.w	r0, sp, r4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004204:	2307      	movs	r3, #7
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004206:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 20;
 8004208:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800420a:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800420c:	9214      	str	r2, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800420e:	9215      	str	r2, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004210:	f7fe f924 	bl	800245c <HAL_RCC_OscConfig>
 8004214:	b108      	cbz	r0, 800421a <SystemClock_Config+0x52>
    Error_Handler();
 8004216:	f7ff ffd1 	bl	80041bc <Error_Handler>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800421a:	210f      	movs	r1, #15
 800421c:	2400      	movs	r4, #0
 800421e:	2203      	movs	r2, #3
 8004220:	2380      	movs	r3, #128	; 0x80
 8004222:	e88d 001e 	stmia.w	sp, {r1, r2, r3, r4}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8004226:	4668      	mov	r0, sp
 8004228:	2101      	movs	r1, #1
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800422a:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800422c:	f7fe fb78 	bl	8002920 <HAL_RCC_ClockConfig>
 8004230:	b108      	cbz	r0, 8004236 <SystemClock_Config+0x6e>
    Error_Handler();
 8004232:	f7ff ffc3 	bl	80041bc <Error_Handler>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <SystemClock_Config+0x9c>)
 8004238:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800423a:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800423c:	f44f 7300 	mov.w	r3, #512	; 0x200
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004240:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8004242:	9436      	str	r4, [sp, #216]	; 0xd8
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004244:	9337      	str	r3, [sp, #220]	; 0xdc
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004246:	f7fe fd31 	bl	8002cac <HAL_RCCEx_PeriphCLKConfig>
 800424a:	b108      	cbz	r0, 8004250 <SystemClock_Config+0x88>
    Error_Handler();
 800424c:	f7ff ffb6 	bl	80041bc <Error_Handler>
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004250:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004254:	f7fd fd66 	bl	8001d24 <HAL_PWREx_ControlVoltageScaling>
 8004258:	b108      	cbz	r0, 800425e <SystemClock_Config+0x96>
    Error_Handler();
 800425a:	f7ff ffaf 	bl	80041bc <Error_Handler>
}
 800425e:	b038      	add	sp, #224	; 0xe0
 8004260:	bd10      	pop	{r4, pc}
 8004262:	bf00      	nop
 8004264:	00030002 	.word	0x00030002

08004268 <main>:
{
 8004268:	b580      	push	{r7, lr}
  HAL_Init();
 800426a:	f7fc fe65 	bl	8000f38 <HAL_Init>
  BSP_LCD_GLASS_Init();
 800426e:	f000 fe65 	bl	8004f3c <BSP_LCD_GLASS_Init>
  SystemClock_Config();
 8004272:	f7ff ffa9 	bl	80041c8 <SystemClock_Config>
  MX_GPIO_Init();
 8004276:	f7ff fe05 	bl	8003e84 <MX_GPIO_Init>
  MX_DMA_Init();
 800427a:	f7ff fddb 	bl	8003e34 <MX_DMA_Init>
  MX_LCD_Init();
 800427e:	f7ff fea3 	bl	8003fc8 <MX_LCD_Init>
  MX_QUADSPI_Init();
 8004282:	f000 faff 	bl	8004884 <MX_QUADSPI_Init>
  MX_USART2_UART_Init();
 8004286:	f001 fa45 	bl	8005714 <MX_USART2_UART_Init>
  MX_RTC_Init();
 800428a:	f000 fb61 	bl	8004950 <MX_RTC_Init>
  MX_DFSDM1_Init();
 800428e:	f7ff fcd1 	bl	8003c34 <MX_DFSDM1_Init>
  MX_TIM6_Init();
 8004292:	f001 f9fd 	bl	8005690 <MX_TIM6_Init>
	RTC_Calendar.Year = 19;
 8004296:	4929      	ldr	r1, [pc, #164]	; (800433c <main+0xd4>)
	HAL_RTC_GetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 8004298:	4c29      	ldr	r4, [pc, #164]	; (8004340 <main+0xd8>)
	HAL_RTC_SetDate(&hrtc, &RTC_Calendar, RTC_FORMAT_BIN);
 800429a:	482a      	ldr	r0, [pc, #168]	; (8004344 <main+0xdc>)
	RTC_Calendar.Year = 19;
 800429c:	2313      	movs	r3, #19
 800429e:	70cb      	strb	r3, [r1, #3]
	RTC_Calendar.Month = 06;
 80042a0:	2306      	movs	r3, #6
 80042a2:	704b      	strb	r3, [r1, #1]
	HAL_RTC_SetDate(&hrtc, &RTC_Calendar, RTC_FORMAT_BIN);
 80042a4:	2200      	movs	r2, #0
	RTC_Calendar.Date = 12;
 80042a6:	230c      	movs	r3, #12
 80042a8:	708b      	strb	r3, [r1, #2]
	HAL_RTC_SetDate(&hrtc, &RTC_Calendar, RTC_FORMAT_BIN);
 80042aa:	f7fe fff4 	bl	8003296 <HAL_RTC_SetDate>
	HAL_RTC_GetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80042ae:	2200      	movs	r2, #0
 80042b0:	4621      	mov	r1, r4
 80042b2:	4824      	ldr	r0, [pc, #144]	; (8004344 <main+0xdc>)
 80042b4:	f7ff f845 	bl	8003342 <HAL_RTC_GetTime>
	RTC_Time.Hours = 0;
 80042b8:	2200      	movs	r2, #0
	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80042ba:	4621      	mov	r1, r4
 80042bc:	4821      	ldr	r0, [pc, #132]	; (8004344 <main+0xdc>)
	RTC_Time.Hours = 0;
 80042be:	7022      	strb	r2, [r4, #0]
	RTC_Time.Minutes = 0;
 80042c0:	7062      	strb	r2, [r4, #1]
	RTC_Time.Seconds = 0;
 80042c2:	70a2      	strb	r2, [r4, #2]
	HAL_RTC_SetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN);
 80042c4:	f7fe ff88 	bl	80031d8 <HAL_RTC_SetTime>
	if (HAL_OK!= HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, RecBuff,2048)) {
 80042c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80042cc:	491e      	ldr	r1, [pc, #120]	; (8004348 <main+0xe0>)
 80042ce:	481f      	ldr	r0, [pc, #124]	; (800434c <main+0xe4>)
 80042d0:	f7fd f850 	bl	8001374 <HAL_DFSDM_FilterRegularStart_DMA>
 80042d4:	b108      	cbz	r0, 80042da <main+0x72>
		Error_Handler();
 80042d6:	f7ff ff71 	bl	80041bc <Error_Handler>
	if(BSP_QSPI_Init() != QSPI_OK){
 80042da:	f000 ffc1 	bl	8005260 <BSP_QSPI_Init>
 80042de:	b108      	cbz	r0, 80042e4 <main+0x7c>
		Error_Handler();
 80042e0:	f7ff ff6c 	bl	80041bc <Error_Handler>
  Menu_Odswiez();
 80042e4:	f000 fa82 	bl	80047ec <Menu_Odswiez>
		  if(JRight_flag == 1){
 80042e8:	4d19      	ldr	r5, [pc, #100]	; (8004350 <main+0xe8>)
		  if(JLeft_flag == 1){
 80042ea:	4e1a      	ldr	r6, [pc, #104]	; (8004354 <main+0xec>)
		  if(JDown_flag == 1){
 80042ec:	4f1a      	ldr	r7, [pc, #104]	; (8004358 <main+0xf0>)
		  if(JRight_flag == 1){
 80042ee:	682b      	ldr	r3, [r5, #0]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d103      	bne.n	80042fc <main+0x94>
			 Menu_Nast();
 80042f4:	f000 fa92 	bl	800481c <Menu_Nast>
			 JRight_flag = 0;
 80042f8:	2300      	movs	r3, #0
 80042fa:	602b      	str	r3, [r5, #0]
		  if(JLeft_flag == 1){
 80042fc:	6833      	ldr	r3, [r6, #0]
 80042fe:	2b01      	cmp	r3, #1
 8004300:	d103      	bne.n	800430a <main+0xa2>
			 Menu_Poprz();
 8004302:	f000 fa95 	bl	8004830 <Menu_Poprz>
			 JLeft_flag  = 0;
 8004306:	2300      	movs	r3, #0
 8004308:	6033      	str	r3, [r6, #0]
		  if(JDown_flag == 1){
 800430a:	683b      	ldr	r3, [r7, #0]
 800430c:	2b01      	cmp	r3, #1
 800430e:	d103      	bne.n	8004318 <main+0xb0>
			  Menu_Dziecko();
 8004310:	f000 fa98 	bl	8004844 <Menu_Dziecko>
			 JDown_flag  = 0;
 8004314:	2300      	movs	r3, #0
 8004316:	603b      	str	r3, [r7, #0]
		  if(JUp_flag == 1){
 8004318:	4c10      	ldr	r4, [pc, #64]	; (800435c <main+0xf4>)
 800431a:	6823      	ldr	r3, [r4, #0]
 800431c:	2b01      	cmp	r3, #1
 800431e:	d103      	bne.n	8004328 <main+0xc0>
			  	 Menu_Rodzic();
 8004320:	f000 fa9a 	bl	8004858 <Menu_Rodzic>
		  		 JUp_flag  = 0;
 8004324:	2300      	movs	r3, #0
 8004326:	6023      	str	r3, [r4, #0]
		  if(JCenter_flag == 1){
 8004328:	4c0d      	ldr	r4, [pc, #52]	; (8004360 <main+0xf8>)
 800432a:	6823      	ldr	r3, [r4, #0]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d1de      	bne.n	80042ee <main+0x86>
			 Menu_Funkcja();
 8004330:	f000 fa9c 	bl	800486c <Menu_Funkcja>
			 JCenter_flag  = 0;
 8004334:	2300      	movs	r3, #0
 8004336:	6023      	str	r3, [r4, #0]
 8004338:	e7d9      	b.n	80042ee <main+0x86>
 800433a:	bf00      	nop
 800433c:	20002288 	.word	0x20002288
 8004340:	20002274 	.word	0x20002274
 8004344:	200022d0 	.word	0x200022d0
 8004348:	20000274 	.word	0x20000274
 800434c:	20000164 	.word	0x20000164
 8004350:	20000148 	.word	0x20000148
 8004354:	20000144 	.word	0x20000144
 8004358:	20000140 	.word	0x20000140
 800435c:	2000014c 	.word	0x2000014c
 8004360:	2000013c 	.word	0x2000013c
 8004364:	00000000 	.word	0x00000000

08004368 <Prog_callback>:
void Prog_callback(void){
 8004368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800436c:	ed2d 8b02 	vpush	{d8}
 8004370:	f5ad 4d84 	sub.w	sp, sp, #16896	; 0x4200
 8004374:	b089      	sub	sp, #36	; 0x24
	double const filtr[64]={0.00234434917719461,0.00253607247271912,0.00285229122268397,0.00329035375942028,0.00384640000611839,0.00451539722262479,0.00529118751439567,0.00616654664968141,0.00713325361488786,0.00818217022853550,0.00930333003144620,0.0104860355757936,0.0117189631494397,0.0129902738954427,0.0142877302205574,0.0155988163316447,0.0169108616957447,0.0182111661885955,0.0194871256779324,0.0207263567821822,0.0219168195522430,0.0230469368438535,0.0241057091804112,0.0250828239506856,0.0259687578422278,0.0267548714788497,0.0274334953086374,0.0279980058767921,0.0284428917142534,0.0287638081775825,0.0289576206868904,0.0290224359255544,0.0289576206868904,0.0287638081775825,0.0284428917142534,0.0279980058767921,0.0274334953086374,0.0267548714788497,0.0259687578422278,0.0250828239506856,0.0241057091804112,0.0230469368438535,0.0219168195522430,0.0207263567821822,0.0194871256779324,0.0182111661885955,0.0169108616957447,0.0155988163316447,0.0142877302205574,0.0129902738954427,0.0117189631494397,0.0104860355757936,0.00930333003144620,0.00818217022853550,0.00713325361488786,0.00616654664968141,0.00529118751439567,0.00451539722262479,0.00384640000611839,0.00329035375942028,0.00285229122268397,0.00253607247271912,0.00234434917719461,0.00227854094737764};
 8004376:	f44f 7200 	mov.w	r2, #512	; 0x200
 800437a:	498b      	ldr	r1, [pc, #556]	; (80045a8 <Prog_callback+0x240>)
 800437c:	a808      	add	r0, sp, #32
 800437e:	f001 faa3 	bl	80058c8 <memcpy>
	uint8_t DaneDoZapisu[N_DANYCH] = {};		// Dane w formacie szesciu liczb uint
 8004382:	2000      	movs	r0, #0
 8004384:	f8ad 0010 	strh.w	r0, [sp, #16]
 8004388:	f88d 0012 	strb.w	r0, [sp, #18]
	if(BSP_QSPI_Erase_Block(AdresKomorki) != QSPI_OK){	// Wyczyszczenie bloku, z pierwszym bajtem
 800438c:	f001 f8aa 	bl	80054e4 <BSP_QSPI_Erase_Block>
 8004390:	b108      	cbz	r0, 8004396 <Prog_callback+0x2e>
		Error_Handler();
 8004392:	f7ff ff13 	bl	80041bc <Error_Handler>
	HAL_RTC_GetDate(&hrtc, &RTC_Calendar, RTC_FORMAT_BIN); //pobranie do RTC_Calendar daty
 8004396:	4c85      	ldr	r4, [pc, #532]	; (80045ac <Prog_callback+0x244>)
 8004398:	4885      	ldr	r0, [pc, #532]	; (80045b0 <Prog_callback+0x248>)
 800439a:	2200      	movs	r2, #0
 800439c:	4621      	mov	r1, r4
 800439e:	f7fe fff4 	bl	800338a <HAL_RTC_GetDate>
	printf("Data Data rtc:%d.%d.20%d\r\n", RTC_Calendar.Date, RTC_Calendar.Month, RTC_Calendar.Year);
 80043a2:	78e3      	ldrb	r3, [r4, #3]
 80043a4:	7862      	ldrb	r2, [r4, #1]
 80043a6:	78a1      	ldrb	r1, [r4, #2]
 80043a8:	4882      	ldr	r0, [pc, #520]	; (80045b4 <Prog_callback+0x24c>)
 80043aa:	f001 faa1 	bl	80058f0 <iprintf>
	DaneDoZapisu[0] = RTC_Calendar.Date;
 80043ae:	78a3      	ldrb	r3, [r4, #2]
 80043b0:	f88d 3010 	strb.w	r3, [sp, #16]
	DaneDoZapisu[1] = RTC_Calendar.Month;
 80043b4:	7863      	ldrb	r3, [r4, #1]
 80043b6:	f88d 3011 	strb.w	r3, [sp, #17]
	if (BSP_QSPI_Write(PtrDaneZapis, AdresKomorki, RozmiarPaczkiDanych) != QSPI_OK){
 80043ba:	2203      	movs	r2, #3
	DaneDoZapisu[2] = RTC_Calendar.Year;
 80043bc:	78e3      	ldrb	r3, [r4, #3]
 80043be:	f88d 3012 	strb.w	r3, [sp, #18]
	if (BSP_QSPI_Write(PtrDaneZapis, AdresKomorki, RozmiarPaczkiDanych) != QSPI_OK){
 80043c2:	2100      	movs	r1, #0
 80043c4:	a804      	add	r0, sp, #16
 80043c6:	f001 f83d 	bl	8005444 <BSP_QSPI_Write>
 80043ca:	b110      	cbz	r0, 80043d2 <Prog_callback+0x6a>
		printf("Blad zapisu!\r\n");
 80043cc:	487a      	ldr	r0, [pc, #488]	; (80045b8 <Prog_callback+0x250>)
 80043ce:	f001 fb03 	bl	80059d8 <puts>
	BSP_LCD_GLASS_DisplayString("LOGUJE");
 80043d2:	487a      	ldr	r0, [pc, #488]	; (80045bc <Prog_callback+0x254>)
 80043d4:	f000 fe60 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
			filtrowany[i3] = 0;//zerowanie po poprzedniej filtracji
 80043d8:	ed9f 8b71 	vldr	d8, [pc, #452]	; 80045a0 <Prog_callback+0x238>
	AdresKomorki += RozmiarPaczkiDanych;
 80043dc:	2403      	movs	r4, #3
		if (max >= ProgDzwieku){
 80043de:	4b78      	ldr	r3, [pc, #480]	; (80045c0 <Prog_callback+0x258>)
	while(!JUp_flag){
 80043e0:	f8df 8200 	ldr.w	r8, [pc, #512]	; 80045e4 <Prog_callback+0x27c>
		if (max >= ProgDzwieku){
 80043e4:	681b      	ldr	r3, [r3, #0]
					filtrowany[i3]=filtrowany[i3]+(  ( (double)RecBuff[i3-i4] )  *filtr[i4]);
 80043e6:	f8df 9200 	ldr.w	r9, [pc, #512]	; 80045e8 <Prog_callback+0x280>
		if (max >= ProgDzwieku){
 80043ea:	4619      	mov	r1, r3
 80043ec:	17da      	asrs	r2, r3, #31
 80043ee:	e9cd 1202 	strd	r1, r2, [sp, #8]
	while(!JUp_flag){
 80043f2:	f8d8 6000 	ldr.w	r6, [r8]
 80043f6:	2e00      	cmp	r6, #0
 80043f8:	d167      	bne.n	80044ca <Prog_callback+0x162>
 80043fa:	ad88      	add	r5, sp, #544	; 0x220
 80043fc:	46ab      	mov	fp, r5
			filtrowany[i3] = 0;//zerowanie po poprzedniej filtracji
 80043fe:	ed8b 8b00 	vstr	d8, [fp]
			 for (int i4 = 0; i4 < 64; i4++){
 8004402:	2700      	movs	r7, #0
				if (i3>=i4){
 8004404:	42be      	cmp	r6, r7
 8004406:	db13      	blt.n	8004430 <Prog_callback+0xc8>
					filtrowany[i3]=filtrowany[i3]+(  ( (double)RecBuff[i3-i4] )  *filtr[i4]);
 8004408:	1bf3      	subs	r3, r6, r7
 800440a:	f859 0023 	ldr.w	r0, [r9, r3, lsl #2]
 800440e:	f7fc f889 	bl	8000524 <__aeabi_i2d>
 8004412:	ab08      	add	r3, sp, #32
 8004414:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800441c:	f7fc f8e8 	bl	80005f0 <__aeabi_dmul>
 8004420:	4602      	mov	r2, r0
 8004422:	460b      	mov	r3, r1
 8004424:	e9db 0100 	ldrd	r0, r1, [fp]
 8004428:	f7fb ff30 	bl	800028c <__adddf3>
 800442c:	e9cb 0100 	strd	r0, r1, [fp]
			 for (int i4 = 0; i4 < 64; i4++){
 8004430:	3701      	adds	r7, #1
 8004432:	2f40      	cmp	r7, #64	; 0x40
 8004434:	d1e6      	bne.n	8004404 <Prog_callback+0x9c>
		for (int i3 = 0; i3 < 2048; i3++){
 8004436:	3601      	adds	r6, #1
 8004438:	f5b6 6f00 	cmp.w	r6, #2048	; 0x800
 800443c:	f10b 0b08 	add.w	fp, fp, #8
 8004440:	d1dd      	bne.n	80043fe <Prog_callback+0x96>
 8004442:	2600      	movs	r6, #0
 8004444:	2700      	movs	r7, #0
			if (filtrowany[var]>max){
 8004446:	4630      	mov	r0, r6
 8004448:	4639      	mov	r1, r7
 800444a:	f7fc f8a3 	bl	8000594 <__aeabi_l2d>
 800444e:	e8f5 ab02 	ldrd	sl, fp, [r5], #8
 8004452:	4602      	mov	r2, r0
 8004454:	460b      	mov	r3, r1
 8004456:	4650      	mov	r0, sl
 8004458:	4659      	mov	r1, fp
 800445a:	f7fc fb59 	bl	8000b10 <__aeabi_dcmpgt>
 800445e:	b128      	cbz	r0, 800446c <Prog_callback+0x104>
				max = filtrowany[var];
 8004460:	4650      	mov	r0, sl
 8004462:	4659      	mov	r1, fp
 8004464:	f7fc fb96 	bl	8000b94 <__aeabi_d2lz>
 8004468:	4606      	mov	r6, r0
 800446a:	460f      	mov	r7, r1
		for (int var = 0; var < 1600; ++var) {
 800446c:	f50d 5350 	add.w	r3, sp, #13312	; 0x3400
 8004470:	3320      	adds	r3, #32
 8004472:	429d      	cmp	r5, r3
 8004474:	d1e7      	bne.n	8004446 <Prog_callback+0xde>
		if (max >= ProgDzwieku){
 8004476:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800447a:	4296      	cmp	r6, r2
 800447c:	eb77 0303 	sbcs.w	r3, r7, r3
 8004480:	dbb7      	blt.n	80043f2 <Prog_callback+0x8a>
			HAL_RTC_GetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN); //zaktualizowanie czasu RTC_Time
 8004482:	4d50      	ldr	r5, [pc, #320]	; (80045c4 <Prog_callback+0x25c>)
			HAL_GPIO_TogglePin(LD_R_GPIO_Port, LD_R_Pin);
 8004484:	4850      	ldr	r0, [pc, #320]	; (80045c8 <Prog_callback+0x260>)
 8004486:	2104      	movs	r1, #4
 8004488:	f7fd fb09 	bl	8001a9e <HAL_GPIO_TogglePin>
			HAL_RTC_GetTime(&hrtc, &RTC_Time, RTC_FORMAT_BIN); //zaktualizowanie czasu RTC_Time
 800448c:	2200      	movs	r2, #0
 800448e:	4629      	mov	r1, r5
 8004490:	4847      	ldr	r0, [pc, #284]	; (80045b0 <Prog_callback+0x248>)
 8004492:	f7fe ff56 	bl	8003342 <HAL_RTC_GetTime>
			printf(" Czas rtc: %dh\t%dm\t%ds \r\n", RTC_Time.Hours, RTC_Time.Minutes, RTC_Time.Seconds);
 8004496:	78ab      	ldrb	r3, [r5, #2]
 8004498:	786a      	ldrb	r2, [r5, #1]
 800449a:	7829      	ldrb	r1, [r5, #0]
 800449c:	484b      	ldr	r0, [pc, #300]	; (80045cc <Prog_callback+0x264>)
 800449e:	f001 fa27 	bl	80058f0 <iprintf>
			DaneDoZapisu[0] = RTC_Time.Hours;
 80044a2:	782b      	ldrb	r3, [r5, #0]
 80044a4:	f88d 3010 	strb.w	r3, [sp, #16]
			DaneDoZapisu[1] = RTC_Time.Minutes;
 80044a8:	786b      	ldrb	r3, [r5, #1]
 80044aa:	f88d 3011 	strb.w	r3, [sp, #17]
			if (BSP_QSPI_Write(PtrDaneZapis, AdresKomorki, RozmiarPaczkiDanych) != QSPI_OK){
 80044ae:	2203      	movs	r2, #3
			DaneDoZapisu[2] = RTC_Time.Seconds;
 80044b0:	78ab      	ldrb	r3, [r5, #2]
 80044b2:	f88d 3012 	strb.w	r3, [sp, #18]
			if (BSP_QSPI_Write(PtrDaneZapis, AdresKomorki, RozmiarPaczkiDanych) != QSPI_OK){
 80044b6:	4621      	mov	r1, r4
 80044b8:	a804      	add	r0, sp, #16
 80044ba:	f000 ffc3 	bl	8005444 <BSP_QSPI_Write>
 80044be:	b110      	cbz	r0, 80044c6 <Prog_callback+0x15e>
				printf("Blad zapisu!\r\n");
 80044c0:	483d      	ldr	r0, [pc, #244]	; (80045b8 <Prog_callback+0x250>)
 80044c2:	f001 fa89 	bl	80059d8 <puts>
			AdresKomorki += RozmiarPaczkiDanych;
 80044c6:	3403      	adds	r4, #3
 80044c8:	e789      	b.n	80043de <Prog_callback+0x76>
	BSP_LCD_GLASS_DisplayString("KONIEC");
 80044ca:	4841      	ldr	r0, [pc, #260]	; (80045d0 <Prog_callback+0x268>)
 80044cc:	f000 fde4 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
	HAL_Delay(500);
 80044d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80044d4:	f7fc fd58 	bl	8000f88 <HAL_Delay>
	HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 80044d8:	2200      	movs	r2, #0
 80044da:	2104      	movs	r1, #4
 80044dc:	483a      	ldr	r0, [pc, #232]	; (80045c8 <Prog_callback+0x260>)
 80044de:	f7fd fad9 	bl	8001a94 <HAL_GPIO_WritePin>
	if (BSP_QSPI_Read(PtrOdczytano, 0x00, RozmiarPaczkiDanych) == QSPI_OK){
 80044e2:	2203      	movs	r2, #3
 80044e4:	2100      	movs	r1, #0
 80044e6:	a805      	add	r0, sp, #20
 80044e8:	f000 ff7c 	bl	80053e4 <BSP_QSPI_Read>
 80044ec:	b9c0      	cbnz	r0, 8004520 <Prog_callback+0x1b8>
		printf("Data: %d.%d.%d \r\n", Odczytano[0], Odczytano[1], Odczytano[2]);
 80044ee:	f89d 3016 	ldrb.w	r3, [sp, #22]
 80044f2:	f89d 2015 	ldrb.w	r2, [sp, #21]
 80044f6:	f89d 1014 	ldrb.w	r1, [sp, #20]
 80044fa:	4836      	ldr	r0, [pc, #216]	; (80045d4 <Prog_callback+0x26c>)
 80044fc:	f001 f9f8 	bl	80058f0 <iprintf>
		sprintf(buffor, "LOG %d", i/3);
 8004500:	f8df 80e8 	ldr.w	r8, [pc, #232]	; 80045ec <Prog_callback+0x284>
			printf("Blad odczytu!\r\n");
 8004504:	f8df 90d0 	ldr.w	r9, [pc, #208]	; 80045d8 <Prog_callback+0x270>
			BSP_LCD_GLASS_DisplayString("BLAD");
 8004508:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80045f0 <Prog_callback+0x288>
	AdresKomorki += RozmiarPaczkiDanych;
 800450c:	2503      	movs	r5, #3
	for(uint32_t i = 0x03; i < AdresKomorki; i+= RozmiarPaczkiDanych){
 800450e:	42a5      	cmp	r5, r4
 8004510:	d30a      	bcc.n	8004528 <Prog_callback+0x1c0>
}
 8004512:	f50d 4d84 	add.w	sp, sp, #16896	; 0x4200
 8004516:	b009      	add	sp, #36	; 0x24
 8004518:	ecbd 8b02 	vpop	{d8}
 800451c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		printf("Blad odczytu!\r\n");
 8004520:	482d      	ldr	r0, [pc, #180]	; (80045d8 <Prog_callback+0x270>)
 8004522:	f001 fa59 	bl	80059d8 <puts>
 8004526:	e7eb      	b.n	8004500 <Prog_callback+0x198>
		sprintf(buffor, "LOG %d", i/3);
 8004528:	4641      	mov	r1, r8
 800452a:	2703      	movs	r7, #3
 800452c:	a806      	add	r0, sp, #24
 800452e:	fbb5 f6f7 	udiv	r6, r5, r7
 8004532:	4632      	mov	r2, r6
 8004534:	f001 fa58 	bl	80059e8 <siprintf>
		BSP_LCD_GLASS_DisplayString(buffor);
 8004538:	a806      	add	r0, sp, #24
 800453a:	f000 fdad 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
		HAL_Delay(500);
 800453e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004542:	f7fc fd21 	bl	8000f88 <HAL_Delay>
		if (BSP_QSPI_Read(PtrOdczytano, i, RozmiarPaczkiDanych) == QSPI_OK){
 8004546:	463a      	mov	r2, r7
 8004548:	4629      	mov	r1, r5
 800454a:	a805      	add	r0, sp, #20
 800454c:	f000 ff4a 	bl	80053e4 <BSP_QSPI_Read>
 8004550:	b9f0      	cbnz	r0, 8004590 <Prog_callback+0x228>
			printf("Log %d: %dh\t%dm\t%ds \r\n", i/3, Odczytano[0], Odczytano[1], Odczytano[2]);
 8004552:	f89d 1016 	ldrb.w	r1, [sp, #22]
 8004556:	f89d 3015 	ldrb.w	r3, [sp, #21]
 800455a:	f89d 2014 	ldrb.w	r2, [sp, #20]
 800455e:	9100      	str	r1, [sp, #0]
 8004560:	481e      	ldr	r0, [pc, #120]	; (80045dc <Prog_callback+0x274>)
 8004562:	4631      	mov	r1, r6
 8004564:	f001 f9c4 	bl	80058f0 <iprintf>
			sprintf(buffor, "%d%d%d", Odczytano[0], Odczytano[1], Odczytano[2]);
 8004568:	f89d 1016 	ldrb.w	r1, [sp, #22]
 800456c:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8004570:	f89d 2014 	ldrb.w	r2, [sp, #20]
 8004574:	9100      	str	r1, [sp, #0]
 8004576:	a806      	add	r0, sp, #24
 8004578:	4919      	ldr	r1, [pc, #100]	; (80045e0 <Prog_callback+0x278>)
 800457a:	f001 fa35 	bl	80059e8 <siprintf>
			BSP_LCD_GLASS_DisplayString(buffor);
 800457e:	a806      	add	r0, sp, #24
 8004580:	f000 fd8a 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
			HAL_Delay(1000);
 8004584:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004588:	f7fc fcfe 	bl	8000f88 <HAL_Delay>
	for(uint32_t i = 0x03; i < AdresKomorki; i+= RozmiarPaczkiDanych){
 800458c:	3503      	adds	r5, #3
 800458e:	e7be      	b.n	800450e <Prog_callback+0x1a6>
			printf("Blad odczytu!\r\n");
 8004590:	4648      	mov	r0, r9
 8004592:	f001 fa21 	bl	80059d8 <puts>
			BSP_LCD_GLASS_DisplayString("BLAD");
 8004596:	4650      	mov	r0, sl
 8004598:	f000 fd7e 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
 800459c:	e7f6      	b.n	800458c <Prog_callback+0x224>
 800459e:	bf00      	nop
	...
 80045a8:	08006b40 	.word	0x08006b40
 80045ac:	20002288 	.word	0x20002288
 80045b0:	200022d0 	.word	0x200022d0
 80045b4:	08006ded 	.word	0x08006ded
 80045b8:	08006e08 	.word	0x08006e08
 80045bc:	08006e16 	.word	0x08006e16
 80045c0:	2000000c 	.word	0x2000000c
 80045c4:	20002274 	.word	0x20002274
 80045c8:	48000400 	.word	0x48000400
 80045cc:	08006e1d 	.word	0x08006e1d
 80045d0:	08006e37 	.word	0x08006e37
 80045d4:	08006e3e 	.word	0x08006e3e
 80045d8:	08006e50 	.word	0x08006e50
 80045dc:	08006e66 	.word	0x08006e66
 80045e0:	08006e7d 	.word	0x08006e7d
 80045e4:	2000014c 	.word	0x2000014c
 80045e8:	20000274 	.word	0x20000274
 80045ec:	08006e5f 	.word	0x08006e5f
 80045f0:	08006e84 	.word	0x08006e84
 80045f4:	00000000 	.word	0x00000000

080045f8 <Okres_callback>:
void Okres_callback(void){
 80045f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045fc:	ed2d 8b02 	vpush	{d8}
 8004600:	f5ad 4d84 	sub.w	sp, sp, #16896	; 0x4200
 8004604:	b085      	sub	sp, #20
	printf("Rozpoczynam okresowe zbieranie probek\r\n");
 8004606:	4868      	ldr	r0, [pc, #416]	; (80047a8 <Okres_callback+0x1b0>)
 8004608:	f001 f9e6 	bl	80059d8 <puts>
	double const filtr[64]={0.00234434917719461,0.00253607247271912,0.00285229122268397,0.00329035375942028,0.00384640000611839,0.00451539722262479,0.00529118751439567,0.00616654664968141,0.00713325361488786,0.00818217022853550,0.00930333003144620,0.0104860355757936,0.0117189631494397,0.0129902738954427,0.0142877302205574,0.0155988163316447,0.0169108616957447,0.0182111661885955,0.0194871256779324,0.0207263567821822,0.0219168195522430,0.0230469368438535,0.0241057091804112,0.0250828239506856,0.0259687578422278,0.0267548714788497,0.0274334953086374,0.0279980058767921,0.0284428917142534,0.0287638081775825,0.0289576206868904,0.0290224359255544,0.0289576206868904,0.0287638081775825,0.0284428917142534,0.0279980058767921,0.0274334953086374,0.0267548714788497,0.0259687578422278,0.0250828239506856,0.0241057091804112,0.0230469368438535,0.0219168195522430,0.0207263567821822,0.0194871256779324,0.0182111661885955,0.0169108616957447,0.0155988163316447,0.0142877302205574,0.0129902738954427,0.0117189631494397,0.0104860355757936,0.00930333003144620,0.00818217022853550,0.00713325361488786,0.00616654664968141,0.00529118751439567,0.00451539722262479,0.00384640000611839,0.00329035375942028,0.00285229122268397,0.00253607247271912,0.00234434917719461,0.00227854094737764};
 800460c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004610:	4966      	ldr	r1, [pc, #408]	; (80047ac <Okres_callback+0x1b4>)
 8004612:	a804      	add	r0, sp, #16
 8004614:	f001 f958 	bl	80058c8 <memcpy>
	if(BSP_QSPI_Erase_Block(AdresKomorki) != QSPI_OK){	// Wyczyszczenie bloku, z pierwszym bajtem
 8004618:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800461c:	f000 ff62 	bl	80054e4 <BSP_QSPI_Erase_Block>
 8004620:	b108      	cbz	r0, 8004626 <Okres_callback+0x2e>
		Error_Handler();
 8004622:	f7ff fdcb 	bl	80041bc <Error_Handler>
	BSP_LCD_GLASS_DisplayString("LOGUJE");
 8004626:	4862      	ldr	r0, [pc, #392]	; (80047b0 <Okres_callback+0x1b8>)
	while(!JUp_flag){
 8004628:	f8df 91b0 	ldr.w	r9, [pc, #432]	; 80047dc <Okres_callback+0x1e4>
		AVERAGE/=1600;
 800462c:	f8df b1b0 	ldr.w	fp, [pc, #432]	; 80047e0 <Okres_callback+0x1e8>
	BSP_LCD_GLASS_DisplayString("LOGUJE");
 8004630:	f000 fd32 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
			filtrowany[i3] = 0;		//zerowanie po poprzedniej filtracji
 8004634:	ed9f 8b5a 	vldr	d8, [pc, #360]	; 80047a0 <Okres_callback+0x1a8>
	uint32_t AdresKomorki = 0x1000; 				// Adres gdzie zacznie sie zapis; zacznij od bloku wyzej niz Tryb Progu
 8004638:	f44f 5780 	mov.w	r7, #4096	; 0x1000
		AVERAGE/=1600;
 800463c:	f04f 0a00 	mov.w	sl, #0
	while(!JUp_flag){
 8004640:	f8d9 4000 	ldr.w	r4, [r9]
 8004644:	2c00      	cmp	r4, #0
 8004646:	d15c      	bne.n	8004702 <Okres_callback+0x10a>
 8004648:	f50d 7804 	add.w	r8, sp, #528	; 0x210
 800464c:	4646      	mov	r6, r8
			filtrowany[i3] = 0;		//zerowanie po poprzedniej filtracji
 800464e:	ed86 8b00 	vstr	d8, [r6]
			 for (int i4 = 0; i4 < 64; i4++){
 8004652:	2500      	movs	r5, #0
				if (i3>=i4){
 8004654:	42ac      	cmp	r4, r5
 8004656:	db14      	blt.n	8004682 <Okres_callback+0x8a>
					filtrowany[i3]=filtrowany[i3]+(  ( (double)RecBuff[i3-i4] )  *filtr[i4]);
 8004658:	1b63      	subs	r3, r4, r5
 800465a:	4a56      	ldr	r2, [pc, #344]	; (80047b4 <Okres_callback+0x1bc>)
 800465c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8004660:	f7fb ff60 	bl	8000524 <__aeabi_i2d>
 8004664:	ab04      	add	r3, sp, #16
 8004666:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800466a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466e:	f7fb ffbf 	bl	80005f0 <__aeabi_dmul>
 8004672:	4602      	mov	r2, r0
 8004674:	460b      	mov	r3, r1
 8004676:	e9d6 0100 	ldrd	r0, r1, [r6]
 800467a:	f7fb fe07 	bl	800028c <__adddf3>
 800467e:	e9c6 0100 	strd	r0, r1, [r6]
			 for (int i4 = 0; i4 < 64; i4++){
 8004682:	3501      	adds	r5, #1
 8004684:	2d40      	cmp	r5, #64	; 0x40
 8004686:	d1e5      	bne.n	8004654 <Okres_callback+0x5c>
		for (int i3 = 0; i3 < 2048; i3++){
 8004688:	3401      	adds	r4, #1
 800468a:	f5b4 6f00 	cmp.w	r4, #2048	; 0x800
 800468e:	f106 0608 	add.w	r6, r6, #8
 8004692:	d1dc      	bne.n	800464e <Okres_callback+0x56>
 8004694:	f50d 5650 	add.w	r6, sp, #13312	; 0x3400
 8004698:	ec55 4b18 	vmov	r4, r5, d8
 800469c:	3610      	adds	r6, #16
			AVERAGE += filtrowany[var];
 800469e:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 80046a2:	4620      	mov	r0, r4
 80046a4:	4629      	mov	r1, r5
 80046a6:	f7fb fdf1 	bl	800028c <__adddf3>
		for (int var = 0; var < 1600; ++var) {
 80046aa:	45b0      	cmp	r8, r6
			AVERAGE += filtrowany[var];
 80046ac:	4604      	mov	r4, r0
 80046ae:	460d      	mov	r5, r1
		for (int var = 0; var < 1600; ++var) {
 80046b0:	d1f5      	bne.n	800469e <Okres_callback+0xa6>
		AVERAGE/=1600;
 80046b2:	4652      	mov	r2, sl
 80046b4:	465b      	mov	r3, fp
 80046b6:	f7fc f8c5 	bl	8000844 <__aeabi_ddiv>
		printf(" Srednia do zapisu : %f \r\n", AVERAGE);
 80046ba:	4602      	mov	r2, r0
 80046bc:	460b      	mov	r3, r1
		AVERAGE/=1600;
 80046be:	4604      	mov	r4, r0
 80046c0:	460d      	mov	r5, r1
		printf(" Srednia do zapisu : %f \r\n", AVERAGE);
 80046c2:	483d      	ldr	r0, [pc, #244]	; (80047b8 <Okres_callback+0x1c0>)
 80046c4:	f001 f914 	bl	80058f0 <iprintf>
		srednia = (uint32_t) AVERAGE;
 80046c8:	4629      	mov	r1, r5
 80046ca:	4620      	mov	r0, r4
 80046cc:	f7fc fa2a 	bl	8000b24 <__aeabi_d2uiz>
 80046d0:	4604      	mov	r4, r0
		HAL_Delay(1000);
 80046d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80046d6:	f7fc fc57 	bl	8000f88 <HAL_Delay>
		printf(" Srednia do zapisu : %d \r\n", DaneDoZapisu);
 80046da:	4621      	mov	r1, r4
 80046dc:	4837      	ldr	r0, [pc, #220]	; (80047bc <Okres_callback+0x1c4>)
		DaneDoZapisu = srednia;
 80046de:	9400      	str	r4, [sp, #0]
		printf(" Srednia do zapisu : %d \r\n", DaneDoZapisu);
 80046e0:	f001 f906 	bl	80058f0 <iprintf>
		if (BSP_QSPI_Write(PtrDaneZapis, AdresKomorki, RozmiarWartosciSredniej) != QSPI_OK){
 80046e4:	2204      	movs	r2, #4
 80046e6:	4639      	mov	r1, r7
 80046e8:	4668      	mov	r0, sp
 80046ea:	f000 feab 	bl	8005444 <BSP_QSPI_Write>
 80046ee:	b110      	cbz	r0, 80046f6 <Okres_callback+0xfe>
			printf("Blad zapisu!\r\n");
 80046f0:	4833      	ldr	r0, [pc, #204]	; (80047c0 <Okres_callback+0x1c8>)
 80046f2:	f001 f971 	bl	80059d8 <puts>
		HAL_GPIO_TogglePin(LD_R_GPIO_Port, LD_R_Pin);
 80046f6:	2104      	movs	r1, #4
 80046f8:	4832      	ldr	r0, [pc, #200]	; (80047c4 <Okres_callback+0x1cc>)
		AdresKomorki += RozmiarWartosciSredniej;
 80046fa:	3704      	adds	r7, #4
		HAL_GPIO_TogglePin(LD_R_GPIO_Port, LD_R_Pin);
 80046fc:	f7fd f9cf 	bl	8001a9e <HAL_GPIO_TogglePin>
 8004700:	e79e      	b.n	8004640 <Okres_callback+0x48>
	BSP_LCD_GLASS_DisplayString("KONIEC");
 8004702:	4831      	ldr	r0, [pc, #196]	; (80047c8 <Okres_callback+0x1d0>)
		sprintf(buffor, "LOG %d", k);
 8004704:	4e31      	ldr	r6, [pc, #196]	; (80047cc <Okres_callback+0x1d4>)
			printf("Blad odczytu!\r\n");
 8004706:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 80047e4 <Okres_callback+0x1ec>
			BSP_LCD_GLASS_DisplayString("BLAD");
 800470a:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 80047e8 <Okres_callback+0x1f0>
	BSP_LCD_GLASS_DisplayString("KONIEC");
 800470e:	f000 fcc3 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
	HAL_Delay(500);
 8004712:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004716:	f7fc fc37 	bl	8000f88 <HAL_Delay>
	HAL_GPIO_WritePin(LD_R_GPIO_Port, LD_R_Pin, GPIO_PIN_RESET);
 800471a:	2200      	movs	r2, #0
 800471c:	2104      	movs	r1, #4
 800471e:	4829      	ldr	r0, [pc, #164]	; (80047c4 <Okres_callback+0x1cc>)
 8004720:	f7fd f9b8 	bl	8001a94 <HAL_GPIO_WritePin>
	for(uint32_t i = 0x1000; i < AdresKomorki; i+= RozmiarWartosciSredniej){
 8004724:	f44f 5480 	mov.w	r4, #4096	; 0x1000
	int k = 0; // zmienna pomocnicza, do wyswietlania numeru logu
 8004728:	2500      	movs	r5, #0
	for(uint32_t i = 0x1000; i < AdresKomorki; i+= RozmiarWartosciSredniej){
 800472a:	42a7      	cmp	r7, r4
 800472c:	d809      	bhi.n	8004742 <Okres_callback+0x14a>
	printf("Koncze zbieranie probek\r\n");
 800472e:	4828      	ldr	r0, [pc, #160]	; (80047d0 <Okres_callback+0x1d8>)
 8004730:	f001 f952 	bl	80059d8 <puts>
}
 8004734:	f50d 4d84 	add.w	sp, sp, #16896	; 0x4200
 8004738:	b005      	add	sp, #20
 800473a:	ecbd 8b02 	vpop	{d8}
 800473e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		k++;
 8004742:	3501      	adds	r5, #1
		sprintf(buffor, "LOG %d", k);
 8004744:	462a      	mov	r2, r5
 8004746:	4631      	mov	r1, r6
 8004748:	a802      	add	r0, sp, #8
 800474a:	f001 f94d 	bl	80059e8 <siprintf>
		BSP_LCD_GLASS_DisplayString(buffor);
 800474e:	a802      	add	r0, sp, #8
 8004750:	f000 fca2 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
		HAL_Delay(500);
 8004754:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004758:	f7fc fc16 	bl	8000f88 <HAL_Delay>
		if (BSP_QSPI_Read(PtrOdczytano, i, RozmiarWartosciSredniej) == QSPI_OK){
 800475c:	2204      	movs	r2, #4
 800475e:	4621      	mov	r1, r4
 8004760:	eb0d 0002 	add.w	r0, sp, r2
 8004764:	f000 fe3e 	bl	80053e4 <BSP_QSPI_Read>
 8004768:	b988      	cbnz	r0, 800478e <Okres_callback+0x196>
			printf(" Srednia wynosi: %d \r\n", *PtrOdczytano);
 800476a:	9901      	ldr	r1, [sp, #4]
 800476c:	4819      	ldr	r0, [pc, #100]	; (80047d4 <Okres_callback+0x1dc>)
 800476e:	f001 f8bf 	bl	80058f0 <iprintf>
			sprintf(buffor, "%d", Odczytano);
 8004772:	9a01      	ldr	r2, [sp, #4]
 8004774:	4918      	ldr	r1, [pc, #96]	; (80047d8 <Okres_callback+0x1e0>)
 8004776:	a802      	add	r0, sp, #8
 8004778:	f001 f936 	bl	80059e8 <siprintf>
			BSP_LCD_GLASS_DisplayString(buffor);
 800477c:	a802      	add	r0, sp, #8
 800477e:	f000 fc8b 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
			HAL_Delay(1000);
 8004782:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004786:	f7fc fbff 	bl	8000f88 <HAL_Delay>
	for(uint32_t i = 0x1000; i < AdresKomorki; i+= RozmiarWartosciSredniej){
 800478a:	3404      	adds	r4, #4
 800478c:	e7cd      	b.n	800472a <Okres_callback+0x132>
			printf("Blad odczytu!\r\n");
 800478e:	4640      	mov	r0, r8
 8004790:	f001 f922 	bl	80059d8 <puts>
			BSP_LCD_GLASS_DisplayString("BLAD");
 8004794:	4648      	mov	r0, r9
 8004796:	f000 fc7f 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
 800479a:	e7f6      	b.n	800478a <Okres_callback+0x192>
 800479c:	f3af 8000 	nop.w
	...
 80047a8:	08006d60 	.word	0x08006d60
 80047ac:	08006b40 	.word	0x08006b40
 80047b0:	08006e16 	.word	0x08006e16
 80047b4:	20000274 	.word	0x20000274
 80047b8:	08006d87 	.word	0x08006d87
 80047bc:	08006da2 	.word	0x08006da2
 80047c0:	08006e08 	.word	0x08006e08
 80047c4:	48000400 	.word	0x48000400
 80047c8:	08006e37 	.word	0x08006e37
 80047cc:	08006e5f 	.word	0x08006e5f
 80047d0:	08006dd4 	.word	0x08006dd4
 80047d4:	08006dbd 	.word	0x08006dbd
 80047d8:	08006e63 	.word	0x08006e63
 80047dc:	2000014c 	.word	0x2000014c
 80047e0:	40990000 	.word	0x40990000
 80047e4:	08006e50 	.word	0x08006e50
 80047e8:	08006e84 	.word	0x08006e84

080047ec <Menu_Odswiez>:
Pozycja_Menu Wyswietl_Info_Tryb2 = {"Wyswietl Okres ", NULL, NULL, &Tryb2, NULL, Wyswietl_Okres_callback};

Pozycja_Menu *AktualnaPozycja = &Start;

void Menu_Odswiez(void){
	int ileZnakow = strlen(AktualnaPozycja->Nazwa_Pozycji);
 80047ec:	4b0a      	ldr	r3, [pc, #40]	; (8004818 <Menu_Odswiez+0x2c>)
 80047ee:	681b      	ldr	r3, [r3, #0]
void Menu_Odswiez(void){
 80047f0:	b510      	push	{r4, lr}
	int ileZnakow = strlen(AktualnaPozycja->Nazwa_Pozycji);
 80047f2:	681c      	ldr	r4, [r3, #0]
 80047f4:	4620      	mov	r0, r4
 80047f6:	f7fb fceb 	bl	80001d0 <strlen>
	if(ileZnakow < 7){  // LCD ma 6 znakow
 80047fa:	2806      	cmp	r0, #6
 80047fc:	dc04      	bgt.n	8004808 <Menu_Odswiez+0x1c>
		BSP_LCD_GLASS_DisplayString(AktualnaPozycja->Nazwa_Pozycji);
 80047fe:	4620      	mov	r0, r4
	} else {
		BSP_LCD_GLASS_ScrollSentence(AktualnaPozycja->Nazwa_Pozycji, 1, 200);
	}
}
 8004800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		BSP_LCD_GLASS_DisplayString(AktualnaPozycja->Nazwa_Pozycji);
 8004804:	f000 bc48 	b.w	8005098 <BSP_LCD_GLASS_DisplayString>
		BSP_LCD_GLASS_ScrollSentence(AktualnaPozycja->Nazwa_Pozycji, 1, 200);
 8004808:	4620      	mov	r0, r4
 800480a:	22c8      	movs	r2, #200	; 0xc8
 800480c:	2101      	movs	r1, #1
}
 800480e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		BSP_LCD_GLASS_ScrollSentence(AktualnaPozycja->Nazwa_Pozycji, 1, 200);
 8004812:	f000 bc59 	b.w	80050c8 <BSP_LCD_GLASS_ScrollSentence>
 8004816:	bf00      	nop
 8004818:	20000010 	.word	0x20000010

0800481c <Menu_Nast>:

void Menu_Nast(void){
	if(AktualnaPozycja->Nastepna){
 800481c:	4b03      	ldr	r3, [pc, #12]	; (800482c <Menu_Nast+0x10>)
 800481e:	681a      	ldr	r2, [r3, #0]
 8004820:	6852      	ldr	r2, [r2, #4]
 8004822:	b102      	cbz	r2, 8004826 <Menu_Nast+0xa>
		AktualnaPozycja = AktualnaPozycja->Nastepna;
 8004824:	601a      	str	r2, [r3, #0]
	}
	Menu_Odswiez();
 8004826:	f7ff bfe1 	b.w	80047ec <Menu_Odswiez>
 800482a:	bf00      	nop
 800482c:	20000010 	.word	0x20000010

08004830 <Menu_Poprz>:
}

void Menu_Poprz(void){
	if(AktualnaPozycja->Poprzednia){
 8004830:	4b03      	ldr	r3, [pc, #12]	; (8004840 <Menu_Poprz+0x10>)
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	6892      	ldr	r2, [r2, #8]
 8004836:	b102      	cbz	r2, 800483a <Menu_Poprz+0xa>
		AktualnaPozycja = AktualnaPozycja->Poprzednia;
 8004838:	601a      	str	r2, [r3, #0]
	}
	Menu_Odswiez();
 800483a:	f7ff bfd7 	b.w	80047ec <Menu_Odswiez>
 800483e:	bf00      	nop
 8004840:	20000010 	.word	0x20000010

08004844 <Menu_Dziecko>:
}

void Menu_Dziecko(void){
	if(AktualnaPozycja->Dziecko){
 8004844:	4b03      	ldr	r3, [pc, #12]	; (8004854 <Menu_Dziecko+0x10>)
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	6912      	ldr	r2, [r2, #16]
 800484a:	b102      	cbz	r2, 800484e <Menu_Dziecko+0xa>
		AktualnaPozycja = AktualnaPozycja->Dziecko;
 800484c:	601a      	str	r2, [r3, #0]
	}
	Menu_Odswiez();
 800484e:	f7ff bfcd 	b.w	80047ec <Menu_Odswiez>
 8004852:	bf00      	nop
 8004854:	20000010 	.word	0x20000010

08004858 <Menu_Rodzic>:
}

void Menu_Rodzic(void){
	if(AktualnaPozycja->Rodzic){
 8004858:	4b03      	ldr	r3, [pc, #12]	; (8004868 <Menu_Rodzic+0x10>)
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	68d2      	ldr	r2, [r2, #12]
 800485e:	b102      	cbz	r2, 8004862 <Menu_Rodzic+0xa>
		AktualnaPozycja = AktualnaPozycja->Rodzic;
 8004860:	601a      	str	r2, [r3, #0]
	}
	Menu_Odswiez();
 8004862:	f7ff bfc3 	b.w	80047ec <Menu_Odswiez>
 8004866:	bf00      	nop
 8004868:	20000010 	.word	0x20000010

0800486c <Menu_Funkcja>:
}

void Menu_Funkcja(void){
 800486c:	b508      	push	{r3, lr}
	if (AktualnaPozycja->Funkcja_Pozycji){
 800486e:	4b04      	ldr	r3, [pc, #16]	; (8004880 <Menu_Funkcja+0x14>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	b103      	cbz	r3, 8004878 <Menu_Funkcja+0xc>
		AktualnaPozycja->Funkcja_Pozycji();
 8004876:	4798      	blx	r3
	}
	Menu_Odswiez();
}
 8004878:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	Menu_Odswiez();
 800487c:	f7ff bfb6 	b.w	80047ec <Menu_Odswiez>
 8004880:	20000010 	.word	0x20000010

08004884 <MX_QUADSPI_Init>:

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{

  hqspi.Instance = QUADSPI;
 8004884:	480a      	ldr	r0, [pc, #40]	; (80048b0 <MX_QUADSPI_Init+0x2c>)
  hqspi.Init.ClockPrescaler = 255;
 8004886:	4a0b      	ldr	r2, [pc, #44]	; (80048b4 <MX_QUADSPI_Init+0x30>)
{
 8004888:	b508      	push	{r3, lr}
  hqspi.Init.ClockPrescaler = 255;
 800488a:	23ff      	movs	r3, #255	; 0xff
 800488c:	e880 000c 	stmia.w	r0, {r2, r3}
  hqspi.Init.FifoThreshold = 1;
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8004890:	2300      	movs	r3, #0
  hqspi.Init.FifoThreshold = 1;
 8004892:	2201      	movs	r2, #1
 8004894:	6082      	str	r2, [r0, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8004896:	60c3      	str	r3, [r0, #12]
  hqspi.Init.FlashSize = 1;
 8004898:	6102      	str	r2, [r0, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800489a:	6143      	str	r3, [r0, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800489c:	6183      	str	r3, [r0, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 800489e:	f7fd fb3f 	bl	8001f20 <HAL_QSPI_Init>
 80048a2:	b118      	cbz	r0, 80048ac <MX_QUADSPI_Init+0x28>
  {
    Error_Handler();
  }

}
 80048a4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80048a8:	f7ff bc88 	b.w	80041bc <Error_Handler>
 80048ac:	bd08      	pop	{r3, pc}
 80048ae:	bf00      	nop
 80048b0:	2000228c 	.word	0x2000228c
 80048b4:	a0001000 	.word	0xa0001000

080048b8 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80048b8:	b510      	push	{r4, lr}
 80048ba:	4604      	mov	r4, r0
 80048bc:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048be:	2214      	movs	r2, #20
 80048c0:	2100      	movs	r1, #0
 80048c2:	a803      	add	r0, sp, #12
 80048c4:	f001 f80b 	bl	80058de <memset>
  if(qspiHandle->Instance==QUADSPI)
 80048c8:	6822      	ldr	r2, [r4, #0]
 80048ca:	4b14      	ldr	r3, [pc, #80]	; (800491c <HAL_QSPI_MspInit+0x64>)
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d122      	bne.n	8004916 <HAL_QSPI_MspInit+0x5e>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80048d0:	f103 4320 	add.w	r3, r3, #2684354560	; 0xa0000000
 80048d4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048d8:	a903      	add	r1, sp, #12
    __HAL_RCC_QSPI_CLK_ENABLE();
 80048da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80048dc:	4810      	ldr	r0, [pc, #64]	; (8004920 <HAL_QSPI_MspInit+0x68>)
    __HAL_RCC_QSPI_CLK_ENABLE();
 80048de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048e2:	651a      	str	r2, [r3, #80]	; 0x50
 80048e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80048e6:	f402 7280 	and.w	r2, r2, #256	; 0x100
 80048ea:	9201      	str	r2, [sp, #4]
 80048ec:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80048ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048f0:	f042 0210 	orr.w	r2, r2, #16
 80048f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80048f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048f8:	f003 0310 	and.w	r3, r3, #16
 80048fc:	9302      	str	r3, [sp, #8]
 80048fe:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8004900:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8004904:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004906:	2302      	movs	r3, #2
 8004908:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800490a:	2303      	movs	r3, #3
 800490c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800490e:	230a      	movs	r3, #10
 8004910:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004912:	f7fc ff59 	bl	80017c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8004916:	b008      	add	sp, #32
 8004918:	bd10      	pop	{r4, pc}
 800491a:	bf00      	nop
 800491c:	a0001000 	.word	0xa0001000
 8004920:	48001000 	.word	0x48001000

08004924 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{

  if(qspiHandle->Instance==QUADSPI)
 8004924:	6802      	ldr	r2, [r0, #0]
 8004926:	4b07      	ldr	r3, [pc, #28]	; (8004944 <HAL_QSPI_MspDeInit+0x20>)
 8004928:	429a      	cmp	r2, r3
 800492a:	d109      	bne.n	8004940 <HAL_QSPI_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800492c:	4a06      	ldr	r2, [pc, #24]	; (8004948 <HAL_QSPI_MspDeInit+0x24>)
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    HAL_GPIO_DeInit(GPIOE, QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 800492e:	4807      	ldr	r0, [pc, #28]	; (800494c <HAL_QSPI_MspDeInit+0x28>)
    __HAL_RCC_QSPI_CLK_DISABLE();
 8004930:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004932:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004936:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_GPIO_DeInit(GPIOE, QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 8004938:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800493c:	f7fd b820 	b.w	8001980 <HAL_GPIO_DeInit>
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	a0001000 	.word	0xa0001000
 8004948:	40021000 	.word	0x40021000
 800494c:	48001000 	.word	0x48001000

08004950 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004950:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  RTC_TimeTypeDef sTime = {0};
 8004952:	2214      	movs	r2, #20
 8004954:	2100      	movs	r1, #0
 8004956:	a801      	add	r0, sp, #4
 8004958:	f000 ffc1 	bl	80058de <memset>
  RTC_DateTypeDef sDate = {0};

  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800495c:	481e      	ldr	r0, [pc, #120]	; (80049d8 <MX_RTC_Init+0x88>)
 800495e:	4a1f      	ldr	r2, [pc, #124]	; (80049dc <MX_RTC_Init+0x8c>)
  RTC_DateTypeDef sDate = {0};
 8004960:	2300      	movs	r3, #0
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004962:	e880 000c 	stmia.w	r0, {r2, r3}
  hrtc.Init.AsynchPrediv = 127;
 8004966:	227f      	movs	r2, #127	; 0x7f
 8004968:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 800496a:	22ff      	movs	r2, #255	; 0xff
  RTC_DateTypeDef sDate = {0};
 800496c:	9300      	str	r3, [sp, #0]
  hrtc.Init.SynchPrediv = 255;
 800496e:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004970:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004972:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8004974:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004976:	61c3      	str	r3, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004978:	f7fe fbdc 	bl	8003134 <HAL_RTC_Init>
 800497c:	b108      	cbz	r0, 8004982 <MX_RTC_Init+0x32>
  {
    Error_Handler();
 800497e:	f7ff fc1d 	bl	80041bc <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 23;
 8004982:	2317      	movs	r3, #23
 8004984:	f88d 3004 	strb.w	r3, [sp, #4]
  sTime.Minutes = 59;
 8004988:	233b      	movs	r3, #59	; 0x3b
  sTime.Seconds = 50;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800498a:	2200      	movs	r2, #0
  sTime.Minutes = 59;
 800498c:	f88d 3005 	strb.w	r3, [sp, #5]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004990:	a901      	add	r1, sp, #4
  sTime.Seconds = 50;
 8004992:	2332      	movs	r3, #50	; 0x32
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8004994:	4810      	ldr	r0, [pc, #64]	; (80049d8 <MX_RTC_Init+0x88>)
  sTime.Seconds = 50;
 8004996:	f88d 3006 	strb.w	r3, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800499a:	9204      	str	r2, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800499c:	9205      	str	r2, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800499e:	f7fe fc1b 	bl	80031d8 <HAL_RTC_SetTime>
 80049a2:	b108      	cbz	r0, 80049a8 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80049a4:	f7ff fc0a 	bl	80041bc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 80049a8:	2303      	movs	r3, #3
 80049aa:	f88d 3000 	strb.w	r3, [sp]
  sDate.Month = RTC_MONTH_APRIL;
 80049ae:	2304      	movs	r3, #4
 80049b0:	f88d 3001 	strb.w	r3, [sp, #1]
  sDate.Date = 23;
 80049b4:	2317      	movs	r3, #23
 80049b6:	f88d 3002 	strb.w	r3, [sp, #2]
  sDate.Year = 19;

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80049ba:	2200      	movs	r2, #0
  sDate.Year = 19;
 80049bc:	2313      	movs	r3, #19
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80049be:	4669      	mov	r1, sp
 80049c0:	4805      	ldr	r0, [pc, #20]	; (80049d8 <MX_RTC_Init+0x88>)
  sDate.Year = 19;
 80049c2:	f88d 3003 	strb.w	r3, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80049c6:	f7fe fc66 	bl	8003296 <HAL_RTC_SetDate>
 80049ca:	b108      	cbz	r0, 80049d0 <MX_RTC_Init+0x80>
  {
    Error_Handler();
 80049cc:	f7ff fbf6 	bl	80041bc <Error_Handler>
  }

}
 80049d0:	b007      	add	sp, #28
 80049d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80049d6:	bf00      	nop
 80049d8:	200022d0 	.word	0x200022d0
 80049dc:	40002800 	.word	0x40002800

080049e0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{

  if(rtcHandle->Instance==RTC)
 80049e0:	6802      	ldr	r2, [r0, #0]
 80049e2:	4b05      	ldr	r3, [pc, #20]	; (80049f8 <HAL_RTC_MspInit+0x18>)
 80049e4:	429a      	cmp	r2, r3
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80049e6:	bf01      	itttt	eq
 80049e8:	4a04      	ldreq	r2, [pc, #16]	; (80049fc <HAL_RTC_MspInit+0x1c>)
 80049ea:	f8d2 3090 	ldreq.w	r3, [r2, #144]	; 0x90
 80049ee:	f443 4300 	orreq.w	r3, r3, #32768	; 0x8000
 80049f2:	f8c2 3090 	streq.w	r3, [r2, #144]	; 0x90
 80049f6:	4770      	bx	lr
 80049f8:	40002800 	.word	0x40002800
 80049fc:	40021000 	.word	0x40021000

08004a00 <WriteChar.isra.3>:
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
  uint16_t ch = 0 ;
  uint8_t loop = 0, index = 0;

  switch (*Char)
 8004a00:	282f      	cmp	r0, #47	; 0x2f
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
 8004a02:	b570      	push	{r4, r5, r6, lr}
  switch (*Char)
 8004a04:	d06d      	beq.n	8004ae2 <WriteChar.isra.3+0xe2>
 8004a06:	d821      	bhi.n	8004a4c <WriteChar.isra.3+0x4c>
 8004a08:	2829      	cmp	r0, #41	; 0x29
 8004a0a:	d05c      	beq.n	8004ac6 <WriteChar.isra.3+0xc6>
 8004a0c:	d807      	bhi.n	8004a1e <WriteChar.isra.3+0x1e>
 8004a0e:	2825      	cmp	r0, #37	; 0x25
 8004a10:	d06c      	beq.n	8004aec <WriteChar.isra.3+0xec>
 8004a12:	2828      	cmp	r0, #40	; 0x28
 8004a14:	d055      	beq.n	8004ac2 <WriteChar.isra.3+0xc2>
 8004a16:	2820      	cmp	r0, #32
 8004a18:	d106      	bne.n	8004a28 <WriteChar.isra.3+0x28>
      ch = 0x00;
 8004a1a:	2400      	movs	r4, #0
 8004a1c:	e031      	b.n	8004a82 <WriteChar.isra.3+0x82>
  switch (*Char)
 8004a1e:	282b      	cmp	r0, #43	; 0x2b
 8004a20:	d05c      	beq.n	8004adc <WriteChar.isra.3+0xdc>
 8004a22:	d32c      	bcc.n	8004a7e <WriteChar.isra.3+0x7e>
 8004a24:	282d      	cmp	r0, #45	; 0x2d
 8004a26:	d056      	beq.n	8004ad6 <WriteChar.isra.3+0xd6>
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 8004a28:	f1a0 0441 	sub.w	r4, r0, #65	; 0x41
 8004a2c:	b2e5      	uxtb	r5, r4
 8004a2e:	2d19      	cmp	r5, #25
        ch = CapLetterMap[*Char - 'A'];
 8004a30:	bf98      	it	ls
 8004a32:	4da7      	ldrls	r5, [pc, #668]	; (8004cd0 <WriteChar.isra.3+0x2d0>)
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8004a34:	f1a0 0061 	sub.w	r0, r0, #97	; 0x61
        ch = CapLetterMap[*Char - 'A'];
 8004a38:	bf98      	it	ls
 8004a3a:	f835 4014 	ldrhls.w	r4, [r5, r4, lsl #1]
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8004a3e:	b2c5      	uxtb	r5, r0
  uint16_t ch = 0 ;
 8004a40:	bf88      	it	hi
 8004a42:	2400      	movhi	r4, #0
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 8004a44:	2d19      	cmp	r5, #25
 8004a46:	d81c      	bhi.n	8004a82 <WriteChar.isra.3+0x82>
        ch = CapLetterMap[*Char - 'a'];
 8004a48:	4ca1      	ldr	r4, [pc, #644]	; (8004cd0 <WriteChar.isra.3+0x2d0>)
 8004a4a:	e054      	b.n	8004af6 <WriteChar.isra.3+0xf6>
  switch (*Char)
 8004a4c:	286d      	cmp	r0, #109	; 0x6d
 8004a4e:	d03c      	beq.n	8004aca <WriteChar.isra.3+0xca>
 8004a50:	d806      	bhi.n	8004a60 <WriteChar.isra.3+0x60>
 8004a52:	2839      	cmp	r0, #57	; 0x39
 8004a54:	d94d      	bls.n	8004af2 <WriteChar.isra.3+0xf2>
 8004a56:	2864      	cmp	r0, #100	; 0x64
 8004a58:	d1e6      	bne.n	8004a28 <WriteChar.isra.3+0x28>
      ch = C_DMAP;
 8004a5a:	f44f 4473 	mov.w	r4, #62208	; 0xf300
 8004a5e:	e010      	b.n	8004a82 <WriteChar.isra.3+0x82>
  switch (*Char)
 8004a60:	28b0      	cmp	r0, #176	; 0xb0
 8004a62:	d040      	beq.n	8004ae6 <WriteChar.isra.3+0xe6>
 8004a64:	d804      	bhi.n	8004a70 <WriteChar.isra.3+0x70>
 8004a66:	286e      	cmp	r0, #110	; 0x6e
 8004a68:	d1de      	bne.n	8004a28 <WriteChar.isra.3+0x28>
      ch = C_NMAP;
 8004a6a:	f242 2410 	movw	r4, #8720	; 0x2210
 8004a6e:	e008      	b.n	8004a82 <WriteChar.isra.3+0x82>
  switch (*Char)
 8004a70:	28b5      	cmp	r0, #181	; 0xb5
 8004a72:	d02d      	beq.n	8004ad0 <WriteChar.isra.3+0xd0>
 8004a74:	28ff      	cmp	r0, #255	; 0xff
 8004a76:	d1d7      	bne.n	8004a28 <WriteChar.isra.3+0x28>
      ch = C_FULL;
 8004a78:	f64f 74dd 	movw	r4, #65501	; 0xffdd
 8004a7c:	e001      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_STAR;
 8004a7e:	f24a 04dd 	movw	r4, #41181	; 0xa0dd
  if (Point == POINT_ON)
 8004a82:	2901      	cmp	r1, #1
    ch |= 0x0002;
 8004a84:	bf08      	it	eq
 8004a86:	f044 0402 	orreq.w	r4, r4, #2
  if (Colon == DOUBLEPOINT_ON)
 8004a8a:	2a01      	cmp	r2, #1
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8004a8c:	4991      	ldr	r1, [pc, #580]	; (8004cd4 <WriteChar.isra.3+0x2d4>)
    ch |= 0x0020;
 8004a8e:	bf08      	it	eq
 8004a90:	f044 0420 	orreq.w	r4, r4, #32
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8004a94:	f3c4 2003 	ubfx	r0, r4, #8, #4
 8004a98:	1322      	asrs	r2, r4, #12
 8004a9a:	6048      	str	r0, [r1, #4]
 8004a9c:	f3c4 1003 	ubfx	r0, r4, #4, #4
 8004aa0:	f004 040f 	and.w	r4, r4, #15
 8004aa4:	60cc      	str	r4, [r1, #12]
 8004aa6:	600a      	str	r2, [r1, #0]
 8004aa8:	6088      	str	r0, [r1, #8]
 8004aaa:	460c      	mov	r4, r1
{
  uint32_t data = 0x00;
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);

  switch (Position)
 8004aac:	2b05      	cmp	r3, #5
 8004aae:	f200 823a 	bhi.w	8004f26 <WriteChar.isra.3+0x526>
 8004ab2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8004ab6:	0023      	.short	0x0023
 8004ab8:	00c00070 	.word	0x00c00070
 8004abc:	017c011b 	.word	0x017c011b
 8004ac0:	01e8      	.short	0x01e8
      ch = C_OPENPARMAP;
 8004ac2:	4604      	mov	r4, r0
 8004ac4:	e7dd      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_CLOSEPARMAP;
 8004ac6:	2411      	movs	r4, #17
 8004ac8:	e7db      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_MMAP;
 8004aca:	f24b 2410 	movw	r4, #45584	; 0xb210
 8004ace:	e7d8      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_UMAP;
 8004ad0:	f246 0484 	movw	r4, #24708	; 0x6084
 8004ad4:	e7d5      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_MINUS;
 8004ad6:	f44f 4420 	mov.w	r4, #40960	; 0xa000
 8004ada:	e7d2      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_PLUS;
 8004adc:	f24a 0414 	movw	r4, #40980	; 0xa014
 8004ae0:	e7cf      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_SLATCH;
 8004ae2:	24c0      	movs	r4, #192	; 0xc0
 8004ae4:	e7cd      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_PERCENT_1;
 8004ae6:	f44f 446c 	mov.w	r4, #60416	; 0xec00
 8004aea:	e7ca      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = C_PERCENT_2;
 8004aec:	f44f 4433 	mov.w	r4, #45824	; 0xb300
 8004af0:	e7c7      	b.n	8004a82 <WriteChar.isra.3+0x82>
      ch = NumberMap[*Char - ASCII_CHAR_0];
 8004af2:	4c79      	ldr	r4, [pc, #484]	; (8004cd8 <WriteChar.isra.3+0x2d8>)
 8004af4:	3830      	subs	r0, #48	; 0x30
        ch = CapLetterMap[*Char - 'a'];
 8004af6:	f834 4010 	ldrh.w	r4, [r4, r0, lsl #1]
 8004afa:	e7c2      	b.n	8004a82 <WriteChar.isra.3+0x82>
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004afc:	0111      	lsls	r1, r2, #4
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004afe:	f002 0308 	and.w	r3, r2, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b02:	f001 0110 	and.w	r1, r1, #16
 8004b06:	4319      	orrs	r1, r3
 8004b08:	0593      	lsls	r3, r2, #22
 8004b0a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004b0e:	4319      	orrs	r1, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b10:	0513      	lsls	r3, r2, #20
 8004b12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004b16:	430b      	orrs	r3, r1
 8004b18:	4a70      	ldr	r2, [pc, #448]	; (8004cdc <WriteChar.isra.3+0x2dc>)
 8004b1a:	4871      	ldr	r0, [pc, #452]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	f7fc ffd1 	bl	8001ac4 <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b22:	6862      	ldr	r2, [r4, #4]
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004b24:	486e      	ldr	r0, [pc, #440]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b26:	0113      	lsls	r3, r2, #4
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b28:	f002 0108 	and.w	r1, r2, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b2c:	f003 0310 	and.w	r3, r3, #16
 8004b30:	430b      	orrs	r3, r1
 8004b32:	0591      	lsls	r1, r2, #22
 8004b34:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b38:	0512      	lsls	r2, r2, #20
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b3a:	430b      	orrs	r3, r1
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b3c:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004b40:	4313      	orrs	r3, r2
 8004b42:	2102      	movs	r1, #2
 8004b44:	4a65      	ldr	r2, [pc, #404]	; (8004cdc <WriteChar.isra.3+0x2dc>)
 8004b46:	f7fc ffbd 	bl	8001ac4 <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b4a:	68a2      	ldr	r2, [r4, #8]
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004b4c:	4864      	ldr	r0, [pc, #400]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b4e:	0113      	lsls	r3, r2, #4
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b50:	f002 0108 	and.w	r1, r2, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b54:	f003 0310 	and.w	r3, r3, #16
 8004b58:	430b      	orrs	r3, r1
 8004b5a:	0591      	lsls	r1, r2, #22
 8004b5c:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b60:	0512      	lsls	r2, r2, #20
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b62:	430b      	orrs	r3, r1
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b64:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	2104      	movs	r1, #4
 8004b6c:	4a5b      	ldr	r2, [pc, #364]	; (8004cdc <WriteChar.isra.3+0x2dc>)
 8004b6e:	f7fc ffa9 	bl	8001ac4 <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b72:	68e2      	ldr	r2, [r4, #12]
 8004b74:	0113      	lsls	r3, r2, #4
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b76:	f002 0108 	and.w	r1, r2, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b7a:	f003 0310 	and.w	r3, r3, #16
 8004b7e:	430b      	orrs	r3, r1
 8004b80:	0591      	lsls	r1, r2, #22
 8004b82:	f401 0100 	and.w	r1, r1, #8388608	; 0x800000
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8004b86:	0512      	lsls	r2, r2, #20
 8004b88:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8004b8c:	430b      	orrs	r3, r1
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	4a52      	ldr	r2, [pc, #328]	; (8004cdc <WriteChar.isra.3+0x2dc>)
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004b92:	2106      	movs	r1, #6
 8004b94:	e106      	b.n	8004da4 <WriteChar.isra.3+0x3a4>
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004b96:	0311      	lsls	r1, r2, #12
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004b98:	0293      	lsls	r3, r2, #10
 8004b9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004b9e:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004ba2:	4319      	orrs	r1, r3
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004ba4:	0193      	lsls	r3, r2, #6
 8004ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004baa:	4319      	orrs	r1, r3
 8004bac:	0093      	lsls	r3, r2, #2
 8004bae:	f003 0320 	and.w	r3, r3, #32
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004bb2:	430b      	orrs	r3, r1
 8004bb4:	4a4b      	ldr	r2, [pc, #300]	; (8004ce4 <WriteChar.isra.3+0x2e4>)
 8004bb6:	484a      	ldr	r0, [pc, #296]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
 8004bb8:	2100      	movs	r1, #0
 8004bba:	f7fc ff83 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004bbe:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004bc0:	4847      	ldr	r0, [pc, #284]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004bc2:	0313      	lsls	r3, r2, #12
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004bc4:	0291      	lsls	r1, r2, #10
 8004bc6:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004bca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004bce:	430b      	orrs	r3, r1
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004bd0:	0191      	lsls	r1, r2, #6
 8004bd2:	f001 0140 	and.w	r1, r1, #64	; 0x40
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004bd6:	0092      	lsls	r2, r2, #2
 8004bd8:	430b      	orrs	r3, r1
 8004bda:	f002 0220 	and.w	r2, r2, #32
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004bde:	4313      	orrs	r3, r2
 8004be0:	2102      	movs	r1, #2
 8004be2:	4a40      	ldr	r2, [pc, #256]	; (8004ce4 <WriteChar.isra.3+0x2e4>)
 8004be4:	f7fc ff6e 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004be8:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004bea:	483d      	ldr	r0, [pc, #244]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004bec:	0313      	lsls	r3, r2, #12
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004bee:	0291      	lsls	r1, r2, #10
 8004bf0:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004bf4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004bf8:	430b      	orrs	r3, r1
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004bfa:	0191      	lsls	r1, r2, #6
 8004bfc:	f001 0140 	and.w	r1, r1, #64	; 0x40
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c00:	0092      	lsls	r2, r2, #2
 8004c02:	430b      	orrs	r3, r1
 8004c04:	f002 0220 	and.w	r2, r2, #32
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	2104      	movs	r1, #4
 8004c0c:	4a35      	ldr	r2, [pc, #212]	; (8004ce4 <WriteChar.isra.3+0x2e4>)
 8004c0e:	f7fc ff59 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c12:	68e2      	ldr	r2, [r4, #12]
 8004c14:	0313      	lsls	r3, r2, #12
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c16:	0291      	lsls	r1, r2, #10
 8004c18:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c20:	430b      	orrs	r3, r1
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8004c22:	0191      	lsls	r1, r2, #6
 8004c24:	f001 0140 	and.w	r1, r1, #64	; 0x40
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8004c28:	0092      	lsls	r2, r2, #2
 8004c2a:	f002 0220 	and.w	r2, r2, #32
 8004c2e:	430b      	orrs	r3, r1
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004c30:	4313      	orrs	r3, r2
 8004c32:	4a2c      	ldr	r2, [pc, #176]	; (8004ce4 <WriteChar.isra.3+0x2e4>)
 8004c34:	e7ad      	b.n	8004b92 <WriteChar.isra.3+0x192>
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c36:	0711      	lsls	r1, r2, #28
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c38:	0693      	lsls	r3, r2, #26
 8004c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c3e:	f001 5100 	and.w	r1, r1, #536870912	; 0x20000000
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c42:	4319      	orrs	r1, r3
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c44:	03d3      	lsls	r3, r2, #15
 8004c46:	b29b      	uxth	r3, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c48:	4319      	orrs	r1, r3
 8004c4a:	02d3      	lsls	r3, r2, #11
 8004c4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004c50:	430b      	orrs	r3, r1
 8004c52:	4a25      	ldr	r2, [pc, #148]	; (8004ce8 <WriteChar.isra.3+0x2e8>)
 8004c54:	4822      	ldr	r0, [pc, #136]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
 8004c56:	2100      	movs	r1, #0
 8004c58:	f7fc ff34 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c5c:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004c5e:	4820      	ldr	r0, [pc, #128]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c60:	0713      	lsls	r3, r2, #28
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c62:	0691      	lsls	r1, r2, #26
 8004c64:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c6c:	430b      	orrs	r3, r1
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c6e:	03d1      	lsls	r1, r2, #15
 8004c70:	b289      	uxth	r1, r1
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c72:	02d2      	lsls	r2, r2, #11
 8004c74:	430b      	orrs	r3, r1
 8004c76:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	4a1a      	ldr	r2, [pc, #104]	; (8004ce8 <WriteChar.isra.3+0x2e8>)
 8004c80:	f7fc ff20 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c84:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004c86:	4816      	ldr	r0, [pc, #88]	; (8004ce0 <WriteChar.isra.3+0x2e0>)
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c88:	0713      	lsls	r3, r2, #28
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c8a:	0691      	lsls	r1, r2, #26
 8004c8c:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c90:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c94:	430b      	orrs	r3, r1
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004c96:	03d1      	lsls	r1, r2, #15
 8004c98:	b289      	uxth	r1, r1
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004c9a:	02d2      	lsls	r2, r2, #11
 8004c9c:	430b      	orrs	r3, r1
 8004c9e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	2104      	movs	r1, #4
 8004ca6:	4a10      	ldr	r2, [pc, #64]	; (8004ce8 <WriteChar.isra.3+0x2e8>)
 8004ca8:	f7fc ff0c 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004cac:	68e2      	ldr	r2, [r4, #12]
 8004cae:	0713      	lsls	r3, r2, #28
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004cb0:	0691      	lsls	r1, r2, #26
 8004cb2:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004cb6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004cba:	430b      	orrs	r3, r1
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8004cbc:	03d1      	lsls	r1, r2, #15
 8004cbe:	b289      	uxth	r1, r1
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8004cc0:	02d2      	lsls	r2, r2, #11
 8004cc2:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004cc6:	430b      	orrs	r3, r1
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	4a07      	ldr	r2, [pc, #28]	; (8004ce8 <WriteChar.isra.3+0x2e8>)
 8004ccc:	e761      	b.n	8004b92 <WriteChar.isra.3+0x192>
 8004cce:	bf00      	nop
 8004cd0:	08006ebc 	.word	0x08006ebc
 8004cd4:	200022f4 	.word	0x200022f4
 8004cd8:	08006ef0 	.word	0x08006ef0
 8004cdc:	ff3fffe7 	.word	0xff3fffe7
 8004ce0:	20002304 	.word	0x20002304
 8004ce4:	ffffcf9f 	.word	0xffffcf9f
 8004ce8:	cfff3fff 	.word	0xcfff3fff
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004cec:	06d3      	lsls	r3, r2, #27
 8004cee:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004cf2:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8004cf6:	2100      	movs	r1, #0
 8004cf8:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004cfc:	488a      	ldr	r0, [pc, #552]	; (8004f28 <WriteChar.isra.3+0x528>)
 8004cfe:	f7fc fee1 	bl	8001ac4 <HAL_LCD_Write>
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004d02:	6822      	ldr	r2, [r4, #0]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004d04:	4888      	ldr	r0, [pc, #544]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004d06:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8004d0a:	f002 0202 	and.w	r2, r2, #2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	2101      	movs	r1, #1
 8004d12:	f06f 0203 	mvn.w	r2, #3
 8004d16:	f7fc fed5 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004d1a:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004d1c:	4882      	ldr	r0, [pc, #520]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004d1e:	06d3      	lsls	r3, r2, #27
 8004d20:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004d24:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8004d28:	2102      	movs	r1, #2
 8004d2a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004d2e:	f7fc fec9 	bl	8001ac4 <HAL_LCD_Write>
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004d32:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004d34:	487c      	ldr	r0, [pc, #496]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004d36:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8004d3a:	f002 0202 	and.w	r2, r2, #2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	2103      	movs	r1, #3
 8004d42:	f06f 0203 	mvn.w	r2, #3
 8004d46:	f7fc febd 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004d4a:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004d4c:	4876      	ldr	r0, [pc, #472]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004d4e:	06d3      	lsls	r3, r2, #27
 8004d50:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004d54:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8004d58:	2104      	movs	r1, #4
 8004d5a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004d5e:	f7fc feb1 	bl	8001ac4 <HAL_LCD_Write>
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004d62:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004d64:	4870      	ldr	r0, [pc, #448]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004d66:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8004d6a:	f002 0202 	and.w	r2, r2, #2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	2105      	movs	r1, #5
 8004d72:	f06f 0203 	mvn.w	r2, #3
 8004d76:	f7fc fea5 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004d7a:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004d7c:	486a      	ldr	r0, [pc, #424]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8004d7e:	06d3      	lsls	r3, r2, #27
 8004d80:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004d84:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8004d88:	2106      	movs	r1, #6
 8004d8a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8004d8e:	f7fc fe99 	bl	8001ac4 <HAL_LCD_Write>
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8004d92:	68e2      	ldr	r2, [r4, #12]
 8004d94:	f3c2 0380 	ubfx	r3, r2, #2, #1
 8004d98:	f002 0202 	and.w	r2, r2, #2
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f06f 0203 	mvn.w	r2, #3
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004da2:	2107      	movs	r1, #7
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004da4:	4860      	ldr	r0, [pc, #384]	; (8004f28 <WriteChar.isra.3+0x528>)
      break;

    default:
      break;
  }
}
 8004da6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004daa:	f7fc be8b 	b.w	8001ac4 <HAL_LCD_Write>
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004dae:	0613      	lsls	r3, r2, #24
 8004db0:	0592      	lsls	r2, r2, #22
 8004db2:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8004db6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004dc2:	4859      	ldr	r0, [pc, #356]	; (8004f28 <WriteChar.isra.3+0x528>)
 8004dc4:	f7fc fe7e 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004dc8:	6822      	ldr	r2, [r4, #0]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004dca:	4857      	ldr	r0, [pc, #348]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004dcc:	0853      	lsrs	r3, r2, #1
 8004dce:	00d2      	lsls	r2, r2, #3
 8004dd0:	f002 0208 	and.w	r2, r2, #8
 8004dd4:	f003 0304 	and.w	r3, r3, #4
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	2101      	movs	r1, #1
 8004ddc:	f06f 020c 	mvn.w	r2, #12
 8004de0:	f7fc fe70 	bl	8001ac4 <HAL_LCD_Write>
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004de4:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004de6:	4850      	ldr	r0, [pc, #320]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004de8:	0613      	lsls	r3, r2, #24
 8004dea:	0592      	lsls	r2, r2, #22
 8004dec:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8004df0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004df4:	4313      	orrs	r3, r2
 8004df6:	2102      	movs	r1, #2
 8004df8:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004dfc:	f7fc fe62 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004e00:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004e02:	4849      	ldr	r0, [pc, #292]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004e04:	0853      	lsrs	r3, r2, #1
 8004e06:	00d2      	lsls	r2, r2, #3
 8004e08:	f002 0208 	and.w	r2, r2, #8
 8004e0c:	f003 0304 	and.w	r3, r3, #4
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004e10:	4313      	orrs	r3, r2
 8004e12:	2103      	movs	r1, #3
 8004e14:	f06f 020c 	mvn.w	r2, #12
 8004e18:	f7fc fe54 	bl	8001ac4 <HAL_LCD_Write>
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004e1c:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004e1e:	4842      	ldr	r0, [pc, #264]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004e20:	0613      	lsls	r3, r2, #24
 8004e22:	0592      	lsls	r2, r2, #22
 8004e24:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8004e28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	2104      	movs	r1, #4
 8004e30:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004e34:	f7fc fe46 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004e38:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004e3a:	483b      	ldr	r0, [pc, #236]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004e3c:	0853      	lsrs	r3, r2, #1
 8004e3e:	00d2      	lsls	r2, r2, #3
 8004e40:	f002 0208 	and.w	r2, r2, #8
 8004e44:	f003 0304 	and.w	r3, r3, #4
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	2105      	movs	r1, #5
 8004e4c:	f06f 020c 	mvn.w	r2, #12
 8004e50:	f7fc fe38 	bl	8001ac4 <HAL_LCD_Write>
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004e54:	68e2      	ldr	r2, [r4, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004e56:	4834      	ldr	r0, [pc, #208]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8004e58:	0613      	lsls	r3, r2, #24
 8004e5a:	0592      	lsls	r2, r2, #22
 8004e5c:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8004e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004e64:	4313      	orrs	r3, r2
 8004e66:	2106      	movs	r1, #6
 8004e68:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8004e6c:	f7fc fe2a 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8004e70:	68e2      	ldr	r2, [r4, #12]
 8004e72:	0853      	lsrs	r3, r2, #1
 8004e74:	00d2      	lsls	r2, r2, #3
 8004e76:	f002 0208 	and.w	r2, r2, #8
 8004e7a:	f003 0304 	and.w	r3, r3, #4
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	f06f 020c 	mvn.w	r2, #12
 8004e84:	e78d      	b.n	8004da2 <WriteChar.isra.3+0x3a2>
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004e86:	01d3      	lsls	r3, r2, #7
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004e88:	01d1      	lsls	r1, r2, #7
 8004e8a:	f401 7100 	and.w	r1, r1, #512	; 0x200
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004e8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004e92:	430b      	orrs	r3, r1
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004e94:	0451      	lsls	r1, r2, #17
 8004e96:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004e9a:	05d2      	lsls	r2, r2, #23
 8004e9c:	430b      	orrs	r3, r1
 8004e9e:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8004ea2:	4313      	orrs	r3, r2
 8004ea4:	2100      	movs	r1, #0
 8004ea6:	4a21      	ldr	r2, [pc, #132]	; (8004f2c <WriteChar.isra.3+0x52c>)
 8004ea8:	481f      	ldr	r0, [pc, #124]	; (8004f28 <WriteChar.isra.3+0x528>)
 8004eaa:	f7fc fe0b 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004eae:	6862      	ldr	r2, [r4, #4]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004eb0:	481d      	ldr	r0, [pc, #116]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004eb2:	01d3      	lsls	r3, r2, #7
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004eb4:	01d1      	lsls	r1, r2, #7
 8004eb6:	f401 7100 	and.w	r1, r1, #512	; 0x200
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004eba:	f403 7380 	and.w	r3, r3, #256	; 0x100
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004ebe:	430b      	orrs	r3, r1
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004ec0:	0451      	lsls	r1, r2, #17
 8004ec2:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004ec6:	05d2      	lsls	r2, r2, #23
 8004ec8:	430b      	orrs	r3, r1
 8004eca:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	2102      	movs	r1, #2
 8004ed2:	4a16      	ldr	r2, [pc, #88]	; (8004f2c <WriteChar.isra.3+0x52c>)
 8004ed4:	f7fc fdf6 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004ed8:	68a2      	ldr	r2, [r4, #8]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004eda:	4813      	ldr	r0, [pc, #76]	; (8004f28 <WriteChar.isra.3+0x528>)
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004edc:	01d3      	lsls	r3, r2, #7
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004ede:	01d1      	lsls	r1, r2, #7
 8004ee0:	f401 7100 	and.w	r1, r1, #512	; 0x200
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004ee4:	f403 7380 	and.w	r3, r3, #256	; 0x100
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004ee8:	430b      	orrs	r3, r1
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004eea:	0451      	lsls	r1, r2, #17
 8004eec:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004ef0:	05d2      	lsls	r2, r2, #23
 8004ef2:	430b      	orrs	r3, r1
 8004ef4:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	2104      	movs	r1, #4
 8004efc:	4a0b      	ldr	r2, [pc, #44]	; (8004f2c <WriteChar.isra.3+0x52c>)
 8004efe:	f7fc fde1 	bl	8001ac4 <HAL_LCD_Write>
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004f02:	68e2      	ldr	r2, [r4, #12]
 8004f04:	01d3      	lsls	r3, r2, #7
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004f06:	01d1      	lsls	r1, r2, #7
 8004f08:	f401 7100 	and.w	r1, r1, #512	; 0x200
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004f10:	430b      	orrs	r3, r1
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8004f12:	0451      	lsls	r1, r2, #17
 8004f14:	f401 3100 	and.w	r1, r1, #131072	; 0x20000
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8004f18:	05d2      	lsls	r2, r2, #23
 8004f1a:	f002 6280 	and.w	r2, r2, #67108864	; 0x4000000
 8004f1e:	430b      	orrs	r3, r1
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8004f20:	4313      	orrs	r3, r2
 8004f22:	4a02      	ldr	r2, [pc, #8]	; (8004f2c <WriteChar.isra.3+0x52c>)
 8004f24:	e635      	b.n	8004b92 <WriteChar.isra.3+0x192>
 8004f26:	bd70      	pop	{r4, r5, r6, pc}
 8004f28:	20002304 	.word	0x20002304
 8004f2c:	fbfdfcff 	.word	0xfbfdfcff

08004f30 <BSP_LCD_GLASS_Clear>:
  HAL_LCD_Clear(&LCDHandle);
 8004f30:	4801      	ldr	r0, [pc, #4]	; (8004f38 <BSP_LCD_GLASS_Clear+0x8>)
 8004f32:	f7fc be28 	b.w	8001b86 <HAL_LCD_Clear>
 8004f36:	bf00      	nop
 8004f38:	20002304 	.word	0x20002304

08004f3c <BSP_LCD_GLASS_Init>:
{
 8004f3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8004f3e:	4b51      	ldr	r3, [pc, #324]	; (8005084 <BSP_LCD_GLASS_Init+0x148>)
  LCDHandle.Instance              = LCD;
 8004f40:	4d51      	ldr	r5, [pc, #324]	; (8005088 <BSP_LCD_GLASS_Init+0x14c>)
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 8004f42:	2400      	movs	r4, #0
 8004f44:	e885 0018 	stmia.w	r5, {r3, r4}
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8004f48:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8004f4c:	60ab      	str	r3, [r5, #8]
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8004f4e:	230c      	movs	r3, #12
{
 8004f50:	b0bf      	sub	sp, #252	; 0xfc
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 8004f52:	60eb      	str	r3, [r5, #12]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8004f54:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8004f58:	2340      	movs	r3, #64	; 0x40
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8004f5a:	4621      	mov	r1, r4
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 8004f5c:	612b      	str	r3, [r5, #16]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 8004f5e:	61aa      	str	r2, [r5, #24]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 8004f60:	622b      	str	r3, [r5, #32]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8004f62:	2214      	movs	r2, #20
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8004f64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8004f68:	a806      	add	r0, sp, #24
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 8004f6a:	62eb      	str	r3, [r5, #44]	; 0x2c
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 8004f6c:	616c      	str	r4, [r5, #20]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 8004f6e:	61ec      	str	r4, [r5, #28]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 8004f70:	626c      	str	r4, [r5, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 8004f72:	62ac      	str	r4, [r5, #40]	; 0x28
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 8004f74:	632c      	str	r4, [r5, #48]	; 0x30
  GPIO_InitTypeDef  gpioinitstruct = {0};
 8004f76:	f000 fcb2 	bl	80058de <memset>
  RCC_OscInitTypeDef oscinitstruct = {0};
 8004f7a:	4621      	mov	r1, r4
 8004f7c:	2244      	movs	r2, #68	; 0x44
 8004f7e:	a80b      	add	r0, sp, #44	; 0x2c
 8004f80:	f000 fcad 	bl	80058de <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8004f84:	4621      	mov	r1, r4
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f86:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8004f8a:	f504 3404 	add.w	r4, r4, #135168	; 0x21000
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 8004f8e:	2288      	movs	r2, #136	; 0x88
 8004f90:	a81c      	add	r0, sp, #112	; 0x70
 8004f92:	f000 fca4 	bl	80058de <memset>
  __HAL_RCC_PWR_CLK_ENABLE();
 8004f96:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004f9c:	65a3      	str	r3, [r4, #88]	; 0x58
 8004f9e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004fa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fa4:	9300      	str	r3, [sp, #0]
 8004fa6:	9b00      	ldr	r3, [sp, #0]
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 8004fa8:	2304      	movs	r3, #4
 8004faa:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8004fac:	a80b      	add	r0, sp, #44	; 0x2c
  oscinitstruct.LSEState        = RCC_LSE_ON;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 8004fb2:	f7fd fa53 	bl	800245c <HAL_RCC_OscConfig>
 8004fb6:	4606      	mov	r6, r0
 8004fb8:	b100      	cbz	r0, 8004fbc <BSP_LCD_GLASS_Init+0x80>
 8004fba:	e7fe      	b.n	8004fba <BSP_LCD_GLASS_Init+0x7e>
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004fbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fc0:	931c      	str	r3, [sp, #112]	; 0x70
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8004fc2:	a81c      	add	r0, sp, #112	; 0x70
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004fc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fc8:	933d      	str	r3, [sp, #244]	; 0xf4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 8004fca:	f7fd fe6f 	bl	8002cac <HAL_RCCEx_PeriphCLKConfig>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fce:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004fd0:	f043 0301 	orr.w	r3, r3, #1
 8004fd4:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004fd6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004fd8:	f003 0301 	and.w	r3, r3, #1
 8004fdc:	9301      	str	r3, [sp, #4]
 8004fde:	9b01      	ldr	r3, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004fe0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004fe2:	f043 0302 	orr.w	r3, r3, #2
 8004fe6:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004fe8:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	9302      	str	r3, [sp, #8]
 8004ff0:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ff2:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004ff4:	f043 0304 	orr.w	r3, r3, #4
 8004ff8:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004ffa:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004ffc:	f003 0304 	and.w	r3, r3, #4
 8005000:	9303      	str	r3, [sp, #12]
 8005002:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005004:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8005006:	f043 0308 	orr.w	r3, r3, #8
 800500a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800500c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800500e:	9608      	str	r6, [sp, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005010:	f003 0308 	and.w	r3, r3, #8
 8005014:	9304      	str	r3, [sp, #16]
 8005016:	9b04      	ldr	r3, [sp, #16]
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 8005018:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800501c:	9306      	str	r3, [sp, #24]
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 800501e:	2303      	movs	r3, #3
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8005020:	2702      	movs	r7, #2
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8005022:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8005024:	a906      	add	r1, sp, #24
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8005026:	230b      	movs	r3, #11
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8005028:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800502c:	930a      	str	r3, [sp, #40]	; 0x28
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800502e:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 8005030:	f7fc fbca 	bl	80017c8 <HAL_GPIO_Init>
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 8005034:	f24f 2333 	movw	r3, #62003	; 0xf233
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8005038:	a906      	add	r1, sp, #24
 800503a:	4814      	ldr	r0, [pc, #80]	; (800508c <BSP_LCD_GLASS_Init+0x150>)
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800503c:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800503e:	f7fc fbc3 	bl	80017c8 <HAL_GPIO_Init>
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 8005042:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8005046:	a906      	add	r1, sp, #24
 8005048:	4811      	ldr	r0, [pc, #68]	; (8005090 <BSP_LCD_GLASS_Init+0x154>)
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800504a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800504c:	f7fc fbbc 	bl	80017c8 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8005050:	a906      	add	r1, sp, #24
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8005052:	f44f 437f 	mov.w	r3, #65280	; 0xff00
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 8005056:	480f      	ldr	r0, [pc, #60]	; (8005094 <BSP_LCD_GLASS_Init+0x158>)
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8005058:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800505a:	f7fc fbb5 	bl	80017c8 <HAL_GPIO_Init>
  HAL_Delay(2);
 800505e:	4638      	mov	r0, r7
 8005060:	f7fb ff92 	bl	8000f88 <HAL_Delay>
  __HAL_RCC_LCD_CLK_ENABLE();
 8005064:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005066:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800506a:	65a3      	str	r3, [r4, #88]	; 0x58
 800506c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800506e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005072:	9305      	str	r3, [sp, #20]
  HAL_LCD_Init(&LCDHandle);
 8005074:	4628      	mov	r0, r5
  __HAL_RCC_LCD_CLK_ENABLE();
 8005076:	9b05      	ldr	r3, [sp, #20]
  HAL_LCD_Init(&LCDHandle);
 8005078:	f7fc fdd0 	bl	8001c1c <HAL_LCD_Init>
  BSP_LCD_GLASS_Clear();
 800507c:	f7ff ff58 	bl	8004f30 <BSP_LCD_GLASS_Clear>
}
 8005080:	b03f      	add	sp, #252	; 0xfc
 8005082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005084:	40002400 	.word	0x40002400
 8005088:	20002304 	.word	0x20002304
 800508c:	48000400 	.word	0x48000400
 8005090:	48000800 	.word	0x48000800
 8005094:	48000c00 	.word	0x48000c00

08005098 <BSP_LCD_GLASS_DisplayString>:
{
 8005098:	b538      	push	{r3, r4, r5, lr}
 800509a:	4605      	mov	r5, r0
	BSP_LCD_GLASS_Clear();		// Dodane
 800509c:	f7ff ff48 	bl	8004f30 <BSP_LCD_GLASS_Clear>
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 80050a0:	2400      	movs	r4, #0
 80050a2:	5d28      	ldrb	r0, [r5, r4]
 80050a4:	b2e3      	uxtb	r3, r4
 80050a6:	3401      	adds	r4, #1
 80050a8:	b108      	cbz	r0, 80050ae <BSP_LCD_GLASS_DisplayString+0x16>
 80050aa:	2b05      	cmp	r3, #5
 80050ac:	d904      	bls.n	80050b8 <BSP_LCD_GLASS_DisplayString+0x20>
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80050ae:	4805      	ldr	r0, [pc, #20]	; (80050c4 <BSP_LCD_GLASS_DisplayString+0x2c>)
}
 80050b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 80050b4:	f7fc bd43 	b.w	8001b3e <HAL_LCD_UpdateDisplayRequest>
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 80050b8:	2200      	movs	r2, #0
 80050ba:	4611      	mov	r1, r2
 80050bc:	f7ff fca0 	bl	8004a00 <WriteChar.isra.3>
 80050c0:	e7ef      	b.n	80050a2 <BSP_LCD_GLASS_DisplayString+0xa>
 80050c2:	bf00      	nop
 80050c4:	20002304 	.word	0x20002304

080050c8 <BSP_LCD_GLASS_ScrollSentence>:
{
 80050c8:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  bLCDGlass_KeyPressed = 0;
 80050cc:	4f32      	ldr	r7, [pc, #200]	; (8005198 <BSP_LCD_GLASS_ScrollSentence+0xd0>)
{
 80050ce:	4605      	mov	r5, r0
 80050d0:	4689      	mov	r9, r1
 80050d2:	4690      	mov	r8, r2
  BSP_LCD_GLASS_Clear();		// Dodane
 80050d4:	f7ff ff2c 	bl	8004f30 <BSP_LCD_GLASS_Clear>
  uint8_t str[6] = "";
 80050d8:	2300      	movs	r3, #0
 80050da:	9300      	str	r3, [sp, #0]
 80050dc:	f8ad 3004 	strh.w	r3, [sp, #4]
  bLCDGlass_KeyPressed = 0;
 80050e0:	703b      	strb	r3, [r7, #0]
  if (ptr == 0)
 80050e2:	2d00      	cmp	r5, #0
 80050e4:	d04a      	beq.n	800517c <BSP_LCD_GLASS_ScrollSentence+0xb4>
 80050e6:	462b      	mov	r3, r5
 80050e8:	1b5c      	subs	r4, r3, r5
  for (ptr1 = ptr, sizestr = 0; *ptr1 != 0; sizestr++, ptr1++);
 80050ea:	f813 6b01 	ldrb.w	r6, [r3], #1
 80050ee:	b2e4      	uxtb	r4, r4
 80050f0:	2e00      	cmp	r6, #0
 80050f2:	d1f9      	bne.n	80050e8 <BSP_LCD_GLASS_ScrollSentence+0x20>
  BSP_LCD_GLASS_DisplayString(str);
 80050f4:	4668      	mov	r0, sp
 80050f6:	f7ff ffcf 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
  HAL_Delay(ScrollSpeed);
 80050fa:	4640      	mov	r0, r8
 80050fc:	f7fb ff44 	bl	8000f88 <HAL_Delay>
  for (repetition = 0; repetition < nScroll; repetition++)
 8005100:	b2f3      	uxtb	r3, r6
 8005102:	454b      	cmp	r3, r9
 8005104:	d23a      	bcs.n	800517c <BSP_LCD_GLASS_ScrollSentence+0xb4>
 8005106:	2301      	movs	r3, #1
 8005108:	e03f      	b.n	800518a <BSP_LCD_GLASS_ScrollSentence+0xc2>
      *(str) = * (ptr1 + ((nbrchar + 1) % sizestr));
 800510a:	fb93 f2f4 	sdiv	r2, r3, r4
 800510e:	fb04 3212 	mls	r2, r4, r2, r3
 8005112:	f103 0a01 	add.w	sl, r3, #1
 8005116:	5caa      	ldrb	r2, [r5, r2]
 8005118:	f88d 2000 	strb.w	r2, [sp]
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 800511c:	fb9a f2f4 	sdiv	r2, sl, r4
 8005120:	fb04 a212 	mls	r2, r4, r2, sl
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 8005124:	1c99      	adds	r1, r3, #2
      *(str + 1) = * (ptr1 + ((nbrchar + 2) % sizestr));
 8005126:	5caa      	ldrb	r2, [r5, r2]
 8005128:	f88d 2001 	strb.w	r2, [sp, #1]
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 800512c:	fb91 f2f4 	sdiv	r2, r1, r4
 8005130:	fb04 1212 	mls	r2, r4, r2, r1
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8005134:	1cd9      	adds	r1, r3, #3
      *(str + 2) = * (ptr1 + ((nbrchar + 3) % sizestr));
 8005136:	5caa      	ldrb	r2, [r5, r2]
 8005138:	f88d 2002 	strb.w	r2, [sp, #2]
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 800513c:	fb91 f2f4 	sdiv	r2, r1, r4
 8005140:	fb04 1212 	mls	r2, r4, r2, r1
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 8005144:	1d19      	adds	r1, r3, #4
      *(str + 3) = * (ptr1 + ((nbrchar + 4) % sizestr));
 8005146:	5caa      	ldrb	r2, [r5, r2]
 8005148:	f88d 2003 	strb.w	r2, [sp, #3]
      *(str + 4) = * (ptr1 + ((nbrchar + 5) % sizestr));
 800514c:	fb91 f2f4 	sdiv	r2, r1, r4
 8005150:	fb04 1212 	mls	r2, r4, r2, r1
 8005154:	5caa      	ldrb	r2, [r5, r2]
 8005156:	f88d 2004 	strb.w	r2, [sp, #4]
      *(str + 5) = * (ptr1 + ((nbrchar + 6) % sizestr));
 800515a:	1d5a      	adds	r2, r3, #5
 800515c:	fb92 f3f4 	sdiv	r3, r2, r4
 8005160:	fb04 2313 	mls	r3, r4, r3, r2
 8005164:	5ceb      	ldrb	r3, [r5, r3]
 8005166:	f88d 3005 	strb.w	r3, [sp, #5]
      BSP_LCD_GLASS_Clear();
 800516a:	f7ff fee1 	bl	8004f30 <BSP_LCD_GLASS_Clear>
      BSP_LCD_GLASS_DisplayString(str);
 800516e:	4668      	mov	r0, sp
 8005170:	f7ff ff92 	bl	8005098 <BSP_LCD_GLASS_DisplayString>
      if (bLCDGlass_KeyPressed)
 8005174:	783b      	ldrb	r3, [r7, #0]
 8005176:	b123      	cbz	r3, 8005182 <BSP_LCD_GLASS_ScrollSentence+0xba>
        bLCDGlass_KeyPressed = 0;
 8005178:	2300      	movs	r3, #0
 800517a:	703b      	strb	r3, [r7, #0]
}
 800517c:	b002      	add	sp, #8
 800517e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      HAL_Delay(ScrollSpeed);
 8005182:	4640      	mov	r0, r8
 8005184:	f7fb ff00 	bl	8000f88 <HAL_Delay>
 8005188:	4653      	mov	r3, sl
    for (nbrchar = 0; nbrchar < sizestr; nbrchar++)
 800518a:	1e5a      	subs	r2, r3, #1
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	42a2      	cmp	r2, r4
 8005190:	d3bb      	bcc.n	800510a <BSP_LCD_GLASS_ScrollSentence+0x42>
 8005192:	3601      	adds	r6, #1
 8005194:	e7b4      	b.n	8005100 <BSP_LCD_GLASS_ScrollSentence+0x38>
 8005196:	bf00      	nop
 8005198:	20000150 	.word	0x20000150

0800519c <QSPI_AutoPollingMemReady.isra.0>:
  * @brief  This function read the SR of the memory and wait the EOP.
  * @param  hqspi: QSPI handle
  * @param  Timeout: Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
 800519c:	b500      	push	{lr}
 800519e:	b095      	sub	sp, #84	; 0x54
{
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80051a0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051a4:	930c      	str	r3, [sp, #48]	; 0x30
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 80051a6:	2305      	movs	r3, #5
 80051a8:	9306      	str	r3, [sp, #24]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80051aa:	2300      	movs	r3, #0
 80051ac:	930d      	str	r3, [sp, #52]	; 0x34
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80051ae:	930e      	str	r3, [sp, #56]	; 0x38
  sCommand.DataMode          = QSPI_DATA_1_LINE;
  sCommand.DummyCycles       = 0;
 80051b0:	930b      	str	r3, [sp, #44]	; 0x2c
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80051b2:	9311      	str	r3, [sp, #68]	; 0x44
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80051b4:	9312      	str	r3, [sp, #72]	; 0x48
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80051b6:	9313      	str	r3, [sp, #76]	; 0x4c

  sConfig.Match           = 0;
 80051b8:	9300      	str	r3, [sp, #0]
  sConfig.Mask            = N25Q128A_SR_WIP;
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 80051ba:	9304      	str	r3, [sp, #16]
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80051bc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  sConfig.StatusBytesSize = 1;
  sConfig.Interval        = 0x10;
 80051c0:	2310      	movs	r3, #16
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80051c2:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfig.Interval        = 0x10;
 80051c4:	9302      	str	r3, [sp, #8]
  sConfig.Mask            = N25Q128A_SR_WIP;
 80051c6:	2201      	movs	r2, #1
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80051c8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  sConfig.Mask            = N25Q128A_SR_WIP;
 80051cc:	9201      	str	r2, [sp, #4]
  sConfig.StatusBytesSize = 1;
 80051ce:	9203      	str	r2, [sp, #12]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80051d0:	9305      	str	r3, [sp, #20]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 80051d2:	466a      	mov	r2, sp
 80051d4:	4603      	mov	r3, r0
 80051d6:	a906      	add	r1, sp, #24
 80051d8:	4804      	ldr	r0, [pc, #16]	; (80051ec <QSPI_AutoPollingMemReady.isra.0+0x50>)
 80051da:	f7fc ff59 	bl	8002090 <HAL_QSPI_AutoPolling>
  {
    return QSPI_ERROR;
  }

  return QSPI_OK;
}
 80051de:	3000      	adds	r0, #0
 80051e0:	bf18      	it	ne
 80051e2:	2001      	movne	r0, #1
 80051e4:	b015      	add	sp, #84	; 0x54
 80051e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80051ea:	bf00      	nop
 80051ec:	20002340 	.word	0x20002340

080051f0 <QSPI_WriteEnable.isra.2>:
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
 80051f0:	b500      	push	{lr}
 80051f2:	b095      	sub	sp, #84	; 0x54
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80051f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80051f8:	930c      	str	r3, [sp, #48]	; 0x30
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 80051fa:	2306      	movs	r3, #6
 80051fc:	9306      	str	r3, [sp, #24]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80051fe:	f241 3288 	movw	r2, #5000	; 0x1388
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8005202:	2300      	movs	r3, #0
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005204:	a906      	add	r1, sp, #24
 8005206:	4815      	ldr	r0, [pc, #84]	; (800525c <QSPI_WriteEnable.isra.2+0x6c>)
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8005208:	930d      	str	r3, [sp, #52]	; 0x34
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800520a:	930e      	str	r3, [sp, #56]	; 0x38
  sCommand.DataMode          = QSPI_DATA_NONE;
 800520c:	930f      	str	r3, [sp, #60]	; 0x3c
  sCommand.DummyCycles       = 0;
 800520e:	930b      	str	r3, [sp, #44]	; 0x2c
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8005210:	9311      	str	r3, [sp, #68]	; 0x44
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8005212:	9312      	str	r3, [sp, #72]	; 0x48
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8005214:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005216:	f7fc fef7 	bl	8002008 <HAL_QSPI_Command>
 800521a:	b9e0      	cbnz	r0, 8005256 <QSPI_WriteEnable.isra.2+0x66>
  sConfig.Match           = N25Q128A_SR_WREN;
 800521c:	2302      	movs	r3, #2
 800521e:	9300      	str	r3, [sp, #0]
  sConfig.Mask            = N25Q128A_SR_WREN;
 8005220:	9301      	str	r3, [sp, #4]
  sConfig.StatusBytesSize = 1;
 8005222:	2301      	movs	r3, #1
 8005224:	9303      	str	r3, [sp, #12]
  sConfig.Interval        = 0x10;
 8005226:	2310      	movs	r3, #16
 8005228:	9302      	str	r3, [sp, #8]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800522a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800522e:	9305      	str	r3, [sp, #20]
  sCommand.Instruction    = READ_STATUS_REG_CMD;
 8005230:	2305      	movs	r3, #5
 8005232:	9306      	str	r3, [sp, #24]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 8005234:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8005238:	9004      	str	r0, [sp, #16]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 800523a:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800523c:	466a      	mov	r2, sp
 800523e:	f241 3388 	movw	r3, #5000	; 0x1388
 8005242:	a906      	add	r1, sp, #24
 8005244:	4805      	ldr	r0, [pc, #20]	; (800525c <QSPI_WriteEnable.isra.2+0x6c>)
 8005246:	f7fc ff23 	bl	8002090 <HAL_QSPI_AutoPolling>
    return QSPI_ERROR;
 800524a:	3000      	adds	r0, #0
 800524c:	bf18      	it	ne
 800524e:	2001      	movne	r0, #1
}
 8005250:	b015      	add	sp, #84	; 0x54
 8005252:	f85d fb04 	ldr.w	pc, [sp], #4
    return QSPI_ERROR;
 8005256:	2001      	movs	r0, #1
 8005258:	e7fa      	b.n	8005250 <QSPI_WriteEnable.isra.2+0x60>
 800525a:	bf00      	nop
 800525c:	20002340 	.word	0x20002340

08005260 <BSP_QSPI_Init>:
{
 8005260:	b5f0      	push	{r4, r5, r6, r7, lr}
  QSPIHandle.Instance = QUADSPI;
 8005262:	4c5c      	ldr	r4, [pc, #368]	; (80053d4 <BSP_QSPI_Init+0x174>)
 8005264:	4b5c      	ldr	r3, [pc, #368]	; (80053d8 <BSP_QSPI_Init+0x178>)
 8005266:	6023      	str	r3, [r4, #0]
{
 8005268:	b093      	sub	sp, #76	; 0x4c
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 800526a:	4620      	mov	r0, r4
 800526c:	f7fc feb0 	bl	8001fd0 <HAL_QSPI_DeInit>
 8005270:	4605      	mov	r5, r0
 8005272:	2800      	cmp	r0, #0
 8005274:	d166      	bne.n	8005344 <BSP_QSPI_Init+0xe4>
  __HAL_RCC_QSPI_CLK_ENABLE();
 8005276:	4b59      	ldr	r3, [pc, #356]	; (80053dc <BSP_QSPI_Init+0x17c>)
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8005278:	4859      	ldr	r0, [pc, #356]	; (80053e0 <BSP_QSPI_Init+0x180>)
  __HAL_RCC_QSPI_CLK_ENABLE();
 800527a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800527c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005280:	651a      	str	r2, [r3, #80]	; 0x50
 8005282:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005284:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8005288:	9202      	str	r2, [sp, #8]
 800528a:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_QSPI_FORCE_RESET();
 800528c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800528e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005292:	631a      	str	r2, [r3, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 8005294:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005296:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800529a:	631a      	str	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800529c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800529e:	f042 0210 	orr.w	r2, r2, #16
 80052a2:	64da      	str	r2, [r3, #76]	; 0x4c
 80052a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80052a6:	f003 0310 	and.w	r3, r3, #16
 80052aa:	9303      	str	r3, [sp, #12]
 80052ac:	9b03      	ldr	r3, [sp, #12]
  GPIO_InitStruct.Pin       = GPIO_PIN_11;
 80052ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052b2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 80052b4:	2302      	movs	r3, #2
 80052b6:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80052b8:	2303      	movs	r3, #3
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80052ba:	2601      	movs	r6, #1
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 80052bc:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052be:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80052c0:	230a      	movs	r3, #10
 80052c2:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 80052c4:	9606      	str	r6, [sp, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052c6:	f7fc fa7f 	bl	80017c8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 80052ca:	f44f 4374 	mov.w	r3, #62464	; 0xf400
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052ce:	a904      	add	r1, sp, #16
 80052d0:	4843      	ldr	r0, [pc, #268]	; (80053e0 <BSP_QSPI_Init+0x180>)
  GPIO_InitStruct.Pin       = (GPIO_PIN_10 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15);
 80052d2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 80052d4:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052d6:	f7fc fa77 	bl	80017c8 <HAL_GPIO_Init>
  QSPIHandle.Init.FifoThreshold      = 4;
 80052da:	2304      	movs	r3, #4
  QSPIHandle.Init.ClockPrescaler     = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 80052dc:	6066      	str	r6, [r4, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 80052de:	60a3      	str	r3, [r4, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_NONE;
 80052e0:	60e5      	str	r5, [r4, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e2:	f04f 7780 	mov.w	r7, #16777216	; 0x1000000
 80052e6:	fa97 f3a7 	rbit	r3, r7
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 80052ea:	fab3 f383 	clz	r3, r3
 80052ee:	3b01      	subs	r3, #1
  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 80052f0:	4620      	mov	r0, r4
  QSPIHandle.Init.FlashSize          = POSITION_VAL(N25Q128A_FLASH_SIZE) - 1;
 80052f2:	6123      	str	r3, [r4, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80052f4:	6165      	str	r5, [r4, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 80052f6:	61a5      	str	r5, [r4, #24]
  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 80052f8:	f7fc fe12 	bl	8001f20 <HAL_QSPI_Init>
 80052fc:	bb10      	cbnz	r0, 8005344 <BSP_QSPI_Init+0xe4>
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80052fe:	f44f 7580 	mov.w	r5, #256	; 0x100
  sCommand.Instruction       = RESET_ENABLE_CMD;
 8005302:	2366      	movs	r3, #102	; 0x66
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8005304:	900b      	str	r0, [sp, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8005306:	900c      	str	r0, [sp, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_NONE;
 8005308:	900d      	str	r0, [sp, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 800530a:	9009      	str	r0, [sp, #36]	; 0x24
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800530c:	900f      	str	r0, [sp, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800530e:	9010      	str	r0, [sp, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8005310:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005312:	f241 3288 	movw	r2, #5000	; 0x1388
 8005316:	a904      	add	r1, sp, #16
 8005318:	4620      	mov	r0, r4
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800531a:	950a      	str	r5, [sp, #40]	; 0x28
  sCommand.Instruction       = RESET_ENABLE_CMD;
 800531c:	9304      	str	r3, [sp, #16]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800531e:	f7fc fe73 	bl	8002008 <HAL_QSPI_Command>
 8005322:	b968      	cbnz	r0, 8005340 <BSP_QSPI_Init+0xe0>
  sCommand.Instruction = RESET_MEMORY_CMD;
 8005324:	2399      	movs	r3, #153	; 0x99
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005326:	f241 3288 	movw	r2, #5000	; 0x1388
 800532a:	a904      	add	r1, sp, #16
 800532c:	4620      	mov	r0, r4
  sCommand.Instruction = RESET_MEMORY_CMD;
 800532e:	9304      	str	r3, [sp, #16]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005330:	f7fc fe6a 	bl	8002008 <HAL_QSPI_Command>
 8005334:	b920      	cbnz	r0, 8005340 <BSP_QSPI_Init+0xe0>
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8005336:	f241 3088 	movw	r0, #5000	; 0x1388
 800533a:	f7ff ff2f 	bl	800519c <QSPI_AutoPollingMemReady.isra.0>
 800533e:	b118      	cbz	r0, 8005348 <BSP_QSPI_Init+0xe8>
    return QSPI_NOT_SUPPORTED;
 8005340:	2504      	movs	r5, #4
 8005342:	e044      	b.n	80053ce <BSP_QSPI_Init+0x16e>
    return QSPI_ERROR;
 8005344:	2501      	movs	r5, #1
 8005346:	e042      	b.n	80053ce <BSP_QSPI_Init+0x16e>
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8005348:	2385      	movs	r3, #133	; 0x85
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800534a:	900b      	str	r0, [sp, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800534c:	900c      	str	r0, [sp, #48]	; 0x30
  sCommand.DummyCycles       = 0;
 800534e:	9009      	str	r0, [sp, #36]	; 0x24
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8005350:	900f      	str	r0, [sp, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8005352:	9010      	str	r0, [sp, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8005354:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005356:	f241 3288 	movw	r2, #5000	; 0x1388
 800535a:	a904      	add	r1, sp, #16
 800535c:	4620      	mov	r0, r4
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800535e:	950a      	str	r5, [sp, #40]	; 0x28
  sCommand.Instruction       = READ_VOL_CFG_REG_CMD;
 8005360:	9304      	str	r3, [sp, #16]
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8005362:	970d      	str	r7, [sp, #52]	; 0x34
  sCommand.NbData            = 1;
 8005364:	960e      	str	r6, [sp, #56]	; 0x38
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005366:	f7fc fe4f 	bl	8002008 <HAL_QSPI_Command>
 800536a:	2800      	cmp	r0, #0
 800536c:	d1e8      	bne.n	8005340 <BSP_QSPI_Init+0xe0>
  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800536e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005372:	f10d 0107 	add.w	r1, sp, #7
 8005376:	4620      	mov	r0, r4
 8005378:	f7fc ff7c 	bl	8002274 <HAL_QSPI_Receive>
 800537c:	2800      	cmp	r0, #0
 800537e:	d1df      	bne.n	8005340 <BSP_QSPI_Init+0xe0>
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8005380:	f7ff ff36 	bl	80051f0 <QSPI_WriteEnable.isra.2>
 8005384:	4605      	mov	r5, r0
 8005386:	2800      	cmp	r0, #0
 8005388:	d1da      	bne.n	8005340 <BSP_QSPI_Init+0xe0>
  sCommand.Instruction = WRITE_VOL_CFG_REG_CMD;
 800538a:	2381      	movs	r3, #129	; 0x81
 800538c:	9304      	str	r3, [sp, #16]
 800538e:	22f0      	movs	r2, #240	; 0xf0
 8005390:	fa92 f2a2 	rbit	r2, r2
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 8005394:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005398:	210c      	movs	r1, #12
 800539a:	fab2 f282 	clz	r2, r2
 800539e:	fa01 f202 	lsl.w	r2, r1, r2
 80053a2:	f003 030f 	and.w	r3, r3, #15
 80053a6:	4313      	orrs	r3, r2
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80053a8:	a904      	add	r1, sp, #16
 80053aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80053ae:	4620      	mov	r0, r4
  MODIFY_REG(reg, N25Q128A_VCR_NB_DUMMY, (N25Q128A_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(N25Q128A_VCR_NB_DUMMY)));
 80053b0:	f88d 3007 	strb.w	r3, [sp, #7]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80053b4:	f7fc fe28 	bl	8002008 <HAL_QSPI_Command>
 80053b8:	2800      	cmp	r0, #0
 80053ba:	d1c1      	bne.n	8005340 <BSP_QSPI_Init+0xe0>
  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80053bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80053c0:	f10d 0107 	add.w	r1, sp, #7
 80053c4:	4620      	mov	r0, r4
 80053c6:	f7fc fef6 	bl	80021b6 <HAL_QSPI_Transmit>
 80053ca:	2800      	cmp	r0, #0
 80053cc:	d1b8      	bne.n	8005340 <BSP_QSPI_Init+0xe0>
}
 80053ce:	4628      	mov	r0, r5
 80053d0:	b013      	add	sp, #76	; 0x4c
 80053d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053d4:	20002340 	.word	0x20002340
 80053d8:	a0001000 	.word	0xa0001000
 80053dc:	40021000 	.word	0x40021000
 80053e0:	48001000 	.word	0x48001000

080053e4 <BSP_QSPI_Read>:
{
 80053e4:	b510      	push	{r4, lr}
 80053e6:	b08e      	sub	sp, #56	; 0x38
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80053e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80053ec:	9306      	str	r3, [sp, #24]
  sCommand.Instruction       = QUAD_INOUT_FAST_READ_CMD;
 80053ee:	23eb      	movs	r3, #235	; 0xeb
 80053f0:	9300      	str	r3, [sp, #0]
  sCommand.Address           = ReadAddr;
 80053f2:	9101      	str	r1, [sp, #4]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80053f4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80053f8:	f04f 7140 	mov.w	r1, #50331648	; 0x3000000
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80053fc:	9307      	str	r3, [sp, #28]
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 80053fe:	9109      	str	r1, [sp, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8005400:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 8005404:	210c      	movs	r1, #12
{
 8005406:	4604      	mov	r4, r0
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8005408:	9303      	str	r3, [sp, #12]
  sCommand.DummyCycles       = N25Q128A_DUMMY_CYCLES_READ_QUAD;
 800540a:	9105      	str	r1, [sp, #20]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800540c:	2300      	movs	r3, #0
  sCommand.NbData            = Size;
 800540e:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005410:	4669      	mov	r1, sp
 8005412:	f241 3288 	movw	r2, #5000	; 0x1388
 8005416:	480a      	ldr	r0, [pc, #40]	; (8005440 <BSP_QSPI_Read+0x5c>)
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8005418:	9308      	str	r3, [sp, #32]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800541a:	930b      	str	r3, [sp, #44]	; 0x2c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800541c:	930c      	str	r3, [sp, #48]	; 0x30
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800541e:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005420:	f7fc fdf2 	bl	8002008 <HAL_QSPI_Command>
 8005424:	b950      	cbnz	r0, 800543c <BSP_QSPI_Read+0x58>
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005426:	f241 3288 	movw	r2, #5000	; 0x1388
 800542a:	4621      	mov	r1, r4
 800542c:	4804      	ldr	r0, [pc, #16]	; (8005440 <BSP_QSPI_Read+0x5c>)
 800542e:	f7fc ff21 	bl	8002274 <HAL_QSPI_Receive>
    return QSPI_ERROR;
 8005432:	3000      	adds	r0, #0
 8005434:	bf18      	it	ne
 8005436:	2001      	movne	r0, #1
}
 8005438:	b00e      	add	sp, #56	; 0x38
 800543a:	bd10      	pop	{r4, pc}
    return QSPI_ERROR;
 800543c:	2001      	movs	r0, #1
 800543e:	e7fb      	b.n	8005438 <BSP_QSPI_Read+0x54>
 8005440:	20002340 	.word	0x20002340

08005444 <BSP_QSPI_Write>:
{
 8005444:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005448:	b08e      	sub	sp, #56	; 0x38
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800544a:	f44f 7380 	mov.w	r3, #256	; 0x100
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 800544e:	b2cc      	uxtb	r4, r1
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8005450:	9306      	str	r3, [sp, #24]
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8005452:	2312      	movs	r3, #18
  current_size = N25Q128A_PAGE_SIZE - (WriteAddr % N25Q128A_PAGE_SIZE);
 8005454:	f5c4 7480 	rsb	r4, r4, #256	; 0x100
  sCommand.Instruction       = EXT_QUAD_IN_FAST_PROG_CMD;
 8005458:	9300      	str	r3, [sp, #0]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 800545a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800545e:	4294      	cmp	r4, r2
 8005460:	9307      	str	r3, [sp, #28]
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 8005462:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005466:	bf28      	it	cs
 8005468:	4614      	movcs	r4, r2
  end_addr = WriteAddr + Size;
 800546a:	188d      	adds	r5, r1, r2
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 800546c:	9303      	str	r3, [sp, #12]
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 800546e:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8005472:	2300      	movs	r3, #0
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8005474:	f8df 8068 	ldr.w	r8, [pc, #104]	; 80054e0 <BSP_QSPI_Write+0x9c>
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8005478:	9308      	str	r3, [sp, #32]
{
 800547a:	4607      	mov	r7, r0
 800547c:	460e      	mov	r6, r1
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 800547e:	9209      	str	r2, [sp, #36]	; 0x24
  sCommand.DummyCycles       = 0;
 8005480:	9305      	str	r3, [sp, #20]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8005482:	930b      	str	r3, [sp, #44]	; 0x2c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8005484:	930c      	str	r3, [sp, #48]	; 0x30
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8005486:	930d      	str	r3, [sp, #52]	; 0x34
    sCommand.Address = current_addr;
 8005488:	9601      	str	r6, [sp, #4]
    sCommand.NbData  = current_size;
 800548a:	940a      	str	r4, [sp, #40]	; 0x28
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800548c:	f7ff feb0 	bl	80051f0 <QSPI_WriteEnable.isra.2>
 8005490:	b118      	cbz	r0, 800549a <BSP_QSPI_Write+0x56>
      return QSPI_ERROR;
 8005492:	2001      	movs	r0, #1
}
 8005494:	b00e      	add	sp, #56	; 0x38
 8005496:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800549a:	f241 3288 	movw	r2, #5000	; 0x1388
 800549e:	4669      	mov	r1, sp
 80054a0:	480f      	ldr	r0, [pc, #60]	; (80054e0 <BSP_QSPI_Write+0x9c>)
 80054a2:	f7fc fdb1 	bl	8002008 <HAL_QSPI_Command>
 80054a6:	2800      	cmp	r0, #0
 80054a8:	d1f3      	bne.n	8005492 <BSP_QSPI_Write+0x4e>
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80054aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80054ae:	4639      	mov	r1, r7
 80054b0:	4640      	mov	r0, r8
 80054b2:	f7fc fe80 	bl	80021b6 <HAL_QSPI_Transmit>
 80054b6:	2800      	cmp	r0, #0
 80054b8:	d1eb      	bne.n	8005492 <BSP_QSPI_Write+0x4e>
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80054ba:	f241 3088 	movw	r0, #5000	; 0x1388
 80054be:	f7ff fe6d 	bl	800519c <QSPI_AutoPollingMemReady.isra.0>
 80054c2:	2800      	cmp	r0, #0
 80054c4:	d1e5      	bne.n	8005492 <BSP_QSPI_Write+0x4e>
    current_addr += current_size;
 80054c6:	4426      	add	r6, r4
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 80054c8:	f506 7380 	add.w	r3, r6, #256	; 0x100
 80054cc:	429d      	cmp	r5, r3
    pData += current_size;
 80054ce:	4427      	add	r7, r4
    current_size = ((current_addr + N25Q128A_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : N25Q128A_PAGE_SIZE;
 80054d0:	bf34      	ite	cc
 80054d2:	1bac      	subcc	r4, r5, r6
 80054d4:	f44f 7480 	movcs.w	r4, #256	; 0x100
  while (current_addr < end_addr);
 80054d8:	42b5      	cmp	r5, r6
 80054da:	d8d5      	bhi.n	8005488 <BSP_QSPI_Write+0x44>
 80054dc:	e7da      	b.n	8005494 <BSP_QSPI_Write+0x50>
 80054de:	bf00      	nop
 80054e0:	20002340 	.word	0x20002340

080054e4 <BSP_QSPI_Erase_Block>:
{
 80054e4:	b500      	push	{lr}
 80054e6:	b08f      	sub	sp, #60	; 0x3c
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80054e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054ec:	9306      	str	r3, [sp, #24]
  sCommand.Instruction       = SUBSECTOR_ERASE_CMD;
 80054ee:	2320      	movs	r3, #32
 80054f0:	9300      	str	r3, [sp, #0]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 80054f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054f6:	9307      	str	r3, [sp, #28]
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80054f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80054fc:	9303      	str	r3, [sp, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80054fe:	2300      	movs	r3, #0
  sCommand.Address           = BlockAddress;
 8005500:	9001      	str	r0, [sp, #4]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8005502:	9308      	str	r3, [sp, #32]
  sCommand.DataMode          = QSPI_DATA_NONE;
 8005504:	9309      	str	r3, [sp, #36]	; 0x24
  sCommand.DummyCycles       = 0;
 8005506:	9305      	str	r3, [sp, #20]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8005508:	930b      	str	r3, [sp, #44]	; 0x2c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800550a:	930c      	str	r3, [sp, #48]	; 0x30
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800550c:	930d      	str	r3, [sp, #52]	; 0x34
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 800550e:	f7ff fe6f 	bl	80051f0 <QSPI_WriteEnable.isra.2>
 8005512:	b118      	cbz	r0, 800551c <BSP_QSPI_Erase_Block+0x38>
    return QSPI_ERROR;
 8005514:	2001      	movs	r0, #1
}
 8005516:	b00f      	add	sp, #60	; 0x3c
 8005518:	f85d fb04 	ldr.w	pc, [sp], #4
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800551c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005520:	4669      	mov	r1, sp
 8005522:	4806      	ldr	r0, [pc, #24]	; (800553c <BSP_QSPI_Erase_Block+0x58>)
 8005524:	f7fc fd70 	bl	8002008 <HAL_QSPI_Command>
 8005528:	2800      	cmp	r0, #0
 800552a:	d1f3      	bne.n	8005514 <BSP_QSPI_Erase_Block+0x30>
  if (QSPI_AutoPollingMemReady(&QSPIHandle, N25Q128A_SUBSECTOR_ERASE_MAX_TIME) != QSPI_OK)
 800552c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8005530:	f7ff fe34 	bl	800519c <QSPI_AutoPollingMemReady.isra.0>
    return QSPI_ERROR;
 8005534:	3000      	adds	r0, #0
 8005536:	bf18      	it	ne
 8005538:	2001      	movne	r0, #1
 800553a:	e7ec      	b.n	8005516 <BSP_QSPI_Erase_Block+0x32>
 800553c:	20002340 	.word	0x20002340

08005540 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005540:	4b0a      	ldr	r3, [pc, #40]	; (800556c <HAL_MspInit+0x2c>)
 8005542:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005544:	f042 0201 	orr.w	r2, r2, #1
 8005548:	661a      	str	r2, [r3, #96]	; 0x60
 800554a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 800554c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800554e:	f002 0201 	and.w	r2, r2, #1
 8005552:	9200      	str	r2, [sp, #0]
 8005554:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005556:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005558:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800555c:	659a      	str	r2, [r3, #88]	; 0x58
 800555e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005564:	9301      	str	r3, [sp, #4]
 8005566:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005568:	b002      	add	sp, #8
 800556a:	4770      	bx	lr
 800556c:	40021000 	.word	0x40021000

08005570 <NMI_Handler>:
 8005570:	4770      	bx	lr

08005572 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005572:	e7fe      	b.n	8005572 <HardFault_Handler>

08005574 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005574:	e7fe      	b.n	8005574 <MemManage_Handler>

08005576 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005576:	e7fe      	b.n	8005576 <BusFault_Handler>

08005578 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005578:	e7fe      	b.n	8005578 <UsageFault_Handler>

0800557a <SVC_Handler>:
 800557a:	4770      	bx	lr

0800557c <DebugMon_Handler>:
 800557c:	4770      	bx	lr

0800557e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800557e:	4770      	bx	lr

08005580 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005580:	f7fb bcf0 	b.w	8000f64 <HAL_IncTick>

08005584 <EXTI0_IRQHandler>:
void EXTI0_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8005584:	2001      	movs	r0, #1
 8005586:	f7fc ba91 	b.w	8001aac <HAL_GPIO_EXTI_IRQHandler>

0800558a <EXTI1_IRQHandler>:
void EXTI1_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800558a:	2002      	movs	r0, #2
 800558c:	f7fc ba8e 	b.w	8001aac <HAL_GPIO_EXTI_IRQHandler>

08005590 <EXTI2_IRQHandler>:
void EXTI2_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8005590:	2004      	movs	r0, #4
 8005592:	f7fc ba8b 	b.w	8001aac <HAL_GPIO_EXTI_IRQHandler>

08005596 <EXTI3_IRQHandler>:
void EXTI3_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8005596:	2008      	movs	r0, #8
 8005598:	f7fc ba88 	b.w	8001aac <HAL_GPIO_EXTI_IRQHandler>

0800559c <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 800559c:	4801      	ldr	r0, [pc, #4]	; (80055a4 <DMA1_Channel4_IRQHandler+0x8>)
 800559e:	f7fc b8c8 	b.w	8001732 <HAL_DMA_IRQHandler>
 80055a2:	bf00      	nop
 80055a4:	200001b8 	.word	0x200001b8

080055a8 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80055a8:	4801      	ldr	r0, [pc, #4]	; (80055b0 <DMA1_Channel6_IRQHandler+0x8>)
 80055aa:	f7fc b8c2 	b.w	8001732 <HAL_DMA_IRQHandler>
 80055ae:	bf00      	nop
 80055b0:	200023c4 	.word	0x200023c4

080055b4 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80055b4:	4801      	ldr	r0, [pc, #4]	; (80055bc <DMA1_Channel7_IRQHandler+0x8>)
 80055b6:	f7fc b8bc 	b.w	8001732 <HAL_DMA_IRQHandler>
 80055ba:	bf00      	nop
 80055bc:	2000240c 	.word	0x2000240c

080055c0 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80055c0:	2020      	movs	r0, #32
 80055c2:	f7fc ba73 	b.w	8001aac <HAL_GPIO_EXTI_IRQHandler>
	...

080055c8 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80055c8:	4801      	ldr	r0, [pc, #4]	; (80055d0 <TIM6_DAC_IRQHandler+0x8>)
 80055ca:	f7fd bf03 	b.w	80033d4 <HAL_TIM_IRQHandler>
 80055ce:	bf00      	nop
 80055d0:	20002384 	.word	0x20002384

080055d4 <DFSDM1_FLT0_IRQHandler>:
void DFSDM1_FLT0_IRQHandler(void)
{
  /* USER CODE BEGIN DFSDM1_FLT0_IRQn 0 */

  /* USER CODE END DFSDM1_FLT0_IRQn 0 */
  HAL_DFSDM_IRQHandler(&hdfsdm1_filter0);
 80055d4:	4801      	ldr	r0, [pc, #4]	; (80055dc <DFSDM1_FLT0_IRQHandler+0x8>)
 80055d6:	f7fb bf21 	b.w	800141c <HAL_DFSDM_IRQHandler>
 80055da:	bf00      	nop
 80055dc:	20000164 	.word	0x20000164

080055e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80055e0:	b570      	push	{r4, r5, r6, lr}
 80055e2:	460e      	mov	r6, r1
 80055e4:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80055e6:	460c      	mov	r4, r1
 80055e8:	1ba3      	subs	r3, r4, r6
 80055ea:	429d      	cmp	r5, r3
 80055ec:	dc01      	bgt.n	80055f2 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 80055ee:	4628      	mov	r0, r5
 80055f0:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 80055f2:	f3af 8000 	nop.w
 80055f6:	f804 0b01 	strb.w	r0, [r4], #1
 80055fa:	e7f5      	b.n	80055e8 <_read+0x8>

080055fc <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80055fc:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80055fe:	4b0a      	ldr	r3, [pc, #40]	; (8005628 <_sbrk+0x2c>)
 8005600:	6819      	ldr	r1, [r3, #0]
{
 8005602:	4602      	mov	r2, r0
	if (heap_end == 0)
 8005604:	b909      	cbnz	r1, 800560a <_sbrk+0xe>
		heap_end = &end;
 8005606:	4909      	ldr	r1, [pc, #36]	; (800562c <_sbrk+0x30>)
 8005608:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 800560a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 800560c:	4669      	mov	r1, sp
 800560e:	4402      	add	r2, r0
 8005610:	428a      	cmp	r2, r1
 8005612:	d906      	bls.n	8005622 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8005614:	f000 f92e 	bl	8005874 <__errno>
 8005618:	230c      	movs	r3, #12
 800561a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 800561c:	f04f 30ff 	mov.w	r0, #4294967295
 8005620:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8005622:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8005624:	bd08      	pop	{r3, pc}
 8005626:	bf00      	nop
 8005628:	20000154 	.word	0x20000154
 800562c:	200024d8 	.word	0x200024d8

08005630 <_close>:

int _close(int file)
{
	return -1;
}
 8005630:	f04f 30ff 	mov.w	r0, #4294967295
 8005634:	4770      	bx	lr

08005636 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8005636:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800563a:	604b      	str	r3, [r1, #4]
	return 0;
}
 800563c:	2000      	movs	r0, #0
 800563e:	4770      	bx	lr

08005640 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8005640:	2001      	movs	r0, #1
 8005642:	4770      	bx	lr

08005644 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8005644:	2000      	movs	r0, #0
 8005646:	4770      	bx	lr

08005648 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005648:	490f      	ldr	r1, [pc, #60]	; (8005688 <SystemInit+0x40>)
 800564a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800564e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005652:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005656:	4b0d      	ldr	r3, [pc, #52]	; (800568c <SystemInit+0x44>)
 8005658:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800565a:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 800565c:	f042 0201 	orr.w	r2, r2, #1
 8005660:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8005662:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005664:	681a      	ldr	r2, [r3, #0]
 8005666:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 800566a:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 800566e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005670:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005674:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800567c:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800567e:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005680:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005684:	608b      	str	r3, [r1, #8]
 8005686:	4770      	bx	lr
 8005688:	e000ed00 	.word	0xe000ed00
 800568c:	40021000 	.word	0x40021000

08005690 <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8005690:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 8005692:	480f      	ldr	r0, [pc, #60]	; (80056d0 <MX_TIM6_Init+0x40>)
  htim6.Init.Prescaler = PRESC;
 8005694:	4a0f      	ldr	r2, [pc, #60]	; (80056d4 <MX_TIM6_Init+0x44>)
 8005696:	f242 730f 	movw	r3, #9999	; 0x270f
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800569a:	2400      	movs	r4, #0
  htim6.Init.Prescaler = PRESC;
 800569c:	e880 000c 	stmia.w	r0, {r2, r3}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = PERIOD;
 80056a0:	f240 73cf 	movw	r3, #1999	; 0x7cf
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80056a4:	9401      	str	r4, [sp, #4]
 80056a6:	9402      	str	r4, [sp, #8]
 80056a8:	9403      	str	r4, [sp, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80056aa:	6084      	str	r4, [r0, #8]
  htim6.Init.Period = PERIOD;
 80056ac:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80056ae:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80056b0:	f7fd ffa6 	bl	8003600 <HAL_TIM_Base_Init>
 80056b4:	b108      	cbz	r0, 80056ba <MX_TIM6_Init+0x2a>
  {
    Error_Handler();
 80056b6:	f7fe fd81 	bl	80041bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80056ba:	a901      	add	r1, sp, #4
 80056bc:	4804      	ldr	r0, [pc, #16]	; (80056d0 <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80056be:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80056c0:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80056c2:	f7fd ffb7 	bl	8003634 <HAL_TIMEx_MasterConfigSynchronization>
 80056c6:	b108      	cbz	r0, 80056cc <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 80056c8:	f7fe fd78 	bl	80041bc <Error_Handler>
  }

}
 80056cc:	b004      	add	sp, #16
 80056ce:	bd10      	pop	{r4, pc}
 80056d0:	20002384 	.word	0x20002384
 80056d4:	40001000 	.word	0x40001000

080056d8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80056d8:	b507      	push	{r0, r1, r2, lr}

  if(tim_baseHandle->Instance==TIM6)
 80056da:	4b0d      	ldr	r3, [pc, #52]	; (8005710 <HAL_TIM_Base_MspInit+0x38>)
 80056dc:	6802      	ldr	r2, [r0, #0]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d112      	bne.n	8005708 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80056e2:	f503 3300 	add.w	r3, r3, #131072	; 0x20000

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80056e6:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 80056e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80056ea:	f042 0210 	orr.w	r2, r2, #16
 80056ee:	659a      	str	r2, [r3, #88]	; 0x58
 80056f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80056f2:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 80056f4:	f003 0310 	and.w	r3, r3, #16
 80056f8:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80056fa:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 80056fc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80056fe:	f7fb fc69 	bl	8000fd4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005702:	2036      	movs	r0, #54	; 0x36
 8005704:	f7fb fc9a 	bl	800103c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8005708:	b003      	add	sp, #12
 800570a:	f85d fb04 	ldr.w	pc, [sp], #4
 800570e:	bf00      	nop
 8005710:	40001000 	.word	0x40001000

08005714 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005714:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8005716:	480c      	ldr	r0, [pc, #48]	; (8005748 <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8005718:	4b0c      	ldr	r3, [pc, #48]	; (800574c <MX_USART2_UART_Init+0x38>)
 800571a:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 800571e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005722:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005724:	2300      	movs	r3, #0
 8005726:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005728:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800572a:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800572c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800572e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005730:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005732:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005734:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005736:	f7fe fa4f 	bl	8003bd8 <HAL_UART_Init>
 800573a:	b118      	cbz	r0, 8005744 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 800573c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005740:	f7fe bd3c 	b.w	80041bc <Error_Handler>
 8005744:	bd08      	pop	{r3, pc}
 8005746:	bf00      	nop
 8005748:	20002454 	.word	0x20002454
 800574c:	40004400 	.word	0x40004400

08005750 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005750:	b570      	push	{r4, r5, r6, lr}
 8005752:	4605      	mov	r5, r0
 8005754:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005756:	2214      	movs	r2, #20
 8005758:	2100      	movs	r1, #0
 800575a:	a803      	add	r0, sp, #12
 800575c:	f000 f8bf 	bl	80058de <memset>
  if(uartHandle->Instance==USART2)
 8005760:	682a      	ldr	r2, [r5, #0]
 8005762:	4b29      	ldr	r3, [pc, #164]	; (8005808 <HAL_UART_MspInit+0xb8>)
 8005764:	429a      	cmp	r2, r3
 8005766:	d14d      	bne.n	8005804 <HAL_UART_MspInit+0xb4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005768:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800576c:	2602      	movs	r6, #2
    __HAL_RCC_USART2_CLK_ENABLE();
 800576e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005770:	4826      	ldr	r0, [pc, #152]	; (800580c <HAL_UART_MspInit+0xbc>)

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8005772:	4c27      	ldr	r4, [pc, #156]	; (8005810 <HAL_UART_MspInit+0xc0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8005774:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005778:	659a      	str	r2, [r3, #88]	; 0x58
 800577a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800577c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005780:	9201      	str	r2, [sp, #4]
 8005782:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005784:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005786:	f042 0208 	orr.w	r2, r2, #8
 800578a:	64da      	str	r2, [r3, #76]	; 0x4c
 800578c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800578e:	9604      	str	r6, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	9302      	str	r3, [sp, #8]
 8005796:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005798:	2360      	movs	r3, #96	; 0x60
 800579a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800579c:	2301      	movs	r3, #1
 800579e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057a0:	2303      	movs	r3, #3
 80057a2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057a4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80057a6:	2307      	movs	r3, #7
 80057a8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80057aa:	f7fc f80d 	bl	80017c8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80057ae:	4b19      	ldr	r3, [pc, #100]	; (8005814 <HAL_UART_MspInit+0xc4>)
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80057b0:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 80057b2:	e884 0048 	stmia.w	r4, {r3, r6}
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80057b6:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80057b8:	2300      	movs	r3, #0
 80057ba:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057bc:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80057be:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057c0:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057c2:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80057c4:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80057c6:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80057c8:	f7fb feee 	bl	80015a8 <HAL_DMA_Init>
 80057cc:	b108      	cbz	r0, 80057d2 <HAL_UART_MspInit+0x82>
    {
      Error_Handler();
 80057ce:	f7fe fcf5 	bl	80041bc <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057d2:	4b11      	ldr	r3, [pc, #68]	; (8005818 <HAL_UART_MspInit+0xc8>)
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80057d4:	66ec      	str	r4, [r5, #108]	; 0x6c
 80057d6:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80057d8:	4c10      	ldr	r4, [pc, #64]	; (800581c <HAL_UART_MspInit+0xcc>)
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80057da:	2602      	movs	r6, #2
 80057dc:	f04f 0e10 	mov.w	lr, #16
 80057e0:	e884 4048 	stmia.w	r4, {r3, r6, lr}
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80057e4:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057e6:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80057e8:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80057ea:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80057ec:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80057ee:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80057f0:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80057f2:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80057f4:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80057f6:	f7fb fed7 	bl	80015a8 <HAL_DMA_Init>
 80057fa:	b108      	cbz	r0, 8005800 <HAL_UART_MspInit+0xb0>
    {
      Error_Handler();
 80057fc:	f7fe fcde 	bl	80041bc <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005800:	66ac      	str	r4, [r5, #104]	; 0x68
 8005802:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005804:	b008      	add	sp, #32
 8005806:	bd70      	pop	{r4, r5, r6, pc}
 8005808:	40004400 	.word	0x40004400
 800580c:	48000c00 	.word	0x48000c00
 8005810:	200023c4 	.word	0x200023c4
 8005814:	4002006c 	.word	0x4002006c
 8005818:	40020080 	.word	0x40020080
 800581c:	2000240c 	.word	0x2000240c

08005820 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005820:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005858 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005824:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005826:	e003      	b.n	8005830 <LoopCopyDataInit>

08005828 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005828:	4b0c      	ldr	r3, [pc, #48]	; (800585c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800582a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800582c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800582e:	3104      	adds	r1, #4

08005830 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005830:	480b      	ldr	r0, [pc, #44]	; (8005860 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005832:	4b0c      	ldr	r3, [pc, #48]	; (8005864 <LoopForever+0xe>)
	adds	r2, r0, r1
 8005834:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005836:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005838:	d3f6      	bcc.n	8005828 <CopyDataInit>
	ldr	r2, =_sbss
 800583a:	4a0b      	ldr	r2, [pc, #44]	; (8005868 <LoopForever+0x12>)
	b	LoopFillZerobss
 800583c:	e002      	b.n	8005844 <LoopFillZerobss>

0800583e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800583e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005840:	f842 3b04 	str.w	r3, [r2], #4

08005844 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005844:	4b09      	ldr	r3, [pc, #36]	; (800586c <LoopForever+0x16>)
	cmp	r2, r3
 8005846:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005848:	d3f9      	bcc.n	800583e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800584a:	f7ff fefd 	bl	8005648 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800584e:	f000 f817 	bl	8005880 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005852:	f7fe fd09 	bl	8004268 <main>

08005856 <LoopForever>:

LoopForever:
    b LoopForever
 8005856:	e7fe      	b.n	8005856 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005858:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800585c:	08006ff4 	.word	0x08006ff4
	ldr	r0, =_sdata
 8005860:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005864:	200000f4 	.word	0x200000f4
	ldr	r2, =_sbss
 8005868:	200000f4 	.word	0x200000f4
	ldr	r3, = _ebss
 800586c:	200024d8 	.word	0x200024d8

08005870 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005870:	e7fe      	b.n	8005870 <ADC1_2_IRQHandler>
	...

08005874 <__errno>:
 8005874:	4b01      	ldr	r3, [pc, #4]	; (800587c <__errno+0x8>)
 8005876:	6818      	ldr	r0, [r3, #0]
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	20000090 	.word	0x20000090

08005880 <__libc_init_array>:
 8005880:	b570      	push	{r4, r5, r6, lr}
 8005882:	4e0d      	ldr	r6, [pc, #52]	; (80058b8 <__libc_init_array+0x38>)
 8005884:	4c0d      	ldr	r4, [pc, #52]	; (80058bc <__libc_init_array+0x3c>)
 8005886:	1ba4      	subs	r4, r4, r6
 8005888:	10a4      	asrs	r4, r4, #2
 800588a:	2500      	movs	r5, #0
 800588c:	42a5      	cmp	r5, r4
 800588e:	d109      	bne.n	80058a4 <__libc_init_array+0x24>
 8005890:	4e0b      	ldr	r6, [pc, #44]	; (80058c0 <__libc_init_array+0x40>)
 8005892:	4c0c      	ldr	r4, [pc, #48]	; (80058c4 <__libc_init_array+0x44>)
 8005894:	f001 f946 	bl	8006b24 <_init>
 8005898:	1ba4      	subs	r4, r4, r6
 800589a:	10a4      	asrs	r4, r4, #2
 800589c:	2500      	movs	r5, #0
 800589e:	42a5      	cmp	r5, r4
 80058a0:	d105      	bne.n	80058ae <__libc_init_array+0x2e>
 80058a2:	bd70      	pop	{r4, r5, r6, pc}
 80058a4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80058a8:	4798      	blx	r3
 80058aa:	3501      	adds	r5, #1
 80058ac:	e7ee      	b.n	800588c <__libc_init_array+0xc>
 80058ae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80058b2:	4798      	blx	r3
 80058b4:	3501      	adds	r5, #1
 80058b6:	e7f2      	b.n	800589e <__libc_init_array+0x1e>
 80058b8:	08006fec 	.word	0x08006fec
 80058bc:	08006fec 	.word	0x08006fec
 80058c0:	08006fec 	.word	0x08006fec
 80058c4:	08006ff0 	.word	0x08006ff0

080058c8 <memcpy>:
 80058c8:	b510      	push	{r4, lr}
 80058ca:	1e43      	subs	r3, r0, #1
 80058cc:	440a      	add	r2, r1
 80058ce:	4291      	cmp	r1, r2
 80058d0:	d100      	bne.n	80058d4 <memcpy+0xc>
 80058d2:	bd10      	pop	{r4, pc}
 80058d4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80058d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80058dc:	e7f7      	b.n	80058ce <memcpy+0x6>

080058de <memset>:
 80058de:	4402      	add	r2, r0
 80058e0:	4603      	mov	r3, r0
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d100      	bne.n	80058e8 <memset+0xa>
 80058e6:	4770      	bx	lr
 80058e8:	f803 1b01 	strb.w	r1, [r3], #1
 80058ec:	e7f9      	b.n	80058e2 <memset+0x4>
	...

080058f0 <iprintf>:
 80058f0:	b40f      	push	{r0, r1, r2, r3}
 80058f2:	4b0a      	ldr	r3, [pc, #40]	; (800591c <iprintf+0x2c>)
 80058f4:	b513      	push	{r0, r1, r4, lr}
 80058f6:	681c      	ldr	r4, [r3, #0]
 80058f8:	b124      	cbz	r4, 8005904 <iprintf+0x14>
 80058fa:	69a3      	ldr	r3, [r4, #24]
 80058fc:	b913      	cbnz	r3, 8005904 <iprintf+0x14>
 80058fe:	4620      	mov	r0, r4
 8005900:	f000 fa48 	bl	8005d94 <__sinit>
 8005904:	ab05      	add	r3, sp, #20
 8005906:	9a04      	ldr	r2, [sp, #16]
 8005908:	68a1      	ldr	r1, [r4, #8]
 800590a:	9301      	str	r3, [sp, #4]
 800590c:	4620      	mov	r0, r4
 800590e:	f000 fd55 	bl	80063bc <_vfiprintf_r>
 8005912:	b002      	add	sp, #8
 8005914:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005918:	b004      	add	sp, #16
 800591a:	4770      	bx	lr
 800591c:	20000090 	.word	0x20000090

08005920 <_puts_r>:
 8005920:	b570      	push	{r4, r5, r6, lr}
 8005922:	460e      	mov	r6, r1
 8005924:	4605      	mov	r5, r0
 8005926:	b118      	cbz	r0, 8005930 <_puts_r+0x10>
 8005928:	6983      	ldr	r3, [r0, #24]
 800592a:	b90b      	cbnz	r3, 8005930 <_puts_r+0x10>
 800592c:	f000 fa32 	bl	8005d94 <__sinit>
 8005930:	69ab      	ldr	r3, [r5, #24]
 8005932:	68ac      	ldr	r4, [r5, #8]
 8005934:	b913      	cbnz	r3, 800593c <_puts_r+0x1c>
 8005936:	4628      	mov	r0, r5
 8005938:	f000 fa2c 	bl	8005d94 <__sinit>
 800593c:	4b23      	ldr	r3, [pc, #140]	; (80059cc <_puts_r+0xac>)
 800593e:	429c      	cmp	r4, r3
 8005940:	d117      	bne.n	8005972 <_puts_r+0x52>
 8005942:	686c      	ldr	r4, [r5, #4]
 8005944:	89a3      	ldrh	r3, [r4, #12]
 8005946:	071b      	lsls	r3, r3, #28
 8005948:	d51d      	bpl.n	8005986 <_puts_r+0x66>
 800594a:	6923      	ldr	r3, [r4, #16]
 800594c:	b1db      	cbz	r3, 8005986 <_puts_r+0x66>
 800594e:	3e01      	subs	r6, #1
 8005950:	68a3      	ldr	r3, [r4, #8]
 8005952:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005956:	3b01      	subs	r3, #1
 8005958:	60a3      	str	r3, [r4, #8]
 800595a:	b9e9      	cbnz	r1, 8005998 <_puts_r+0x78>
 800595c:	2b00      	cmp	r3, #0
 800595e:	da2e      	bge.n	80059be <_puts_r+0x9e>
 8005960:	4622      	mov	r2, r4
 8005962:	210a      	movs	r1, #10
 8005964:	4628      	mov	r0, r5
 8005966:	f000 f863 	bl	8005a30 <__swbuf_r>
 800596a:	3001      	adds	r0, #1
 800596c:	d011      	beq.n	8005992 <_puts_r+0x72>
 800596e:	200a      	movs	r0, #10
 8005970:	bd70      	pop	{r4, r5, r6, pc}
 8005972:	4b17      	ldr	r3, [pc, #92]	; (80059d0 <_puts_r+0xb0>)
 8005974:	429c      	cmp	r4, r3
 8005976:	d101      	bne.n	800597c <_puts_r+0x5c>
 8005978:	68ac      	ldr	r4, [r5, #8]
 800597a:	e7e3      	b.n	8005944 <_puts_r+0x24>
 800597c:	4b15      	ldr	r3, [pc, #84]	; (80059d4 <_puts_r+0xb4>)
 800597e:	429c      	cmp	r4, r3
 8005980:	bf08      	it	eq
 8005982:	68ec      	ldreq	r4, [r5, #12]
 8005984:	e7de      	b.n	8005944 <_puts_r+0x24>
 8005986:	4621      	mov	r1, r4
 8005988:	4628      	mov	r0, r5
 800598a:	f000 f8a3 	bl	8005ad4 <__swsetup_r>
 800598e:	2800      	cmp	r0, #0
 8005990:	d0dd      	beq.n	800594e <_puts_r+0x2e>
 8005992:	f04f 30ff 	mov.w	r0, #4294967295
 8005996:	bd70      	pop	{r4, r5, r6, pc}
 8005998:	2b00      	cmp	r3, #0
 800599a:	da04      	bge.n	80059a6 <_puts_r+0x86>
 800599c:	69a2      	ldr	r2, [r4, #24]
 800599e:	4293      	cmp	r3, r2
 80059a0:	db06      	blt.n	80059b0 <_puts_r+0x90>
 80059a2:	290a      	cmp	r1, #10
 80059a4:	d004      	beq.n	80059b0 <_puts_r+0x90>
 80059a6:	6823      	ldr	r3, [r4, #0]
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	6022      	str	r2, [r4, #0]
 80059ac:	7019      	strb	r1, [r3, #0]
 80059ae:	e7cf      	b.n	8005950 <_puts_r+0x30>
 80059b0:	4622      	mov	r2, r4
 80059b2:	4628      	mov	r0, r5
 80059b4:	f000 f83c 	bl	8005a30 <__swbuf_r>
 80059b8:	3001      	adds	r0, #1
 80059ba:	d1c9      	bne.n	8005950 <_puts_r+0x30>
 80059bc:	e7e9      	b.n	8005992 <_puts_r+0x72>
 80059be:	6823      	ldr	r3, [r4, #0]
 80059c0:	200a      	movs	r0, #10
 80059c2:	1c5a      	adds	r2, r3, #1
 80059c4:	6022      	str	r2, [r4, #0]
 80059c6:	7018      	strb	r0, [r3, #0]
 80059c8:	bd70      	pop	{r4, r5, r6, pc}
 80059ca:	bf00      	nop
 80059cc:	08006f70 	.word	0x08006f70
 80059d0:	08006f90 	.word	0x08006f90
 80059d4:	08006f50 	.word	0x08006f50

080059d8 <puts>:
 80059d8:	4b02      	ldr	r3, [pc, #8]	; (80059e4 <puts+0xc>)
 80059da:	4601      	mov	r1, r0
 80059dc:	6818      	ldr	r0, [r3, #0]
 80059de:	f7ff bf9f 	b.w	8005920 <_puts_r>
 80059e2:	bf00      	nop
 80059e4:	20000090 	.word	0x20000090

080059e8 <siprintf>:
 80059e8:	b40e      	push	{r1, r2, r3}
 80059ea:	b500      	push	{lr}
 80059ec:	b09c      	sub	sp, #112	; 0x70
 80059ee:	f44f 7102 	mov.w	r1, #520	; 0x208
 80059f2:	ab1d      	add	r3, sp, #116	; 0x74
 80059f4:	f8ad 1014 	strh.w	r1, [sp, #20]
 80059f8:	9002      	str	r0, [sp, #8]
 80059fa:	9006      	str	r0, [sp, #24]
 80059fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005a00:	480a      	ldr	r0, [pc, #40]	; (8005a2c <siprintf+0x44>)
 8005a02:	9104      	str	r1, [sp, #16]
 8005a04:	9107      	str	r1, [sp, #28]
 8005a06:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005a0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8005a0e:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005a12:	6800      	ldr	r0, [r0, #0]
 8005a14:	9301      	str	r3, [sp, #4]
 8005a16:	a902      	add	r1, sp, #8
 8005a18:	f000 fbb2 	bl	8006180 <_svfiprintf_r>
 8005a1c:	9b02      	ldr	r3, [sp, #8]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	701a      	strb	r2, [r3, #0]
 8005a22:	b01c      	add	sp, #112	; 0x70
 8005a24:	f85d eb04 	ldr.w	lr, [sp], #4
 8005a28:	b003      	add	sp, #12
 8005a2a:	4770      	bx	lr
 8005a2c:	20000090 	.word	0x20000090

08005a30 <__swbuf_r>:
 8005a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a32:	460e      	mov	r6, r1
 8005a34:	4614      	mov	r4, r2
 8005a36:	4605      	mov	r5, r0
 8005a38:	b118      	cbz	r0, 8005a42 <__swbuf_r+0x12>
 8005a3a:	6983      	ldr	r3, [r0, #24]
 8005a3c:	b90b      	cbnz	r3, 8005a42 <__swbuf_r+0x12>
 8005a3e:	f000 f9a9 	bl	8005d94 <__sinit>
 8005a42:	4b21      	ldr	r3, [pc, #132]	; (8005ac8 <__swbuf_r+0x98>)
 8005a44:	429c      	cmp	r4, r3
 8005a46:	d12a      	bne.n	8005a9e <__swbuf_r+0x6e>
 8005a48:	686c      	ldr	r4, [r5, #4]
 8005a4a:	69a3      	ldr	r3, [r4, #24]
 8005a4c:	60a3      	str	r3, [r4, #8]
 8005a4e:	89a3      	ldrh	r3, [r4, #12]
 8005a50:	071a      	lsls	r2, r3, #28
 8005a52:	d52e      	bpl.n	8005ab2 <__swbuf_r+0x82>
 8005a54:	6923      	ldr	r3, [r4, #16]
 8005a56:	b363      	cbz	r3, 8005ab2 <__swbuf_r+0x82>
 8005a58:	6923      	ldr	r3, [r4, #16]
 8005a5a:	6820      	ldr	r0, [r4, #0]
 8005a5c:	1ac0      	subs	r0, r0, r3
 8005a5e:	6963      	ldr	r3, [r4, #20]
 8005a60:	b2f6      	uxtb	r6, r6
 8005a62:	4298      	cmp	r0, r3
 8005a64:	4637      	mov	r7, r6
 8005a66:	db04      	blt.n	8005a72 <__swbuf_r+0x42>
 8005a68:	4621      	mov	r1, r4
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	f000 f928 	bl	8005cc0 <_fflush_r>
 8005a70:	bb28      	cbnz	r0, 8005abe <__swbuf_r+0x8e>
 8005a72:	68a3      	ldr	r3, [r4, #8]
 8005a74:	3b01      	subs	r3, #1
 8005a76:	60a3      	str	r3, [r4, #8]
 8005a78:	6823      	ldr	r3, [r4, #0]
 8005a7a:	1c5a      	adds	r2, r3, #1
 8005a7c:	6022      	str	r2, [r4, #0]
 8005a7e:	701e      	strb	r6, [r3, #0]
 8005a80:	6963      	ldr	r3, [r4, #20]
 8005a82:	3001      	adds	r0, #1
 8005a84:	4298      	cmp	r0, r3
 8005a86:	d004      	beq.n	8005a92 <__swbuf_r+0x62>
 8005a88:	89a3      	ldrh	r3, [r4, #12]
 8005a8a:	07db      	lsls	r3, r3, #31
 8005a8c:	d519      	bpl.n	8005ac2 <__swbuf_r+0x92>
 8005a8e:	2e0a      	cmp	r6, #10
 8005a90:	d117      	bne.n	8005ac2 <__swbuf_r+0x92>
 8005a92:	4621      	mov	r1, r4
 8005a94:	4628      	mov	r0, r5
 8005a96:	f000 f913 	bl	8005cc0 <_fflush_r>
 8005a9a:	b190      	cbz	r0, 8005ac2 <__swbuf_r+0x92>
 8005a9c:	e00f      	b.n	8005abe <__swbuf_r+0x8e>
 8005a9e:	4b0b      	ldr	r3, [pc, #44]	; (8005acc <__swbuf_r+0x9c>)
 8005aa0:	429c      	cmp	r4, r3
 8005aa2:	d101      	bne.n	8005aa8 <__swbuf_r+0x78>
 8005aa4:	68ac      	ldr	r4, [r5, #8]
 8005aa6:	e7d0      	b.n	8005a4a <__swbuf_r+0x1a>
 8005aa8:	4b09      	ldr	r3, [pc, #36]	; (8005ad0 <__swbuf_r+0xa0>)
 8005aaa:	429c      	cmp	r4, r3
 8005aac:	bf08      	it	eq
 8005aae:	68ec      	ldreq	r4, [r5, #12]
 8005ab0:	e7cb      	b.n	8005a4a <__swbuf_r+0x1a>
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	4628      	mov	r0, r5
 8005ab6:	f000 f80d 	bl	8005ad4 <__swsetup_r>
 8005aba:	2800      	cmp	r0, #0
 8005abc:	d0cc      	beq.n	8005a58 <__swbuf_r+0x28>
 8005abe:	f04f 37ff 	mov.w	r7, #4294967295
 8005ac2:	4638      	mov	r0, r7
 8005ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	08006f70 	.word	0x08006f70
 8005acc:	08006f90 	.word	0x08006f90
 8005ad0:	08006f50 	.word	0x08006f50

08005ad4 <__swsetup_r>:
 8005ad4:	4b32      	ldr	r3, [pc, #200]	; (8005ba0 <__swsetup_r+0xcc>)
 8005ad6:	b570      	push	{r4, r5, r6, lr}
 8005ad8:	681d      	ldr	r5, [r3, #0]
 8005ada:	4606      	mov	r6, r0
 8005adc:	460c      	mov	r4, r1
 8005ade:	b125      	cbz	r5, 8005aea <__swsetup_r+0x16>
 8005ae0:	69ab      	ldr	r3, [r5, #24]
 8005ae2:	b913      	cbnz	r3, 8005aea <__swsetup_r+0x16>
 8005ae4:	4628      	mov	r0, r5
 8005ae6:	f000 f955 	bl	8005d94 <__sinit>
 8005aea:	4b2e      	ldr	r3, [pc, #184]	; (8005ba4 <__swsetup_r+0xd0>)
 8005aec:	429c      	cmp	r4, r3
 8005aee:	d10f      	bne.n	8005b10 <__swsetup_r+0x3c>
 8005af0:	686c      	ldr	r4, [r5, #4]
 8005af2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005af6:	b29a      	uxth	r2, r3
 8005af8:	0715      	lsls	r5, r2, #28
 8005afa:	d42c      	bmi.n	8005b56 <__swsetup_r+0x82>
 8005afc:	06d0      	lsls	r0, r2, #27
 8005afe:	d411      	bmi.n	8005b24 <__swsetup_r+0x50>
 8005b00:	2209      	movs	r2, #9
 8005b02:	6032      	str	r2, [r6, #0]
 8005b04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b08:	81a3      	strh	r3, [r4, #12]
 8005b0a:	f04f 30ff 	mov.w	r0, #4294967295
 8005b0e:	bd70      	pop	{r4, r5, r6, pc}
 8005b10:	4b25      	ldr	r3, [pc, #148]	; (8005ba8 <__swsetup_r+0xd4>)
 8005b12:	429c      	cmp	r4, r3
 8005b14:	d101      	bne.n	8005b1a <__swsetup_r+0x46>
 8005b16:	68ac      	ldr	r4, [r5, #8]
 8005b18:	e7eb      	b.n	8005af2 <__swsetup_r+0x1e>
 8005b1a:	4b24      	ldr	r3, [pc, #144]	; (8005bac <__swsetup_r+0xd8>)
 8005b1c:	429c      	cmp	r4, r3
 8005b1e:	bf08      	it	eq
 8005b20:	68ec      	ldreq	r4, [r5, #12]
 8005b22:	e7e6      	b.n	8005af2 <__swsetup_r+0x1e>
 8005b24:	0751      	lsls	r1, r2, #29
 8005b26:	d512      	bpl.n	8005b4e <__swsetup_r+0x7a>
 8005b28:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005b2a:	b141      	cbz	r1, 8005b3e <__swsetup_r+0x6a>
 8005b2c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005b30:	4299      	cmp	r1, r3
 8005b32:	d002      	beq.n	8005b3a <__swsetup_r+0x66>
 8005b34:	4630      	mov	r0, r6
 8005b36:	f000 fa1b 	bl	8005f70 <_free_r>
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	6363      	str	r3, [r4, #52]	; 0x34
 8005b3e:	89a3      	ldrh	r3, [r4, #12]
 8005b40:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005b44:	81a3      	strh	r3, [r4, #12]
 8005b46:	2300      	movs	r3, #0
 8005b48:	6063      	str	r3, [r4, #4]
 8005b4a:	6923      	ldr	r3, [r4, #16]
 8005b4c:	6023      	str	r3, [r4, #0]
 8005b4e:	89a3      	ldrh	r3, [r4, #12]
 8005b50:	f043 0308 	orr.w	r3, r3, #8
 8005b54:	81a3      	strh	r3, [r4, #12]
 8005b56:	6923      	ldr	r3, [r4, #16]
 8005b58:	b94b      	cbnz	r3, 8005b6e <__swsetup_r+0x9a>
 8005b5a:	89a3      	ldrh	r3, [r4, #12]
 8005b5c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005b60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b64:	d003      	beq.n	8005b6e <__swsetup_r+0x9a>
 8005b66:	4621      	mov	r1, r4
 8005b68:	4630      	mov	r0, r6
 8005b6a:	f000 f9c1 	bl	8005ef0 <__smakebuf_r>
 8005b6e:	89a2      	ldrh	r2, [r4, #12]
 8005b70:	f012 0301 	ands.w	r3, r2, #1
 8005b74:	d00c      	beq.n	8005b90 <__swsetup_r+0xbc>
 8005b76:	2300      	movs	r3, #0
 8005b78:	60a3      	str	r3, [r4, #8]
 8005b7a:	6963      	ldr	r3, [r4, #20]
 8005b7c:	425b      	negs	r3, r3
 8005b7e:	61a3      	str	r3, [r4, #24]
 8005b80:	6923      	ldr	r3, [r4, #16]
 8005b82:	b953      	cbnz	r3, 8005b9a <__swsetup_r+0xc6>
 8005b84:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b88:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005b8c:	d1ba      	bne.n	8005b04 <__swsetup_r+0x30>
 8005b8e:	bd70      	pop	{r4, r5, r6, pc}
 8005b90:	0792      	lsls	r2, r2, #30
 8005b92:	bf58      	it	pl
 8005b94:	6963      	ldrpl	r3, [r4, #20]
 8005b96:	60a3      	str	r3, [r4, #8]
 8005b98:	e7f2      	b.n	8005b80 <__swsetup_r+0xac>
 8005b9a:	2000      	movs	r0, #0
 8005b9c:	e7f7      	b.n	8005b8e <__swsetup_r+0xba>
 8005b9e:	bf00      	nop
 8005ba0:	20000090 	.word	0x20000090
 8005ba4:	08006f70 	.word	0x08006f70
 8005ba8:	08006f90 	.word	0x08006f90
 8005bac:	08006f50 	.word	0x08006f50

08005bb0 <__sflush_r>:
 8005bb0:	898a      	ldrh	r2, [r1, #12]
 8005bb2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bb6:	4605      	mov	r5, r0
 8005bb8:	0710      	lsls	r0, r2, #28
 8005bba:	460c      	mov	r4, r1
 8005bbc:	d45a      	bmi.n	8005c74 <__sflush_r+0xc4>
 8005bbe:	684b      	ldr	r3, [r1, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	dc05      	bgt.n	8005bd0 <__sflush_r+0x20>
 8005bc4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	dc02      	bgt.n	8005bd0 <__sflush_r+0x20>
 8005bca:	2000      	movs	r0, #0
 8005bcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bd0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bd2:	2e00      	cmp	r6, #0
 8005bd4:	d0f9      	beq.n	8005bca <__sflush_r+0x1a>
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005bdc:	682f      	ldr	r7, [r5, #0]
 8005bde:	602b      	str	r3, [r5, #0]
 8005be0:	d033      	beq.n	8005c4a <__sflush_r+0x9a>
 8005be2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8005be4:	89a3      	ldrh	r3, [r4, #12]
 8005be6:	075a      	lsls	r2, r3, #29
 8005be8:	d505      	bpl.n	8005bf6 <__sflush_r+0x46>
 8005bea:	6863      	ldr	r3, [r4, #4]
 8005bec:	1ac0      	subs	r0, r0, r3
 8005bee:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005bf0:	b10b      	cbz	r3, 8005bf6 <__sflush_r+0x46>
 8005bf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005bf4:	1ac0      	subs	r0, r0, r3
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005bfc:	6a21      	ldr	r1, [r4, #32]
 8005bfe:	4628      	mov	r0, r5
 8005c00:	47b0      	blx	r6
 8005c02:	1c43      	adds	r3, r0, #1
 8005c04:	89a3      	ldrh	r3, [r4, #12]
 8005c06:	d106      	bne.n	8005c16 <__sflush_r+0x66>
 8005c08:	6829      	ldr	r1, [r5, #0]
 8005c0a:	291d      	cmp	r1, #29
 8005c0c:	d84b      	bhi.n	8005ca6 <__sflush_r+0xf6>
 8005c0e:	4a2b      	ldr	r2, [pc, #172]	; (8005cbc <__sflush_r+0x10c>)
 8005c10:	40ca      	lsrs	r2, r1
 8005c12:	07d6      	lsls	r6, r2, #31
 8005c14:	d547      	bpl.n	8005ca6 <__sflush_r+0xf6>
 8005c16:	2200      	movs	r2, #0
 8005c18:	6062      	str	r2, [r4, #4]
 8005c1a:	04d9      	lsls	r1, r3, #19
 8005c1c:	6922      	ldr	r2, [r4, #16]
 8005c1e:	6022      	str	r2, [r4, #0]
 8005c20:	d504      	bpl.n	8005c2c <__sflush_r+0x7c>
 8005c22:	1c42      	adds	r2, r0, #1
 8005c24:	d101      	bne.n	8005c2a <__sflush_r+0x7a>
 8005c26:	682b      	ldr	r3, [r5, #0]
 8005c28:	b903      	cbnz	r3, 8005c2c <__sflush_r+0x7c>
 8005c2a:	6560      	str	r0, [r4, #84]	; 0x54
 8005c2c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005c2e:	602f      	str	r7, [r5, #0]
 8005c30:	2900      	cmp	r1, #0
 8005c32:	d0ca      	beq.n	8005bca <__sflush_r+0x1a>
 8005c34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005c38:	4299      	cmp	r1, r3
 8005c3a:	d002      	beq.n	8005c42 <__sflush_r+0x92>
 8005c3c:	4628      	mov	r0, r5
 8005c3e:	f000 f997 	bl	8005f70 <_free_r>
 8005c42:	2000      	movs	r0, #0
 8005c44:	6360      	str	r0, [r4, #52]	; 0x34
 8005c46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c4a:	6a21      	ldr	r1, [r4, #32]
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	4628      	mov	r0, r5
 8005c50:	47b0      	blx	r6
 8005c52:	1c41      	adds	r1, r0, #1
 8005c54:	d1c6      	bne.n	8005be4 <__sflush_r+0x34>
 8005c56:	682b      	ldr	r3, [r5, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d0c3      	beq.n	8005be4 <__sflush_r+0x34>
 8005c5c:	2b1d      	cmp	r3, #29
 8005c5e:	d001      	beq.n	8005c64 <__sflush_r+0xb4>
 8005c60:	2b16      	cmp	r3, #22
 8005c62:	d101      	bne.n	8005c68 <__sflush_r+0xb8>
 8005c64:	602f      	str	r7, [r5, #0]
 8005c66:	e7b0      	b.n	8005bca <__sflush_r+0x1a>
 8005c68:	89a3      	ldrh	r3, [r4, #12]
 8005c6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c6e:	81a3      	strh	r3, [r4, #12]
 8005c70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c74:	690f      	ldr	r7, [r1, #16]
 8005c76:	2f00      	cmp	r7, #0
 8005c78:	d0a7      	beq.n	8005bca <__sflush_r+0x1a>
 8005c7a:	0793      	lsls	r3, r2, #30
 8005c7c:	680e      	ldr	r6, [r1, #0]
 8005c7e:	bf08      	it	eq
 8005c80:	694b      	ldreq	r3, [r1, #20]
 8005c82:	600f      	str	r7, [r1, #0]
 8005c84:	bf18      	it	ne
 8005c86:	2300      	movne	r3, #0
 8005c88:	eba6 0807 	sub.w	r8, r6, r7
 8005c8c:	608b      	str	r3, [r1, #8]
 8005c8e:	f1b8 0f00 	cmp.w	r8, #0
 8005c92:	dd9a      	ble.n	8005bca <__sflush_r+0x1a>
 8005c94:	4643      	mov	r3, r8
 8005c96:	463a      	mov	r2, r7
 8005c98:	6a21      	ldr	r1, [r4, #32]
 8005c9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005c9c:	4628      	mov	r0, r5
 8005c9e:	47b0      	blx	r6
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	dc07      	bgt.n	8005cb4 <__sflush_r+0x104>
 8005ca4:	89a3      	ldrh	r3, [r4, #12]
 8005ca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005caa:	81a3      	strh	r3, [r4, #12]
 8005cac:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005cb4:	4407      	add	r7, r0
 8005cb6:	eba8 0800 	sub.w	r8, r8, r0
 8005cba:	e7e8      	b.n	8005c8e <__sflush_r+0xde>
 8005cbc:	20400001 	.word	0x20400001

08005cc0 <_fflush_r>:
 8005cc0:	b538      	push	{r3, r4, r5, lr}
 8005cc2:	690b      	ldr	r3, [r1, #16]
 8005cc4:	4605      	mov	r5, r0
 8005cc6:	460c      	mov	r4, r1
 8005cc8:	b1db      	cbz	r3, 8005d02 <_fflush_r+0x42>
 8005cca:	b118      	cbz	r0, 8005cd4 <_fflush_r+0x14>
 8005ccc:	6983      	ldr	r3, [r0, #24]
 8005cce:	b90b      	cbnz	r3, 8005cd4 <_fflush_r+0x14>
 8005cd0:	f000 f860 	bl	8005d94 <__sinit>
 8005cd4:	4b0c      	ldr	r3, [pc, #48]	; (8005d08 <_fflush_r+0x48>)
 8005cd6:	429c      	cmp	r4, r3
 8005cd8:	d109      	bne.n	8005cee <_fflush_r+0x2e>
 8005cda:	686c      	ldr	r4, [r5, #4]
 8005cdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ce0:	b17b      	cbz	r3, 8005d02 <_fflush_r+0x42>
 8005ce2:	4621      	mov	r1, r4
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cea:	f7ff bf61 	b.w	8005bb0 <__sflush_r>
 8005cee:	4b07      	ldr	r3, [pc, #28]	; (8005d0c <_fflush_r+0x4c>)
 8005cf0:	429c      	cmp	r4, r3
 8005cf2:	d101      	bne.n	8005cf8 <_fflush_r+0x38>
 8005cf4:	68ac      	ldr	r4, [r5, #8]
 8005cf6:	e7f1      	b.n	8005cdc <_fflush_r+0x1c>
 8005cf8:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <_fflush_r+0x50>)
 8005cfa:	429c      	cmp	r4, r3
 8005cfc:	bf08      	it	eq
 8005cfe:	68ec      	ldreq	r4, [r5, #12]
 8005d00:	e7ec      	b.n	8005cdc <_fflush_r+0x1c>
 8005d02:	2000      	movs	r0, #0
 8005d04:	bd38      	pop	{r3, r4, r5, pc}
 8005d06:	bf00      	nop
 8005d08:	08006f70 	.word	0x08006f70
 8005d0c:	08006f90 	.word	0x08006f90
 8005d10:	08006f50 	.word	0x08006f50

08005d14 <_cleanup_r>:
 8005d14:	4901      	ldr	r1, [pc, #4]	; (8005d1c <_cleanup_r+0x8>)
 8005d16:	f000 b8a9 	b.w	8005e6c <_fwalk_reent>
 8005d1a:	bf00      	nop
 8005d1c:	08005cc1 	.word	0x08005cc1

08005d20 <std.isra.0>:
 8005d20:	2300      	movs	r3, #0
 8005d22:	b510      	push	{r4, lr}
 8005d24:	4604      	mov	r4, r0
 8005d26:	6003      	str	r3, [r0, #0]
 8005d28:	6043      	str	r3, [r0, #4]
 8005d2a:	6083      	str	r3, [r0, #8]
 8005d2c:	8181      	strh	r1, [r0, #12]
 8005d2e:	6643      	str	r3, [r0, #100]	; 0x64
 8005d30:	81c2      	strh	r2, [r0, #14]
 8005d32:	6103      	str	r3, [r0, #16]
 8005d34:	6143      	str	r3, [r0, #20]
 8005d36:	6183      	str	r3, [r0, #24]
 8005d38:	4619      	mov	r1, r3
 8005d3a:	2208      	movs	r2, #8
 8005d3c:	305c      	adds	r0, #92	; 0x5c
 8005d3e:	f7ff fdce 	bl	80058de <memset>
 8005d42:	4b05      	ldr	r3, [pc, #20]	; (8005d58 <std.isra.0+0x38>)
 8005d44:	6263      	str	r3, [r4, #36]	; 0x24
 8005d46:	4b05      	ldr	r3, [pc, #20]	; (8005d5c <std.isra.0+0x3c>)
 8005d48:	62a3      	str	r3, [r4, #40]	; 0x28
 8005d4a:	4b05      	ldr	r3, [pc, #20]	; (8005d60 <std.isra.0+0x40>)
 8005d4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d4e:	4b05      	ldr	r3, [pc, #20]	; (8005d64 <std.isra.0+0x44>)
 8005d50:	6224      	str	r4, [r4, #32]
 8005d52:	6323      	str	r3, [r4, #48]	; 0x30
 8005d54:	bd10      	pop	{r4, pc}
 8005d56:	bf00      	nop
 8005d58:	08006935 	.word	0x08006935
 8005d5c:	08006957 	.word	0x08006957
 8005d60:	0800698f 	.word	0x0800698f
 8005d64:	080069b3 	.word	0x080069b3

08005d68 <__sfmoreglue>:
 8005d68:	b570      	push	{r4, r5, r6, lr}
 8005d6a:	1e4a      	subs	r2, r1, #1
 8005d6c:	2568      	movs	r5, #104	; 0x68
 8005d6e:	4355      	muls	r5, r2
 8005d70:	460e      	mov	r6, r1
 8005d72:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005d76:	f000 f949 	bl	800600c <_malloc_r>
 8005d7a:	4604      	mov	r4, r0
 8005d7c:	b140      	cbz	r0, 8005d90 <__sfmoreglue+0x28>
 8005d7e:	2100      	movs	r1, #0
 8005d80:	e880 0042 	stmia.w	r0, {r1, r6}
 8005d84:	300c      	adds	r0, #12
 8005d86:	60a0      	str	r0, [r4, #8]
 8005d88:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005d8c:	f7ff fda7 	bl	80058de <memset>
 8005d90:	4620      	mov	r0, r4
 8005d92:	bd70      	pop	{r4, r5, r6, pc}

08005d94 <__sinit>:
 8005d94:	6983      	ldr	r3, [r0, #24]
 8005d96:	b510      	push	{r4, lr}
 8005d98:	4604      	mov	r4, r0
 8005d9a:	bb33      	cbnz	r3, 8005dea <__sinit+0x56>
 8005d9c:	6483      	str	r3, [r0, #72]	; 0x48
 8005d9e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8005da0:	6503      	str	r3, [r0, #80]	; 0x50
 8005da2:	4b12      	ldr	r3, [pc, #72]	; (8005dec <__sinit+0x58>)
 8005da4:	4a12      	ldr	r2, [pc, #72]	; (8005df0 <__sinit+0x5c>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	6282      	str	r2, [r0, #40]	; 0x28
 8005daa:	4298      	cmp	r0, r3
 8005dac:	bf04      	itt	eq
 8005dae:	2301      	moveq	r3, #1
 8005db0:	6183      	streq	r3, [r0, #24]
 8005db2:	f000 f81f 	bl	8005df4 <__sfp>
 8005db6:	6060      	str	r0, [r4, #4]
 8005db8:	4620      	mov	r0, r4
 8005dba:	f000 f81b 	bl	8005df4 <__sfp>
 8005dbe:	60a0      	str	r0, [r4, #8]
 8005dc0:	4620      	mov	r0, r4
 8005dc2:	f000 f817 	bl	8005df4 <__sfp>
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	60e0      	str	r0, [r4, #12]
 8005dca:	2104      	movs	r1, #4
 8005dcc:	6860      	ldr	r0, [r4, #4]
 8005dce:	f7ff ffa7 	bl	8005d20 <std.isra.0>
 8005dd2:	2201      	movs	r2, #1
 8005dd4:	2109      	movs	r1, #9
 8005dd6:	68a0      	ldr	r0, [r4, #8]
 8005dd8:	f7ff ffa2 	bl	8005d20 <std.isra.0>
 8005ddc:	2202      	movs	r2, #2
 8005dde:	2112      	movs	r1, #18
 8005de0:	68e0      	ldr	r0, [r4, #12]
 8005de2:	f7ff ff9d 	bl	8005d20 <std.isra.0>
 8005de6:	2301      	movs	r3, #1
 8005de8:	61a3      	str	r3, [r4, #24]
 8005dea:	bd10      	pop	{r4, pc}
 8005dec:	08006f4c 	.word	0x08006f4c
 8005df0:	08005d15 	.word	0x08005d15

08005df4 <__sfp>:
 8005df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005df6:	4b1c      	ldr	r3, [pc, #112]	; (8005e68 <__sfp+0x74>)
 8005df8:	681e      	ldr	r6, [r3, #0]
 8005dfa:	69b3      	ldr	r3, [r6, #24]
 8005dfc:	4607      	mov	r7, r0
 8005dfe:	b913      	cbnz	r3, 8005e06 <__sfp+0x12>
 8005e00:	4630      	mov	r0, r6
 8005e02:	f7ff ffc7 	bl	8005d94 <__sinit>
 8005e06:	3648      	adds	r6, #72	; 0x48
 8005e08:	68b4      	ldr	r4, [r6, #8]
 8005e0a:	6873      	ldr	r3, [r6, #4]
 8005e0c:	3b01      	subs	r3, #1
 8005e0e:	d503      	bpl.n	8005e18 <__sfp+0x24>
 8005e10:	6833      	ldr	r3, [r6, #0]
 8005e12:	b133      	cbz	r3, 8005e22 <__sfp+0x2e>
 8005e14:	6836      	ldr	r6, [r6, #0]
 8005e16:	e7f7      	b.n	8005e08 <__sfp+0x14>
 8005e18:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005e1c:	b16d      	cbz	r5, 8005e3a <__sfp+0x46>
 8005e1e:	3468      	adds	r4, #104	; 0x68
 8005e20:	e7f4      	b.n	8005e0c <__sfp+0x18>
 8005e22:	2104      	movs	r1, #4
 8005e24:	4638      	mov	r0, r7
 8005e26:	f7ff ff9f 	bl	8005d68 <__sfmoreglue>
 8005e2a:	6030      	str	r0, [r6, #0]
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	d1f1      	bne.n	8005e14 <__sfp+0x20>
 8005e30:	230c      	movs	r3, #12
 8005e32:	603b      	str	r3, [r7, #0]
 8005e34:	4604      	mov	r4, r0
 8005e36:	4620      	mov	r0, r4
 8005e38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e3a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005e3e:	81e3      	strh	r3, [r4, #14]
 8005e40:	2301      	movs	r3, #1
 8005e42:	81a3      	strh	r3, [r4, #12]
 8005e44:	6665      	str	r5, [r4, #100]	; 0x64
 8005e46:	6025      	str	r5, [r4, #0]
 8005e48:	60a5      	str	r5, [r4, #8]
 8005e4a:	6065      	str	r5, [r4, #4]
 8005e4c:	6125      	str	r5, [r4, #16]
 8005e4e:	6165      	str	r5, [r4, #20]
 8005e50:	61a5      	str	r5, [r4, #24]
 8005e52:	2208      	movs	r2, #8
 8005e54:	4629      	mov	r1, r5
 8005e56:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005e5a:	f7ff fd40 	bl	80058de <memset>
 8005e5e:	6365      	str	r5, [r4, #52]	; 0x34
 8005e60:	63a5      	str	r5, [r4, #56]	; 0x38
 8005e62:	64a5      	str	r5, [r4, #72]	; 0x48
 8005e64:	64e5      	str	r5, [r4, #76]	; 0x4c
 8005e66:	e7e6      	b.n	8005e36 <__sfp+0x42>
 8005e68:	08006f4c 	.word	0x08006f4c

08005e6c <_fwalk_reent>:
 8005e6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005e70:	4680      	mov	r8, r0
 8005e72:	4689      	mov	r9, r1
 8005e74:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005e78:	2600      	movs	r6, #0
 8005e7a:	b914      	cbnz	r4, 8005e82 <_fwalk_reent+0x16>
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005e82:	68a5      	ldr	r5, [r4, #8]
 8005e84:	6867      	ldr	r7, [r4, #4]
 8005e86:	3f01      	subs	r7, #1
 8005e88:	d501      	bpl.n	8005e8e <_fwalk_reent+0x22>
 8005e8a:	6824      	ldr	r4, [r4, #0]
 8005e8c:	e7f5      	b.n	8005e7a <_fwalk_reent+0xe>
 8005e8e:	89ab      	ldrh	r3, [r5, #12]
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d907      	bls.n	8005ea4 <_fwalk_reent+0x38>
 8005e94:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005e98:	3301      	adds	r3, #1
 8005e9a:	d003      	beq.n	8005ea4 <_fwalk_reent+0x38>
 8005e9c:	4629      	mov	r1, r5
 8005e9e:	4640      	mov	r0, r8
 8005ea0:	47c8      	blx	r9
 8005ea2:	4306      	orrs	r6, r0
 8005ea4:	3568      	adds	r5, #104	; 0x68
 8005ea6:	e7ee      	b.n	8005e86 <_fwalk_reent+0x1a>

08005ea8 <__swhatbuf_r>:
 8005ea8:	b570      	push	{r4, r5, r6, lr}
 8005eaa:	460e      	mov	r6, r1
 8005eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eb0:	2900      	cmp	r1, #0
 8005eb2:	b090      	sub	sp, #64	; 0x40
 8005eb4:	4614      	mov	r4, r2
 8005eb6:	461d      	mov	r5, r3
 8005eb8:	da07      	bge.n	8005eca <__swhatbuf_r+0x22>
 8005eba:	2300      	movs	r3, #0
 8005ebc:	602b      	str	r3, [r5, #0]
 8005ebe:	89b3      	ldrh	r3, [r6, #12]
 8005ec0:	061a      	lsls	r2, r3, #24
 8005ec2:	d410      	bmi.n	8005ee6 <__swhatbuf_r+0x3e>
 8005ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005ec8:	e00e      	b.n	8005ee8 <__swhatbuf_r+0x40>
 8005eca:	aa01      	add	r2, sp, #4
 8005ecc:	f000 fd98 	bl	8006a00 <_fstat_r>
 8005ed0:	2800      	cmp	r0, #0
 8005ed2:	dbf2      	blt.n	8005eba <__swhatbuf_r+0x12>
 8005ed4:	9a02      	ldr	r2, [sp, #8]
 8005ed6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005eda:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005ede:	425a      	negs	r2, r3
 8005ee0:	415a      	adcs	r2, r3
 8005ee2:	602a      	str	r2, [r5, #0]
 8005ee4:	e7ee      	b.n	8005ec4 <__swhatbuf_r+0x1c>
 8005ee6:	2340      	movs	r3, #64	; 0x40
 8005ee8:	2000      	movs	r0, #0
 8005eea:	6023      	str	r3, [r4, #0]
 8005eec:	b010      	add	sp, #64	; 0x40
 8005eee:	bd70      	pop	{r4, r5, r6, pc}

08005ef0 <__smakebuf_r>:
 8005ef0:	898b      	ldrh	r3, [r1, #12]
 8005ef2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005ef4:	079d      	lsls	r5, r3, #30
 8005ef6:	4606      	mov	r6, r0
 8005ef8:	460c      	mov	r4, r1
 8005efa:	d507      	bpl.n	8005f0c <__smakebuf_r+0x1c>
 8005efc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005f00:	6023      	str	r3, [r4, #0]
 8005f02:	6123      	str	r3, [r4, #16]
 8005f04:	2301      	movs	r3, #1
 8005f06:	6163      	str	r3, [r4, #20]
 8005f08:	b002      	add	sp, #8
 8005f0a:	bd70      	pop	{r4, r5, r6, pc}
 8005f0c:	ab01      	add	r3, sp, #4
 8005f0e:	466a      	mov	r2, sp
 8005f10:	f7ff ffca 	bl	8005ea8 <__swhatbuf_r>
 8005f14:	9900      	ldr	r1, [sp, #0]
 8005f16:	4605      	mov	r5, r0
 8005f18:	4630      	mov	r0, r6
 8005f1a:	f000 f877 	bl	800600c <_malloc_r>
 8005f1e:	b948      	cbnz	r0, 8005f34 <__smakebuf_r+0x44>
 8005f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f24:	059a      	lsls	r2, r3, #22
 8005f26:	d4ef      	bmi.n	8005f08 <__smakebuf_r+0x18>
 8005f28:	f023 0303 	bic.w	r3, r3, #3
 8005f2c:	f043 0302 	orr.w	r3, r3, #2
 8005f30:	81a3      	strh	r3, [r4, #12]
 8005f32:	e7e3      	b.n	8005efc <__smakebuf_r+0xc>
 8005f34:	4b0d      	ldr	r3, [pc, #52]	; (8005f6c <__smakebuf_r+0x7c>)
 8005f36:	62b3      	str	r3, [r6, #40]	; 0x28
 8005f38:	89a3      	ldrh	r3, [r4, #12]
 8005f3a:	6020      	str	r0, [r4, #0]
 8005f3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f40:	81a3      	strh	r3, [r4, #12]
 8005f42:	9b00      	ldr	r3, [sp, #0]
 8005f44:	6163      	str	r3, [r4, #20]
 8005f46:	9b01      	ldr	r3, [sp, #4]
 8005f48:	6120      	str	r0, [r4, #16]
 8005f4a:	b15b      	cbz	r3, 8005f64 <__smakebuf_r+0x74>
 8005f4c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f50:	4630      	mov	r0, r6
 8005f52:	f000 fd67 	bl	8006a24 <_isatty_r>
 8005f56:	b128      	cbz	r0, 8005f64 <__smakebuf_r+0x74>
 8005f58:	89a3      	ldrh	r3, [r4, #12]
 8005f5a:	f023 0303 	bic.w	r3, r3, #3
 8005f5e:	f043 0301 	orr.w	r3, r3, #1
 8005f62:	81a3      	strh	r3, [r4, #12]
 8005f64:	89a3      	ldrh	r3, [r4, #12]
 8005f66:	431d      	orrs	r5, r3
 8005f68:	81a5      	strh	r5, [r4, #12]
 8005f6a:	e7cd      	b.n	8005f08 <__smakebuf_r+0x18>
 8005f6c:	08005d15 	.word	0x08005d15

08005f70 <_free_r>:
 8005f70:	b538      	push	{r3, r4, r5, lr}
 8005f72:	4605      	mov	r5, r0
 8005f74:	2900      	cmp	r1, #0
 8005f76:	d045      	beq.n	8006004 <_free_r+0x94>
 8005f78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f7c:	1f0c      	subs	r4, r1, #4
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	bfb8      	it	lt
 8005f82:	18e4      	addlt	r4, r4, r3
 8005f84:	f000 fd8a 	bl	8006a9c <__malloc_lock>
 8005f88:	4a1f      	ldr	r2, [pc, #124]	; (8006008 <_free_r+0x98>)
 8005f8a:	6813      	ldr	r3, [r2, #0]
 8005f8c:	4610      	mov	r0, r2
 8005f8e:	b933      	cbnz	r3, 8005f9e <_free_r+0x2e>
 8005f90:	6063      	str	r3, [r4, #4]
 8005f92:	6014      	str	r4, [r2, #0]
 8005f94:	4628      	mov	r0, r5
 8005f96:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005f9a:	f000 bd80 	b.w	8006a9e <__malloc_unlock>
 8005f9e:	42a3      	cmp	r3, r4
 8005fa0:	d90c      	bls.n	8005fbc <_free_r+0x4c>
 8005fa2:	6821      	ldr	r1, [r4, #0]
 8005fa4:	1862      	adds	r2, r4, r1
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	bf04      	itt	eq
 8005faa:	681a      	ldreq	r2, [r3, #0]
 8005fac:	685b      	ldreq	r3, [r3, #4]
 8005fae:	6063      	str	r3, [r4, #4]
 8005fb0:	bf04      	itt	eq
 8005fb2:	1852      	addeq	r2, r2, r1
 8005fb4:	6022      	streq	r2, [r4, #0]
 8005fb6:	6004      	str	r4, [r0, #0]
 8005fb8:	e7ec      	b.n	8005f94 <_free_r+0x24>
 8005fba:	4613      	mov	r3, r2
 8005fbc:	685a      	ldr	r2, [r3, #4]
 8005fbe:	b10a      	cbz	r2, 8005fc4 <_free_r+0x54>
 8005fc0:	42a2      	cmp	r2, r4
 8005fc2:	d9fa      	bls.n	8005fba <_free_r+0x4a>
 8005fc4:	6819      	ldr	r1, [r3, #0]
 8005fc6:	1858      	adds	r0, r3, r1
 8005fc8:	42a0      	cmp	r0, r4
 8005fca:	d10b      	bne.n	8005fe4 <_free_r+0x74>
 8005fcc:	6820      	ldr	r0, [r4, #0]
 8005fce:	4401      	add	r1, r0
 8005fd0:	1858      	adds	r0, r3, r1
 8005fd2:	4282      	cmp	r2, r0
 8005fd4:	6019      	str	r1, [r3, #0]
 8005fd6:	d1dd      	bne.n	8005f94 <_free_r+0x24>
 8005fd8:	6810      	ldr	r0, [r2, #0]
 8005fda:	6852      	ldr	r2, [r2, #4]
 8005fdc:	605a      	str	r2, [r3, #4]
 8005fde:	4401      	add	r1, r0
 8005fe0:	6019      	str	r1, [r3, #0]
 8005fe2:	e7d7      	b.n	8005f94 <_free_r+0x24>
 8005fe4:	d902      	bls.n	8005fec <_free_r+0x7c>
 8005fe6:	230c      	movs	r3, #12
 8005fe8:	602b      	str	r3, [r5, #0]
 8005fea:	e7d3      	b.n	8005f94 <_free_r+0x24>
 8005fec:	6820      	ldr	r0, [r4, #0]
 8005fee:	1821      	adds	r1, r4, r0
 8005ff0:	428a      	cmp	r2, r1
 8005ff2:	bf04      	itt	eq
 8005ff4:	6811      	ldreq	r1, [r2, #0]
 8005ff6:	6852      	ldreq	r2, [r2, #4]
 8005ff8:	6062      	str	r2, [r4, #4]
 8005ffa:	bf04      	itt	eq
 8005ffc:	1809      	addeq	r1, r1, r0
 8005ffe:	6021      	streq	r1, [r4, #0]
 8006000:	605c      	str	r4, [r3, #4]
 8006002:	e7c7      	b.n	8005f94 <_free_r+0x24>
 8006004:	bd38      	pop	{r3, r4, r5, pc}
 8006006:	bf00      	nop
 8006008:	20000158 	.word	0x20000158

0800600c <_malloc_r>:
 800600c:	b570      	push	{r4, r5, r6, lr}
 800600e:	1ccd      	adds	r5, r1, #3
 8006010:	f025 0503 	bic.w	r5, r5, #3
 8006014:	3508      	adds	r5, #8
 8006016:	2d0c      	cmp	r5, #12
 8006018:	bf38      	it	cc
 800601a:	250c      	movcc	r5, #12
 800601c:	2d00      	cmp	r5, #0
 800601e:	4606      	mov	r6, r0
 8006020:	db01      	blt.n	8006026 <_malloc_r+0x1a>
 8006022:	42a9      	cmp	r1, r5
 8006024:	d903      	bls.n	800602e <_malloc_r+0x22>
 8006026:	230c      	movs	r3, #12
 8006028:	6033      	str	r3, [r6, #0]
 800602a:	2000      	movs	r0, #0
 800602c:	bd70      	pop	{r4, r5, r6, pc}
 800602e:	f000 fd35 	bl	8006a9c <__malloc_lock>
 8006032:	4a23      	ldr	r2, [pc, #140]	; (80060c0 <_malloc_r+0xb4>)
 8006034:	6814      	ldr	r4, [r2, #0]
 8006036:	4621      	mov	r1, r4
 8006038:	b991      	cbnz	r1, 8006060 <_malloc_r+0x54>
 800603a:	4c22      	ldr	r4, [pc, #136]	; (80060c4 <_malloc_r+0xb8>)
 800603c:	6823      	ldr	r3, [r4, #0]
 800603e:	b91b      	cbnz	r3, 8006048 <_malloc_r+0x3c>
 8006040:	4630      	mov	r0, r6
 8006042:	f000 fc67 	bl	8006914 <_sbrk_r>
 8006046:	6020      	str	r0, [r4, #0]
 8006048:	4629      	mov	r1, r5
 800604a:	4630      	mov	r0, r6
 800604c:	f000 fc62 	bl	8006914 <_sbrk_r>
 8006050:	1c43      	adds	r3, r0, #1
 8006052:	d126      	bne.n	80060a2 <_malloc_r+0x96>
 8006054:	230c      	movs	r3, #12
 8006056:	6033      	str	r3, [r6, #0]
 8006058:	4630      	mov	r0, r6
 800605a:	f000 fd20 	bl	8006a9e <__malloc_unlock>
 800605e:	e7e4      	b.n	800602a <_malloc_r+0x1e>
 8006060:	680b      	ldr	r3, [r1, #0]
 8006062:	1b5b      	subs	r3, r3, r5
 8006064:	d41a      	bmi.n	800609c <_malloc_r+0x90>
 8006066:	2b0b      	cmp	r3, #11
 8006068:	d90f      	bls.n	800608a <_malloc_r+0x7e>
 800606a:	600b      	str	r3, [r1, #0]
 800606c:	50cd      	str	r5, [r1, r3]
 800606e:	18cc      	adds	r4, r1, r3
 8006070:	4630      	mov	r0, r6
 8006072:	f000 fd14 	bl	8006a9e <__malloc_unlock>
 8006076:	f104 000b 	add.w	r0, r4, #11
 800607a:	1d23      	adds	r3, r4, #4
 800607c:	f020 0007 	bic.w	r0, r0, #7
 8006080:	1ac3      	subs	r3, r0, r3
 8006082:	d01b      	beq.n	80060bc <_malloc_r+0xb0>
 8006084:	425a      	negs	r2, r3
 8006086:	50e2      	str	r2, [r4, r3]
 8006088:	bd70      	pop	{r4, r5, r6, pc}
 800608a:	428c      	cmp	r4, r1
 800608c:	bf0d      	iteet	eq
 800608e:	6863      	ldreq	r3, [r4, #4]
 8006090:	684b      	ldrne	r3, [r1, #4]
 8006092:	6063      	strne	r3, [r4, #4]
 8006094:	6013      	streq	r3, [r2, #0]
 8006096:	bf18      	it	ne
 8006098:	460c      	movne	r4, r1
 800609a:	e7e9      	b.n	8006070 <_malloc_r+0x64>
 800609c:	460c      	mov	r4, r1
 800609e:	6849      	ldr	r1, [r1, #4]
 80060a0:	e7ca      	b.n	8006038 <_malloc_r+0x2c>
 80060a2:	1cc4      	adds	r4, r0, #3
 80060a4:	f024 0403 	bic.w	r4, r4, #3
 80060a8:	42a0      	cmp	r0, r4
 80060aa:	d005      	beq.n	80060b8 <_malloc_r+0xac>
 80060ac:	1a21      	subs	r1, r4, r0
 80060ae:	4630      	mov	r0, r6
 80060b0:	f000 fc30 	bl	8006914 <_sbrk_r>
 80060b4:	3001      	adds	r0, #1
 80060b6:	d0cd      	beq.n	8006054 <_malloc_r+0x48>
 80060b8:	6025      	str	r5, [r4, #0]
 80060ba:	e7d9      	b.n	8006070 <_malloc_r+0x64>
 80060bc:	bd70      	pop	{r4, r5, r6, pc}
 80060be:	bf00      	nop
 80060c0:	20000158 	.word	0x20000158
 80060c4:	2000015c 	.word	0x2000015c

080060c8 <__ssputs_r>:
 80060c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060cc:	688e      	ldr	r6, [r1, #8]
 80060ce:	429e      	cmp	r6, r3
 80060d0:	4682      	mov	sl, r0
 80060d2:	460c      	mov	r4, r1
 80060d4:	4691      	mov	r9, r2
 80060d6:	4698      	mov	r8, r3
 80060d8:	d835      	bhi.n	8006146 <__ssputs_r+0x7e>
 80060da:	898a      	ldrh	r2, [r1, #12]
 80060dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060e0:	d031      	beq.n	8006146 <__ssputs_r+0x7e>
 80060e2:	6825      	ldr	r5, [r4, #0]
 80060e4:	6909      	ldr	r1, [r1, #16]
 80060e6:	1a6f      	subs	r7, r5, r1
 80060e8:	6965      	ldr	r5, [r4, #20]
 80060ea:	2302      	movs	r3, #2
 80060ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80060f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80060f4:	f108 0301 	add.w	r3, r8, #1
 80060f8:	443b      	add	r3, r7
 80060fa:	429d      	cmp	r5, r3
 80060fc:	bf38      	it	cc
 80060fe:	461d      	movcc	r5, r3
 8006100:	0553      	lsls	r3, r2, #21
 8006102:	d531      	bpl.n	8006168 <__ssputs_r+0xa0>
 8006104:	4629      	mov	r1, r5
 8006106:	f7ff ff81 	bl	800600c <_malloc_r>
 800610a:	4606      	mov	r6, r0
 800610c:	b950      	cbnz	r0, 8006124 <__ssputs_r+0x5c>
 800610e:	230c      	movs	r3, #12
 8006110:	f8ca 3000 	str.w	r3, [sl]
 8006114:	89a3      	ldrh	r3, [r4, #12]
 8006116:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800611a:	81a3      	strh	r3, [r4, #12]
 800611c:	f04f 30ff 	mov.w	r0, #4294967295
 8006120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006124:	463a      	mov	r2, r7
 8006126:	6921      	ldr	r1, [r4, #16]
 8006128:	f7ff fbce 	bl	80058c8 <memcpy>
 800612c:	89a3      	ldrh	r3, [r4, #12]
 800612e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006132:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006136:	81a3      	strh	r3, [r4, #12]
 8006138:	6126      	str	r6, [r4, #16]
 800613a:	6165      	str	r5, [r4, #20]
 800613c:	443e      	add	r6, r7
 800613e:	1bed      	subs	r5, r5, r7
 8006140:	6026      	str	r6, [r4, #0]
 8006142:	60a5      	str	r5, [r4, #8]
 8006144:	4646      	mov	r6, r8
 8006146:	4546      	cmp	r6, r8
 8006148:	bf28      	it	cs
 800614a:	4646      	movcs	r6, r8
 800614c:	4632      	mov	r2, r6
 800614e:	4649      	mov	r1, r9
 8006150:	6820      	ldr	r0, [r4, #0]
 8006152:	f000 fc89 	bl	8006a68 <memmove>
 8006156:	68a3      	ldr	r3, [r4, #8]
 8006158:	1b9b      	subs	r3, r3, r6
 800615a:	60a3      	str	r3, [r4, #8]
 800615c:	6823      	ldr	r3, [r4, #0]
 800615e:	441e      	add	r6, r3
 8006160:	6026      	str	r6, [r4, #0]
 8006162:	2000      	movs	r0, #0
 8006164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006168:	462a      	mov	r2, r5
 800616a:	f000 fc99 	bl	8006aa0 <_realloc_r>
 800616e:	4606      	mov	r6, r0
 8006170:	2800      	cmp	r0, #0
 8006172:	d1e1      	bne.n	8006138 <__ssputs_r+0x70>
 8006174:	6921      	ldr	r1, [r4, #16]
 8006176:	4650      	mov	r0, sl
 8006178:	f7ff fefa 	bl	8005f70 <_free_r>
 800617c:	e7c7      	b.n	800610e <__ssputs_r+0x46>
	...

08006180 <_svfiprintf_r>:
 8006180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006184:	b09d      	sub	sp, #116	; 0x74
 8006186:	4680      	mov	r8, r0
 8006188:	9303      	str	r3, [sp, #12]
 800618a:	898b      	ldrh	r3, [r1, #12]
 800618c:	061c      	lsls	r4, r3, #24
 800618e:	460d      	mov	r5, r1
 8006190:	4616      	mov	r6, r2
 8006192:	d50f      	bpl.n	80061b4 <_svfiprintf_r+0x34>
 8006194:	690b      	ldr	r3, [r1, #16]
 8006196:	b96b      	cbnz	r3, 80061b4 <_svfiprintf_r+0x34>
 8006198:	2140      	movs	r1, #64	; 0x40
 800619a:	f7ff ff37 	bl	800600c <_malloc_r>
 800619e:	6028      	str	r0, [r5, #0]
 80061a0:	6128      	str	r0, [r5, #16]
 80061a2:	b928      	cbnz	r0, 80061b0 <_svfiprintf_r+0x30>
 80061a4:	230c      	movs	r3, #12
 80061a6:	f8c8 3000 	str.w	r3, [r8]
 80061aa:	f04f 30ff 	mov.w	r0, #4294967295
 80061ae:	e0c5      	b.n	800633c <_svfiprintf_r+0x1bc>
 80061b0:	2340      	movs	r3, #64	; 0x40
 80061b2:	616b      	str	r3, [r5, #20]
 80061b4:	2300      	movs	r3, #0
 80061b6:	9309      	str	r3, [sp, #36]	; 0x24
 80061b8:	2320      	movs	r3, #32
 80061ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80061be:	2330      	movs	r3, #48	; 0x30
 80061c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80061c4:	f04f 0b01 	mov.w	fp, #1
 80061c8:	4637      	mov	r7, r6
 80061ca:	463c      	mov	r4, r7
 80061cc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d13c      	bne.n	800624e <_svfiprintf_r+0xce>
 80061d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80061d8:	d00b      	beq.n	80061f2 <_svfiprintf_r+0x72>
 80061da:	4653      	mov	r3, sl
 80061dc:	4632      	mov	r2, r6
 80061de:	4629      	mov	r1, r5
 80061e0:	4640      	mov	r0, r8
 80061e2:	f7ff ff71 	bl	80060c8 <__ssputs_r>
 80061e6:	3001      	adds	r0, #1
 80061e8:	f000 80a3 	beq.w	8006332 <_svfiprintf_r+0x1b2>
 80061ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80061ee:	4453      	add	r3, sl
 80061f0:	9309      	str	r3, [sp, #36]	; 0x24
 80061f2:	783b      	ldrb	r3, [r7, #0]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	f000 809c 	beq.w	8006332 <_svfiprintf_r+0x1b2>
 80061fa:	2300      	movs	r3, #0
 80061fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006200:	9304      	str	r3, [sp, #16]
 8006202:	9307      	str	r3, [sp, #28]
 8006204:	9205      	str	r2, [sp, #20]
 8006206:	9306      	str	r3, [sp, #24]
 8006208:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800620c:	931a      	str	r3, [sp, #104]	; 0x68
 800620e:	2205      	movs	r2, #5
 8006210:	7821      	ldrb	r1, [r4, #0]
 8006212:	4850      	ldr	r0, [pc, #320]	; (8006354 <_svfiprintf_r+0x1d4>)
 8006214:	f7f9 ffe4 	bl	80001e0 <memchr>
 8006218:	1c67      	adds	r7, r4, #1
 800621a:	9b04      	ldr	r3, [sp, #16]
 800621c:	b9d8      	cbnz	r0, 8006256 <_svfiprintf_r+0xd6>
 800621e:	06d9      	lsls	r1, r3, #27
 8006220:	bf44      	itt	mi
 8006222:	2220      	movmi	r2, #32
 8006224:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006228:	071a      	lsls	r2, r3, #28
 800622a:	bf44      	itt	mi
 800622c:	222b      	movmi	r2, #43	; 0x2b
 800622e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006232:	7822      	ldrb	r2, [r4, #0]
 8006234:	2a2a      	cmp	r2, #42	; 0x2a
 8006236:	d016      	beq.n	8006266 <_svfiprintf_r+0xe6>
 8006238:	9a07      	ldr	r2, [sp, #28]
 800623a:	2100      	movs	r1, #0
 800623c:	200a      	movs	r0, #10
 800623e:	4627      	mov	r7, r4
 8006240:	3401      	adds	r4, #1
 8006242:	783b      	ldrb	r3, [r7, #0]
 8006244:	3b30      	subs	r3, #48	; 0x30
 8006246:	2b09      	cmp	r3, #9
 8006248:	d951      	bls.n	80062ee <_svfiprintf_r+0x16e>
 800624a:	b1c9      	cbz	r1, 8006280 <_svfiprintf_r+0x100>
 800624c:	e011      	b.n	8006272 <_svfiprintf_r+0xf2>
 800624e:	2b25      	cmp	r3, #37	; 0x25
 8006250:	d0c0      	beq.n	80061d4 <_svfiprintf_r+0x54>
 8006252:	4627      	mov	r7, r4
 8006254:	e7b9      	b.n	80061ca <_svfiprintf_r+0x4a>
 8006256:	4a3f      	ldr	r2, [pc, #252]	; (8006354 <_svfiprintf_r+0x1d4>)
 8006258:	1a80      	subs	r0, r0, r2
 800625a:	fa0b f000 	lsl.w	r0, fp, r0
 800625e:	4318      	orrs	r0, r3
 8006260:	9004      	str	r0, [sp, #16]
 8006262:	463c      	mov	r4, r7
 8006264:	e7d3      	b.n	800620e <_svfiprintf_r+0x8e>
 8006266:	9a03      	ldr	r2, [sp, #12]
 8006268:	1d11      	adds	r1, r2, #4
 800626a:	6812      	ldr	r2, [r2, #0]
 800626c:	9103      	str	r1, [sp, #12]
 800626e:	2a00      	cmp	r2, #0
 8006270:	db01      	blt.n	8006276 <_svfiprintf_r+0xf6>
 8006272:	9207      	str	r2, [sp, #28]
 8006274:	e004      	b.n	8006280 <_svfiprintf_r+0x100>
 8006276:	4252      	negs	r2, r2
 8006278:	f043 0302 	orr.w	r3, r3, #2
 800627c:	9207      	str	r2, [sp, #28]
 800627e:	9304      	str	r3, [sp, #16]
 8006280:	783b      	ldrb	r3, [r7, #0]
 8006282:	2b2e      	cmp	r3, #46	; 0x2e
 8006284:	d10e      	bne.n	80062a4 <_svfiprintf_r+0x124>
 8006286:	787b      	ldrb	r3, [r7, #1]
 8006288:	2b2a      	cmp	r3, #42	; 0x2a
 800628a:	f107 0101 	add.w	r1, r7, #1
 800628e:	d132      	bne.n	80062f6 <_svfiprintf_r+0x176>
 8006290:	9b03      	ldr	r3, [sp, #12]
 8006292:	1d1a      	adds	r2, r3, #4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	9203      	str	r2, [sp, #12]
 8006298:	2b00      	cmp	r3, #0
 800629a:	bfb8      	it	lt
 800629c:	f04f 33ff 	movlt.w	r3, #4294967295
 80062a0:	3702      	adds	r7, #2
 80062a2:	9305      	str	r3, [sp, #20]
 80062a4:	4c2c      	ldr	r4, [pc, #176]	; (8006358 <_svfiprintf_r+0x1d8>)
 80062a6:	7839      	ldrb	r1, [r7, #0]
 80062a8:	2203      	movs	r2, #3
 80062aa:	4620      	mov	r0, r4
 80062ac:	f7f9 ff98 	bl	80001e0 <memchr>
 80062b0:	b138      	cbz	r0, 80062c2 <_svfiprintf_r+0x142>
 80062b2:	2340      	movs	r3, #64	; 0x40
 80062b4:	1b00      	subs	r0, r0, r4
 80062b6:	fa03 f000 	lsl.w	r0, r3, r0
 80062ba:	9b04      	ldr	r3, [sp, #16]
 80062bc:	4303      	orrs	r3, r0
 80062be:	9304      	str	r3, [sp, #16]
 80062c0:	3701      	adds	r7, #1
 80062c2:	7839      	ldrb	r1, [r7, #0]
 80062c4:	4825      	ldr	r0, [pc, #148]	; (800635c <_svfiprintf_r+0x1dc>)
 80062c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062ca:	2206      	movs	r2, #6
 80062cc:	1c7e      	adds	r6, r7, #1
 80062ce:	f7f9 ff87 	bl	80001e0 <memchr>
 80062d2:	2800      	cmp	r0, #0
 80062d4:	d035      	beq.n	8006342 <_svfiprintf_r+0x1c2>
 80062d6:	4b22      	ldr	r3, [pc, #136]	; (8006360 <_svfiprintf_r+0x1e0>)
 80062d8:	b9fb      	cbnz	r3, 800631a <_svfiprintf_r+0x19a>
 80062da:	9b03      	ldr	r3, [sp, #12]
 80062dc:	3307      	adds	r3, #7
 80062de:	f023 0307 	bic.w	r3, r3, #7
 80062e2:	3308      	adds	r3, #8
 80062e4:	9303      	str	r3, [sp, #12]
 80062e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062e8:	444b      	add	r3, r9
 80062ea:	9309      	str	r3, [sp, #36]	; 0x24
 80062ec:	e76c      	b.n	80061c8 <_svfiprintf_r+0x48>
 80062ee:	fb00 3202 	mla	r2, r0, r2, r3
 80062f2:	2101      	movs	r1, #1
 80062f4:	e7a3      	b.n	800623e <_svfiprintf_r+0xbe>
 80062f6:	2300      	movs	r3, #0
 80062f8:	9305      	str	r3, [sp, #20]
 80062fa:	4618      	mov	r0, r3
 80062fc:	240a      	movs	r4, #10
 80062fe:	460f      	mov	r7, r1
 8006300:	3101      	adds	r1, #1
 8006302:	783a      	ldrb	r2, [r7, #0]
 8006304:	3a30      	subs	r2, #48	; 0x30
 8006306:	2a09      	cmp	r2, #9
 8006308:	d903      	bls.n	8006312 <_svfiprintf_r+0x192>
 800630a:	2b00      	cmp	r3, #0
 800630c:	d0ca      	beq.n	80062a4 <_svfiprintf_r+0x124>
 800630e:	9005      	str	r0, [sp, #20]
 8006310:	e7c8      	b.n	80062a4 <_svfiprintf_r+0x124>
 8006312:	fb04 2000 	mla	r0, r4, r0, r2
 8006316:	2301      	movs	r3, #1
 8006318:	e7f1      	b.n	80062fe <_svfiprintf_r+0x17e>
 800631a:	ab03      	add	r3, sp, #12
 800631c:	9300      	str	r3, [sp, #0]
 800631e:	462a      	mov	r2, r5
 8006320:	4b10      	ldr	r3, [pc, #64]	; (8006364 <_svfiprintf_r+0x1e4>)
 8006322:	a904      	add	r1, sp, #16
 8006324:	4640      	mov	r0, r8
 8006326:	f3af 8000 	nop.w
 800632a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800632e:	4681      	mov	r9, r0
 8006330:	d1d9      	bne.n	80062e6 <_svfiprintf_r+0x166>
 8006332:	89ab      	ldrh	r3, [r5, #12]
 8006334:	065b      	lsls	r3, r3, #25
 8006336:	f53f af38 	bmi.w	80061aa <_svfiprintf_r+0x2a>
 800633a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800633c:	b01d      	add	sp, #116	; 0x74
 800633e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006342:	ab03      	add	r3, sp, #12
 8006344:	9300      	str	r3, [sp, #0]
 8006346:	462a      	mov	r2, r5
 8006348:	4b06      	ldr	r3, [pc, #24]	; (8006364 <_svfiprintf_r+0x1e4>)
 800634a:	a904      	add	r1, sp, #16
 800634c:	4640      	mov	r0, r8
 800634e:	f000 f9c1 	bl	80066d4 <_printf_i>
 8006352:	e7ea      	b.n	800632a <_svfiprintf_r+0x1aa>
 8006354:	08006fb0 	.word	0x08006fb0
 8006358:	08006fb6 	.word	0x08006fb6
 800635c:	08006fba 	.word	0x08006fba
 8006360:	00000000 	.word	0x00000000
 8006364:	080060c9 	.word	0x080060c9

08006368 <__sfputc_r>:
 8006368:	6893      	ldr	r3, [r2, #8]
 800636a:	3b01      	subs	r3, #1
 800636c:	2b00      	cmp	r3, #0
 800636e:	b410      	push	{r4}
 8006370:	6093      	str	r3, [r2, #8]
 8006372:	da09      	bge.n	8006388 <__sfputc_r+0x20>
 8006374:	6994      	ldr	r4, [r2, #24]
 8006376:	42a3      	cmp	r3, r4
 8006378:	db02      	blt.n	8006380 <__sfputc_r+0x18>
 800637a:	b2cb      	uxtb	r3, r1
 800637c:	2b0a      	cmp	r3, #10
 800637e:	d103      	bne.n	8006388 <__sfputc_r+0x20>
 8006380:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006384:	f7ff bb54 	b.w	8005a30 <__swbuf_r>
 8006388:	6813      	ldr	r3, [r2, #0]
 800638a:	1c58      	adds	r0, r3, #1
 800638c:	6010      	str	r0, [r2, #0]
 800638e:	7019      	strb	r1, [r3, #0]
 8006390:	b2c8      	uxtb	r0, r1
 8006392:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006396:	4770      	bx	lr

08006398 <__sfputs_r>:
 8006398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800639a:	4606      	mov	r6, r0
 800639c:	460f      	mov	r7, r1
 800639e:	4614      	mov	r4, r2
 80063a0:	18d5      	adds	r5, r2, r3
 80063a2:	42ac      	cmp	r4, r5
 80063a4:	d101      	bne.n	80063aa <__sfputs_r+0x12>
 80063a6:	2000      	movs	r0, #0
 80063a8:	e007      	b.n	80063ba <__sfputs_r+0x22>
 80063aa:	463a      	mov	r2, r7
 80063ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063b0:	4630      	mov	r0, r6
 80063b2:	f7ff ffd9 	bl	8006368 <__sfputc_r>
 80063b6:	1c43      	adds	r3, r0, #1
 80063b8:	d1f3      	bne.n	80063a2 <__sfputs_r+0xa>
 80063ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080063bc <_vfiprintf_r>:
 80063bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063c0:	b09d      	sub	sp, #116	; 0x74
 80063c2:	460c      	mov	r4, r1
 80063c4:	4617      	mov	r7, r2
 80063c6:	9303      	str	r3, [sp, #12]
 80063c8:	4606      	mov	r6, r0
 80063ca:	b118      	cbz	r0, 80063d4 <_vfiprintf_r+0x18>
 80063cc:	6983      	ldr	r3, [r0, #24]
 80063ce:	b90b      	cbnz	r3, 80063d4 <_vfiprintf_r+0x18>
 80063d0:	f7ff fce0 	bl	8005d94 <__sinit>
 80063d4:	4b7c      	ldr	r3, [pc, #496]	; (80065c8 <_vfiprintf_r+0x20c>)
 80063d6:	429c      	cmp	r4, r3
 80063d8:	d157      	bne.n	800648a <_vfiprintf_r+0xce>
 80063da:	6874      	ldr	r4, [r6, #4]
 80063dc:	89a3      	ldrh	r3, [r4, #12]
 80063de:	0718      	lsls	r0, r3, #28
 80063e0:	d55d      	bpl.n	800649e <_vfiprintf_r+0xe2>
 80063e2:	6923      	ldr	r3, [r4, #16]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d05a      	beq.n	800649e <_vfiprintf_r+0xe2>
 80063e8:	2300      	movs	r3, #0
 80063ea:	9309      	str	r3, [sp, #36]	; 0x24
 80063ec:	2320      	movs	r3, #32
 80063ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80063f2:	2330      	movs	r3, #48	; 0x30
 80063f4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80063f8:	f04f 0b01 	mov.w	fp, #1
 80063fc:	46b8      	mov	r8, r7
 80063fe:	4645      	mov	r5, r8
 8006400:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006404:	2b00      	cmp	r3, #0
 8006406:	d155      	bne.n	80064b4 <_vfiprintf_r+0xf8>
 8006408:	ebb8 0a07 	subs.w	sl, r8, r7
 800640c:	d00b      	beq.n	8006426 <_vfiprintf_r+0x6a>
 800640e:	4653      	mov	r3, sl
 8006410:	463a      	mov	r2, r7
 8006412:	4621      	mov	r1, r4
 8006414:	4630      	mov	r0, r6
 8006416:	f7ff ffbf 	bl	8006398 <__sfputs_r>
 800641a:	3001      	adds	r0, #1
 800641c:	f000 80c4 	beq.w	80065a8 <_vfiprintf_r+0x1ec>
 8006420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006422:	4453      	add	r3, sl
 8006424:	9309      	str	r3, [sp, #36]	; 0x24
 8006426:	f898 3000 	ldrb.w	r3, [r8]
 800642a:	2b00      	cmp	r3, #0
 800642c:	f000 80bc 	beq.w	80065a8 <_vfiprintf_r+0x1ec>
 8006430:	2300      	movs	r3, #0
 8006432:	f04f 32ff 	mov.w	r2, #4294967295
 8006436:	9304      	str	r3, [sp, #16]
 8006438:	9307      	str	r3, [sp, #28]
 800643a:	9205      	str	r2, [sp, #20]
 800643c:	9306      	str	r3, [sp, #24]
 800643e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006442:	931a      	str	r3, [sp, #104]	; 0x68
 8006444:	2205      	movs	r2, #5
 8006446:	7829      	ldrb	r1, [r5, #0]
 8006448:	4860      	ldr	r0, [pc, #384]	; (80065cc <_vfiprintf_r+0x210>)
 800644a:	f7f9 fec9 	bl	80001e0 <memchr>
 800644e:	f105 0801 	add.w	r8, r5, #1
 8006452:	9b04      	ldr	r3, [sp, #16]
 8006454:	2800      	cmp	r0, #0
 8006456:	d131      	bne.n	80064bc <_vfiprintf_r+0x100>
 8006458:	06d9      	lsls	r1, r3, #27
 800645a:	bf44      	itt	mi
 800645c:	2220      	movmi	r2, #32
 800645e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006462:	071a      	lsls	r2, r3, #28
 8006464:	bf44      	itt	mi
 8006466:	222b      	movmi	r2, #43	; 0x2b
 8006468:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800646c:	782a      	ldrb	r2, [r5, #0]
 800646e:	2a2a      	cmp	r2, #42	; 0x2a
 8006470:	d02c      	beq.n	80064cc <_vfiprintf_r+0x110>
 8006472:	9a07      	ldr	r2, [sp, #28]
 8006474:	2100      	movs	r1, #0
 8006476:	200a      	movs	r0, #10
 8006478:	46a8      	mov	r8, r5
 800647a:	3501      	adds	r5, #1
 800647c:	f898 3000 	ldrb.w	r3, [r8]
 8006480:	3b30      	subs	r3, #48	; 0x30
 8006482:	2b09      	cmp	r3, #9
 8006484:	d96d      	bls.n	8006562 <_vfiprintf_r+0x1a6>
 8006486:	b371      	cbz	r1, 80064e6 <_vfiprintf_r+0x12a>
 8006488:	e026      	b.n	80064d8 <_vfiprintf_r+0x11c>
 800648a:	4b51      	ldr	r3, [pc, #324]	; (80065d0 <_vfiprintf_r+0x214>)
 800648c:	429c      	cmp	r4, r3
 800648e:	d101      	bne.n	8006494 <_vfiprintf_r+0xd8>
 8006490:	68b4      	ldr	r4, [r6, #8]
 8006492:	e7a3      	b.n	80063dc <_vfiprintf_r+0x20>
 8006494:	4b4f      	ldr	r3, [pc, #316]	; (80065d4 <_vfiprintf_r+0x218>)
 8006496:	429c      	cmp	r4, r3
 8006498:	bf08      	it	eq
 800649a:	68f4      	ldreq	r4, [r6, #12]
 800649c:	e79e      	b.n	80063dc <_vfiprintf_r+0x20>
 800649e:	4621      	mov	r1, r4
 80064a0:	4630      	mov	r0, r6
 80064a2:	f7ff fb17 	bl	8005ad4 <__swsetup_r>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	d09e      	beq.n	80063e8 <_vfiprintf_r+0x2c>
 80064aa:	f04f 30ff 	mov.w	r0, #4294967295
 80064ae:	b01d      	add	sp, #116	; 0x74
 80064b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b4:	2b25      	cmp	r3, #37	; 0x25
 80064b6:	d0a7      	beq.n	8006408 <_vfiprintf_r+0x4c>
 80064b8:	46a8      	mov	r8, r5
 80064ba:	e7a0      	b.n	80063fe <_vfiprintf_r+0x42>
 80064bc:	4a43      	ldr	r2, [pc, #268]	; (80065cc <_vfiprintf_r+0x210>)
 80064be:	1a80      	subs	r0, r0, r2
 80064c0:	fa0b f000 	lsl.w	r0, fp, r0
 80064c4:	4318      	orrs	r0, r3
 80064c6:	9004      	str	r0, [sp, #16]
 80064c8:	4645      	mov	r5, r8
 80064ca:	e7bb      	b.n	8006444 <_vfiprintf_r+0x88>
 80064cc:	9a03      	ldr	r2, [sp, #12]
 80064ce:	1d11      	adds	r1, r2, #4
 80064d0:	6812      	ldr	r2, [r2, #0]
 80064d2:	9103      	str	r1, [sp, #12]
 80064d4:	2a00      	cmp	r2, #0
 80064d6:	db01      	blt.n	80064dc <_vfiprintf_r+0x120>
 80064d8:	9207      	str	r2, [sp, #28]
 80064da:	e004      	b.n	80064e6 <_vfiprintf_r+0x12a>
 80064dc:	4252      	negs	r2, r2
 80064de:	f043 0302 	orr.w	r3, r3, #2
 80064e2:	9207      	str	r2, [sp, #28]
 80064e4:	9304      	str	r3, [sp, #16]
 80064e6:	f898 3000 	ldrb.w	r3, [r8]
 80064ea:	2b2e      	cmp	r3, #46	; 0x2e
 80064ec:	d110      	bne.n	8006510 <_vfiprintf_r+0x154>
 80064ee:	f898 3001 	ldrb.w	r3, [r8, #1]
 80064f2:	2b2a      	cmp	r3, #42	; 0x2a
 80064f4:	f108 0101 	add.w	r1, r8, #1
 80064f8:	d137      	bne.n	800656a <_vfiprintf_r+0x1ae>
 80064fa:	9b03      	ldr	r3, [sp, #12]
 80064fc:	1d1a      	adds	r2, r3, #4
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	9203      	str	r2, [sp, #12]
 8006502:	2b00      	cmp	r3, #0
 8006504:	bfb8      	it	lt
 8006506:	f04f 33ff 	movlt.w	r3, #4294967295
 800650a:	f108 0802 	add.w	r8, r8, #2
 800650e:	9305      	str	r3, [sp, #20]
 8006510:	4d31      	ldr	r5, [pc, #196]	; (80065d8 <_vfiprintf_r+0x21c>)
 8006512:	f898 1000 	ldrb.w	r1, [r8]
 8006516:	2203      	movs	r2, #3
 8006518:	4628      	mov	r0, r5
 800651a:	f7f9 fe61 	bl	80001e0 <memchr>
 800651e:	b140      	cbz	r0, 8006532 <_vfiprintf_r+0x176>
 8006520:	2340      	movs	r3, #64	; 0x40
 8006522:	1b40      	subs	r0, r0, r5
 8006524:	fa03 f000 	lsl.w	r0, r3, r0
 8006528:	9b04      	ldr	r3, [sp, #16]
 800652a:	4303      	orrs	r3, r0
 800652c:	9304      	str	r3, [sp, #16]
 800652e:	f108 0801 	add.w	r8, r8, #1
 8006532:	f898 1000 	ldrb.w	r1, [r8]
 8006536:	4829      	ldr	r0, [pc, #164]	; (80065dc <_vfiprintf_r+0x220>)
 8006538:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800653c:	2206      	movs	r2, #6
 800653e:	f108 0701 	add.w	r7, r8, #1
 8006542:	f7f9 fe4d 	bl	80001e0 <memchr>
 8006546:	2800      	cmp	r0, #0
 8006548:	d034      	beq.n	80065b4 <_vfiprintf_r+0x1f8>
 800654a:	4b25      	ldr	r3, [pc, #148]	; (80065e0 <_vfiprintf_r+0x224>)
 800654c:	bb03      	cbnz	r3, 8006590 <_vfiprintf_r+0x1d4>
 800654e:	9b03      	ldr	r3, [sp, #12]
 8006550:	3307      	adds	r3, #7
 8006552:	f023 0307 	bic.w	r3, r3, #7
 8006556:	3308      	adds	r3, #8
 8006558:	9303      	str	r3, [sp, #12]
 800655a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800655c:	444b      	add	r3, r9
 800655e:	9309      	str	r3, [sp, #36]	; 0x24
 8006560:	e74c      	b.n	80063fc <_vfiprintf_r+0x40>
 8006562:	fb00 3202 	mla	r2, r0, r2, r3
 8006566:	2101      	movs	r1, #1
 8006568:	e786      	b.n	8006478 <_vfiprintf_r+0xbc>
 800656a:	2300      	movs	r3, #0
 800656c:	9305      	str	r3, [sp, #20]
 800656e:	4618      	mov	r0, r3
 8006570:	250a      	movs	r5, #10
 8006572:	4688      	mov	r8, r1
 8006574:	3101      	adds	r1, #1
 8006576:	f898 2000 	ldrb.w	r2, [r8]
 800657a:	3a30      	subs	r2, #48	; 0x30
 800657c:	2a09      	cmp	r2, #9
 800657e:	d903      	bls.n	8006588 <_vfiprintf_r+0x1cc>
 8006580:	2b00      	cmp	r3, #0
 8006582:	d0c5      	beq.n	8006510 <_vfiprintf_r+0x154>
 8006584:	9005      	str	r0, [sp, #20]
 8006586:	e7c3      	b.n	8006510 <_vfiprintf_r+0x154>
 8006588:	fb05 2000 	mla	r0, r5, r0, r2
 800658c:	2301      	movs	r3, #1
 800658e:	e7f0      	b.n	8006572 <_vfiprintf_r+0x1b6>
 8006590:	ab03      	add	r3, sp, #12
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	4622      	mov	r2, r4
 8006596:	4b13      	ldr	r3, [pc, #76]	; (80065e4 <_vfiprintf_r+0x228>)
 8006598:	a904      	add	r1, sp, #16
 800659a:	4630      	mov	r0, r6
 800659c:	f3af 8000 	nop.w
 80065a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80065a4:	4681      	mov	r9, r0
 80065a6:	d1d8      	bne.n	800655a <_vfiprintf_r+0x19e>
 80065a8:	89a3      	ldrh	r3, [r4, #12]
 80065aa:	065b      	lsls	r3, r3, #25
 80065ac:	f53f af7d 	bmi.w	80064aa <_vfiprintf_r+0xee>
 80065b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80065b2:	e77c      	b.n	80064ae <_vfiprintf_r+0xf2>
 80065b4:	ab03      	add	r3, sp, #12
 80065b6:	9300      	str	r3, [sp, #0]
 80065b8:	4622      	mov	r2, r4
 80065ba:	4b0a      	ldr	r3, [pc, #40]	; (80065e4 <_vfiprintf_r+0x228>)
 80065bc:	a904      	add	r1, sp, #16
 80065be:	4630      	mov	r0, r6
 80065c0:	f000 f888 	bl	80066d4 <_printf_i>
 80065c4:	e7ec      	b.n	80065a0 <_vfiprintf_r+0x1e4>
 80065c6:	bf00      	nop
 80065c8:	08006f70 	.word	0x08006f70
 80065cc:	08006fb0 	.word	0x08006fb0
 80065d0:	08006f90 	.word	0x08006f90
 80065d4:	08006f50 	.word	0x08006f50
 80065d8:	08006fb6 	.word	0x08006fb6
 80065dc:	08006fba 	.word	0x08006fba
 80065e0:	00000000 	.word	0x00000000
 80065e4:	08006399 	.word	0x08006399

080065e8 <_printf_common>:
 80065e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	4691      	mov	r9, r2
 80065ee:	461f      	mov	r7, r3
 80065f0:	688a      	ldr	r2, [r1, #8]
 80065f2:	690b      	ldr	r3, [r1, #16]
 80065f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80065f8:	4293      	cmp	r3, r2
 80065fa:	bfb8      	it	lt
 80065fc:	4613      	movlt	r3, r2
 80065fe:	f8c9 3000 	str.w	r3, [r9]
 8006602:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006606:	4606      	mov	r6, r0
 8006608:	460c      	mov	r4, r1
 800660a:	b112      	cbz	r2, 8006612 <_printf_common+0x2a>
 800660c:	3301      	adds	r3, #1
 800660e:	f8c9 3000 	str.w	r3, [r9]
 8006612:	6823      	ldr	r3, [r4, #0]
 8006614:	0699      	lsls	r1, r3, #26
 8006616:	bf42      	ittt	mi
 8006618:	f8d9 3000 	ldrmi.w	r3, [r9]
 800661c:	3302      	addmi	r3, #2
 800661e:	f8c9 3000 	strmi.w	r3, [r9]
 8006622:	6825      	ldr	r5, [r4, #0]
 8006624:	f015 0506 	ands.w	r5, r5, #6
 8006628:	d107      	bne.n	800663a <_printf_common+0x52>
 800662a:	f104 0a19 	add.w	sl, r4, #25
 800662e:	68e3      	ldr	r3, [r4, #12]
 8006630:	f8d9 2000 	ldr.w	r2, [r9]
 8006634:	1a9b      	subs	r3, r3, r2
 8006636:	429d      	cmp	r5, r3
 8006638:	db29      	blt.n	800668e <_printf_common+0xa6>
 800663a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800663e:	6822      	ldr	r2, [r4, #0]
 8006640:	3300      	adds	r3, #0
 8006642:	bf18      	it	ne
 8006644:	2301      	movne	r3, #1
 8006646:	0692      	lsls	r2, r2, #26
 8006648:	d42e      	bmi.n	80066a8 <_printf_common+0xc0>
 800664a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800664e:	4639      	mov	r1, r7
 8006650:	4630      	mov	r0, r6
 8006652:	47c0      	blx	r8
 8006654:	3001      	adds	r0, #1
 8006656:	d021      	beq.n	800669c <_printf_common+0xb4>
 8006658:	6823      	ldr	r3, [r4, #0]
 800665a:	68e5      	ldr	r5, [r4, #12]
 800665c:	f8d9 2000 	ldr.w	r2, [r9]
 8006660:	f003 0306 	and.w	r3, r3, #6
 8006664:	2b04      	cmp	r3, #4
 8006666:	bf08      	it	eq
 8006668:	1aad      	subeq	r5, r5, r2
 800666a:	68a3      	ldr	r3, [r4, #8]
 800666c:	6922      	ldr	r2, [r4, #16]
 800666e:	bf0c      	ite	eq
 8006670:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006674:	2500      	movne	r5, #0
 8006676:	4293      	cmp	r3, r2
 8006678:	bfc4      	itt	gt
 800667a:	1a9b      	subgt	r3, r3, r2
 800667c:	18ed      	addgt	r5, r5, r3
 800667e:	f04f 0900 	mov.w	r9, #0
 8006682:	341a      	adds	r4, #26
 8006684:	454d      	cmp	r5, r9
 8006686:	d11b      	bne.n	80066c0 <_printf_common+0xd8>
 8006688:	2000      	movs	r0, #0
 800668a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800668e:	2301      	movs	r3, #1
 8006690:	4652      	mov	r2, sl
 8006692:	4639      	mov	r1, r7
 8006694:	4630      	mov	r0, r6
 8006696:	47c0      	blx	r8
 8006698:	3001      	adds	r0, #1
 800669a:	d103      	bne.n	80066a4 <_printf_common+0xbc>
 800669c:	f04f 30ff 	mov.w	r0, #4294967295
 80066a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066a4:	3501      	adds	r5, #1
 80066a6:	e7c2      	b.n	800662e <_printf_common+0x46>
 80066a8:	18e1      	adds	r1, r4, r3
 80066aa:	1c5a      	adds	r2, r3, #1
 80066ac:	2030      	movs	r0, #48	; 0x30
 80066ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80066b2:	4422      	add	r2, r4
 80066b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80066b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80066bc:	3302      	adds	r3, #2
 80066be:	e7c4      	b.n	800664a <_printf_common+0x62>
 80066c0:	2301      	movs	r3, #1
 80066c2:	4622      	mov	r2, r4
 80066c4:	4639      	mov	r1, r7
 80066c6:	4630      	mov	r0, r6
 80066c8:	47c0      	blx	r8
 80066ca:	3001      	adds	r0, #1
 80066cc:	d0e6      	beq.n	800669c <_printf_common+0xb4>
 80066ce:	f109 0901 	add.w	r9, r9, #1
 80066d2:	e7d7      	b.n	8006684 <_printf_common+0x9c>

080066d4 <_printf_i>:
 80066d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80066d8:	4617      	mov	r7, r2
 80066da:	7e0a      	ldrb	r2, [r1, #24]
 80066dc:	b085      	sub	sp, #20
 80066de:	2a6e      	cmp	r2, #110	; 0x6e
 80066e0:	4698      	mov	r8, r3
 80066e2:	4606      	mov	r6, r0
 80066e4:	460c      	mov	r4, r1
 80066e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80066e8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80066ec:	f000 80bc 	beq.w	8006868 <_printf_i+0x194>
 80066f0:	d81a      	bhi.n	8006728 <_printf_i+0x54>
 80066f2:	2a63      	cmp	r2, #99	; 0x63
 80066f4:	d02e      	beq.n	8006754 <_printf_i+0x80>
 80066f6:	d80a      	bhi.n	800670e <_printf_i+0x3a>
 80066f8:	2a00      	cmp	r2, #0
 80066fa:	f000 80c8 	beq.w	800688e <_printf_i+0x1ba>
 80066fe:	2a58      	cmp	r2, #88	; 0x58
 8006700:	f000 808a 	beq.w	8006818 <_printf_i+0x144>
 8006704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006708:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800670c:	e02a      	b.n	8006764 <_printf_i+0x90>
 800670e:	2a64      	cmp	r2, #100	; 0x64
 8006710:	d001      	beq.n	8006716 <_printf_i+0x42>
 8006712:	2a69      	cmp	r2, #105	; 0x69
 8006714:	d1f6      	bne.n	8006704 <_printf_i+0x30>
 8006716:	6821      	ldr	r1, [r4, #0]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800671e:	d023      	beq.n	8006768 <_printf_i+0x94>
 8006720:	1d11      	adds	r1, r2, #4
 8006722:	6019      	str	r1, [r3, #0]
 8006724:	6813      	ldr	r3, [r2, #0]
 8006726:	e027      	b.n	8006778 <_printf_i+0xa4>
 8006728:	2a73      	cmp	r2, #115	; 0x73
 800672a:	f000 80b4 	beq.w	8006896 <_printf_i+0x1c2>
 800672e:	d808      	bhi.n	8006742 <_printf_i+0x6e>
 8006730:	2a6f      	cmp	r2, #111	; 0x6f
 8006732:	d02a      	beq.n	800678a <_printf_i+0xb6>
 8006734:	2a70      	cmp	r2, #112	; 0x70
 8006736:	d1e5      	bne.n	8006704 <_printf_i+0x30>
 8006738:	680a      	ldr	r2, [r1, #0]
 800673a:	f042 0220 	orr.w	r2, r2, #32
 800673e:	600a      	str	r2, [r1, #0]
 8006740:	e003      	b.n	800674a <_printf_i+0x76>
 8006742:	2a75      	cmp	r2, #117	; 0x75
 8006744:	d021      	beq.n	800678a <_printf_i+0xb6>
 8006746:	2a78      	cmp	r2, #120	; 0x78
 8006748:	d1dc      	bne.n	8006704 <_printf_i+0x30>
 800674a:	2278      	movs	r2, #120	; 0x78
 800674c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8006750:	496e      	ldr	r1, [pc, #440]	; (800690c <_printf_i+0x238>)
 8006752:	e064      	b.n	800681e <_printf_i+0x14a>
 8006754:	681a      	ldr	r2, [r3, #0]
 8006756:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800675a:	1d11      	adds	r1, r2, #4
 800675c:	6019      	str	r1, [r3, #0]
 800675e:	6813      	ldr	r3, [r2, #0]
 8006760:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006764:	2301      	movs	r3, #1
 8006766:	e0a3      	b.n	80068b0 <_printf_i+0x1dc>
 8006768:	f011 0f40 	tst.w	r1, #64	; 0x40
 800676c:	f102 0104 	add.w	r1, r2, #4
 8006770:	6019      	str	r1, [r3, #0]
 8006772:	d0d7      	beq.n	8006724 <_printf_i+0x50>
 8006774:	f9b2 3000 	ldrsh.w	r3, [r2]
 8006778:	2b00      	cmp	r3, #0
 800677a:	da03      	bge.n	8006784 <_printf_i+0xb0>
 800677c:	222d      	movs	r2, #45	; 0x2d
 800677e:	425b      	negs	r3, r3
 8006780:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006784:	4962      	ldr	r1, [pc, #392]	; (8006910 <_printf_i+0x23c>)
 8006786:	220a      	movs	r2, #10
 8006788:	e017      	b.n	80067ba <_printf_i+0xe6>
 800678a:	6820      	ldr	r0, [r4, #0]
 800678c:	6819      	ldr	r1, [r3, #0]
 800678e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006792:	d003      	beq.n	800679c <_printf_i+0xc8>
 8006794:	1d08      	adds	r0, r1, #4
 8006796:	6018      	str	r0, [r3, #0]
 8006798:	680b      	ldr	r3, [r1, #0]
 800679a:	e006      	b.n	80067aa <_printf_i+0xd6>
 800679c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067a0:	f101 0004 	add.w	r0, r1, #4
 80067a4:	6018      	str	r0, [r3, #0]
 80067a6:	d0f7      	beq.n	8006798 <_printf_i+0xc4>
 80067a8:	880b      	ldrh	r3, [r1, #0]
 80067aa:	4959      	ldr	r1, [pc, #356]	; (8006910 <_printf_i+0x23c>)
 80067ac:	2a6f      	cmp	r2, #111	; 0x6f
 80067ae:	bf14      	ite	ne
 80067b0:	220a      	movne	r2, #10
 80067b2:	2208      	moveq	r2, #8
 80067b4:	2000      	movs	r0, #0
 80067b6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80067ba:	6865      	ldr	r5, [r4, #4]
 80067bc:	60a5      	str	r5, [r4, #8]
 80067be:	2d00      	cmp	r5, #0
 80067c0:	f2c0 809c 	blt.w	80068fc <_printf_i+0x228>
 80067c4:	6820      	ldr	r0, [r4, #0]
 80067c6:	f020 0004 	bic.w	r0, r0, #4
 80067ca:	6020      	str	r0, [r4, #0]
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d13f      	bne.n	8006850 <_printf_i+0x17c>
 80067d0:	2d00      	cmp	r5, #0
 80067d2:	f040 8095 	bne.w	8006900 <_printf_i+0x22c>
 80067d6:	4675      	mov	r5, lr
 80067d8:	2a08      	cmp	r2, #8
 80067da:	d10b      	bne.n	80067f4 <_printf_i+0x120>
 80067dc:	6823      	ldr	r3, [r4, #0]
 80067de:	07da      	lsls	r2, r3, #31
 80067e0:	d508      	bpl.n	80067f4 <_printf_i+0x120>
 80067e2:	6923      	ldr	r3, [r4, #16]
 80067e4:	6862      	ldr	r2, [r4, #4]
 80067e6:	429a      	cmp	r2, r3
 80067e8:	bfde      	ittt	le
 80067ea:	2330      	movle	r3, #48	; 0x30
 80067ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80067f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80067f4:	ebae 0305 	sub.w	r3, lr, r5
 80067f8:	6123      	str	r3, [r4, #16]
 80067fa:	f8cd 8000 	str.w	r8, [sp]
 80067fe:	463b      	mov	r3, r7
 8006800:	aa03      	add	r2, sp, #12
 8006802:	4621      	mov	r1, r4
 8006804:	4630      	mov	r0, r6
 8006806:	f7ff feef 	bl	80065e8 <_printf_common>
 800680a:	3001      	adds	r0, #1
 800680c:	d155      	bne.n	80068ba <_printf_i+0x1e6>
 800680e:	f04f 30ff 	mov.w	r0, #4294967295
 8006812:	b005      	add	sp, #20
 8006814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006818:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800681c:	493c      	ldr	r1, [pc, #240]	; (8006910 <_printf_i+0x23c>)
 800681e:	6822      	ldr	r2, [r4, #0]
 8006820:	6818      	ldr	r0, [r3, #0]
 8006822:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006826:	f100 0504 	add.w	r5, r0, #4
 800682a:	601d      	str	r5, [r3, #0]
 800682c:	d001      	beq.n	8006832 <_printf_i+0x15e>
 800682e:	6803      	ldr	r3, [r0, #0]
 8006830:	e002      	b.n	8006838 <_printf_i+0x164>
 8006832:	0655      	lsls	r5, r2, #25
 8006834:	d5fb      	bpl.n	800682e <_printf_i+0x15a>
 8006836:	8803      	ldrh	r3, [r0, #0]
 8006838:	07d0      	lsls	r0, r2, #31
 800683a:	bf44      	itt	mi
 800683c:	f042 0220 	orrmi.w	r2, r2, #32
 8006840:	6022      	strmi	r2, [r4, #0]
 8006842:	b91b      	cbnz	r3, 800684c <_printf_i+0x178>
 8006844:	6822      	ldr	r2, [r4, #0]
 8006846:	f022 0220 	bic.w	r2, r2, #32
 800684a:	6022      	str	r2, [r4, #0]
 800684c:	2210      	movs	r2, #16
 800684e:	e7b1      	b.n	80067b4 <_printf_i+0xe0>
 8006850:	4675      	mov	r5, lr
 8006852:	fbb3 f0f2 	udiv	r0, r3, r2
 8006856:	fb02 3310 	mls	r3, r2, r0, r3
 800685a:	5ccb      	ldrb	r3, [r1, r3]
 800685c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006860:	4603      	mov	r3, r0
 8006862:	2800      	cmp	r0, #0
 8006864:	d1f5      	bne.n	8006852 <_printf_i+0x17e>
 8006866:	e7b7      	b.n	80067d8 <_printf_i+0x104>
 8006868:	6808      	ldr	r0, [r1, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	6949      	ldr	r1, [r1, #20]
 800686e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006872:	d004      	beq.n	800687e <_printf_i+0x1aa>
 8006874:	1d10      	adds	r0, r2, #4
 8006876:	6018      	str	r0, [r3, #0]
 8006878:	6813      	ldr	r3, [r2, #0]
 800687a:	6019      	str	r1, [r3, #0]
 800687c:	e007      	b.n	800688e <_printf_i+0x1ba>
 800687e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006882:	f102 0004 	add.w	r0, r2, #4
 8006886:	6018      	str	r0, [r3, #0]
 8006888:	6813      	ldr	r3, [r2, #0]
 800688a:	d0f6      	beq.n	800687a <_printf_i+0x1a6>
 800688c:	8019      	strh	r1, [r3, #0]
 800688e:	2300      	movs	r3, #0
 8006890:	6123      	str	r3, [r4, #16]
 8006892:	4675      	mov	r5, lr
 8006894:	e7b1      	b.n	80067fa <_printf_i+0x126>
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	1d11      	adds	r1, r2, #4
 800689a:	6019      	str	r1, [r3, #0]
 800689c:	6815      	ldr	r5, [r2, #0]
 800689e:	6862      	ldr	r2, [r4, #4]
 80068a0:	2100      	movs	r1, #0
 80068a2:	4628      	mov	r0, r5
 80068a4:	f7f9 fc9c 	bl	80001e0 <memchr>
 80068a8:	b108      	cbz	r0, 80068ae <_printf_i+0x1da>
 80068aa:	1b40      	subs	r0, r0, r5
 80068ac:	6060      	str	r0, [r4, #4]
 80068ae:	6863      	ldr	r3, [r4, #4]
 80068b0:	6123      	str	r3, [r4, #16]
 80068b2:	2300      	movs	r3, #0
 80068b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80068b8:	e79f      	b.n	80067fa <_printf_i+0x126>
 80068ba:	6923      	ldr	r3, [r4, #16]
 80068bc:	462a      	mov	r2, r5
 80068be:	4639      	mov	r1, r7
 80068c0:	4630      	mov	r0, r6
 80068c2:	47c0      	blx	r8
 80068c4:	3001      	adds	r0, #1
 80068c6:	d0a2      	beq.n	800680e <_printf_i+0x13a>
 80068c8:	6823      	ldr	r3, [r4, #0]
 80068ca:	079b      	lsls	r3, r3, #30
 80068cc:	d507      	bpl.n	80068de <_printf_i+0x20a>
 80068ce:	2500      	movs	r5, #0
 80068d0:	f104 0919 	add.w	r9, r4, #25
 80068d4:	68e3      	ldr	r3, [r4, #12]
 80068d6:	9a03      	ldr	r2, [sp, #12]
 80068d8:	1a9b      	subs	r3, r3, r2
 80068da:	429d      	cmp	r5, r3
 80068dc:	db05      	blt.n	80068ea <_printf_i+0x216>
 80068de:	68e0      	ldr	r0, [r4, #12]
 80068e0:	9b03      	ldr	r3, [sp, #12]
 80068e2:	4298      	cmp	r0, r3
 80068e4:	bfb8      	it	lt
 80068e6:	4618      	movlt	r0, r3
 80068e8:	e793      	b.n	8006812 <_printf_i+0x13e>
 80068ea:	2301      	movs	r3, #1
 80068ec:	464a      	mov	r2, r9
 80068ee:	4639      	mov	r1, r7
 80068f0:	4630      	mov	r0, r6
 80068f2:	47c0      	blx	r8
 80068f4:	3001      	adds	r0, #1
 80068f6:	d08a      	beq.n	800680e <_printf_i+0x13a>
 80068f8:	3501      	adds	r5, #1
 80068fa:	e7eb      	b.n	80068d4 <_printf_i+0x200>
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1a7      	bne.n	8006850 <_printf_i+0x17c>
 8006900:	780b      	ldrb	r3, [r1, #0]
 8006902:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006906:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800690a:	e765      	b.n	80067d8 <_printf_i+0x104>
 800690c:	08006fd2 	.word	0x08006fd2
 8006910:	08006fc1 	.word	0x08006fc1

08006914 <_sbrk_r>:
 8006914:	b538      	push	{r3, r4, r5, lr}
 8006916:	4c06      	ldr	r4, [pc, #24]	; (8006930 <_sbrk_r+0x1c>)
 8006918:	2300      	movs	r3, #0
 800691a:	4605      	mov	r5, r0
 800691c:	4608      	mov	r0, r1
 800691e:	6023      	str	r3, [r4, #0]
 8006920:	f7fe fe6c 	bl	80055fc <_sbrk>
 8006924:	1c43      	adds	r3, r0, #1
 8006926:	d102      	bne.n	800692e <_sbrk_r+0x1a>
 8006928:	6823      	ldr	r3, [r4, #0]
 800692a:	b103      	cbz	r3, 800692e <_sbrk_r+0x1a>
 800692c:	602b      	str	r3, [r5, #0]
 800692e:	bd38      	pop	{r3, r4, r5, pc}
 8006930:	200024d4 	.word	0x200024d4

08006934 <__sread>:
 8006934:	b510      	push	{r4, lr}
 8006936:	460c      	mov	r4, r1
 8006938:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800693c:	f000 f8d6 	bl	8006aec <_read_r>
 8006940:	2800      	cmp	r0, #0
 8006942:	bfab      	itete	ge
 8006944:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006946:	89a3      	ldrhlt	r3, [r4, #12]
 8006948:	181b      	addge	r3, r3, r0
 800694a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800694e:	bfac      	ite	ge
 8006950:	6563      	strge	r3, [r4, #84]	; 0x54
 8006952:	81a3      	strhlt	r3, [r4, #12]
 8006954:	bd10      	pop	{r4, pc}

08006956 <__swrite>:
 8006956:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800695a:	461f      	mov	r7, r3
 800695c:	898b      	ldrh	r3, [r1, #12]
 800695e:	05db      	lsls	r3, r3, #23
 8006960:	4605      	mov	r5, r0
 8006962:	460c      	mov	r4, r1
 8006964:	4616      	mov	r6, r2
 8006966:	d505      	bpl.n	8006974 <__swrite+0x1e>
 8006968:	2302      	movs	r3, #2
 800696a:	2200      	movs	r2, #0
 800696c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006970:	f000 f868 	bl	8006a44 <_lseek_r>
 8006974:	89a3      	ldrh	r3, [r4, #12]
 8006976:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800697a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800697e:	81a3      	strh	r3, [r4, #12]
 8006980:	4632      	mov	r2, r6
 8006982:	463b      	mov	r3, r7
 8006984:	4628      	mov	r0, r5
 8006986:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800698a:	f000 b817 	b.w	80069bc <_write_r>

0800698e <__sseek>:
 800698e:	b510      	push	{r4, lr}
 8006990:	460c      	mov	r4, r1
 8006992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006996:	f000 f855 	bl	8006a44 <_lseek_r>
 800699a:	1c43      	adds	r3, r0, #1
 800699c:	89a3      	ldrh	r3, [r4, #12]
 800699e:	bf15      	itete	ne
 80069a0:	6560      	strne	r0, [r4, #84]	; 0x54
 80069a2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069a6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069aa:	81a3      	strheq	r3, [r4, #12]
 80069ac:	bf18      	it	ne
 80069ae:	81a3      	strhne	r3, [r4, #12]
 80069b0:	bd10      	pop	{r4, pc}

080069b2 <__sclose>:
 80069b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069b6:	f000 b813 	b.w	80069e0 <_close_r>
	...

080069bc <_write_r>:
 80069bc:	b538      	push	{r3, r4, r5, lr}
 80069be:	4c07      	ldr	r4, [pc, #28]	; (80069dc <_write_r+0x20>)
 80069c0:	4605      	mov	r5, r0
 80069c2:	4608      	mov	r0, r1
 80069c4:	4611      	mov	r1, r2
 80069c6:	2200      	movs	r2, #0
 80069c8:	6022      	str	r2, [r4, #0]
 80069ca:	461a      	mov	r2, r3
 80069cc:	f7fd fbb2 	bl	8004134 <_write>
 80069d0:	1c43      	adds	r3, r0, #1
 80069d2:	d102      	bne.n	80069da <_write_r+0x1e>
 80069d4:	6823      	ldr	r3, [r4, #0]
 80069d6:	b103      	cbz	r3, 80069da <_write_r+0x1e>
 80069d8:	602b      	str	r3, [r5, #0]
 80069da:	bd38      	pop	{r3, r4, r5, pc}
 80069dc:	200024d4 	.word	0x200024d4

080069e0 <_close_r>:
 80069e0:	b538      	push	{r3, r4, r5, lr}
 80069e2:	4c06      	ldr	r4, [pc, #24]	; (80069fc <_close_r+0x1c>)
 80069e4:	2300      	movs	r3, #0
 80069e6:	4605      	mov	r5, r0
 80069e8:	4608      	mov	r0, r1
 80069ea:	6023      	str	r3, [r4, #0]
 80069ec:	f7fe fe20 	bl	8005630 <_close>
 80069f0:	1c43      	adds	r3, r0, #1
 80069f2:	d102      	bne.n	80069fa <_close_r+0x1a>
 80069f4:	6823      	ldr	r3, [r4, #0]
 80069f6:	b103      	cbz	r3, 80069fa <_close_r+0x1a>
 80069f8:	602b      	str	r3, [r5, #0]
 80069fa:	bd38      	pop	{r3, r4, r5, pc}
 80069fc:	200024d4 	.word	0x200024d4

08006a00 <_fstat_r>:
 8006a00:	b538      	push	{r3, r4, r5, lr}
 8006a02:	4c07      	ldr	r4, [pc, #28]	; (8006a20 <_fstat_r+0x20>)
 8006a04:	2300      	movs	r3, #0
 8006a06:	4605      	mov	r5, r0
 8006a08:	4608      	mov	r0, r1
 8006a0a:	4611      	mov	r1, r2
 8006a0c:	6023      	str	r3, [r4, #0]
 8006a0e:	f7fe fe12 	bl	8005636 <_fstat>
 8006a12:	1c43      	adds	r3, r0, #1
 8006a14:	d102      	bne.n	8006a1c <_fstat_r+0x1c>
 8006a16:	6823      	ldr	r3, [r4, #0]
 8006a18:	b103      	cbz	r3, 8006a1c <_fstat_r+0x1c>
 8006a1a:	602b      	str	r3, [r5, #0]
 8006a1c:	bd38      	pop	{r3, r4, r5, pc}
 8006a1e:	bf00      	nop
 8006a20:	200024d4 	.word	0x200024d4

08006a24 <_isatty_r>:
 8006a24:	b538      	push	{r3, r4, r5, lr}
 8006a26:	4c06      	ldr	r4, [pc, #24]	; (8006a40 <_isatty_r+0x1c>)
 8006a28:	2300      	movs	r3, #0
 8006a2a:	4605      	mov	r5, r0
 8006a2c:	4608      	mov	r0, r1
 8006a2e:	6023      	str	r3, [r4, #0]
 8006a30:	f7fe fe06 	bl	8005640 <_isatty>
 8006a34:	1c43      	adds	r3, r0, #1
 8006a36:	d102      	bne.n	8006a3e <_isatty_r+0x1a>
 8006a38:	6823      	ldr	r3, [r4, #0]
 8006a3a:	b103      	cbz	r3, 8006a3e <_isatty_r+0x1a>
 8006a3c:	602b      	str	r3, [r5, #0]
 8006a3e:	bd38      	pop	{r3, r4, r5, pc}
 8006a40:	200024d4 	.word	0x200024d4

08006a44 <_lseek_r>:
 8006a44:	b538      	push	{r3, r4, r5, lr}
 8006a46:	4c07      	ldr	r4, [pc, #28]	; (8006a64 <_lseek_r+0x20>)
 8006a48:	4605      	mov	r5, r0
 8006a4a:	4608      	mov	r0, r1
 8006a4c:	4611      	mov	r1, r2
 8006a4e:	2200      	movs	r2, #0
 8006a50:	6022      	str	r2, [r4, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	f7fe fdf6 	bl	8005644 <_lseek>
 8006a58:	1c43      	adds	r3, r0, #1
 8006a5a:	d102      	bne.n	8006a62 <_lseek_r+0x1e>
 8006a5c:	6823      	ldr	r3, [r4, #0]
 8006a5e:	b103      	cbz	r3, 8006a62 <_lseek_r+0x1e>
 8006a60:	602b      	str	r3, [r5, #0]
 8006a62:	bd38      	pop	{r3, r4, r5, pc}
 8006a64:	200024d4 	.word	0x200024d4

08006a68 <memmove>:
 8006a68:	4288      	cmp	r0, r1
 8006a6a:	b510      	push	{r4, lr}
 8006a6c:	eb01 0302 	add.w	r3, r1, r2
 8006a70:	d803      	bhi.n	8006a7a <memmove+0x12>
 8006a72:	1e42      	subs	r2, r0, #1
 8006a74:	4299      	cmp	r1, r3
 8006a76:	d10c      	bne.n	8006a92 <memmove+0x2a>
 8006a78:	bd10      	pop	{r4, pc}
 8006a7a:	4298      	cmp	r0, r3
 8006a7c:	d2f9      	bcs.n	8006a72 <memmove+0xa>
 8006a7e:	1881      	adds	r1, r0, r2
 8006a80:	1ad2      	subs	r2, r2, r3
 8006a82:	42d3      	cmn	r3, r2
 8006a84:	d100      	bne.n	8006a88 <memmove+0x20>
 8006a86:	bd10      	pop	{r4, pc}
 8006a88:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006a8c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006a90:	e7f7      	b.n	8006a82 <memmove+0x1a>
 8006a92:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a96:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006a9a:	e7eb      	b.n	8006a74 <memmove+0xc>

08006a9c <__malloc_lock>:
 8006a9c:	4770      	bx	lr

08006a9e <__malloc_unlock>:
 8006a9e:	4770      	bx	lr

08006aa0 <_realloc_r>:
 8006aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006aa2:	4607      	mov	r7, r0
 8006aa4:	4614      	mov	r4, r2
 8006aa6:	460e      	mov	r6, r1
 8006aa8:	b921      	cbnz	r1, 8006ab4 <_realloc_r+0x14>
 8006aaa:	4611      	mov	r1, r2
 8006aac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006ab0:	f7ff baac 	b.w	800600c <_malloc_r>
 8006ab4:	b922      	cbnz	r2, 8006ac0 <_realloc_r+0x20>
 8006ab6:	f7ff fa5b 	bl	8005f70 <_free_r>
 8006aba:	4625      	mov	r5, r4
 8006abc:	4628      	mov	r0, r5
 8006abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ac0:	f000 f826 	bl	8006b10 <_malloc_usable_size_r>
 8006ac4:	4284      	cmp	r4, r0
 8006ac6:	d90f      	bls.n	8006ae8 <_realloc_r+0x48>
 8006ac8:	4621      	mov	r1, r4
 8006aca:	4638      	mov	r0, r7
 8006acc:	f7ff fa9e 	bl	800600c <_malloc_r>
 8006ad0:	4605      	mov	r5, r0
 8006ad2:	2800      	cmp	r0, #0
 8006ad4:	d0f2      	beq.n	8006abc <_realloc_r+0x1c>
 8006ad6:	4631      	mov	r1, r6
 8006ad8:	4622      	mov	r2, r4
 8006ada:	f7fe fef5 	bl	80058c8 <memcpy>
 8006ade:	4631      	mov	r1, r6
 8006ae0:	4638      	mov	r0, r7
 8006ae2:	f7ff fa45 	bl	8005f70 <_free_r>
 8006ae6:	e7e9      	b.n	8006abc <_realloc_r+0x1c>
 8006ae8:	4635      	mov	r5, r6
 8006aea:	e7e7      	b.n	8006abc <_realloc_r+0x1c>

08006aec <_read_r>:
 8006aec:	b538      	push	{r3, r4, r5, lr}
 8006aee:	4c07      	ldr	r4, [pc, #28]	; (8006b0c <_read_r+0x20>)
 8006af0:	4605      	mov	r5, r0
 8006af2:	4608      	mov	r0, r1
 8006af4:	4611      	mov	r1, r2
 8006af6:	2200      	movs	r2, #0
 8006af8:	6022      	str	r2, [r4, #0]
 8006afa:	461a      	mov	r2, r3
 8006afc:	f7fe fd70 	bl	80055e0 <_read>
 8006b00:	1c43      	adds	r3, r0, #1
 8006b02:	d102      	bne.n	8006b0a <_read_r+0x1e>
 8006b04:	6823      	ldr	r3, [r4, #0]
 8006b06:	b103      	cbz	r3, 8006b0a <_read_r+0x1e>
 8006b08:	602b      	str	r3, [r5, #0]
 8006b0a:	bd38      	pop	{r3, r4, r5, pc}
 8006b0c:	200024d4 	.word	0x200024d4

08006b10 <_malloc_usable_size_r>:
 8006b10:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8006b14:	2800      	cmp	r0, #0
 8006b16:	f1a0 0004 	sub.w	r0, r0, #4
 8006b1a:	bfbc      	itt	lt
 8006b1c:	580b      	ldrlt	r3, [r1, r0]
 8006b1e:	18c0      	addlt	r0, r0, r3
 8006b20:	4770      	bx	lr
	...

08006b24 <_init>:
 8006b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b26:	bf00      	nop
 8006b28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b2a:	bc08      	pop	{r3}
 8006b2c:	469e      	mov	lr, r3
 8006b2e:	4770      	bx	lr

08006b30 <_fini>:
 8006b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b32:	bf00      	nop
 8006b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b36:	bc08      	pop	{r3}
 8006b38:	469e      	mov	lr, r3
 8006b3a:	4770      	bx	lr
