#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55dbc7cdcbf0 .scope module, "Banco_pruebas" "Banco_pruebas" 2 5;
 .timescale 0 -10;
v0x55dbc7cfcac0_0 .net "addr_ra", 2 0, v0x55dbc7cfc410_0;  1 drivers
v0x55dbc7cfcba0_0 .net "addr_wa", 2 0, v0x55dbc7cfc4d0_0;  1 drivers
v0x55dbc7cfccb0_0 .net "clk", 0 0, v0x55dbc7cfc570_0;  1 drivers
v0x55dbc7cfcda0_0 .net "data_a", 9 0, v0x55dbc7cfc610_0;  1 drivers
v0x55dbc7cfce90_0 .net "q_a", 9 0, v0x55dbc7ccc070_0;  1 drivers
v0x55dbc7cfcff0_0 .net "re_a", 0 0, v0x55dbc7cfc7a0_0;  1 drivers
v0x55dbc7cfd0e0_0 .net "state", 3 0, v0x55dbc7cfc870_0;  1 drivers
v0x55dbc7cfd1f0_0 .net "we_a", 0 0, v0x55dbc7cfc940_0;  1 drivers
S_0x55dbc7cdcd70 .scope module, "Memoria_RAM_Conductual" "true_dpram_sclk" 2 11, 3 5 0, S_0x55dbc7cdcbf0;
 .timescale 0 -10;
    .port_info 0 /INPUT 10 "data_a"
    .port_info 1 /INPUT 3 "addr_wa"
    .port_info 2 /INPUT 3 "addr_ra"
    .port_info 3 /INPUT 1 "we_a"
    .port_info 4 /INPUT 1 "re_a"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 4 "state"
    .port_info 7 /OUTPUT 10 "q_a"
v0x55dbc7cca6a0_0 .net "addr_ra", 2 0, v0x55dbc7cfc410_0;  alias, 1 drivers
v0x55dbc7ccad90_0 .net "addr_wa", 2 0, v0x55dbc7cfc4d0_0;  alias, 1 drivers
v0x55dbc7ccb580_0 .net "clk", 0 0, v0x55dbc7cfc570_0;  alias, 1 drivers
v0x55dbc7ccbc70_0 .net "data_a", 9 0, v0x55dbc7cfc610_0;  alias, 1 drivers
v0x55dbc7ccc070_0 .var "q_a", 9 0;
v0x55dbc7ccc640 .array "ram", 0 7, 9 0;
v0x55dbc7cccc10_0 .net "re_a", 0 0, v0x55dbc7cfc7a0_0;  alias, 1 drivers
v0x55dbc7cfbeb0_0 .net "state", 3 0, v0x55dbc7cfc870_0;  alias, 1 drivers
v0x55dbc7cfbf90_0 .net "we_a", 0 0, v0x55dbc7cfc940_0;  alias, 1 drivers
E_0x55dbc7ce4710 .event posedge, v0x55dbc7ccb580_0;
S_0x55dbc7cfc150 .scope module, "Probador" "Probador" 2 23, 4 1 0, S_0x55dbc7cdcbf0;
 .timescale 0 -10;
    .port_info 0 /OUTPUT 10 "data_a"
    .port_info 1 /OUTPUT 3 "addr_wa"
    .port_info 2 /OUTPUT 3 "addr_ra"
    .port_info 3 /OUTPUT 1 "we_a"
    .port_info 4 /OUTPUT 1 "re_a"
    .port_info 5 /OUTPUT 1 "clk"
    .port_info 6 /OUTPUT 4 "state"
    .port_info 7 /INPUT 10 "q_a"
v0x55dbc7cfc410_0 .var "addr_ra", 2 0;
v0x55dbc7cfc4d0_0 .var "addr_wa", 2 0;
v0x55dbc7cfc570_0 .var "clk", 0 0;
v0x55dbc7cfc610_0 .var "data_a", 9 0;
v0x55dbc7cfc6b0_0 .net "q_a", 9 0, v0x55dbc7ccc070_0;  alias, 1 drivers
v0x55dbc7cfc7a0_0 .var "re_a", 0 0;
v0x55dbc7cfc870_0 .var "state", 3 0;
v0x55dbc7cfc940_0 .var "we_a", 0 0;
    .scope S_0x55dbc7cdcd70;
T_0 ;
    %wait E_0x55dbc7ce4710;
    %load/vec4 v0x55dbc7cfbeb0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55dbc7ccc070_0, 0;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %pushi/vec4 0, 0, 10;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55dbc7cfbf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55dbc7ccbc70_0;
    %load/vec4 v0x55dbc7ccad90_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55dbc7ccc640, 0, 4;
T_0.2 ;
    %load/vec4 v0x55dbc7cccc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55dbc7cca6a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55dbc7ccc640, 4;
    %assign/vec4 v0x55dbc7ccc070_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55dbc7ccc070_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55dbc7cfc150;
T_1 ;
    %vpi_call 4 10 "$dumpfile", "Memoria_RAM.vcd" {0 0 0};
    %vpi_call 4 11 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55dbc7cfc610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbc7cfc4d0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55dbc7cfc410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55dbc7cfc870_0, 0;
    %wait E_0x55dbc7ce4710;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 455, 0, 10;
    %assign/vec4 v0x55dbc7cfc610_0, 0;
    %wait E_0x55dbc7ce4710;
    %load/vec4 v0x55dbc7cfc4d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbc7cfc4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 786, 0, 10;
    %assign/vec4 v0x55dbc7cfc610_0, 0;
    %wait E_0x55dbc7ce4710;
    %load/vec4 v0x55dbc7cfc4d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbc7cfc4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 693, 0, 10;
    %assign/vec4 v0x55dbc7cfc610_0, 0;
    %wait E_0x55dbc7ce4710;
    %load/vec4 v0x55dbc7cfc4d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbc7cfc4d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 608, 0, 10;
    %assign/vec4 v0x55dbc7cfc610_0, 0;
    %wait E_0x55dbc7ce4710;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %wait E_0x55dbc7ce4710;
    %load/vec4 v0x55dbc7cfc410_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbc7cfc410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %wait E_0x55dbc7ce4710;
    %load/vec4 v0x55dbc7cfc410_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbc7cfc410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %wait E_0x55dbc7ce4710;
    %load/vec4 v0x55dbc7cfc410_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55dbc7cfc410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55dbc7cfc7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc940_0, 0;
    %vpi_call 4 64 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55dbc7cfc150;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55dbc7cfc570_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55dbc7cfc150;
T_3 ;
    %delay 1410065408, 2;
    %load/vec4 v0x55dbc7cfc570_0;
    %inv;
    %assign/vec4 v0x55dbc7cfc570_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Banco_pruebas.v";
    "./true_dpram_sclk.v";
    "./Probador.v";
