<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<link rel="stylesheet" type="text/css" href="../../../data/ipcores/mkdown.css" />
<title>DDRDLL</title></head>
<body class="markdown-body">
<h1>DDRDLL</h1>
<hr />
<h2>Information</h2>
<p><strong>Type:</strong> DDRDLL<br />
<strong>Vendor:</strong> GOWIN Semiconductor<br />
<strong>Summary:</strong>Gowin FPGA provides a Delay Locked Loop (DDRDLL), which provide code scaling capability to shift 90 degree delay code down to 45 degree or up to 135 degree by 11 degree jump.<br />
<h2>Options</h2>
<h3>Lock &amp; Code</h3>
<ul>
<li><strong>Force Lock and Code</strong> - In this mode, the STEP value is forcibly set to 255.  </li>
<li><strong>Generated From DDRDLL Loop</strong> - This mode ensures STEP value is generated by the DDRDLL Loop.  </li>
</ul>
<h3>Delay Code(degree)</h3>
<ul>
<li>Specify a delay code (degree) for DLL.</li>
</ul>
<h3>Lock Mode</h3>
<ul>
<li>Allows you to select <strong>Normal Lock Mode</strong> or <strong>Fast Lock Mode</strong>.</li>
</ul>
</body>
</html>
