0.6
2019.1
May 24 2019
15:06:07
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/MM_top.sv,1599309331,systemVerilog,,D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/bwt_top.sv,,MM_top,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/bwt_top.sv,1599314647,systemVerilog,,D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/fifo.sv,,bwt_top,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/fifo.sv,1599164635,systemVerilog,,D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/merge_sort_top.sv,,fifo;ram_infer,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/merge_sort_top.sv,1599164635,systemVerilog,,D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/sort2elem.sv,,merge_sort_top,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/sort2elem.sv,1599164635,systemVerilog,,D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/sort_arrays.sv,,sort2elem,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/bwt_ip_2.0/src/sort_arrays.sv,1599310175,systemVerilog,,D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sim_1/new/bwt_top_tb.v,,sort_arrays,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.sim/sim_1/synth/func/xsim/bwt_top_tb_func_synth.v,1599314666,verilog,,,,bwt_design;bwt_design_auto_pc_0;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_axi_protocol_converter;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_ar_channel;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_aw_channel;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_b_channel;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_cmd_translator;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_cmd_translator_1;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_incr_cmd_2;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_r_channel;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_rd_cmd_fsm;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized0;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized1;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_simple_fifo__parameterized2;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wr_cmd_fsm;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd;bwt_design_auto_pc_0__axi_protocol_converter_v2_1_19_b2s_wrap_cmd_3;bwt_design_auto_pc_0__axi_register_slice_v2_1_19_axi_register_slice;bwt_design_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice;bwt_design_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice_0;bwt_design_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice__parameterized1;bwt_design_auto_pc_0__axi_register_slice_v2_1_19_axic_register_slice__parameterized2;bwt_design_axi_gpio_0_0;bwt_design_axi_gpio_0_0__GPIO_Core;bwt_design_axi_gpio_0_0__address_decoder;bwt_design_axi_gpio_0_0__axi_gpio;bwt_design_axi_gpio_0_0__axi_lite_ipif;bwt_design_axi_gpio_0_0__pselect_f;bwt_design_axi_gpio_0_0__pselect_f__parameterized1;bwt_design_axi_gpio_0_0__slave_attachment;bwt_design_bwt_ip_0_0;bwt_design_bwt_ip_0_0_MM_top;bwt_design_bwt_ip_0_0_bwt_ip_v2_0;bwt_design_bwt_ip_0_0_bwt_ip_v2_0_S00_AXI;bwt_design_bwt_ip_0_0_bwt_top;bwt_design_bwt_ip_0_0_fifo;bwt_design_bwt_ip_0_0_fifo_1;bwt_design_bwt_ip_0_0_fifo_10;bwt_design_bwt_ip_0_0_fifo_11;bwt_design_bwt_ip_0_0_fifo_12;bwt_design_bwt_ip_0_0_fifo_13;bwt_design_bwt_ip_0_0_fifo_14;bwt_design_bwt_ip_0_0_fifo_15;bwt_design_bwt_ip_0_0_fifo_2;bwt_design_bwt_ip_0_0_fifo_3;bwt_design_bwt_ip_0_0_fifo_4;bwt_design_bwt_ip_0_0_fifo_5;bwt_design_bwt_ip_0_0_fifo_6;bwt_design_bwt_ip_0_0_fifo_7;bwt_design_bwt_ip_0_0_fifo_8;bwt_design_bwt_ip_0_0_fifo_9;bwt_design_bwt_ip_0_0_fifo__parameterized0;bwt_design_bwt_ip_0_0_fifo__parameterized0_16;bwt_design_bwt_ip_0_0_fifo__parameterized0_17;bwt_design_bwt_ip_0_0_fifo__parameterized0_18;bwt_design_bwt_ip_0_0_fifo__parameterized0_19;bwt_design_bwt_ip_0_0_fifo__parameterized0_20;bwt_design_bwt_ip_0_0_fifo__parameterized0_21;bwt_design_bwt_ip_0_0_fifo__parameterized0_22;bwt_design_bwt_ip_0_0_fifo__parameterized1;bwt_design_bwt_ip_0_0_fifo__parameterized1_23;bwt_design_bwt_ip_0_0_fifo__parameterized1_24;bwt_design_bwt_ip_0_0_fifo__parameterized1_25;bwt_design_bwt_ip_0_0_fifo__parameterized2;bwt_design_bwt_ip_0_0_fifo__parameterized2_0;bwt_design_bwt_ip_0_0_fifo__parameterized3;bwt_design_bwt_ip_0_0_merge_sort_top;bwt_design_bwt_ip_0_0_ram_infer;bwt_design_bwt_ip_0_0_ram_infer_100;bwt_design_bwt_ip_0_0_ram_infer_101;bwt_design_bwt_ip_0_0_ram_infer_102;bwt_design_bwt_ip_0_0_ram_infer_103;bwt_design_bwt_ip_0_0_ram_infer_104;bwt_design_bwt_ip_0_0_ram_infer_105;bwt_design_bwt_ip_0_0_ram_infer_106;bwt_design_bwt_ip_0_0_ram_infer_107;bwt_design_bwt_ip_0_0_ram_infer_108;bwt_design_bwt_ip_0_0_ram_infer_109;bwt_design_bwt_ip_0_0_ram_infer_110;bwt_design_bwt_ip_0_0_ram_infer_111;bwt_design_bwt_ip_0_0_ram_infer_112;bwt_design_bwt_ip_0_0_ram_infer_113;bwt_design_bwt_ip_0_0_ram_infer_114;bwt_design_bwt_ip_0_0_ram_infer_115;bwt_design_bwt_ip_0_0_ram_infer_116;bwt_design_bwt_ip_0_0_ram_infer_117;bwt_design_bwt_ip_0_0_ram_infer_118;bwt_design_bwt_ip_0_0_ram_infer_119;bwt_design_bwt_ip_0_0_ram_infer_120;bwt_design_bwt_ip_0_0_ram_infer_121;bwt_design_bwt_ip_0_0_ram_infer_122;bwt_design_bwt_ip_0_0_ram_infer_123;bwt_design_bwt_ip_0_0_ram_infer_77;bwt_design_bwt_ip_0_0_ram_infer_78;bwt_design_bwt_ip_0_0_ram_infer_79;bwt_design_bwt_ip_0_0_ram_infer_80;bwt_design_bwt_ip_0_0_ram_infer_81;bwt_design_bwt_ip_0_0_ram_infer_82;bwt_design_bwt_ip_0_0_ram_infer_83;bwt_design_bwt_ip_0_0_ram_infer_84;bwt_design_bwt_ip_0_0_ram_infer_85;bwt_design_bwt_ip_0_0_ram_infer_86;bwt_design_bwt_ip_0_0_ram_infer_87;bwt_design_bwt_ip_0_0_ram_infer_88;bwt_design_bwt_ip_0_0_ram_infer_89;bwt_design_bwt_ip_0_0_ram_infer_90;bwt_design_bwt_ip_0_0_ram_infer_91;bwt_design_bwt_ip_0_0_ram_infer_92;bwt_design_bwt_ip_0_0_ram_infer_93;bwt_design_bwt_ip_0_0_ram_infer_94;bwt_design_bwt_ip_0_0_ram_infer_95;bwt_design_bwt_ip_0_0_ram_infer_96;bwt_design_bwt_ip_0_0_ram_infer_97;bwt_design_bwt_ip_0_0_ram_infer_98;bwt_design_bwt_ip_0_0_ram_infer_99;bwt_design_bwt_ip_0_0_ram_infer__parameterized0;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_52;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_53;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_54;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_55;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_56;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_57;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_58;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_59;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_60;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_61;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_62;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_63;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_64;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_65;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_66;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_67;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_68;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_69;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_70;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_71;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_72;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_73;bwt_design_bwt_ip_0_0_ram_infer__parameterized0_74;bwt_design_bwt_ip_0_0_ram_infer__parameterized1;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_41;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_42;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_43;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_44;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_45;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_46;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_47;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_48;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_49;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_50;bwt_design_bwt_ip_0_0_ram_infer__parameterized1_51;bwt_design_bwt_ip_0_0_ram_infer__parameterized2;bwt_design_bwt_ip_0_0_ram_infer__parameterized2_124;bwt_design_bwt_ip_0_0_ram_infer__parameterized2_125;bwt_design_bwt_ip_0_0_ram_infer__parameterized2_126;bwt_design_bwt_ip_0_0_ram_infer__parameterized2_127;bwt_design_bwt_ip_0_0_ram_infer__parameterized2_128;bwt_design_bwt_ip_0_0_ram_infer__parameterized3;bwt_design_bwt_ip_0_0_ram_infer__parameterized3_75;bwt_design_bwt_ip_0_0_ram_infer__parameterized3_76;bwt_design_bwt_ip_0_0_sort2elem;bwt_design_bwt_ip_0_0_sort2elem_26;bwt_design_bwt_ip_0_0_sort2elem_27;bwt_design_bwt_ip_0_0_sort2elem_28;bwt_design_bwt_ip_0_0_sort2elem_29;bwt_design_bwt_ip_0_0_sort2elem_30;bwt_design_bwt_ip_0_0_sort2elem_31;bwt_design_bwt_ip_0_0_sort2elem_32;bwt_design_bwt_ip_0_0_sort2elem_33;bwt_design_bwt_ip_0_0_sort2elem_34;bwt_design_bwt_ip_0_0_sort2elem_35;bwt_design_bwt_ip_0_0_sort2elem_36;bwt_design_bwt_ip_0_0_sort2elem_37;bwt_design_bwt_ip_0_0_sort2elem_38;bwt_design_bwt_ip_0_0_sort2elem_39;bwt_design_bwt_ip_0_0_sort2elem_40;bwt_design_processing_system7_0_0;bwt_design_processing_system7_0_0__processing_system7_v5_5_processing_system7;bwt_design_ps7_0_axi_periph_0;bwt_design_rst_ps7_0_100M_0;bwt_design_rst_ps7_0_100M_0__cdc_sync;bwt_design_rst_ps7_0_100M_0__cdc_sync_0;bwt_design_rst_ps7_0_100M_0__lpf;bwt_design_rst_ps7_0_100M_0__proc_sys_reset;bwt_design_rst_ps7_0_100M_0__sequence_psr;bwt_design_rst_ps7_0_100M_0__upcnt_n;bwt_design_wrapper;bwt_design_xbar_0;bwt_design_xbar_0__axi_crossbar_v2_1_20_addr_arbiter_sasd;bwt_design_xbar_0__axi_crossbar_v2_1_20_axi_crossbar;bwt_design_xbar_0__axi_crossbar_v2_1_20_crossbar_sasd;bwt_design_xbar_0__axi_crossbar_v2_1_20_decerr_slave;bwt_design_xbar_0__axi_crossbar_v2_1_20_splitter;bwt_design_xbar_0__axi_crossbar_v2_1_20_splitter__parameterized0;bwt_design_xbar_0__axi_register_slice_v2_1_19_axic_register_slice;glbl;s00_couplers_imp_13111Q3,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
D:/MTM/semestr8/SDUP_BWT/BWT_3/BWT/Zynq_bwt_v2/zynq_bwt_v2/zynq_bwt_v2.srcs/sim_1/new/bwt_top_tb.v,1599313892,systemVerilog,,,,bwt_top_tb,,axi_vip_v1_1_5;processing_system7_vip_v1_0_7;xilinx_vip,../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/8c62/hdl;../../../../../zynq_bwt_v2.srcs/sources_1/bd/bwt_design/ipshared/ec67/hdl;D:/Programy/Vivado2019_1/Vivado/2019.1/data/xilinx_vip/include,,,,,
